--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/SIFT/source/iseconfig/filter.filter -intstyle
ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 340 paths analyzed, 131 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (6 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.741ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_97 (SLICE_X38Y59.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.277ns (Levels of Logic = 1)
  Clock Path Skew:      -5.429ns (0.485 - 5.914)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][75383_5319
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X43Y4.C6       net (fanout=2)        1.188   Inst_SysCon/RstDbncQ_1
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (1.582ns logic, 4.695ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.772ns (Levels of Logic = 2)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.DQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X43Y4.D5       net (fanout=2)        0.401   Inst_SysCon/RstDbncQ_5
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.772ns (1.240ns logic, 4.532ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.967ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.BQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X43Y4.D2       net (fanout=2)        0.596   Inst_SysCon/RstDbncQ_7
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (1.240ns logic, 4.727ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.848ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.DQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X43Y4.D3       net (fanout=1)        0.477   Inst_SysCon/RstDbncQ_9
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.848ns (1.240ns logic, 4.608ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.776ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.AQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X43Y4.D4       net (fanout=2)        0.405   Inst_SysCon/RstDbncQ_6
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.776ns (1.240ns logic, 4.536ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.428ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.CQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X43Y4.C2       net (fanout=2)        0.940   Inst_SysCon/RstDbncQ_4
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (0.981ns logic, 4.447ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.656ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.CQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X43Y4.D6       net (fanout=2)        0.285   Inst_SysCon/RstDbncQ_8
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.656ns (1.240ns logic, 4.416ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.102ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.AQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X43Y4.C1       net (fanout=2)        0.614   Inst_SysCon/RstDbncQ_2
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (0.981ns logic, 4.121ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.978ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.BQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X43Y4.C4       net (fanout=2)        0.490   Inst_SysCon/RstDbncQ_3
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (0.981ns logic, 3.997ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.139ns (Levels of Logic = 1)
  Clock Path Skew:      -1.790ns (0.485 - 2.275)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.447   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X43Y4.C5       net (fanout=3)        2.595   Inst_SysCon/RstQ<99>
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      7.139ns (1.037ns logic, 6.102ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X38Y59.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.241ns (Levels of Logic = 1)
  Clock Path Skew:      -5.429ns (0.485 - 5.914)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][75383_5319
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X43Y4.C6       net (fanout=2)        1.188   Inst_SysCon/RstDbncQ_1
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      6.241ns (1.546ns logic, 4.695ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.736ns (Levels of Logic = 2)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.DQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X43Y4.D5       net (fanout=2)        0.401   Inst_SysCon/RstDbncQ_5
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (1.204ns logic, 4.532ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.931ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.BQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X43Y4.D2       net (fanout=2)        0.596   Inst_SysCon/RstDbncQ_7
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (1.204ns logic, 4.727ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.812ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.DQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X43Y4.D3       net (fanout=1)        0.477   Inst_SysCon/RstDbncQ_9
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (1.204ns logic, 4.608ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.740ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.AQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X43Y4.D4       net (fanout=2)        0.405   Inst_SysCon/RstDbncQ_6
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (1.204ns logic, 4.536ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.392ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.CQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X43Y4.C2       net (fanout=2)        0.940   Inst_SysCon/RstDbncQ_4
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (0.945ns logic, 4.447ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.620ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.CQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X43Y4.D6       net (fanout=2)        0.285   Inst_SysCon/RstDbncQ_8
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (1.204ns logic, 4.416ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.066ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.AQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X43Y4.C1       net (fanout=2)        0.614   Inst_SysCon/RstDbncQ_2
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (0.945ns logic, 4.121ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.942ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.BQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X43Y4.C4       net (fanout=2)        0.490   Inst_SysCon/RstDbncQ_3
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (0.945ns logic, 3.997ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.103ns (Levels of Logic = 1)
  Clock Path Skew:      -1.790ns (0.485 - 2.275)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.447   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X43Y4.C5       net (fanout=3)        2.595   Inst_SysCon/RstQ<99>
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.295   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (1.001ns logic, 6.102ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X38Y59.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.222ns (Levels of Logic = 1)
  Clock Path Skew:      -5.429ns (0.485 - 5.914)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y0.Q4      Tickq                 0.992   ][75383_5319
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X43Y4.C6       net (fanout=2)        1.188   Inst_SysCon/RstDbncQ_1
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (1.527ns logic, 4.695ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.717ns (Levels of Logic = 2)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.DQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X43Y4.D5       net (fanout=2)        0.401   Inst_SysCon/RstDbncQ_5
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (1.185ns logic, 4.532ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.912ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.BQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X43Y4.D2       net (fanout=2)        0.596   Inst_SysCon/RstDbncQ_7
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.185ns logic, 4.727ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_9 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.793ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_9 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.DQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_9
    SLICE_X43Y4.D3       net (fanout=1)        0.477   Inst_SysCon/RstDbncQ_9
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (1.185ns logic, 4.608ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.721ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.AQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X43Y4.D4       net (fanout=2)        0.405   Inst_SysCon/RstDbncQ_6
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.721ns (1.185ns logic, 4.536ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_4 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.373ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_4 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.CQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_4
    SLICE_X43Y4.C2       net (fanout=2)        0.940   Inst_SysCon/RstDbncQ_4
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (0.926ns logic, 4.447ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_8 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.601ns (Levels of Logic = 2)
  Clock Path Skew:      -4.152ns (0.485 - 4.637)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_8 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.CQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_9
                                                       Inst_SysCon/RstDbncQ_8
    SLICE_X43Y4.D6       net (fanout=2)        0.285   Inst_SysCon/RstDbncQ_8
    SLICE_X43Y4.D        Tilo                  0.259   lut8188_8
                                                       lut8188_8
    SLICE_X43Y4.C3       net (fanout=1)        0.624   lut8188_8
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (1.185ns logic, 4.416ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_2 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_2 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.AQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_2
    SLICE_X43Y4.C1       net (fanout=2)        0.614   Inst_SysCon/RstDbncQ_2
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.926ns logic, 4.121ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.923ns (Levels of Logic = 1)
  Clock Path Skew:      -4.397ns (0.485 - 4.882)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y4.BQ       Tcko                  0.391   Inst_SysCon/RstDbncQ_5
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X43Y4.C4       net (fanout=2)        0.490   Inst_SysCon/RstDbncQ_3
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (0.926ns logic, 3.997ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      7.084ns (Levels of Logic = 1)
  Clock Path Skew:      -1.790ns (0.485 - 2.275)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.447   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X43Y4.C5       net (fanout=3)        2.595   Inst_SysCon/RstQ<99>
    SLICE_X43Y4.C        Tilo                  0.259   lut8188_8
                                                       lut8189_9
    SLICE_X38Y59.CE      net (fanout=2)        3.507   ][100040_10
    SLICE_X38Y59.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (0.982ns logic, 6.102ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstD_2 (SLICE_X37Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstD_7 (FF)
  Destination:          Inst_SysCon/RstD_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.270ns (0.512 - 0.242)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstD_7 to Inst_SysCon/RstD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.BQ      Tcko                  0.198   Inst_SysCon/RstD_7
                                                       Inst_SysCon/RstD_7
    SLICE_X37Y22.B5      net (fanout=4)        0.181   Inst_SysCon/RstD_7
    SLICE_X37Y22.CLK     Tah         (-Th)    -0.215   Inst_SysCon/RstD_3
                                                       lut14791_4718
                                                       Inst_SysCon/RstD_2
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.413ns logic, 0.181ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd7 (SLICE_X47Y106.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.628ns (0.982 - 0.354)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AMUX   Tshcko                0.244   ][75351_5283
                                                       Inst_SysCon/prevRes_0
    SLICE_X47Y106.B6     net (fanout=3)        0.502   Inst_SysCon/prevRes<0>
    SLICE_X47Y106.CLK    Tah         (-Th)    -0.215   Inst_SysCon/state_FSM_FFd7
                                                       lut14636_4643
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.459ns logic, 0.502ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_99 (SLICE_X38Y32.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Clock Path Skew:      1.123ns (1.357 - 0.234)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y59.CQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X38Y32.D5      net (fanout=2)        1.073   Inst_SysCon/RstQ<98>
    SLICE_X38Y32.CLK     Tah         (-Th)    -0.184   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ<98>_rt
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.418ns logic, 1.073ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.942ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ][75383_5319/CLK0
  Logical resource: Inst_SysCon/RstDbncQ_1/CLK0
  Location pin: ILOGIC_X26Y0.CLK0
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X30Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X38Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X38Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X38Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X30Y73.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X38Y32.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X38Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X38Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X38Y59.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X38Y99.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X37Y22.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X37Y22.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X37Y22.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X37Y22.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_3/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X37Y22.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X37Y23.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X37Y23.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X37Y23.SR
  Clock network: ][IN_virtPIBox_11571_16438
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: ][75351_5283/SR
  Logical resource: Inst_SysCon/prevRes_0/SR
  Location pin: SLICE_X39Y102.SR
  Clock network: ][100002_6
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<1>/SR
  Logical resource: Inst_SysCon/bitCount_3/SR
  Location pin: SLICE_X51Y106.SR
  Clock network: ][74640_4649
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<1>/SR
  Logical resource: Inst_SysCon/bitCount_2/SR
  Location pin: SLICE_X51Y106.SR
  Clock network: ][74640_4649
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X37Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X37Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X37Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X37Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_3/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X37Y22.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X37Y23.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X37Y23.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X37Y23.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: ][75351_5283/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X39Y102.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X43Y5.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X43Y5.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X43Y5.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X43Y5.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X45Y4.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X45Y4.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X45Y4.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X45Y4.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X45Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X47Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X47Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X49Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X49Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X49Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X49Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X49Y107.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X51Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X51Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X51Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<1>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X51Y106.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3408 paths analyzed, 662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.908ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.865ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.504 - 0.512)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y2.CQ       Tcko                  0.391   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_4
    SLICE_X1Y72.A1       net (fanout=5)        7.922   Inst_camctlA/D_O<4>
    SLICE_X1Y72.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut8380_111
    MCB_X0Y1.P1WRDATA20  net (fanout=1)        1.782   lut8380_111
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.865ns (1.161ns logic, 9.704ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.461ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.504 - 0.512)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y2.DMUX     Tshcko                0.461   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_7
    SLICE_X1Y72.D6       net (fanout=4)        7.365   Inst_camctlA/D_O<7>
    SLICE_X1Y72.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut8374_108
    MCB_X0Y1.P1WRDATA23  net (fanout=1)        1.865   lut8374_108
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.461ns (1.231ns logic, 9.230ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_13 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      10.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.504 - 0.512)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_13 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y2.CMUX     Tshcko                0.461   Inst_camctlA/D_O<14>
                                                       Inst_camctlA/D_O_13
    SLICE_X1Y76.B6       net (fanout=6)        7.170   Inst_camctlA/D_O<13>
    SLICE_X1Y76.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       lut8362_102
    MCB_X0Y1.P1WRDATA29  net (fanout=1)        2.050   lut8362_102
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.451ns (1.231ns logic, 9.220ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDCA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pa_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pa_wr_addr_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y81.BQ       Tcko                  0.234   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_1
    MCB_X0Y1.P1CMDCA7    net (fanout=3)        0.169   Inst_FBCtl/pa_wr_addr<1>
    MCB_X0Y1.P1CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.263ns logic, 0.169ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_data_sel (SLICE_X33Y82.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pa_wr_data_sel (FF)
  Destination:          Inst_FBCtl/pa_wr_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pa_wr_data_sel to Inst_FBCtl/pa_wr_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.DQ      Tcko                  0.198   Inst_FBCtl/pa_wr_data_sel
                                                       Inst_FBCtl/pa_wr_data_sel
    SLICE_X33Y82.D6      net (fanout=3)        0.036   Inst_FBCtl/pa_wr_data_sel
    SLICE_X33Y82.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/pa_wr_data_sel
                                                       lut18741_6015
                                                       Inst_FBCtl/pa_wr_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X45Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/D_O_4 (FF)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/D_O_4 to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y2.CQ       Tcko                  0.198   Inst_camctlA/D_O<6>
                                                       Inst_camctlA/D_O_4
    SLICE_X45Y2.C5       net (fanout=5)        0.059   Inst_camctlA/D_O<4>
    SLICE_X45Y2.CLK      Tah         (-Th)    -0.215   Inst_camctlA/D_O<6>
                                                       lut14060_4285
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X0Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/rd_data_sel0/CLK
  Logical resource: Inst_FBCtl/rd_data_sel0/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/CK
  Location pin: SLICE_X42Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/SR
  Location pin: SLICE_X42Y73.SR
  Clock network: ][IN_virtPIBox_11579_16448
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CK
  Location pin: SLICE_X42Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Location pin: SLICE_X42Y73.SR
  Clock network: ][IN_virtPIBox_11579_16448
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/CK
  Location pin: SLICE_X42Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/SR
  Location pin: SLICE_X42Y73.SR
  Clock network: ][IN_virtPIBox_11579_16448
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CK
  Location pin: SLICE_X42Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Location pin: SLICE_X42Y73.SR
  Clock network: ][IN_virtPIBox_11579_16448
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_InputSync_FVA/D_O/CLK
  Logical resource: Inst_InputSync_FVA/D_O/CK
  Location pin: SLICE_X50Y35.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X2Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X2Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X2Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X2Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X2Y86.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X26Y94.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X26Y95.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X26Y97.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X26Y97.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X26Y97.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X26Y97.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X26Y98.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X26Y98.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X26Y98.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X26Y98.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X26Y99.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X26Y99.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X26Y99.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CK
  Location pin: SLICE_X1Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/SR
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/SR
  Location pin: SLICE_X1Y59.SR
  Clock network: Inst_FBCtl/Inst_LocalRst0/RstQ_4
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CK
  Location pin: SLICE_X1Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_8/CK
  Location pin: SLICE_X1Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_9/CK
  Location pin: SLICE_X1Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_10/CK
  Location pin: SLICE_X1Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_11/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_11/CK
  Location pin: SLICE_X1Y64.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_0/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_1/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_2/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_3/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_3/CK
  Location pin: SLICE_X1Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_4/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_5/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_6/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_7/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_7/CK
  Location pin: SLICE_X1Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_12/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.106ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/p1_wr_data_15/CLK
  Logical resource: Inst_FBCtl/p1_wr_data_13/CK
  Location pin: SLICE_X1Y76.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9230133 paths analyzed, 23660 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.349ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X3Y36.ENAWREN), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_16 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.566 - 0.603)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_16 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.DQ       Tcko                  0.391   hijacker1/SaData_0<16>
                                                       hijacker1/SaData_0_16
    SLICE_X5Y32.A6       net (fanout=3)        1.319   hijacker1/SaData_0<16>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (1.701ns logic, 10.576ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_20 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.136ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.566 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_20 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.391   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_20
    SLICE_X5Y42.B3       net (fanout=3)        1.748   hijacker1/SaData_0<20>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.136ns (1.701ns logic, 10.435ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_17 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.566 - 0.603)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_17 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.DMUX     Tshcko                0.461   hijacker1/SaData_0<16>
                                                       hijacker1/SaData_0_17
    SLICE_X5Y42.B6       net (fanout=3)        1.641   hijacker1/SaData_0<17>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.099ns (1.771ns logic, 10.328ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_21 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.088ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.566 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_21 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BMUX     Tshcko                0.461   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_21
    SLICE_X5Y42.B4       net (fanout=3)        1.630   hijacker1/SaData_0<21>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.088ns (1.771ns logic, 10.317ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_18 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.020ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.566 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_18 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.391   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_18
    SLICE_X5Y32.A4       net (fanout=3)        1.062   hijacker1/SaData_0<18>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.020ns (1.701ns logic, 10.319ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_23 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.566 - 0.598)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_23 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.BQ       Tcko                  0.391   hijacker1/SaData_0<8>
                                                       hijacker1/SaData_0_23
    SLICE_X5Y32.A5       net (fanout=3)        0.993   hijacker1/SaData_0<23>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.951ns (1.701ns logic, 10.250ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_19 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.566 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_19 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AMUX     Tshcko                0.461   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_19
    SLICE_X5Y42.B5       net (fanout=3)        1.474   hijacker1/SaData_0<19>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.932ns (1.771ns logic, 10.161ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_22 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.566 - 0.593)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_22 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.391   hijacker1/SaData_0<22>
                                                       hijacker1/SaData_0_22
    SLICE_X5Y32.A3       net (fanout=3)        0.920   hijacker1/SaData_0<22>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.878ns (1.701ns logic, 10.177ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/enD (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.566 - 0.597)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/enD to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.391   hijacker1/enD
                                                       hijacker1/enD
    SLICE_X23Y64.B2      net (fanout=2)        3.949   hijacker1/enD
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.796ns (1.183ns logic, 9.613ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/DV_O (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.216ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.566 - 0.600)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/DV_O to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.DQ      Tcko                  0.391   Inst_camctlB/DV_O
                                                       Inst_camctlB/DV_O
    SLICE_X23Y64.B1      net (fanout=2)        2.369   Inst_camctlB/DV_O
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.216ns (1.183ns logic, 8.033ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/win1/addra_bramR_9 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/win1/addra_bramR_9 to hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.BQ      Tcko                  0.408   hijacker1/OM1/win1/Mcount_addra_bramR_xor<9>_rt
                                                       hijacker1/OM1/win1/addra_bramR_9
    SLICE_X23Y64.A1      net (fanout=3)        1.967   hijacker1/OM1/win1/Mcount_addra_bramR_xor<9>_rt
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y36.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y36.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.160ns (0.887ns logic, 7.273ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X3Y37.ENAWREN), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_16 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.569 - 0.603)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_16 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.DQ       Tcko                  0.391   hijacker1/SaData_0<16>
                                                       hijacker1/SaData_0_16
    SLICE_X5Y32.A6       net (fanout=3)        1.319   hijacker1/SaData_0<16>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (1.701ns logic, 10.576ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_20 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.136ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.569 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_20 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.391   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_20
    SLICE_X5Y42.B3       net (fanout=3)        1.748   hijacker1/SaData_0<20>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.136ns (1.701ns logic, 10.435ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_17 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.569 - 0.603)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_17 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.DMUX     Tshcko                0.461   hijacker1/SaData_0<16>
                                                       hijacker1/SaData_0_17
    SLICE_X5Y42.B6       net (fanout=3)        1.641   hijacker1/SaData_0<17>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.099ns (1.771ns logic, 10.328ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_21 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.088ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.569 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_21 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BMUX     Tshcko                0.461   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_21
    SLICE_X5Y42.B4       net (fanout=3)        1.630   hijacker1/SaData_0<21>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.088ns (1.771ns logic, 10.317ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_18 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.020ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.569 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_18 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.391   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_18
    SLICE_X5Y32.A4       net (fanout=3)        1.062   hijacker1/SaData_0<18>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.020ns (1.701ns logic, 10.319ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_23 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.569 - 0.598)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_23 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.BQ       Tcko                  0.391   hijacker1/SaData_0<8>
                                                       hijacker1/SaData_0_23
    SLICE_X5Y32.A5       net (fanout=3)        0.993   hijacker1/SaData_0<23>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.951ns (1.701ns logic, 10.250ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_19 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.569 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_19 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AMUX     Tshcko                0.461   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_19
    SLICE_X5Y42.B5       net (fanout=3)        1.474   hijacker1/SaData_0<19>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.932ns (1.771ns logic, 10.161ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_22 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.569 - 0.593)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_22 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.391   hijacker1/SaData_0<22>
                                                       hijacker1/SaData_0_22
    SLICE_X5Y32.A3       net (fanout=3)        0.920   hijacker1/SaData_0<22>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.878ns (1.701ns logic, 10.177ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/enD (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.569 - 0.597)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/enD to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.391   hijacker1/enD
                                                       hijacker1/enD
    SLICE_X23Y64.B2      net (fanout=2)        3.949   hijacker1/enD
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.796ns (1.183ns logic, 9.613ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/DV_O (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.216ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/DV_O to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.DQ      Tcko                  0.391   Inst_camctlB/DV_O
                                                       Inst_camctlB/DV_O
    SLICE_X23Y64.B1      net (fanout=2)        2.369   Inst_camctlB/DV_O
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.216ns (1.183ns logic, 8.033ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/win1/addra_bramR_9 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.160ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/win1/addra_bramR_9 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.BQ      Tcko                  0.408   hijacker1/OM1/win1/Mcount_addra_bramR_xor<9>_rt
                                                       hijacker1/OM1/win1/addra_bramR_9
    SLICE_X23Y64.A1      net (fanout=3)        1.967   hijacker1/OM1/win1/Mcount_addra_bramR_xor<9>_rt
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y37.ENAWREN  net (fanout=35)       5.306   lut8940_166
    RAMB8_X3Y37.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.160ns (0.887ns logic, 7.273ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X3Y38.ENAWREN), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_16 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.575 - 0.603)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_16 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.DQ       Tcko                  0.391   hijacker1/SaData_0<16>
                                                       hijacker1/SaData_0_16
    SLICE_X5Y32.A6       net (fanout=3)        1.319   hijacker1/SaData_0<16>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.281ns (1.701ns logic, 10.580ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_20 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.140ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.575 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_20 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.391   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_20
    SLICE_X5Y42.B3       net (fanout=3)        1.748   hijacker1/SaData_0<20>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.140ns (1.701ns logic, 10.439ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_17 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.103ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.575 - 0.603)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_17 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.DMUX     Tshcko                0.461   hijacker1/SaData_0<16>
                                                       hijacker1/SaData_0_17
    SLICE_X5Y42.B6       net (fanout=3)        1.641   hijacker1/SaData_0<17>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.103ns (1.771ns logic, 10.332ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_21 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.575 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_21 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BMUX     Tshcko                0.461   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_21
    SLICE_X5Y42.B4       net (fanout=3)        1.630   hijacker1/SaData_0<21>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.092ns (1.771ns logic, 10.321ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_18 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.575 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_18 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.391   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_18
    SLICE_X5Y32.A4       net (fanout=3)        1.062   hijacker1/SaData_0<18>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.024ns (1.701ns logic, 10.323ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_23 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.955ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.575 - 0.598)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_23 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.BQ       Tcko                  0.391   hijacker1/SaData_0<8>
                                                       hijacker1/SaData_0_23
    SLICE_X5Y32.A5       net (fanout=3)        0.993   hijacker1/SaData_0<23>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.955ns (1.701ns logic, 10.254ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_19 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.936ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.575 - 0.596)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_19 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AMUX     Tshcko                0.461   hijacker1/SaData_0<20>
                                                       hijacker1/SaData_0_19
    SLICE_X5Y42.B5       net (fanout=3)        1.474   hijacker1/SaData_0<19>
    SLICE_X5Y42.B        Tilo                  0.259   lut8273_66
                                                       lut8273_66
    SLICE_X23Y64.B5      net (fanout=2)        2.546   lut8273_66
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.936ns (1.771ns logic, 10.165ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/SaData_0_22 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.882ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.575 - 0.593)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/SaData_0_22 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.391   hijacker1/SaData_0<22>
                                                       hijacker1/SaData_0_22
    SLICE_X5Y32.A3       net (fanout=3)        0.920   hijacker1/SaData_0<22>
    SLICE_X5Y32.A        Tilo                  0.259   lut8272_65
                                                       lut8272_65
    SLICE_X23Y64.B4      net (fanout=2)        3.116   lut8272_65
    SLICE_X23Y64.B       Tilo                  0.259   lut8274_67
                                                       lut8274_67
    SLICE_X23Y64.B3      net (fanout=9)        0.477   lut8274_67
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.882ns (1.701ns logic, 10.181ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/enD (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.575 - 0.597)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/enD to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.DQ       Tcko                  0.391   hijacker1/enD
                                                       hijacker1/enD
    SLICE_X23Y64.B2      net (fanout=2)        3.949   hijacker1/enD
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.800ns (1.183ns logic, 9.617ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/DV_O (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.220ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.575 - 0.600)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/DV_O to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.DQ      Tcko                  0.391   Inst_camctlB/DV_O
                                                       Inst_camctlB/DV_O
    SLICE_X23Y64.B1      net (fanout=2)        2.369   Inst_camctlB/DV_O
    SLICE_X23Y64.BMUX    Tilo                  0.313   lut8274_67
                                                       lut8275_68
    SLICE_X23Y64.A3      net (fanout=505)      0.358   lut8275_68
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.220ns (1.183ns logic, 8.037ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/win1/addra_bramR_9 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.241 - 0.249)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/win1/addra_bramR_9 to hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.BQ      Tcko                  0.408   hijacker1/OM1/win1/Mcount_addra_bramR_xor<9>_rt
                                                       hijacker1/OM1/win1/addra_bramR_9
    SLICE_X23Y64.A1      net (fanout=3)        1.967   hijacker1/OM1/win1/Mcount_addra_bramR_xor<9>_rt
    SLICE_X23Y64.A       Tilo                  0.259   lut8274_67
                                                       lut8940_166
    RAMB8_X3Y38.ENAWREN  net (fanout=35)       5.310   lut8940_166
    RAMB8_X3Y38.CLKAWRCLKTrcck_ENA             0.220   hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.164ns (0.887ns logic, 7.277ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_80 (SLICE_X14Y55.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/FilterL5b[2].HerizontalBuff_64 (FF)
  Destination:          hijacker1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_80 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/FilterL5b[2].HerizontalBuff_64 to hijacker1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.AQ      Tcko                  0.198   hijacker1/OM1/FilterL5b[2].HerizontalBuff<67>
                                                       hijacker1/OM1/FilterL5b[2].HerizontalBuff_64
    SLICE_X14Y55.AI      net (fanout=3)        0.026   hijacker1/OM1/FilterL5b[2].HerizontalBuff<64>
    SLICE_X14Y55.CLK     Tdh         (-Th)    -0.030   hijacker1/OM1/FilterL5b[2].HerizontalBuff<82>
                                                       hijacker1/OM1/Mshreg_FilterL5b[2].HerizontalBuff_80
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.228ns logic, 0.026ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y11.DIPADIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM2/win1/Window_49 (FF)
  Destination:          hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM2/win1/Window_49 to hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.AQ       Tcko                  0.198   hijacker1/OM2/win1/Window<52>
                                                       hijacker1/OM2/win1/Window_49
    RAMB8_X0Y11.DIPADIP1 net (fanout=2)        0.131   hijacker1/OM2/win1/Window<49>
    RAMB8_X0Y11.CLKAWRCLKTrckd_DIPA  (-Th)     0.053   hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X2Y21.DIPADIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM2/win1/Window_273 (FF)
  Destination:          hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.071 - 0.068)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM2/win1/Window_273 to hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.AQ      Tcko                  0.198   hijacker1/OM2/win1/Window<276>
                                                       hijacker1/OM2/win1/Window_273
    RAMB8_X2Y21.DIPADIP1 net (fanout=2)        0.131   hijacker1/OM2/win1/Window<273>
    RAMB8_X2Y21.CLKAWRCLKTrckd_DIPA  (-Th)     0.053   hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y14.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y11.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y6.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y6.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y5.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y5.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y7.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y7.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y10.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y10.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y13.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y20.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y19.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y17.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y14.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y10.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y10.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y8.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y8.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y8.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y9.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y12.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y29.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y32.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y35.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y37.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y37.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y42.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y42.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y46.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y46.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y41.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y39.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y39.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y35.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y32.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y31.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y31.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y34.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y40.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y41.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y41.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y38.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y38.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y34.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y30.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y28.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y5.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y7.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y6.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y5.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y6.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y8.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y9.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y11.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y11.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM2/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM2/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y9.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13658 paths analyzed, 1255 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.879ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X32Y112.CE), 163 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.759ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    SLICE_X13Y107.D3     net (fanout=2)        3.047   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>
    SLICE_X13Y107.DMUX   Tilo                  0.313   lut17727_5713
                                                       lut17875_5725
    SLICE_X27Y102.A6     net (fanout=1)        1.922   lut17875_5725
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.759ns (1.872ns logic, 6.887ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.536ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X37Y105.B5     net (fanout=11)       2.102   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (2.350ns logic, 6.186ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.524ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X39Y105.B1     net (fanout=13)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.524ns (2.021ns logic, 6.503ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.458ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X39Y105.B2     net (fanout=6)        1.111   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.458ns (2.038ns logic, 6.420ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X13Y103.B5     net (fanout=9)        3.734   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.466ns (1.573ns logic, 6.893ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.374ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X39Y105.B5     net (fanout=12)       0.974   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.374ns (2.091ns logic, 6.283ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.353ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X39Y105.B4     net (fanout=6)        1.006   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.353ns (2.038ns logic, 6.315ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.329ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X39Y105.B3     net (fanout=7)        0.982   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (2.038ns logic, 6.291ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    SLICE_X13Y107.D5     net (fanout=2)        2.490   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
    SLICE_X13Y107.DMUX   Tilo                  0.313   lut17727_5713
                                                       lut17875_5725
    SLICE_X27Y102.A6     net (fanout=1)        1.922   lut17875_5725
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.202ns (1.872ns logic, 6.330ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.209ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X39Y105.B6     net (fanout=12)       0.879   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.209ns (2.021ns logic, 6.188ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.197ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X39Y105.A1     net (fanout=8)        1.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.197ns (1.779ns logic, 6.418ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.139ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X13Y103.B4     net (fanout=6)        3.460   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (1.520ns logic, 6.619ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X39Y105.A4     net (fanout=10)       1.233   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.117ns (1.762ns logic, 6.355ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.110ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X32Y116.B2     net (fanout=2)        1.011   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (2.389ns logic, 5.721ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.036ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X39Y105.A3     net (fanout=11)       1.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.036ns (1.832ns logic, 6.204ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.900ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y114.D6     net (fanout=6)        0.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.900ns (2.461ns logic, 5.439ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y114.D2     net (fanout=3)        0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (2.514ns logic, 5.291ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y114.D1     net (fanout=2)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (2.444ns logic, 5.320ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y114.D4     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (2.461ns logic, 5.294ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y114.D5     net (fanout=7)        0.599   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (2.461ns logic, 5.284ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X32Y116.B5     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (2.406ns logic, 5.319ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X39Y105.A6     net (fanout=8)        0.793   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (1.779ns logic, 5.915ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y114.D3     net (fanout=2)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (2.514ns logic, 5.181ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X32Y116.B6     net (fanout=6)        0.538   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (2.406ns logic, 5.248ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.662ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X37Y105.A4     net (fanout=12)       1.744   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.662ns (2.021ns logic, 5.641ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X32Y116.B4     net (fanout=2)        0.478   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (2.459ns logic, 5.188ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X37Y105.B4     net (fanout=12)       1.144   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (2.350ns logic, 5.228ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.D1     net (fanout=4)        0.950   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (2.389ns logic, 5.182ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X37Y105.B1     net (fanout=13)       1.208   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (2.280ns logic, 5.292ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.D1     net (fanout=4)        0.874   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (2.359ns logic, 5.203ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.488ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X37Y105.A2     net (fanout=11)       1.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.488ns (2.091ns logic, 5.397ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X37Y105.B2     net (fanout=7)        1.092   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (2.297ns logic, 5.176ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.469ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.C1     net (fanout=4)        0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.469ns (2.364ns logic, 5.105ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.449ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.D2     net (fanout=4)        0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (2.389ns logic, 5.060ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.443ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.C3     net (fanout=8)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (2.381ns logic, 5.062ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.D2     net (fanout=3)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (2.429ns logic, 4.980ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.399ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.C2     net (fanout=4)        0.785   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (2.382ns logic, 5.017ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.388ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.C3     net (fanout=8)        0.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (2.399ns logic, 4.989ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.401ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.D3     net (fanout=8)        0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.401ns (2.376ns logic, 5.025ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.400ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.D5     net (fanout=9)        0.762   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.400ns (2.406ns logic, 4.994ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.D3     net (fanout=8)        0.747   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.385ns (2.406ns logic, 4.979ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X37Y105.B6     net (fanout=6)        0.994   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (2.297ns logic, 5.078ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.C1     net (fanout=4)        0.694   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (2.452ns logic, 4.926ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.C2     net (fanout=3)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (2.434ns logic, 4.943ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.383ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.C5     net (fanout=9)        0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.383ns (2.399ns logic, 4.984ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X37Y105.B3     net (fanout=6)        0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (2.297ns logic, 5.068ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.D4     net (fanout=4)        0.672   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (2.459ns logic, 4.904ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X30Y115.D6     net (fanout=8)        0.725   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (2.406ns logic, 4.957ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.349ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.D5     net (fanout=7)        0.644   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (2.376ns logic, 4.973ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.338ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.C5     net (fanout=7)        0.628   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (2.381ns logic, 4.957ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.346ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X30Y115.C6     net (fanout=8)        0.715   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (2.399ns logic, 4.947ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.265ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y116.C6     net (fanout=8)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.265ns (2.381ns logic, 4.884ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y116.D6     net (fanout=8)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (2.376ns logic, 4.884ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.224ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.474 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X31Y111.A2     net (fanout=9)        5.661   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (1.094ns logic, 6.130ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.C4     net (fanout=4)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (2.382ns logic, 4.862ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y116.C4     net (fanout=4)        0.548   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (2.364ns logic, 4.877ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.195ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X31Y114.D1     net (fanout=9)        1.357   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.195ns (2.038ns logic, 5.157ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.119ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y116.D4     net (fanout=4)        0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.119ns (2.359ns logic, 4.760ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.044ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X31Y105.C4     net (fanout=9)        2.154   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.044ns (1.832ns logic, 5.212ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.928ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.474 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y114.D3     net (fanout=2)        1.090   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.928ns (2.038ns logic, 4.890ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    SLICE_X7Y110.A1      net (fanout=2)        0.602   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (1.818ns logic, 5.061ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.872ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X37Y105.A3     net (fanout=8)        0.937   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (2.038ns logic, 4.834ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X31Y105.C3     net (fanout=10)       2.044   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (1.762ns logic, 5.102ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    SLICE_X7Y110.A6      net (fanout=2)        0.507   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<4>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (1.818ns logic, 4.966ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X13Y103.B3     net (fanout=9)        2.116   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (1.520ns logic, 5.275ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    SLICE_X7Y110.A2      net (fanout=2)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (1.818ns logic, 4.903ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    SLICE_X7Y110.A4      net (fanout=2)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<2>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (1.818ns logic, 4.898ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X37Y105.A6     net (fanout=8)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (2.038ns logic, 4.683ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X32Y116.B2     net (fanout=2)        1.011   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (2.130ns logic, 4.484ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    SLICE_X7Y110.A3      net (fanout=2)        0.298   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (1.818ns logic, 4.757ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X31Y114.D2     net (fanout=4)        0.637   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (2.091ns logic, 4.437ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    SLICE_X7Y110.A5      net (fanout=2)        0.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<5>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (1.818ns logic, 4.653ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y114.D5     net (fanout=6)        0.610   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (2.038ns logic, 4.410ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.358ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y114.D6     net (fanout=6)        0.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.358ns (2.202ns logic, 4.156ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.263ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y114.D2     net (fanout=3)        0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.263ns (2.255ns logic, 4.008ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.229ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X32Y116.B5     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (2.147ns logic, 4.082ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y114.D1     net (fanout=2)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (2.185ns logic, 4.037ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.213ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y114.D4     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (2.202ns logic, 4.011ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y114.D5     net (fanout=7)        0.599   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (2.202ns logic, 4.001ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X32Y116.B6     net (fanout=6)        0.538   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (2.147ns logic, 4.011ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y114.D3     net (fanout=2)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (2.255ns logic, 3.898ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X32Y116.B4     net (fanout=2)        0.478   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (2.200ns logic, 3.951ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.066ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.D1     net (fanout=4)        0.874   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (2.100ns logic, 3.966ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.047ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y105.C1     net (fanout=6)        1.210   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (1.779ns logic, 4.268ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.D1     net (fanout=4)        0.950   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (2.130ns logic, 3.899ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.C1     net (fanout=4)        0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (2.105ns logic, 3.868ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.947ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.C3     net (fanout=8)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.947ns (2.122ns logic, 3.825ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.474 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B5      net (fanout=45)       1.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X25Y99.C3      net (fanout=39)       0.906   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X25Y99.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut17333_5653
    SLICE_X31Y111.A3     net (fanout=3)        1.798   lut17333_5653
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (1.557ns logic, 4.363ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.D2     net (fanout=3)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (2.170ns logic, 3.743ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.D2     net (fanout=4)        0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (2.130ns logic, 3.777ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.905ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.D3     net (fanout=8)        0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (2.117ns logic, 3.788ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.C2     net (fanout=3)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (2.175ns logic, 3.706ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.853ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.D5     net (fanout=7)        0.644   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (2.117ns logic, 3.736ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.C2     net (fanout=4)        0.785   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (2.123ns logic, 3.734ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.846ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.C3     net (fanout=8)        0.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (2.140ns logic, 3.706ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.D5     net (fanout=9)        0.762   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (2.147ns logic, 3.711ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.D3     net (fanout=8)        0.747   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (2.147ns logic, 3.696ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.C5     net (fanout=7)        0.628   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (2.122ns logic, 3.720ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.836ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.C1     net (fanout=4)        0.694   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (2.193ns logic, 3.643ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.841ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.C5     net (fanout=9)        0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (2.140ns logic, 3.701ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X32Y112.CE), 163 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.738ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    SLICE_X13Y107.D3     net (fanout=2)        3.047   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>
    SLICE_X13Y107.DMUX   Tilo                  0.313   lut17727_5713
                                                       lut17875_5725
    SLICE_X27Y102.A6     net (fanout=1)        1.922   lut17875_5725
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.738ns (1.851ns logic, 6.887ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.515ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X37Y105.B5     net (fanout=11)       2.102   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.515ns (2.329ns logic, 6.186ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.503ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X39Y105.B1     net (fanout=13)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.503ns (2.000ns logic, 6.503ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X39Y105.B2     net (fanout=6)        1.111   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.437ns (2.017ns logic, 6.420ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X13Y103.B5     net (fanout=9)        3.734   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.445ns (1.552ns logic, 6.893ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.353ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X39Y105.B5     net (fanout=12)       0.974   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.353ns (2.070ns logic, 6.283ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X39Y105.B4     net (fanout=6)        1.006   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.332ns (2.017ns logic, 6.315ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X39Y105.B3     net (fanout=7)        0.982   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (2.017ns logic, 6.291ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    SLICE_X13Y107.D5     net (fanout=2)        2.490   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
    SLICE_X13Y107.DMUX   Tilo                  0.313   lut17727_5713
                                                       lut17875_5725
    SLICE_X27Y102.A6     net (fanout=1)        1.922   lut17875_5725
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.181ns (1.851ns logic, 6.330ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.188ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X39Y105.B6     net (fanout=12)       0.879   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.188ns (2.000ns logic, 6.188ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.176ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X39Y105.A1     net (fanout=8)        1.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.176ns (1.758ns logic, 6.418ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X13Y103.B4     net (fanout=6)        3.460   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (1.499ns logic, 6.619ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X39Y105.A4     net (fanout=10)       1.233   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (1.741ns logic, 6.355ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.089ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X32Y116.B2     net (fanout=2)        1.011   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.089ns (2.368ns logic, 5.721ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X39Y105.A3     net (fanout=11)       1.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.015ns (1.811ns logic, 6.204ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y114.D6     net (fanout=6)        0.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (2.440ns logic, 5.439ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y114.D2     net (fanout=3)        0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (2.493ns logic, 5.291ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.743ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y114.D1     net (fanout=2)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.743ns (2.423ns logic, 5.320ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y114.D4     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (2.440ns logic, 5.294ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y114.D5     net (fanout=7)        0.599   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.440ns logic, 5.284ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X32Y116.B5     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (2.385ns logic, 5.319ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X39Y105.A6     net (fanout=8)        0.793   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (1.758ns logic, 5.915ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y114.D3     net (fanout=2)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (2.493ns logic, 5.181ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X32Y116.B6     net (fanout=6)        0.538   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (2.385ns logic, 5.248ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X37Y105.A4     net (fanout=12)       1.744   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (2.000ns logic, 5.641ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X32Y116.B4     net (fanout=2)        0.478   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (2.438ns logic, 5.188ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.557ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X37Y105.B4     net (fanout=12)       1.144   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.557ns (2.329ns logic, 5.228ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.550ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.D1     net (fanout=4)        0.950   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.550ns (2.368ns logic, 5.182ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X37Y105.B1     net (fanout=13)       1.208   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (2.259ns logic, 5.292ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.D1     net (fanout=4)        0.874   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (2.338ns logic, 5.203ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X37Y105.A2     net (fanout=11)       1.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (2.070ns logic, 5.397ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.452ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X37Y105.B2     net (fanout=7)        1.092   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.452ns (2.276ns logic, 5.176ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.C1     net (fanout=4)        0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (2.343ns logic, 5.105ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.D2     net (fanout=4)        0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (2.368ns logic, 5.060ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.422ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.C3     net (fanout=8)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (2.360ns logic, 5.062ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.388ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.D2     net (fanout=3)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (2.408ns logic, 4.980ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.C2     net (fanout=4)        0.785   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (2.361ns logic, 5.017ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.C3     net (fanout=8)        0.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (2.378ns logic, 4.989ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.D3     net (fanout=8)        0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (2.355ns logic, 5.025ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.379ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.D5     net (fanout=9)        0.762   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (2.385ns logic, 4.994ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.D3     net (fanout=8)        0.747   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (2.385ns logic, 4.979ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X37Y105.B6     net (fanout=6)        0.994   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.354ns (2.276ns logic, 5.078ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.C1     net (fanout=4)        0.694   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (2.431ns logic, 4.926ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.C2     net (fanout=3)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (2.413ns logic, 4.943ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.362ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.C5     net (fanout=9)        0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (2.378ns logic, 4.984ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X37Y105.B3     net (fanout=6)        0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (2.276ns logic, 5.068ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.342ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.D4     net (fanout=4)        0.672   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.342ns (2.438ns logic, 4.904ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.342ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X30Y115.D6     net (fanout=8)        0.725   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.342ns (2.385ns logic, 4.957ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.328ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.D5     net (fanout=7)        0.644   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (2.355ns logic, 4.973ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.317ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.C5     net (fanout=7)        0.628   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.317ns (2.360ns logic, 4.957ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.325ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X30Y115.C6     net (fanout=8)        0.715   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.325ns (2.378ns logic, 4.947ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y116.C6     net (fanout=8)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (2.360ns logic, 4.884ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.239ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y116.D6     net (fanout=8)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (2.355ns logic, 4.884ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.203ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.474 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X31Y111.A2     net (fanout=9)        5.661   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (1.073ns logic, 6.130ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.223ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.C4     net (fanout=4)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.223ns (2.361ns logic, 4.862ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y116.C4     net (fanout=4)        0.548   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (2.343ns logic, 4.877ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.174ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X31Y114.D1     net (fanout=9)        1.357   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.174ns (2.017ns logic, 5.157ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y116.D4     net (fanout=4)        0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (2.338ns logic, 4.760ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.023ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X31Y105.C4     net (fanout=9)        2.154   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (1.811ns logic, 5.212ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.474 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y114.D3     net (fanout=2)        1.090   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (2.017ns logic, 4.890ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.858ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    SLICE_X7Y110.A1      net (fanout=2)        0.602   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (1.797ns logic, 5.061ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X37Y105.A3     net (fanout=8)        0.937   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (2.017ns logic, 4.834ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X31Y105.C3     net (fanout=10)       2.044   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (1.741ns logic, 5.102ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    SLICE_X7Y110.A6      net (fanout=2)        0.507   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<4>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (1.797ns logic, 4.966ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X13Y103.B3     net (fanout=9)        2.116   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.499ns logic, 5.275ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    SLICE_X7Y110.A2      net (fanout=2)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (1.797ns logic, 4.903ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.695ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    SLICE_X7Y110.A4      net (fanout=2)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<2>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.695ns (1.797ns logic, 4.898ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X37Y105.A6     net (fanout=8)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (2.017ns logic, 4.683ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X32Y116.B2     net (fanout=2)        1.011   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (2.109ns logic, 4.484ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    SLICE_X7Y110.A3      net (fanout=2)        0.298   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.797ns logic, 4.757ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.507ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X31Y114.D2     net (fanout=4)        0.637   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (2.070ns logic, 4.437ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    SLICE_X7Y110.A5      net (fanout=2)        0.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<5>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (1.797ns logic, 4.653ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y114.D5     net (fanout=6)        0.610   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (2.017ns logic, 4.410ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y114.D6     net (fanout=6)        0.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (2.181ns logic, 4.156ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y114.D2     net (fanout=3)        0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (2.234ns logic, 4.008ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X32Y116.B5     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (2.126ns logic, 4.082ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.201ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y114.D1     net (fanout=2)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (2.164ns logic, 4.037ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.192ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y114.D4     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (2.181ns logic, 4.011ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y114.D5     net (fanout=7)        0.599   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (2.181ns logic, 4.001ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.137ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X32Y116.B6     net (fanout=6)        0.538   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (2.126ns logic, 4.011ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.132ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y114.D3     net (fanout=2)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.132ns (2.234ns logic, 3.898ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.130ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X32Y116.B4     net (fanout=2)        0.478   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (2.179ns logic, 3.951ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.D1     net (fanout=4)        0.874   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (2.079ns logic, 3.966ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.026ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y105.C1     net (fanout=6)        1.210   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (1.758ns logic, 4.268ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.008ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.D1     net (fanout=4)        0.950   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (2.109ns logic, 3.899ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.952ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.C1     net (fanout=4)        0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.952ns (2.084ns logic, 3.868ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.926ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.C3     net (fanout=8)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (2.101ns logic, 3.825ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.474 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B5      net (fanout=45)       1.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X25Y99.C3      net (fanout=39)       0.906   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X25Y99.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut17333_5653
    SLICE_X31Y111.A3     net (fanout=3)        1.798   lut17333_5653
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (1.536ns logic, 4.363ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.892ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.D2     net (fanout=3)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.892ns (2.149ns logic, 3.743ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.886ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.D2     net (fanout=4)        0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.886ns (2.109ns logic, 3.777ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.D3     net (fanout=8)        0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (2.096ns logic, 3.788ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.860ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.C2     net (fanout=3)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.860ns (2.154ns logic, 3.706ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.D5     net (fanout=7)        0.644   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (2.096ns logic, 3.736ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.836ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.C2     net (fanout=4)        0.785   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (2.102ns logic, 3.734ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.C3     net (fanout=8)        0.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (2.119ns logic, 3.706ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.837ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.D5     net (fanout=9)        0.762   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (2.126ns logic, 3.711ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.D3     net (fanout=8)        0.747   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.822ns (2.126ns logic, 3.696ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.C5     net (fanout=7)        0.628   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (2.101ns logic, 3.720ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.C1     net (fanout=4)        0.694   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (2.172ns logic, 3.643ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.820ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.C5     net (fanout=9)        0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.314   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.820ns (2.119ns logic, 3.701ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (SLICE_X32Y112.CE), 163 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    SLICE_X13Y107.D3     net (fanout=2)        3.047   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>
    SLICE_X13Y107.DMUX   Tilo                  0.313   lut17727_5713
                                                       lut17875_5725
    SLICE_X27Y102.A6     net (fanout=1)        1.922   lut17875_5725
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.720ns (1.833ns logic, 6.887ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.497ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X37Y105.B5     net (fanout=11)       2.102   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.497ns (2.311ns logic, 6.186ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.485ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X39Y105.B1     net (fanout=13)       1.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.485ns (1.982ns logic, 6.503ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X39Y105.B2     net (fanout=6)        1.111   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.419ns (1.999ns logic, 6.420ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X13Y103.B5     net (fanout=9)        3.734   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.427ns (1.534ns logic, 6.893ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.335ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X39Y105.B5     net (fanout=12)       0.974   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.335ns (2.052ns logic, 6.283ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X39Y105.B4     net (fanout=6)        1.006   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.314ns (1.999ns logic, 6.315ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.290ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X39Y105.B3     net (fanout=7)        0.982   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.290ns (1.999ns logic, 6.291ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.DQ     Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3
    SLICE_X13Y107.D5     net (fanout=2)        2.490   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
    SLICE_X13Y107.DMUX   Tilo                  0.313   lut17727_5713
                                                       lut17875_5725
    SLICE_X27Y102.A6     net (fanout=1)        1.922   lut17875_5725
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.163ns (1.833ns logic, 6.330ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.170ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X39Y105.B6     net (fanout=12)       0.879   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X39Y105.B      Tilo                  0.259   lut17665_5681
                                                       lut17665_5681
    SLICE_X39Y105.A5     net (fanout=1)        0.187   lut17665_5681
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.170ns (1.982ns logic, 6.188ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.158ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X39Y105.A1     net (fanout=8)        1.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.158ns (1.740ns logic, 6.418ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.100ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X13Y103.B4     net (fanout=6)        3.460   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.100ns (1.481ns logic, 6.619ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X39Y105.A4     net (fanout=10)       1.233   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.078ns (1.723ns logic, 6.355ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.071ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X32Y116.B2     net (fanout=2)        1.011   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      8.071ns (2.350ns logic, 5.721ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.997ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X39Y105.A3     net (fanout=11)       1.082   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.997ns (1.793ns logic, 6.204ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.861ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y114.D6     net (fanout=6)        0.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (2.422ns logic, 5.439ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y114.D2     net (fanout=3)        0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (2.475ns logic, 5.291ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y114.D1     net (fanout=2)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (2.405ns logic, 5.320ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y114.D4     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (2.422ns logic, 5.294ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y114.D5     net (fanout=7)        0.599   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (2.422ns logic, 5.284ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X32Y116.B5     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.686ns (2.367ns logic, 5.319ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X39Y105.A6     net (fanout=8)        0.793   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X39Y105.A      Tilo                  0.259   lut17665_5681
                                                       lut17666_5682
    SLICE_X13Y103.B6     net (fanout=2)        1.963   lut17666_5682
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (1.740ns logic, 5.915ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.656ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y114.D3     net (fanout=2)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (2.475ns logic, 5.181ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X32Y116.B6     net (fanout=6)        0.538   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (2.367ns logic, 5.248ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X37Y105.A4     net (fanout=12)       1.744   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (1.982ns logic, 5.641ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X32Y116.B4     net (fanout=2)        0.478   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (2.420ns logic, 5.188ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X37Y105.B4     net (fanout=12)       1.144   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (2.311ns logic, 5.228ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.D1     net (fanout=4)        0.950   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (2.350ns logic, 5.182ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X37Y105.B1     net (fanout=13)       1.208   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (2.241ns logic, 5.292ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.D1     net (fanout=4)        0.874   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (2.320ns logic, 5.203ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.449ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X37Y105.A2     net (fanout=11)       1.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (2.052ns logic, 5.397ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X37Y105.B2     net (fanout=7)        1.092   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.434ns (2.258ns logic, 5.176ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.C1     net (fanout=4)        0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (2.325ns logic, 5.105ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.410ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.D2     net (fanout=4)        0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.410ns (2.350ns logic, 5.060ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.404ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.C3     net (fanout=8)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.404ns (2.342ns logic, 5.062ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.370ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.D2     net (fanout=3)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.370ns (2.390ns logic, 4.980ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.360ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.C2     net (fanout=4)        0.785   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.360ns (2.343ns logic, 5.017ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.349ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.C3     net (fanout=8)        0.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (2.360ns logic, 4.989ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.362ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.D3     net (fanout=8)        0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (2.337ns logic, 5.025ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.361ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.D5     net (fanout=9)        0.762   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (2.367ns logic, 4.994ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.D3     net (fanout=8)        0.747   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (2.367ns logic, 4.979ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.336ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X37Y105.B6     net (fanout=6)        0.994   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.336ns (2.258ns logic, 5.078ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.339ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.C1     net (fanout=4)        0.694   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.339ns (2.413ns logic, 4.926ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.338ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.C2     net (fanout=3)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (2.395ns logic, 4.943ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.C5     net (fanout=9)        0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (2.360ns logic, 4.984ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.326ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X37Y105.B3     net (fanout=6)        0.984   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X37Y105.B      Tilo                  0.259   lut17660_5676
                                                       lut17660_5676
    SLICE_X37Y105.A5     net (fanout=1)        0.187   lut17660_5676
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.326ns (2.258ns logic, 5.068ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.324ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.D4     net (fanout=4)        0.672   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (2.420ns logic, 4.904ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.324ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X30Y115.D6     net (fanout=8)        0.725   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (2.367ns logic, 4.957ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.310ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.D5     net (fanout=7)        0.644   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.310ns (2.337ns logic, 4.973ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.C5     net (fanout=7)        0.628   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (2.342ns logic, 4.957ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X30Y115.C6     net (fanout=8)        0.715   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (2.360ns logic, 4.947ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.226ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y116.C6     net (fanout=8)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.226ns (2.342ns logic, 4.884ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X32Y116.D6     net (fanout=8)        0.555   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (2.337ns logic, 4.884ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.185ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.474 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X31Y111.A2     net (fanout=9)        5.661   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (1.055ns logic, 6.130ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.C4     net (fanout=4)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y114.D4     net (fanout=2)        0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (2.343ns logic, 4.862ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y116.C4     net (fanout=4)        0.548   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (2.325ns logic, 4.877ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.156ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X31Y114.D1     net (fanout=9)        1.357   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.156ns (1.999ns logic, 5.157ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.080ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X32Y116.D4     net (fanout=4)        0.431   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y114.D6     net (fanout=2)        0.529   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.080ns (2.320ns logic, 4.760ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X31Y105.C4     net (fanout=9)        2.154   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.793ns logic, 5.212ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.889ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.474 - 0.490)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X31Y114.D3     net (fanout=2)        1.090   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.889ns (1.999ns logic, 4.890ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    SLICE_X7Y110.A1      net (fanout=2)        0.602   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (1.779ns logic, 5.061ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.833ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X37Y105.A3     net (fanout=8)        0.937   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.833ns (1.999ns logic, 4.834ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.474 - 0.476)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    SLICE_X31Y105.C3     net (fanout=10)       2.044   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.825ns (1.723ns logic, 5.102ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    SLICE_X7Y110.A6      net (fanout=2)        0.507   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<4>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (1.779ns logic, 4.966ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X13Y103.B3     net (fanout=9)        2.116   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (1.481ns logic, 5.275ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.682ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    SLICE_X7Y110.A2      net (fanout=2)        0.444   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.682ns (1.779ns logic, 4.903ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.474 - 0.491)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    SLICE_X7Y110.A4      net (fanout=2)        0.439   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<2>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (1.779ns logic, 4.898ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.682ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X37Y105.A6     net (fanout=8)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X37Y105.A      Tilo                  0.259   lut17660_5676
                                                       lut17661_5677
    SLICE_X31Y105.C2     net (fanout=1)        0.839   lut17661_5677
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.682ns (1.999ns logic, 4.683ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.575ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X32Y116.B2     net (fanout=2)        1.011   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (2.091ns logic, 4.484ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    SLICE_X7Y110.A3      net (fanout=2)        0.298   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (1.779ns logic, 4.757ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X31Y114.D2     net (fanout=4)        0.637   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.489ns (2.052ns logic, 4.437ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.474 - 0.492)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.BQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    SLICE_X7Y110.A5      net (fanout=2)        0.194   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<5>
    SLICE_X7Y110.A       Tilo                  0.259   lut17877_5727
                                                       lut17877_5727
    SLICE_X13Y103.B1     net (fanout=1)        1.300   lut17877_5727
    SLICE_X13Y103.B      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       lut17878_5728
    SLICE_X31Y111.B6     net (fanout=2)        2.503   lut17878_5728
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (1.779ns logic, 4.653ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y114.D5     net (fanout=6)        0.610   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y114.D      Tilo                  0.259   lut17452_5666
                                                       lut17452_5666
    SLICE_X31Y105.C6     net (fanout=3)        0.742   lut17452_5666
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (1.999ns logic, 4.410ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X33Y114.D6     net (fanout=6)        0.754   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (2.163ns logic, 4.156ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X33Y114.D2     net (fanout=3)        0.606   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (2.216ns logic, 4.008ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X32Y116.B5     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (2.108ns logic, 4.082ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X33Y114.D1     net (fanout=2)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.183ns (2.146ns logic, 4.037ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X33Y114.D4     net (fanout=6)        0.609   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (2.163ns logic, 4.011ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.164ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X33Y114.D5     net (fanout=7)        0.599   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.164ns (2.163ns logic, 4.001ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X32Y116.B6     net (fanout=6)        0.538   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (2.108ns logic, 4.011ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X33Y114.D3     net (fanout=2)        0.496   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X33Y114.D      Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X30Y115.CX     net (fanout=1)        0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X30Y115.CMUX   Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (2.216ns logic, 3.898ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X32Y116.B4     net (fanout=2)        0.478   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X32Y116.B      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X32Y116.CX     net (fanout=1)        0.381   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X32Y116.CMUX   Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (2.161ns logic, 3.951ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.D1     net (fanout=4)        0.874   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (2.061ns logic, 3.966ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.008ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X31Y105.C1     net (fanout=6)        1.210   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X31Y105.C      Tilo                  0.259   lut17663_5679
                                                       lut17662_5678
    SLICE_X27Y102.A2     net (fanout=2)        1.140   lut17662_5678
    SLICE_X27Y102.A      Tilo                  0.259   lut17876_5726
                                                       lut17876_5726
    SLICE_X31Y111.B4     net (fanout=2)        1.262   lut17876_5726
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (1.740ns logic, 4.268ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.990ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X30Y115.D1     net (fanout=4)        0.950   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.990ns (2.091ns logic, 3.899ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X32Y116.C1     net (fanout=4)        0.776   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (2.066ns logic, 3.868ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.908ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.C3     net (fanout=8)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.908ns (2.083ns logic, 3.825ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.474 - 0.485)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.AQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B5      net (fanout=45)       1.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X23Y95.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X25Y99.C3      net (fanout=39)       0.906   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X25Y99.CMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cmd_en
                                                       lut17333_5653
    SLICE_X31Y111.A3     net (fanout=3)        1.798   lut17333_5653
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.518ns logic, 4.363ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.874ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.D2     net (fanout=3)        0.651   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.874ns (2.131ns logic, 3.743ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.868ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.D2     net (fanout=4)        0.828   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.868ns (2.091ns logic, 3.777ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.866ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.AQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    SLICE_X32Y116.D3     net (fanout=8)        0.696   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<4>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.866ns (2.078ns logic, 3.788ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.BMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X32Y116.C2     net (fanout=3)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (2.136ns logic, 3.706ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.814ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.D5     net (fanout=7)        0.644   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (2.078ns logic, 3.736ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.818ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X30Y115.C2     net (fanout=4)        0.785   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (2.084ns logic, 3.734ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.807ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.C3     net (fanout=8)        0.757   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (2.101ns logic, 3.706ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.819ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.D5     net (fanout=9)        0.762   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.819ns (2.108ns logic, 3.711ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.DQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X30Y115.D3     net (fanout=8)        0.747   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X30Y115.CMUX   Topdc                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (2.108ns logic, 3.696ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.474 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.CQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X32Y116.C5     net (fanout=7)        0.628   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X32Y116.CMUX   Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X31Y112.A6     net (fanout=2)        0.714   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N99
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.083ns logic, 3.720ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y114.CMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X30Y115.C1     net (fanout=4)        0.694   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.797ns (2.154ns logic, 3.643ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y112.BQ     Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    SLICE_X30Y115.C5     net (fanout=9)        0.752   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
    SLICE_X30Y115.CMUX   Tilo                  0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X31Y112.A5     net (fanout=2)        0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X31Y112.A      Tilo                  0.259   lut17334_5654
                                                       lut17334_5654
    SLICE_X27Y107.A6     net (fanout=1)        0.825   lut17334_5654
    SLICE_X27Y107.A      Tilo                  0.259   lut17335_5655
                                                       lut17336_5656
    SLICE_X31Y111.B5     net (fanout=4)        0.897   lut17336_5656
    SLICE_X31Y111.B      Tilo                  0.259   lut17879_5729
                                                       lut17879_5729
    SLICE_X31Y111.A5     net (fanout=1)        0.187   lut17879_5729
    SLICE_X31Y111.A      Tilo                  0.259   lut17879_5729
                                                       lut17880_5730
    SLICE_X32Y112.CE     net (fanout=2)        0.469   lut17880_5730
    SLICE_X32Y112.CLK    Tceck                 0.296   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (2.101ns logic, 3.701ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4 (SLICE_X22Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y90.BQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X22Y90.CE      net (fanout=28)       0.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X22Y90.CLK     Tckce       (-Th)     0.108   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.090ns logic, 0.283ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5 (SLICE_X22Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y90.BQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X22Y90.CE      net (fanout=28)       0.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X22Y90.CLK     Tckce       (-Th)     0.104   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.094ns logic, 0.283ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6 (SLICE_X22Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y90.BQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X22Y90.CE      net (fanout=28)       0.283   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X22Y90.CLK     Tckce       (-Th)     0.102   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.096ns logic, 0.283ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X34Y119.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X32Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CK
  Location pin: SLICE_X32Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CK
  Location pin: SLICE_X32Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CK
  Location pin: SLICE_X32Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CK
  Location pin: SLICE_X32Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CK
  Location pin: SLICE_X32Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CK
  Location pin: SLICE_X32Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X28Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X28Y109.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X28Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X28Y109.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X28Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X28Y109.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X28Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X28Y109.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X28Y110.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X28Y110.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X28Y110.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X28Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X28Y110.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X28Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X28Y111.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X28Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X28Y111.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X28Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X28Y111.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X28Y111.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X28Y111.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X28Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X28Y112.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X28Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X28Y112.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X28Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X28Y112.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X28Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X28Y112.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_broadcast/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST/CK
  Location pin: SLICE_X0Y86.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd5-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd7/CK
  Location pin: SLICE_X0Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd5/CK
  Location pin: SLICE_X0Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CK
  Location pin: SLICE_X4Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X4Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1/CK
  Location pin: SLICE_X4Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<2>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2/CK
  Location pin: SLICE_X4Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0/CK
  Location pin: SLICE_X4Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP_SDI/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0/CK
  Location pin: SLICE_X16Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1/CK
  Location pin: SLICE_X16Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0/CK
  Location pin: SLICE_X16Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CK
  Location pin: SLICE_X20Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3/CK
  Location pin: SLICE_X24Y82.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X24Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5/CK
  Location pin: SLICE_X24Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6/CK
  Location pin: SLICE_X28Y108.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_7/CK
  Location pin: SLICE_X32Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_6/CK
  Location pin: SLICE_X32Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_5/CK
  Location pin: SLICE_X32Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_4/CK
  Location pin: SLICE_X32Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3/CK
  Location pin: SLICE_X32Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_2/CK
  Location pin: SLICE_X32Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1/CK
  Location pin: SLICE_X32Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_0/CK
  Location pin: SLICE_X32Y99.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/SR
  Location pin: SLICE_X6Y84.SR
  Clock network: ][100055_19
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X6Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK
  Location pin: SLICE_X6Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK
  Location pin: SLICE_X6Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CK
  Location pin: SLICE_X6Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X22Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CK
  Location pin: SLICE_X22Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CK
  Location pin: SLICE_X22Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CK
  Location pin: SLICE_X22Y109.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CK
  Location pin: SLICE_X22Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CK
  Location pin: SLICE_X22Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CK
  Location pin: SLICE_X22Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CK
  Location pin: SLICE_X22Y110.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4/CK
  Location pin: SLICE_X2Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5/CK
  Location pin: SLICE_X2Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6/CK
  Location pin: SLICE_X2Y102.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5/CK
  Location pin: SLICE_X2Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4/CK
  Location pin: SLICE_X2Y112.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset/CK
  Location pin: SLICE_X6Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4/CK
  Location pin: SLICE_X6Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2/CK
  Location pin: SLICE_X6Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd1/CK
  Location pin: SLICE_X6Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3/CK
  Location pin: SLICE_X6Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase/CK
  Location pin: SLICE_X6Y92.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2/CK
  Location pin: SLICE_X10Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3/CK
  Location pin: SLICE_X10Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6/CK
  Location pin: SLICE_X22Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6086 paths analyzed, 1402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.815ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (SLICE_X54Y51.A3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      17.257ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.573 - 0.579)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.AMUX    Tshcko                0.461   ][74389_4350
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_0
    SLICE_X53Y109.D4     net (fanout=3)        2.431   Inst_camctlA/Inst_TWICtl/sclCnt<0>
    SLICE_X53Y109.D      Tilo                  0.259   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       lut14137_3915
    SLICE_X53Y59.D3      net (fanout=3)        3.564   lut14137_3915
    SLICE_X53Y59.D       Tilo                  0.259   lut14138_3916
                                                       lut14138_3916
    SLICE_X53Y59.C4      net (fanout=6)        0.484   lut14138_3916
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     17.257ns (2.043ns logic, 15.214ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      15.386ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y109.AQ     Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_3
    SLICE_X53Y109.D1     net (fanout=2)        0.630   Inst_camctlA/Inst_TWICtl/sclCnt<3>
    SLICE_X53Y109.D      Tilo                  0.259   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       lut14137_3915
    SLICE_X53Y59.D3      net (fanout=3)        3.564   lut14137_3915
    SLICE_X53Y59.D       Tilo                  0.259   lut14138_3916
                                                       lut14138_3916
    SLICE_X53Y59.C4      net (fanout=6)        0.484   lut14138_3916
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.386ns (1.973ns logic, 13.413ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      15.261ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y109.DMUX   Tshcko                0.461   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_1
    SLICE_X53Y109.D2     net (fanout=2)        0.435   Inst_camctlA/Inst_TWICtl/sclCnt<1>
    SLICE_X53Y109.D      Tilo                  0.259   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       lut14137_3915
    SLICE_X53Y59.D3      net (fanout=3)        3.564   lut14137_3915
    SLICE_X53Y59.D       Tilo                  0.259   lut14138_3916
                                                       lut14138_3916
    SLICE_X53Y59.C4      net (fanout=6)        0.484   lut14138_3916
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.261ns (2.043ns logic, 13.218ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      15.044ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y109.AMUX   Tshcko                0.461   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_2
    SLICE_X53Y109.D5     net (fanout=2)        0.218   Inst_camctlA/Inst_TWICtl/sclCnt<2>
    SLICE_X53Y109.D      Tilo                  0.259   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       lut14137_3915
    SLICE_X53Y59.D3      net (fanout=3)        3.564   lut14137_3915
    SLICE_X53Y59.D       Tilo                  0.259   lut14138_3916
                                                       lut14138_3916
    SLICE_X53Y59.C4      net (fanout=6)        0.484   lut14138_3916
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.044ns (2.043ns logic, 13.001ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      14.588ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_5 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y109.CQ     Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_5
    SLICE_X53Y59.D1      net (fanout=3)        3.655   Inst_camctlA/Inst_TWICtl/sclCnt<5>
    SLICE_X53Y59.D       Tilo                  0.259   lut14138_3916
                                                       lut14138_3916
    SLICE_X53Y59.C4      net (fanout=6)        0.484   lut14138_3916
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     14.588ns (1.714ns logic, 12.874ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      14.274ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y109.BQ     Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_4
    SLICE_X53Y59.D4      net (fanout=3)        3.341   Inst_camctlA/Inst_TWICtl/sclCnt<4>
    SLICE_X53Y59.D       Tilo                  0.259   lut14138_3916
                                                       lut14138_3916
    SLICE_X53Y59.C4      net (fanout=6)        0.484   lut14138_3916
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     14.274ns (1.714ns logic, 12.560ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.644ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.AMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_1
    SLICE_X56Y60.D2      net (fanout=22)       2.004   Inst_camctlA/initA<1>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y116.A2     net (fanout=5)        4.550   Inst_camctlA/_n0130<32>
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.644ns (1.469ns logic, 11.175ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.AQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X56Y60.D1      net (fanout=22)       2.071   Inst_camctlA/initA<0>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y116.A2     net (fanout=5)        4.550   Inst_camctlA/_n0130<32>
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.641ns (1.399ns logic, 11.242ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.387ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.BMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_2
    SLICE_X56Y60.D3      net (fanout=21)       1.747   Inst_camctlA/initA<2>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y116.A2     net (fanout=5)        4.550   Inst_camctlA/_n0130<32>
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.387ns (1.469ns logic, 10.918ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.351ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.BQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X56Y60.D4      net (fanout=21)       1.781   Inst_camctlA/initA<3>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y116.A2     net (fanout=5)        4.550   Inst_camctlA/_n0130<32>
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.351ns (1.399ns logic, 10.952ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.245ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.CQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X56Y60.D5      net (fanout=20)       1.675   Inst_camctlA/initA<4>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y116.A2     net (fanout=5)        4.550   Inst_camctlA/_n0130<32>
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.245ns (1.399ns logic, 10.846ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.375ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.481 - 0.480)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X55Y57.D3      net (fanout=9)        1.650   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X55Y57.DMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/DONE_O
                                                       lut14272_3923
    SLICE_X55Y116.A6     net (fanout=3)        3.595   lut14272_3923
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.375ns (1.509ns logic, 9.866ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.301ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/bitCount_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlA/Inst_TWICtl/bitCount_1
    SLICE_X55Y57.D4      net (fanout=5)        1.506   Inst_camctlA/Inst_TWICtl/bitCount<1>
    SLICE_X55Y57.DMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/DONE_O
                                                       lut14272_3923
    SLICE_X55Y116.A6     net (fanout=3)        3.595   lut14272_3923
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.301ns (1.579ns logic, 9.722ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.275ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/bitCount_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.BQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlA/Inst_TWICtl/bitCount_2
    SLICE_X55Y57.D1      net (fanout=4)        1.550   Inst_camctlA/Inst_TWICtl/bitCount<2>
    SLICE_X55Y57.DMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/DONE_O
                                                       lut14272_3923
    SLICE_X55Y116.A6     net (fanout=3)        3.595   lut14272_3923
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (1.509ns logic, 9.766ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.239 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/subState<0>
                                                       Inst_camctlA/Inst_TWICtl/subState_0
    SLICE_X53Y59.C3      net (fanout=9)        0.978   Inst_camctlA/Inst_TWICtl/subState<0>
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.168ns (1.455ns logic, 9.713ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.120ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.239 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/subState<0>
                                                       Inst_camctlA/Inst_TWICtl/subState_1
    SLICE_X53Y59.C5      net (fanout=8)        0.860   Inst_camctlA/Inst_TWICtl/subState<1>
    SLICE_X53Y59.C       Tilo                  0.259   lut14138_3916
                                                       lut14149_3917
    SLICE_X55Y116.A1     net (fanout=9)        4.114   lut14149_3917
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.120ns (1.525ns logic, 9.595ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.086ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/bitCount_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlA/Inst_TWICtl/bitCount_0
    SLICE_X55Y57.D5      net (fanout=5)        1.361   Inst_camctlA/Inst_TWICtl/bitCount<0>
    SLICE_X55Y57.DMUX    Tilo                  0.313   Inst_camctlA/Inst_TWICtl/DONE_O
                                                       lut14272_3923
    SLICE_X55Y116.A6     net (fanout=3)        3.595   lut14272_3923
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.086ns (1.509ns logic, 9.577ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.D       Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y116.A2     net (fanout=5)        4.550   Inst_camctlA/_n0130<32>
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.843ns (1.672ns logic, 9.171ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.DQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X55Y116.A3     net (fanout=4)        3.859   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.693ns (1.213ns logic, 8.480ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.573 - 0.577)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y106.AQ     Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X47Y60.A5      net (fanout=33)       4.389   Inst_camctlA/state_FSM_FFd2
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (1.196ns logic, 6.500ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.573 - 0.577)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y106.BQ     Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X47Y60.A6      net (fanout=34)       4.366   Inst_camctlA/state_FSM_FFd3
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (1.196ns logic, 6.477ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.573 - 0.577)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y106.BQ     Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X55Y116.A4     net (fanout=34)       1.524   Inst_camctlA/state_FSM_FFd3
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (1.196ns logic, 6.145ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.573 - 0.577)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y106.AQ     Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X55Y116.A5     net (fanout=33)       1.438   Inst_camctlA/state_FSM_FFd2
    SLICE_X55Y116.A      Tilo                  0.259   lut14292_4416
                                                       lut14292_4416
    SLICE_X54Y51.B6      net (fanout=1)        4.222   lut14292_4416
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.255ns (1.196ns logic, 6.059ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.856ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.AMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_1
    SLICE_X56Y60.D2      net (fanout=22)       2.004   Inst_camctlA/initA<1>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X47Y60.A1      net (fanout=5)        1.272   Inst_camctlA/_n0130<32>
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (1.469ns logic, 5.387ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.853ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.AQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X56Y60.D1      net (fanout=22)       2.071   Inst_camctlA/initA<0>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X47Y60.A1      net (fanout=5)        1.272   Inst_camctlA/_n0130<32>
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.853ns (1.399ns logic, 5.454ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.BMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_2
    SLICE_X56Y60.D3      net (fanout=21)       1.747   Inst_camctlA/initA<2>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X47Y60.A1      net (fanout=5)        1.272   Inst_camctlA/_n0130<32>
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (1.469ns logic, 5.130ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.BQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X56Y60.D4      net (fanout=21)       1.781   Inst_camctlA/initA<3>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X47Y60.A1      net (fanout=5)        1.272   Inst_camctlA/_n0130<32>
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.563ns (1.399ns logic, 5.164ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.457ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.239 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y48.CQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X56Y60.D5      net (fanout=20)       1.675   Inst_camctlA/initA<4>
    SLICE_X56Y60.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X47Y60.A1      net (fanout=5)        1.272   Inst_camctlA/_n0130<32>
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (1.399ns logic, 5.058ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.080ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.239 - 0.245)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/addrNData to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y55.BMUX    Tshcko                0.461   ][74463_4444
                                                       Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X47Y60.A4      net (fanout=6)        1.703   Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (1.266ns logic, 3.814ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.239 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.D       Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X47Y60.A1      net (fanout=5)        1.272   Inst_camctlA/_n0130<32>
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (1.672ns logic, 3.383ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.DQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X47Y60.A3      net (fanout=4)        0.716   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X47Y60.A       Tilo                  0.259   lut14245_4399
                                                       lut14245_4399
    SLICE_X54Y51.B5      net (fanout=3)        1.712   lut14245_4399
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (1.213ns logic, 2.827ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.226ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y52.AQ      Tcko                  0.391   Inst_camctlA/initFb<0>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_0
    SLICE_X54Y51.B3      net (fanout=5)        0.890   Inst_camctlA/initFb<0>
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.937ns logic, 1.289ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/int_Rst to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.CQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/int_Rst
                                                       Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X54Y51.B4      net (fanout=7)        0.755   Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.937ns logic, 1.154ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.038ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X54Y51.B1      net (fanout=15)       0.685   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.954ns logic, 1.084ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      1.837ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.AQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X54Y51.B2      net (fanout=17)       0.484   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X54Y51.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14293_4417
    SLICE_X54Y51.A3      net (fanout=1)        0.399   lut14293_4417
    SLICE_X54Y51.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut14296_4420
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.954ns logic, 0.883ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/dataByte_3 (SLICE_X31Y108.BX), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      17.106ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X35Y54.D2      net (fanout=2)        0.602   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X33Y52.C5      net (fanout=5)        0.337   lut14382_4473
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     17.106ns (1.927ns logic, 15.179ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      17.070ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X35Y54.D1      net (fanout=3)        0.636   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X33Y52.C5      net (fanout=5)        0.337   lut14382_4473
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     17.070ns (1.857ns logic, 15.213ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      16.731ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X35Y54.D5      net (fanout=3)        0.227   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X33Y52.C5      net (fanout=5)        0.337   lut14382_4473
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     16.731ns (1.927ns logic, 14.804ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      16.676ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X35Y54.D4      net (fanout=2)        0.242   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X33Y52.C5      net (fanout=5)        0.337   lut14382_4473
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     16.676ns (1.857ns logic, 14.819ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      16.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.552 - 0.628)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X5Y91.B1       net (fanout=12)       4.317   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X5Y91.BMUX     Tilo                  0.313   lut14377_4469
                                                       lut14393_4478
    SLICE_X53Y105.A3     net (fanout=5)        3.444   lut14393_4478
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     16.596ns (1.339ns logic, 15.257ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      16.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.CMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X33Y52.D1      net (fanout=2)        0.843   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X33Y52.C5      net (fanout=5)        0.337   lut14382_4473
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     16.332ns (1.614ns logic, 14.718ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      16.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X33Y52.D5      net (fanout=2)        0.586   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X33Y52.C5      net (fanout=5)        0.337   lut14382_4473
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     16.005ns (1.544ns logic, 14.461ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      15.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.552 - 0.601)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.CQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X33Y52.C1      net (fanout=9)        0.835   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     15.675ns (1.302ns logic, 14.373ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      15.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.552 - 0.601)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.DQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X33Y52.C4      net (fanout=7)        0.705   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X33Y52.C       Tilo                  0.259   lut14382_4473
                                                       lut14394_4479
    SLICE_X53Y105.A4     net (fanout=9)        6.042   lut14394_4479
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     15.545ns (1.302ns logic, 14.243ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      14.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.460 - 0.495)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y87.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X5Y91.B5       net (fanout=11)       1.733   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X5Y91.BMUX     Tilo                  0.313   lut14377_4469
                                                       lut14393_4478
    SLICE_X53Y105.A3     net (fanout=5)        3.444   lut14393_4478
    SLICE_X53Y105.AMUX   Tilo                  0.313   lut13966_4225
                                                       lut14535_4578
    SLICE_X13Y104.B1     net (fanout=8)        4.587   lut14535_4578
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     14.012ns (1.339ns logic, 12.673ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.552 - 0.594)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y56.DQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X13Y104.A4     net (fanout=37)       7.808   Inst_camctlB/state_FSM_FFd2
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     12.520ns (0.972ns logic, 11.548ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X35Y54.D2      net (fanout=2)        0.602   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X5Y91.A3       net (fanout=5)        4.766   lut14382_4473
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     12.228ns (1.668ns logic, 10.560ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      12.192ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X35Y54.D1      net (fanout=3)        0.636   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X5Y91.A3       net (fanout=5)        4.766   lut14382_4473
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     12.192ns (1.598ns logic, 10.594ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.853ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X35Y54.D5      net (fanout=3)        0.227   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X5Y91.A3       net (fanout=5)        4.766   lut14382_4473
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     11.853ns (1.668ns logic, 10.185ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X35Y54.D4      net (fanout=2)        0.242   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X35Y54.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       lut14381_4472
    SLICE_X33Y52.D3      net (fanout=2)        0.702   lut14381_4472
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X5Y91.A3       net (fanout=5)        4.766   lut14382_4473
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     11.798ns (1.598ns logic, 10.200ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X30Y116.C2     net (fanout=22)       3.269   Inst_camctlB/initA<1>
    SLICE_X30Y116.C      Tilo                  0.204   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM28
    SLICE_X13Y104.A1     net (fanout=2)        3.559   Inst_camctlB/_n0130<27>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     11.814ns (1.246ns logic, 10.568ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.CMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X33Y52.D1      net (fanout=2)        0.843   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X5Y91.A3       net (fanout=5)        4.766   lut14382_4473
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     11.454ns (1.355ns logic, 10.099ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      11.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.552 - 0.598)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X33Y52.D5      net (fanout=2)        0.586   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X33Y52.D       Tilo                  0.259   lut14382_4473
                                                       lut14382_4473
    SLICE_X5Y91.A3       net (fanout=5)        4.766   lut14382_4473
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     11.127ns (1.285ns logic, 9.842ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.778ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X30Y116.C1     net (fanout=22)       2.303   Inst_camctlB/initA<0>
    SLICE_X30Y116.C      Tilo                  0.204   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM28
    SLICE_X13Y104.A1     net (fanout=2)        3.559   Inst_camctlB/_n0130<27>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.778ns (1.176ns logic, 9.602ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X30Y116.C3     net (fanout=21)       2.124   Inst_camctlB/initA<2>
    SLICE_X30Y116.C      Tilo                  0.204   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM28
    SLICE_X13Y104.A1     net (fanout=2)        3.559   Inst_camctlB/_n0130<27>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.669ns (1.246ns logic, 9.423ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.552 - 0.628)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X5Y91.B1       net (fanout=12)       4.317   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X5Y91.BMUX     Tilo                  0.313   lut14377_4469
                                                       lut14393_4478
    SLICE_X5Y91.A4       net (fanout=5)        0.456   lut14393_4478
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.602ns (1.339ns logic, 9.263ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X30Y116.C4     net (fanout=21)       2.136   Inst_camctlB/initA<3>
    SLICE_X30Y116.C      Tilo                  0.204   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM28
    SLICE_X13Y104.A1     net (fanout=2)        3.559   Inst_camctlB/_n0130<27>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.611ns (1.176ns logic, 9.435ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.CQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X30Y116.C5     net (fanout=20)       2.068   Inst_camctlB/initA<4>
    SLICE_X30Y116.C      Tilo                  0.204   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM28
    SLICE_X13Y104.A1     net (fanout=2)        3.559   Inst_camctlB/_n0130<27>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.543ns (1.176ns logic, 9.367ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X30Y108.A2     net (fanout=22)       1.965   Inst_camctlB/initA<1>
    SLICE_X30Y108.AMUX   Tilo                  0.261   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    SLICE_X13Y104.A3     net (fanout=1)        3.339   Inst_camctlB/_n0130<3>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.347ns (1.303ns logic, 9.044ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.552 - 0.600)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y44.CQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X13Y104.A2     net (fanout=35)       5.477   Inst_camctlB/state_FSM_FFd3
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.189ns (0.972ns logic, 9.217ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X30Y108.A1     net (fanout=22)       1.728   Inst_camctlB/initA<0>
    SLICE_X30Y108.AMUX   Tilo                  0.261   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    SLICE_X13Y104.A3     net (fanout=1)        3.339   Inst_camctlB/_n0130<3>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.040ns (1.233ns logic, 8.807ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.001ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X30Y104.C2     net (fanout=22)       1.854   Inst_camctlB/initA<1>
    SLICE_X30Y104.C      Tilo                  0.204   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM20
    SLICE_X13Y104.A5     net (fanout=2)        3.161   Inst_camctlB/_n0130<19>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                     10.001ns (1.246ns logic, 8.755ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X30Y108.A3     net (fanout=21)       1.567   Inst_camctlB/initA<2>
    SLICE_X30Y108.AMUX   Tilo                  0.261   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    SLICE_X13Y104.A3     net (fanout=1)        3.339   Inst_camctlB/_n0130<3>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (1.303ns logic, 8.646ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.947ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.CQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X30Y108.A5     net (fanout=20)       1.635   Inst_camctlB/initA<4>
    SLICE_X30Y108.AMUX   Tilo                  0.261   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    SLICE_X13Y104.A3     net (fanout=1)        3.339   Inst_camctlB/_n0130<3>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.947ns (1.233ns logic, 8.714ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.745ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X30Y104.C1     net (fanout=22)       1.668   Inst_camctlB/initA<0>
    SLICE_X30Y104.C      Tilo                  0.204   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM20
    SLICE_X13Y104.A5     net (fanout=2)        3.161   Inst_camctlB/_n0130<19>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (1.176ns logic, 8.569ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X30Y108.A4     net (fanout=21)       1.415   Inst_camctlB/initA<3>
    SLICE_X30Y108.AMUX   Tilo                  0.261   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    SLICE_X13Y104.A3     net (fanout=1)        3.339   Inst_camctlB/_n0130<3>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (1.233ns logic, 8.494ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.679ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X30Y104.C3     net (fanout=21)       1.532   Inst_camctlB/initA<2>
    SLICE_X30Y104.C      Tilo                  0.204   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM20
    SLICE_X13Y104.A5     net (fanout=2)        3.161   Inst_camctlB/_n0130<19>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.679ns (1.246ns logic, 8.433ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.CQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X30Y104.C5     net (fanout=20)       1.377   Inst_camctlB/initA<4>
    SLICE_X30Y104.C      Tilo                  0.204   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM20
    SLICE_X13Y104.A5     net (fanout=2)        3.161   Inst_camctlB/_n0130<19>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.454ns (1.176ns logic, 8.278ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X30Y104.B2     net (fanout=22)       1.771   Inst_camctlB/initA<1>
    SLICE_X30Y104.B      Tilo                  0.203   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM12
    SLICE_X13Y104.A6     net (fanout=1)        2.635   Inst_camctlB/_n0130<11>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (1.245ns logic, 8.146ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X30Y104.B3     net (fanout=21)       1.597   Inst_camctlB/initA<2>
    SLICE_X30Y104.B      Tilo                  0.203   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM12
    SLICE_X13Y104.A6     net (fanout=1)        2.635   Inst_camctlB/_n0130<11>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.217ns (1.245ns logic, 7.972ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.037ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X30Y104.B1     net (fanout=22)       1.487   Inst_camctlB/initA<0>
    SLICE_X30Y104.B      Tilo                  0.203   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM12
    SLICE_X13Y104.A6     net (fanout=1)        2.635   Inst_camctlB/_n0130<11>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.037ns (1.175ns logic, 7.862ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.000ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y89.DQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X5Y91.A1       net (fanout=17)       3.467   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      9.000ns (1.043ns logic, 7.957ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X30Y104.C4     net (fanout=21)       0.882   Inst_camctlB/initA<3>
    SLICE_X30Y104.C      Tilo                  0.204   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM20
    SLICE_X13Y104.A5     net (fanout=2)        3.161   Inst_camctlB/_n0130<19>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      8.959ns (1.176ns logic, 7.783ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM28 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.782ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.460 - 0.494)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM28 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y116.C      Tshcko                0.902   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM28
    SLICE_X13Y104.A1     net (fanout=2)        3.559   Inst_camctlB/_n0130<27>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      8.782ns (1.483ns logic, 7.299ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.CQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X30Y104.B5     net (fanout=20)       1.211   Inst_camctlB/initA<4>
    SLICE_X30Y104.B      Tilo                  0.203   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM12
    SLICE_X13Y104.A6     net (fanout=1)        2.635   Inst_camctlB/_n0130<11>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      8.761ns (1.175ns logic, 7.586ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.460 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X30Y104.B4     net (fanout=21)       1.191   Inst_camctlB/initA<3>
    SLICE_X30Y104.B      Tilo                  0.203   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM12
    SLICE_X13Y104.A6     net (fanout=1)        2.635   Inst_camctlB/_n0130<11>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      8.741ns (1.175ns logic, 7.566ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.570ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.151 - 0.160)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM4 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AMUX   Tshcko                0.910   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    SLICE_X13Y104.A3     net (fanout=1)        3.339   Inst_camctlB/_n0130<3>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      8.570ns (1.491ns logic, 7.079ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM20 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.384ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM20 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y104.C      Tshcko                0.902   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM20
    SLICE_X13Y104.A5     net (fanout=2)        3.161   Inst_camctlB/_n0130<19>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      8.384ns (1.483ns logic, 6.901ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.460 - 0.495)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y87.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X5Y91.B5       net (fanout=11)       1.733   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X5Y91.BMUX     Tilo                  0.313   lut14377_4469
                                                       lut14393_4478
    SLICE_X5Y91.A4       net (fanout=5)        0.456   lut14393_4478
    SLICE_X5Y91.AMUX     Tilo                  0.313   lut14377_4469
                                                       lut14537_4580
    SLICE_X13Y104.B5     net (fanout=8)        1.581   lut14537_4580
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      8.018ns (1.339ns logic, 6.679ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM12 (RAM)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.841ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM12 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y104.B      Tshcko                0.885   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM12
    SLICE_X13Y104.A6     net (fanout=1)        2.635   Inst_camctlB/_n0130<11>
    SLICE_X13Y104.A      Tilo                  0.259   ][74593_4603
                                                       lut14567_4601
    SLICE_X13Y104.B3     net (fanout=1)        0.831   lut14567_4601
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (1.466ns logic, 6.375ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_2 to Inst_camctlB/Inst_TWICtl/dataByte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.391   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_2
    SLICE_X13Y104.B4     net (fanout=3)        3.038   Inst_camctlB/initFb<2>
    SLICE_X13Y104.B      Tilo                  0.259   ][74593_4603
                                                       lut14568_4602
    SLICE_X31Y108.BX     net (fanout=1)        2.909   ][74593_4603
    SLICE_X31Y108.CLK    Tdick                 0.063   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (0.713ns logic, 5.947ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM1 (SLICE_X30Y116.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_1 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      16.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.469 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_1 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_1
    SLICE_X30Y116.D2     net (fanout=22)       3.312   Inst_camctlB/initA<1>
    SLICE_X30Y116.D      Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X15Y44.A4      net (fanout=8)        6.266   Inst_camctlB/_n0130<32>
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                     16.646ns (1.227ns logic, 15.419ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      15.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.469 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BMUX   Tshcko                0.461   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_2
    SLICE_X30Y116.D3     net (fanout=21)       2.432   Inst_camctlB/initA<2>
    SLICE_X30Y116.D      Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X15Y44.A4      net (fanout=8)        6.266   Inst_camctlB/_n0130<32>
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.766ns (1.227ns logic, 14.539ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      15.633ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.469 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.AQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_0
    SLICE_X30Y116.D1     net (fanout=22)       2.369   Inst_camctlB/initA<0>
    SLICE_X30Y116.D      Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X15Y44.A4      net (fanout=8)        6.266   Inst_camctlB/_n0130<32>
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.633ns (1.157ns logic, 14.476ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      15.439ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.469 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.BQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_3
    SLICE_X30Y116.D4     net (fanout=21)       2.175   Inst_camctlB/initA<3>
    SLICE_X30Y116.D      Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X15Y44.A4      net (fanout=8)        6.266   Inst_camctlB/_n0130<32>
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.439ns (1.157ns logic, 14.282ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      15.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.469 - 0.487)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y100.CQ     Tcko                  0.391   Inst_camctlB/initA<4>
                                                       Inst_camctlB/initA_4
    SLICE_X30Y116.D5     net (fanout=20)       2.078   Inst_camctlB/initA<4>
    SLICE_X30Y116.D      Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X15Y44.A4      net (fanout=8)        6.266   Inst_camctlB/_n0130<32>
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                     15.342ns (1.157ns logic, 14.185ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      13.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Mram_CamInitRAM33 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y116.D      Tshcko                0.867   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X15Y44.A4      net (fanout=8)        6.266   Inst_camctlB/_n0130<32>
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                     13.537ns (1.430ns logic, 12.107ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      10.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.561 - 0.594)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd2 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y56.DQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd2
    SLICE_X15Y44.A2      net (fanout=37)       4.059   Inst_camctlB/state_FSM_FFd2
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                     10.854ns (0.954ns logic, 9.900ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      9.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.561 - 0.594)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y56.CQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd2
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X15Y44.A6      net (fanout=30)       2.898   Inst_camctlB/state_FSM_FFd1
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                      9.693ns (0.954ns logic, 8.739ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/DONE_O (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      8.764ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.561 - 0.608)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/DONE_O to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/DONE_O
                                                       Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X15Y44.A1      net (fanout=5)        1.969   Inst_camctlB/Inst_TWICtl/DONE_O
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                      8.764ns (0.954ns logic, 7.810ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/ERR_O (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      7.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.561 - 0.629)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/ERR_O to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y48.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/ERR_O
                                                       Inst_camctlB/Inst_TWICtl/ERR_O
    SLICE_X15Y44.A5      net (fanout=5)        1.178   Inst_camctlB/Inst_TWICtl/ERR_O
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                      7.973ns (0.954ns logic, 7.019ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          41.670ns
  Data Path Delay:      7.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.561 - 0.600)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd3 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y44.CQ      Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd3
    SLICE_X15Y44.A3      net (fanout=35)       0.840   Inst_camctlB/state_FSM_FFd3
    SLICE_X15Y44.A       Tilo                  0.259   hijacker1/OM2/FilterL5b[3].HerizontalBuff<107>
                                                       lut7723_0
    SLICE_X30Y116.CE     net (fanout=5)        5.841   lut7723_0
    SLICE_X30Y116.CLK    Tceck                 0.304   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (0.954ns logic, 6.681ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X56Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_0 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_0 to Inst_camctlA/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y56.AQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_0
    SLICE_X56Y55.AX      net (fanout=1)        0.243   Inst_camctlA/initFb<8>
    SLICE_X56Y55.CLK     Tdh         (-Th)     0.120   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.078ns logic, 0.243ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM3 (SLICE_X30Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_2 to Inst_camctlB/Mram_CamInitRAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.198   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_2
    SLICE_X30Y108.BX     net (fanout=3)        0.259   Inst_camctlB/initFb<2>
    SLICE_X30Y108.CLK    Tdh         (-Th)     0.111   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM3
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.087ns logic, 0.259ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X30Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.BQ     Tcko                  0.198   Inst_camctlB/initFb<4>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X30Y108.AX     net (fanout=3)        0.317   Inst_camctlB/initFb<3>
    SLICE_X30Y108.CLK    Tdh         (-Th)     0.120   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.078ns logic, 0.317ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X30Y104.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X30Y108.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X30Y116.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X38Y86.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X48Y103.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X52Y65.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X56Y40.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X56Y55.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_0/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_1/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_2/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<3>/CLK
  Logical resource: Inst_camctlB/rstCnt_3/CK
  Location pin: SLICE_X46Y58.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_4/CK
  Location pin: SLICE_X46Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_5/CK
  Location pin: SLICE_X46Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_6/CK
  Location pin: SLICE_X46Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<7>/CLK
  Logical resource: Inst_camctlB/rstCnt_7/CK
  Location pin: SLICE_X46Y59.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_8/CK
  Location pin: SLICE_X46Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_9/CK
  Location pin: SLICE_X46Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_10/CK
  Location pin: SLICE_X46Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<11>/CLK
  Logical resource: Inst_camctlB/rstCnt_11/CK
  Location pin: SLICE_X46Y60.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_12/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_13/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_14/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<15>/CLK
  Logical resource: Inst_camctlB/rstCnt_15/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_16/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_17/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_18/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/rstCnt<19>/CLK
  Logical resource: Inst_camctlB/rstCnt_19/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Mcompar_rstCnt[21]_PWR_188_o_LessThan_5_o_cy<4>_rt_1/CLK
  Logical resource: Inst_camctlB/rstCnt_20/CK
  Location pin: SLICE_X46Y63.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Mcompar_rstCnt[21]_PWR_188_o_LessThan_5_o_cy<4>_rt_1/CLK
  Logical resource: Inst_camctlB/rstCnt_21/CK
  Location pin: SLICE_X46Y63.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/subState<1>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/subState_0/CK
  Location pin: SLICE_X36Y53.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/Inst_TWICtl/subState<1>/CLK
  Logical resource: Inst_camctlB/Inst_TWICtl/subState_1/CK
  Location pin: SLICE_X36Y53.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/CLK
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_1/CK
  Location pin: SLICE_X40Y39.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/SR
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_1/SR
  Location pin: SLICE_X40Y39.SR
  Clock network: Inst_SysCon/ASYNC_RST
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_LocalRst/RstQ_3/CLK
  Logical resource: Inst_camctlA/Inst_LocalRst/RstQ_2/CK
  Location pin: SLICE_X40Y39.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2866 paths analyzed, 655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.329ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X29Y53.B4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.500 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA19  Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X31Y55.D2      net (fanout=1)        2.957   Inst_FBCtl/p3_rd_data<19>
    SLICE_X31Y55.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut15977_5190
    SLICE_X29Y53.B4      net (fanout=2)        0.941   lut15977_5190
    SLICE_X29Y53.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       lut15981_5194
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (3.335ns logic, 3.898ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.500 - 0.504)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P3RDDATA3   Tmcbcko_RDDATA        2.700   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X31Y55.D5      net (fanout=1)        2.932   Inst_FBCtl/p3_rd_data<3>
    SLICE_X31Y55.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut15977_5190
    SLICE_X29Y53.B4      net (fanout=2)        0.941   lut15977_5190
    SLICE_X29Y53.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       lut15981_5194
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.208ns (3.335ns logic, 3.873ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.500 - 0.510)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y48.AMUX    Tshcko                0.461   lut8265_64
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X31Y55.D1      net (fanout=9)        1.705   Inst_FBCtl/rd_data_sel
    SLICE_X31Y55.DMUX    Tilo                  0.313   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<3>
                                                       lut15977_5190
    SLICE_X29Y53.B4      net (fanout=2)        0.941   lut15977_5190
    SLICE_X29Y53.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>
                                                       lut15981_5194
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.096ns logic, 2.646ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P3EN), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VideoTimingCtl/vde (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          9.260ns
  Data Path Delay:      7.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.479 - 0.506)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VideoTimingCtl/vde to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y6.AQ       Tcko                  0.391   Inst_VideoTimingCtl/vde
                                                       Inst_VideoTimingCtl/vde
    SLICE_X43Y48.A3      net (fanout=2)        3.115   Inst_VideoTimingCtl/vde
    SLICE_X43Y48.A       Tilo                  0.259   lut8265_64
                                                       lut8265_64
    MCB_X0Y1.P3EN        net (fanout=1)        3.097   lut8265_64
    MCB_X0Y1.P3CLK       Tmcbdck_EN            0.332   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (0.982ns logic, 6.212ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          9.260ns
  Data Path Delay:      4.602ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.479 - 0.510)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/rd_data_sel to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y48.AMUX    Tshcko                0.461   lut8265_64
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X43Y48.A2      net (fanout=9)        0.453   Inst_FBCtl/rd_data_sel
    SLICE_X43Y48.A       Tilo                  0.259   lut8265_64
                                                       lut8265_64
    MCB_X0Y1.P3EN        net (fanout=1)        3.097   lut8265_64
    MCB_X0Y1.P3CLK       Tmcbdck_EN            0.332   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (1.052ns logic, 3.550ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X42Y68.D1), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      7.076ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.572 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X43Y58.B1      net (fanout=13)       2.242   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X43Y58.B       Tilo                  0.259   lut15368_3902
                                                       lut15372_3908
    SLICE_X41Y58.A4      net (fanout=2)        0.953   lut15372_3908
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (1.780ns logic, 5.296ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.257ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.572 - 0.608)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2
    SLICE_X43Y58.B1      net (fanout=13)       2.242   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d<2>
    SLICE_X43Y58.BMUX    Tilo                  0.313   lut15368_3902
                                                       lut15374_3910
    SLICE_X43Y58.A3      net (fanout=3)        0.310   lut15374_3910
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (1.834ns logic, 4.423ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.572 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X45Y58.D5      net (fanout=4)        0.996   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X45Y58.DMUX    Tilo                  0.313   lut15361_3897
                                                       lut15371_3907
    SLICE_X41Y58.A3      net (fanout=2)        1.078   lut15371_3907
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (1.834ns logic, 4.175ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.927ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X43Y58.B4      net (fanout=6)        1.093   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X43Y58.B       Tilo                  0.259   lut15368_3902
                                                       lut15372_3908
    SLICE_X41Y58.A4      net (fanout=2)        0.953   lut15372_3908
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (1.780ns logic, 4.147ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.927ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X45Y57.B2      net (fanout=6)        1.223   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X41Y58.A5      net (fanout=4)        0.823   lut15364_3900
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (1.780ns logic, 4.147ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X45Y57.B2      net (fanout=6)        1.223   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X45Y57.A5      net (fanout=4)        0.200   lut15364_3900
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.DMUX    Tilo                  0.313   lut15368_3902
                                                       lut15376_3903
    SLICE_X43Y58.C4      net (fanout=3)        0.316   lut15376_3903
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.865ns (2.093ns logic, 3.772ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.854ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X45Y54.C1      net (fanout=4)        1.514   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X45Y54.C       Tilo                  0.259   hijacker1/OM2/FilterL6b[1].HerizontalBuff<59>
                                                       lut15369_3905
    SLICE_X45Y57.A4      net (fanout=1)        0.643   lut15369_3905
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.851ns logic, 4.003ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.826ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X45Y58.D2      net (fanout=5)        0.813   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X45Y58.DMUX    Tilo                  0.313   lut15361_3897
                                                       lut15371_3907
    SLICE_X41Y58.A3      net (fanout=2)        1.078   lut15371_3907
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (1.834ns logic, 3.992ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X43Y58.B5      net (fanout=6)        0.970   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X43Y58.B       Tilo                  0.259   lut15368_3902
                                                       lut15372_3908
    SLICE_X41Y58.A4      net (fanout=2)        0.953   lut15372_3908
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (1.780ns logic, 4.024ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.621ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X45Y57.B2      net (fanout=6)        1.223   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X45Y57.A5      net (fanout=4)        0.200   lut15364_3900
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.D       Tilo                  0.259   lut15368_3902
                                                       lut15368_3902
    SLICE_X43Y58.C6      net (fanout=2)        0.126   lut15368_3902
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.621ns (2.039ns logic, 3.582ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.525ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X45Y58.D1      net (fanout=4)        1.371   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y57.A3      net (fanout=2)        0.457   lut15361_3897
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (1.851ns logic, 3.674ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.460ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X45Y54.C3      net (fanout=6)        1.137   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X45Y54.C       Tilo                  0.259   hijacker1/OM2/FilterL6b[1].HerizontalBuff<59>
                                                       lut15369_3905
    SLICE_X45Y57.A4      net (fanout=1)        0.643   lut15369_3905
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (1.834ns logic, 3.626ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.354ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X45Y57.B1      net (fanout=6)        0.650   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X41Y58.A5      net (fanout=4)        0.823   lut15364_3900
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.780ns logic, 3.574ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.349ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X43Y58.B3      net (fanout=5)        0.515   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X43Y58.B       Tilo                  0.259   lut15368_3902
                                                       lut15372_3908
    SLICE_X41Y58.A4      net (fanout=2)        0.953   lut15372_3908
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.780ns logic, 3.569ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.292ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X45Y57.B1      net (fanout=6)        0.650   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X45Y57.A5      net (fanout=4)        0.200   lut15364_3900
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.DMUX    Tilo                  0.313   lut15368_3902
                                                       lut15376_3903
    SLICE_X43Y58.C4      net (fanout=3)        0.316   lut15376_3903
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (2.093ns logic, 3.199ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.286ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X45Y57.B2      net (fanout=6)        1.223   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X43Y58.A5      net (fanout=4)        0.412   lut15364_3900
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (1.780ns logic, 3.506ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.269ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X45Y54.C6      net (fanout=7)        0.946   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X45Y54.C       Tilo                  0.259   hijacker1/OM2/FilterL6b[1].HerizontalBuff<59>
                                                       lut15369_3905
    SLICE_X45Y57.A4      net (fanout=1)        0.643   lut15369_3905
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (1.834ns logic, 3.435ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X45Y57.A1      net (fanout=7)        1.072   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.DMUX    Tilo                  0.313   lut15368_3902
                                                       lut15376_3903
    SLICE_X43Y58.C4      net (fanout=3)        0.316   lut15376_3903
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (1.834ns logic, 3.421ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.133ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.572 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X45Y58.D5      net (fanout=4)        0.996   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y57.A3      net (fanout=2)        0.457   lut15361_3897
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (1.834ns logic, 3.299ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.108ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X43Y58.B4      net (fanout=6)        1.093   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X43Y58.BMUX    Tilo                  0.313   lut15368_3902
                                                       lut15374_3910
    SLICE_X43Y58.A3      net (fanout=3)        0.310   lut15374_3910
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.108ns (1.834ns logic, 3.274ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.105ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X45Y57.A2      net (fanout=7)        0.922   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.DMUX    Tilo                  0.313   lut15368_3902
                                                       lut15376_3903
    SLICE_X43Y58.C4      net (fanout=3)        0.316   lut15376_3903
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.834ns logic, 3.271ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.087ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X45Y54.C2      net (fanout=5)        0.764   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X45Y54.C       Tilo                  0.259   hijacker1/OM2/FilterL6b[1].HerizontalBuff<59>
                                                       lut15369_3905
    SLICE_X45Y57.A4      net (fanout=1)        0.643   lut15369_3905
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.087ns (1.834ns logic, 3.253ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.048ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X45Y57.B1      net (fanout=6)        0.650   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X45Y57.A5      net (fanout=4)        0.200   lut15364_3900
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.D       Tilo                  0.259   lut15368_3902
                                                       lut15368_3902
    SLICE_X43Y58.C6      net (fanout=2)        0.126   lut15368_3902
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (2.039ns logic, 3.009ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.017ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.572 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X45Y58.D5      net (fanout=4)        0.996   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X45Y58.DMUX    Tilo                  0.313   lut15361_3897
                                                       lut15371_3907
    SLICE_X43Y58.A6      net (fanout=2)        0.316   lut15371_3907
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (1.834ns logic, 3.183ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X45Y57.A1      net (fanout=7)        1.072   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.D       Tilo                  0.259   lut15368_3902
                                                       lut15368_3902
    SLICE_X43Y58.C6      net (fanout=2)        0.126   lut15368_3902
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (1.780ns logic, 3.231ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.985ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X43Y58.B5      net (fanout=6)        0.970   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X43Y58.BMUX    Tilo                  0.313   lut15368_3902
                                                       lut15374_3910
    SLICE_X43Y58.A3      net (fanout=3)        0.310   lut15374_3910
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (1.834ns logic, 3.151ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.960ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X45Y54.C4      net (fanout=7)        0.637   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X45Y54.C       Tilo                  0.259   hijacker1/OM2/FilterL6b[1].HerizontalBuff<59>
                                                       lut15369_3905
    SLICE_X45Y57.A4      net (fanout=1)        0.643   lut15369_3905
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (1.834ns logic, 3.126ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.861ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X45Y57.A2      net (fanout=7)        0.922   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X45Y57.A       Tilo                  0.259   lut15364_3900
                                                       lut15365_3901
    SLICE_X43Y58.D4      net (fanout=2)        0.589   lut15365_3901
    SLICE_X43Y58.D       Tilo                  0.259   lut15368_3902
                                                       lut15368_3902
    SLICE_X43Y58.C6      net (fanout=2)        0.126   lut15368_3902
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (1.780ns logic, 3.081ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.834ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X45Y58.D2      net (fanout=5)        0.813   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X45Y58.DMUX    Tilo                  0.313   lut15361_3897
                                                       lut15371_3907
    SLICE_X43Y58.A6      net (fanout=2)        0.316   lut15371_3907
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.834ns logic, 3.000ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.789ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X41Y58.A2      net (fanout=7)        1.167   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.521ns logic, 3.268ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X45Y58.D1      net (fanout=4)        1.371   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y58.C6      net (fanout=2)        0.123   lut15361_3897
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.538ns logic, 3.273ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X45Y57.B1      net (fanout=6)        0.650   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X45Y57.B       Tilo                  0.259   lut15364_3900
                                                       lut15364_3900
    SLICE_X43Y58.A5      net (fanout=4)        0.412   lut15364_3900
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.780ns logic, 2.933ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.689ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X45Y58.D3      net (fanout=5)        0.552   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y57.A3      net (fanout=2)        0.457   lut15361_3897
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.834ns logic, 2.855ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.657ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X45Y54.C5      net (fanout=6)        0.334   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X45Y54.C       Tilo                  0.259   hijacker1/OM2/FilterL6b[1].HerizontalBuff<59>
                                                       lut15369_3905
    SLICE_X45Y57.A4      net (fanout=1)        0.643   lut15369_3905
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (1.834ns logic, 2.823ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.609ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X45Y58.D4      net (fanout=7)        0.472   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y57.A3      net (fanout=2)        0.457   lut15361_3897
    SLICE_X45Y57.AMUX    Tilo                  0.313   lut15364_3900
                                                       lut15370_3906
    SLICE_X43Y58.C5      net (fanout=6)        0.402   lut15370_3906
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.834ns logic, 2.775ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X43Y58.B3      net (fanout=5)        0.515   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X43Y58.BMUX    Tilo                  0.313   lut15368_3902
                                                       lut15374_3910
    SLICE_X43Y58.A3      net (fanout=3)        0.310   lut15374_3910
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (1.834ns logic, 2.696ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.503ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X43Y58.D2      net (fanout=5)        1.168   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X43Y58.DMUX    Tilo                  0.313   lut15368_3902
                                                       lut15376_3903
    SLICE_X43Y58.C4      net (fanout=3)        0.316   lut15376_3903
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (1.575ns logic, 2.928ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.477ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X41Y58.A6      net (fanout=7)        0.855   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.521ns logic, 2.956ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.419ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.572 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X45Y58.D5      net (fanout=4)        0.996   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y58.C6      net (fanout=2)        0.123   lut15361_3897
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.521ns logic, 2.898ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X43Y58.A2      net (fanout=7)        1.025   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (1.521ns logic, 2.896ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X43Y58.A1      net (fanout=7)        1.011   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (1.521ns logic, 2.882ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X41Y58.A1      net (fanout=7)        0.642   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X41Y58.A       Tilo                  0.259   lut15373_3909
                                                       lut15373_3909
    SLICE_X43Y58.C3      net (fanout=1)        0.657   lut15373_3909
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (1.521ns logic, 2.743ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X43Y58.D2      net (fanout=5)        1.168   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X43Y58.D       Tilo                  0.259   lut15368_3902
                                                       lut15368_3902
    SLICE_X43Y58.C6      net (fanout=2)        0.126   lut15368_3902
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (1.521ns logic, 2.738ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X45Y58.C5      net (fanout=6)        1.116   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (1.262ns logic, 2.895ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X45Y58.C3      net (fanout=7)        1.087   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.262ns logic, 2.866ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.088ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X43Y58.A4      net (fanout=7)        0.696   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X43Y58.A       Tilo                  0.259   lut15368_3902
                                                       lut15375_3911
    SLICE_X43Y58.C2      net (fanout=1)        0.427   lut15375_3911
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (1.521ns logic, 2.567ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X45Y58.D3      net (fanout=5)        0.552   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y58.C6      net (fanout=2)        0.123   lut15361_3897
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (1.521ns logic, 2.454ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.993ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.CQ      Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X43Y58.D5      net (fanout=4)        0.885   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X43Y58.D       Tilo                  0.259   lut15368_3902
                                                       lut15368_3902
    SLICE_X43Y58.C6      net (fanout=2)        0.126   lut15368_3902
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.538ns logic, 2.455ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.572 - 0.597)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X45Y58.D4      net (fanout=7)        0.472   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X45Y58.D       Tilo                  0.259   lut15361_3897
                                                       lut15361_3897
    SLICE_X45Y58.C6      net (fanout=2)        0.123   lut15361_3897
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.521ns logic, 2.374ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X45Y58.C1      net (fanout=6)        0.852   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.262ns logic, 2.631ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X45Y58.C4      net (fanout=7)        0.837   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.262ns logic, 2.616ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.572 - 0.595)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X45Y58.C2      net (fanout=5)        0.814   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X45Y58.C       Tilo                  0.259   lut15361_3897
                                                       lut15362_3898
    SLICE_X42Y68.B2      net (fanout=7)        1.330   lut15362_3898
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.262ns logic, 2.593ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.572 - 0.601)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X43Y58.C1      net (fanout=4)        1.124   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X43Y58.C       Tilo                  0.259   lut15368_3902
                                                       lut15377_3912
    SLICE_X42Y68.B5      net (fanout=1)        0.995   lut15377_3912
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (1.262ns logic, 2.568ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.572 - 0.596)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.AMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8
    SLICE_X42Y68.B3      net (fanout=5)        2.018   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d<8>
    SLICE_X42Y68.B       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       lut15378_3913
    SLICE_X42Y68.D1      net (fanout=2)        0.449   lut15378_3913
    SLICE_X42Y68.CLK     Tas                   0.407   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3_F
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<4>3
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.073ns logic, 2.467ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X35Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.CQ       Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X35Y7.DX       net (fanout=1)        0.136   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X35Y7.CLK      Tckdi       (-Th)    -0.059   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (SLICE_X39Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.AQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X39Y58.A6      net (fanout=4)        0.021   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X39Y58.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       lut15402_4849
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (SLICE_X29Y109.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.DQ     Tcko                  0.198   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X29Y109.D6     net (fanout=3)        0.025   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X29Y109.CLK    Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       ][75425_5373_INV_0
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X38Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X38Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X38Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X40Y6.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X40Y6.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X40Y6.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X40Y6.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X40Y7.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X40Y7.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X40Y7.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X40Y7.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X40Y8.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X40Y8.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X28Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X28Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X28Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X28Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X28Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X28Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X28Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X28Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X28Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X28Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X28Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X28Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X28Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X28Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4/CK
  Location pin: SLICE_X42Y68.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X44Y4.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X44Y4.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X44Y4.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X44Y4.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X44Y5.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X44Y5.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X44Y5.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X44Y5.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X44Y6.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X44Y6.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X44Y6.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1/CK
  Location pin: SLICE_X26Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2/CK
  Location pin: SLICE_X26Y80.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd/CK
  Location pin: SLICE_X38Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CK
  Location pin: SLICE_X38Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CK
  Location pin: SLICE_X38Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CK
  Location pin: SLICE_X15Y58.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0/CK
  Location pin: SLICE_X17Y54.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1/CK
  Location pin: SLICE_X17Y54.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X23Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X23Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X23Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X23Y46.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4/CK
  Location pin: SLICE_X23Y47.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2/CK
  Location pin: SLICE_X23Y47.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X23Y47.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3/CK
  Location pin: SLICE_X23Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0/CK
  Location pin: SLICE_X23Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1/CK
  Location pin: SLICE_X23Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2/CK
  Location pin: SLICE_X23Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4/CK
  Location pin: SLICE_X23Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7/CK
  Location pin: SLICE_X23Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5/CK
  Location pin: SLICE_X23Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3/CK
  Location pin: SLICE_X25Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3/CK
  Location pin: SLICE_X25Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7/CK
  Location pin: SLICE_X25Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8/CK
  Location pin: SLICE_X25Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4/CK
  Location pin: SLICE_X25Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5/CK
  Location pin: SLICE_X25Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X25Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7/CK
  Location pin: SLICE_X27Y47.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6/CK
  Location pin: SLICE_X27Y47.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8/CK
  Location pin: SLICE_X27Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7/CK
  Location pin: SLICE_X27Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6/CK
  Location pin: SLICE_X27Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5/CK
  Location pin: SLICE_X27Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4/CK
  Location pin: SLICE_X27Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7/CK
  Location pin: SLICE_X27Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7/CK
  Location pin: SLICE_X27Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8/CK
  Location pin: SLICE_X27Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6/CK
  Location pin: SLICE_X27Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<9>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9/CK
  Location pin: SLICE_X27Y79.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1/CK
  Location pin: SLICE_X29Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2/CK
  Location pin: SLICE_X29Y52.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5/CK
  Location pin: SLICE_X29Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2/CK
  Location pin: SLICE_X29Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3/CK
  Location pin: SLICE_X29Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1/CK
  Location pin: SLICE_X29Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2/CK
  Location pin: SLICE_X29Y57.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2/CK
  Location pin: SLICE_X29Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0/CK
  Location pin: SLICE_X29Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1/CK
  Location pin: SLICE_X29Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5/CK
  Location pin: SLICE_X29Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3/CK
  Location pin: SLICE_X29Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4/CK
  Location pin: SLICE_X29Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6/CK
  Location pin: SLICE_X29Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear/CK
  Location pin: SLICE_X29Y109.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 68 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.962ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X13Y105.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.754 - 1.880)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.DQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.D5      net (fanout=3)        1.257   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.D       Tilo                  0.259   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut16012_5208
    SLICE_X13Y105.B4     net (fanout=9)        2.395   ][75281_5209
    SLICE_X13Y105.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut16065_5235
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (0.972ns logic, 3.652ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.457 - 0.507)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X27Y95.D1      net (fanout=1)        0.773   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X27Y95.D       Tilo                  0.259   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut16012_5208
    SLICE_X13Y105.B4     net (fanout=9)        2.395   ][75281_5209
    SLICE_X13Y105.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut16065_5235
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (1.042ns logic, 3.168ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X13Y105.A3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.754 - 1.880)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.DQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.D5      net (fanout=3)        1.257   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.D       Tilo                  0.259   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut16012_5208
    SLICE_X13Y105.A3     net (fanout=9)        2.359   ][75281_5209
    SLICE_X13Y105.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut16077_5241
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (0.972ns logic, 3.616ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.457 - 0.507)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X27Y95.D1      net (fanout=1)        0.773   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X27Y95.D       Tilo                  0.259   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut16012_5208
    SLICE_X13Y105.A3     net (fanout=9)        2.359   ][75281_5209
    SLICE_X13Y105.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut16077_5241
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.042ns logic, 3.132ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X13Y105.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.754 - 1.880)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.DQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.D5      net (fanout=3)        1.257   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.D       Tilo                  0.259   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut16012_5208
    SLICE_X13Y105.B4     net (fanout=9)        2.395   ][75281_5209
    SLICE_X13Y105.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut16059_5232
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.877ns logic, 3.652ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.115ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.457 - 0.507)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.CMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X27Y95.D1      net (fanout=1)        0.773   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X27Y95.D       Tilo                  0.259   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut16012_5208
    SLICE_X13Y105.B4     net (fanout=9)        2.395   ][75281_5209
    SLICE_X13Y105.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       lut16059_5232
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.947ns logic, 3.168ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.521 - 0.457)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 to Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y105.BQ     Tcko                  0.368   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    OLOGIC_X4Y118.D3     net (fanout=1)        1.600   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<2>
    OLOGIC_X4Y118.CLKDIV Tosckd_D    (-Th)     1.319   Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (-0.951ns logic, 1.600ns route)
                                                       (-146.5% logic, 246.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.521 - 0.457)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 to Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y105.BMUX   Tshcko                0.434   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    OLOGIC_X4Y118.D4     net (fanout=1)        1.739   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
    OLOGIC_X4Y118.CLKDIV Tosckd_D    (-Th)     1.316   Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (-0.882ns logic, 1.739ns route)
                                                       (-102.9% logic, 202.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (SLICE_X27Y95.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.927 - 0.871)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.DQ     Tcko                  0.198   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.D5      net (fanout=3)        0.675   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X27Y95.CLK     Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut16012_5208
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.413ns logic, 0.675ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X13Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X13Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X13Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X13Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X13Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X27Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X27Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X27Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X27Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X27Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X27Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X27Y95.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X29Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X29Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X29Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X29Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X29Y96.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 21 failing endpoints
 21 timing errors detected. (21 setup errors, 0 hold errors)
 Minimum allowable offset is   3.738ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA24), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.488ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.954ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp520.IMUX.9
    SLICE_X1Y64.A2       net (fanout=32)       3.521   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y64.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_11
                                                       lut8372_107
    MCB_X0Y1.P1WRDATA24  net (fanout=1)        1.353   lut8372_107
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (2.080ns logic, 4.874ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp521.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=41)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA21), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.150ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.616ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp520.IMUX.9
    SLICE_X1Y72.B5       net (fanout=32)       2.595   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y72.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut8378_110
    MCB_X0Y1.P1WRDATA21  net (fanout=1)        1.941   lut8378_110
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (2.080ns logic, 4.536ns route)
                                                       (31.4% logic, 68.6% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp521.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=41)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA28), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.128ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.594ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp520.IMUX.9
    SLICE_X1Y76.A5       net (fanout=32)       2.362   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y76.A        Tilo                  0.259   Inst_FBCtl/p1_wr_data_15
                                                       lut8364_103
    MCB_X0Y1.P1WRDATA28  net (fanout=1)        2.152   lut8364_103
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (2.080ns logic, 4.514ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp521.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=41)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp520.IMUX.24
    SLICE_X39Y2.AX       net (fanout=1)        1.387   Inst_InputSync_FVA/n0003<0>
    SLICE_X39Y2.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.174ns logic, 1.387ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp521.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X39Y2.CLK      net (fanout=41)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X45Y2.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.426ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.743ns (Levels of Logic = 2)
  Clock Path Delay:     3.542ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp520.IMUX.5
    SLICE_X45Y2.C3       net (fanout=2)        1.415   CAMA_D_I_5_IBUF
    SLICE_X45Y2.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<6>
                                                       lut14054_4281
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (1.328ns logic, 1.415ns route)
                                                       (48.4% logic, 51.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp521.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X45Y2.CLK      net (fanout=41)       1.252   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.519ns logic, 2.023ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/cam_data_sel (SLICE_X37Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_LV_I (PAD)
  Destination:          Inst_camctlA/cam_data_sel (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_LV_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 1.126   CAMA_LV_I
                                                       CAMA_LV_I
                                                       CAMA_LV_I_IBUF
                                                       ProtoComp520.IMUX.26
    SLICE_X37Y2.A6       net (fanout=1)        1.386   CAMA_LV_I_IBUF
    SLICE_X37Y2.CLK      Tah         (-Th)    -0.292   Inst_camctlA/cam_data_sel
                                                       lut16253_5345
                                                       Inst_camctlA/cam_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.418ns logic, 1.386ns route)
                                                       (50.6% logic, 49.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp521.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X37Y2.CLK      net (fanout=41)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 185 endpoints analyzed, 151 failing endpoints
 151 timing errors detected. (151 setup errors, 0 hold errors)
 Minimum allowable offset is   4.479ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/SaData_0_41 (SLICE_X5Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.229ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               css (PAD)
  Destination:          hijacker1/SaData_0_41 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.672ns (Levels of Logic = 5)
  Clock Path Delay:     3.218ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: css to hijacker1/SaData_0_41
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp520.IMUX.18
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp530.D2OBYP_SRC
    SLICE_X9Y21.D3         net (fanout=10)       2.439   css_IBUF
    SLICE_X9Y21.DMUX       Tilo                  0.313   hijacker1/enD
                                                         lut108820_16097
    SLICE_X9Y21.C4         net (fanout=5)        0.328   lut108820_16097
    SLICE_X9Y21.C          Tilo                  0.259   hijacker1/enD
                                                         lut108821_16098
    SLICE_X5Y18.C6         net (fanout=6)        0.619   lut108821_16098
    SLICE_X5Y18.C          Tilo                  0.259   LED_O_1_OBUF
                                                         lut109271_16206
    SLICE_X5Y13.CE         net (fanout=13)       0.730   lut109271_16206
    SLICE_X5Y13.CLK        Tceck                 0.363   hijacker1/SaData_0<40>
                                                         hijacker1/SaData_0_41
    ---------------------------------------------------  ---------------------------
    Total                                        7.672ns (3.446ns logic, 4.226ns route)
                                                         (44.9% logic, 55.1% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SaData_0_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp521.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X5Y13.CLK      net (fanout=1337)     1.218   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.323ns logic, 1.895ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SaData_0_49 (SLICE_X5Y14.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.224ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               css (PAD)
  Destination:          hijacker1/SaData_0_49 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.669ns (Levels of Logic = 5)
  Clock Path Delay:     3.220ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: css to hijacker1/SaData_0_49
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp520.IMUX.18
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp530.D2OBYP_SRC
    SLICE_X9Y21.D3         net (fanout=10)       2.439   css_IBUF
    SLICE_X9Y21.DMUX       Tilo                  0.313   hijacker1/enD
                                                         lut108820_16097
    SLICE_X9Y21.C4         net (fanout=5)        0.328   lut108820_16097
    SLICE_X9Y21.C          Tilo                  0.259   hijacker1/enD
                                                         lut108821_16098
    SLICE_X5Y18.C6         net (fanout=6)        0.619   lut108821_16098
    SLICE_X5Y18.C          Tilo                  0.259   LED_O_1_OBUF
                                                         lut109271_16206
    SLICE_X5Y14.CE         net (fanout=13)       0.727   lut109271_16206
    SLICE_X5Y14.CLK        Tceck                 0.363   hijacker1/SaData_0<48>
                                                         hijacker1/SaData_0_49
    ---------------------------------------------------  ---------------------------
    Total                                        7.669ns (3.446ns logic, 4.223ns route)
                                                         (44.9% logic, 55.1% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SaData_0_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp521.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X5Y14.CLK      net (fanout=1337)     1.220   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.323ns logic, 1.897ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SaData_0_21 (SLICE_X5Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.213ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               css (PAD)
  Destination:          hijacker1/SaData_0_21 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Delay:     3.183ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: css to hijacker1/SaData_0_21
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    V9.I                   Tiopi                 1.310   css
                                                         css
                                                         css_IBUF
                                                         ProtoComp520.IMUX.18
    ILOGIC_X13Y2.D         net (fanout=1)        0.110   css_IBUF_direct
    ILOGIC_X13Y2.FABRICOUT Tidi                  0.942   css_IBUF
                                                         ProtoComp530.D2OBYP_SRC
    SLICE_X9Y21.D3         net (fanout=10)       2.439   css_IBUF
    SLICE_X9Y21.DMUX       Tilo                  0.313   hijacker1/enD
                                                         lut108820_16097
    SLICE_X9Y21.C4         net (fanout=5)        0.328   lut108820_16097
    SLICE_X9Y21.C          Tilo                  0.259   hijacker1/enD
                                                         lut108821_16098
    SLICE_X5Y18.C6         net (fanout=6)        0.619   lut108821_16098
    SLICE_X5Y18.C          Tilo                  0.259   LED_O_1_OBUF
                                                         lut109271_16206
    SLICE_X5Y22.CE         net (fanout=13)       0.680   lut109271_16206
    SLICE_X5Y22.CLK        Tceck                 0.362   hijacker1/SaData_0<20>
                                                         hijacker1/SaData_0_21
    ---------------------------------------------------  ---------------------------
    Total                                        7.621ns (3.445ns logic, 4.176ns route)
                                                         (45.2% logic, 54.8% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SaData_0_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp521.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X5Y22.CLK      net (fanout=1337)     1.183   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.323ns logic, 1.860ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.464ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.019ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp520.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp530.D2OFFBYP_SRC
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp521.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=1337)     1.757   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (1.519ns logic, 2.500ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.525ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.019ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp520.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp531.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp521.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=1337)     1.757   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (1.519ns logic, 2.500ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.570ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.019ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp520.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp530.D2OFFBYP_SRC.1
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp521.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=1337)     1.757   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (1.519ns logic, 2.500ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|     11.741ns|     12.490ns|            6|           23|          340|        22693|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      8.879ns|          N/A|           16|            0|        13658|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      9.924ns|            0|            5|            0|         2949|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.329ns|          N/A|            0|            0|         2866|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.962ns|          N/A|            5|            0|           83|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|     17.815ns|          N/A|            0|            0|         6086|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

7 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.106(R)|      FAST  |    0.106(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.765(R)|      FAST  |    0.198(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.017(R)|      FAST  |    0.153(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.911(R)|      FAST  |    0.159(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.980(R)|      FAST  |    0.059(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.372(R)|      FAST  |    0.824(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.592(R)|      FAST  |    0.545(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.442(R)|      FAST  |    0.752(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.339(R)|      FAST  |    0.765(R)|      SLOW  |CamAPClk          |   0.000|
SW_I<7>     |    3.738(R)|      SLOW  |   -0.048(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.325(R)|      FAST  |   -0.262(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.811(R)|      FAST  |    0.225(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.597(R)|      FAST  |    0.435(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.524(R)|      FAST  |    0.685(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.381(R)|      FAST  |    0.703(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.448(R)|      FAST  |    0.730(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.620(R)|      FAST  |    0.450(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.605(R)|      FAST  |    0.645(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.315(R)|      FAST  |    0.803(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    4.070(R)|      SLOW  |   -0.745(R)|      SLOW  |CamBPClk          |   0.000|
css         |    4.479(R)|      SLOW  |    1.786(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    2.796(R)|      SLOW  |    1.680(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.126(R)|      FAST  |    1.725(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |   10.908|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   12.349|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   17.815|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 4.746; Ideal Clock Offset To Actual Clock 3.865; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.106(R)|      FAST  |    0.106(R)|      SLOW  |    0.144|    6.144|       -3.000|
CAMA_D_I<1>       |    0.765(R)|      FAST  |    0.198(R)|      SLOW  |    0.485|    6.052|       -2.783|
CAMA_D_I<2>       |    1.017(R)|      FAST  |    0.153(R)|      SLOW  |    0.233|    6.097|       -2.932|
CAMA_D_I<3>       |    0.911(R)|      FAST  |    0.159(R)|      SLOW  |    0.339|    6.091|       -2.876|
CAMA_D_I<4>       |    0.980(R)|      FAST  |    0.059(R)|      SLOW  |    0.270|    6.191|       -2.960|
CAMA_D_I<5>       |    0.372(R)|      FAST  |    0.824(R)|      SLOW  |    0.878|    5.426|       -2.274|
CAMA_D_I<6>       |    0.592(R)|      FAST  |    0.545(R)|      SLOW  |    0.658|    5.705|       -2.524|
CAMA_D_I<7>       |    0.442(R)|      FAST  |    0.752(R)|      SLOW  |    0.808|    5.498|       -2.345|
CAMA_FV_I         |    0.175(R)|      FAST  |    1.008(R)|      SLOW  |    1.075|    5.242|       -2.084|
CAMA_LV_I         |    0.339(R)|      FAST  |    0.765(R)|      SLOW  |    0.911|    5.485|       -2.287|
SW_I<7>           |    3.738(R)|      SLOW  |   -0.048(R)|      SLOW  |   -2.488|    6.298|       -4.393|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.738|         -  |       1.008|         -  |   -2.488|    5.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 6.265; Ideal Clock Offset To Actual Clock 3.847; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.325(R)|      FAST  |   -0.262(R)|      SLOW  |   -0.075|    6.512|       -3.294|
CAMB_D_I<1>       |    0.811(R)|      FAST  |    0.225(R)|      SLOW  |    0.439|    6.025|       -2.793|
CAMB_D_I<2>       |    0.597(R)|      FAST  |    0.435(R)|      SLOW  |    0.653|    5.815|       -2.581|
CAMB_D_I<3>       |    0.524(R)|      FAST  |    0.685(R)|      SLOW  |    0.726|    5.565|       -2.420|
CAMB_D_I<4>       |    0.381(R)|      FAST  |    0.703(R)|      SLOW  |    0.869|    5.547|       -2.339|
CAMB_D_I<5>       |    0.448(R)|      FAST  |    0.730(R)|      SLOW  |    0.802|    5.520|       -2.359|
CAMB_D_I<6>       |    0.620(R)|      FAST  |    0.450(R)|      SLOW  |    0.630|    5.800|       -2.585|
CAMB_D_I<7>       |    0.605(R)|      FAST  |    0.645(R)|      SLOW  |    0.645|    5.605|       -2.480|
CAMB_FV_I         |    0.150(R)|      FAST  |    1.047(R)|      SLOW  |    1.100|    5.203|       -2.052|
CAMB_LV_I         |    0.315(R)|      FAST  |    0.803(R)|      SLOW  |    0.935|    5.447|       -2.256|
SW_I<7>           |    4.070(R)|      SLOW  |   -0.745(R)|      SLOW  |   -2.820|    6.995|       -4.908|
css               |    4.479(R)|      SLOW  |    1.786(R)|      SLOW  |   -3.229|    4.464|       -3.847|
mosi              |    2.796(R)|      SLOW  |    1.680(R)|      SLOW  |   -1.546|    4.570|       -3.058|
sck               |   -0.126(R)|      FAST  |    1.725(R)|      SLOW  |    1.376|    4.525|       -1.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.479|         -  |       1.786|         -  |   -3.229|    4.464|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 201  Score: 364278  (Setup/Max: 363780, Hold: 0, Component Switching Limit: 498)

Constraints cover 9256817 paths, 0 nets, and 37199 connections

Design statistics:
   Minimum period:  17.815ns{1}   (Maximum frequency:  56.132MHz)
   Minimum input required time before clock:   4.479ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 04 01:44:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 493 MB



