{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733309059078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733309059078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 11:44:18 2024 " "Processing started: Wed Dec 04 11:44:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733309059078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309059078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SevenSegmentSwitches -c SevenSegmentSwitches " "Command: quartus_map --read_settings_files=on --write_settings_files=off SevenSegmentSwitches -c SevenSegmentSwitches" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309059078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733309059483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733309059483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentswitches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentswitches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentSwitches-Behavioral " "Found design unit 1: SevenSegmentSwitches-Behavioral" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309067516 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentSwitches " "Found entity 1: SevenSegmentSwitches" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733309067516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309067516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSegmentSwitches " "Elaborating entity \"SevenSegmentSwitches\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733309067544 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 SevenSegmentSwitches.vhd(10) " "VHDL Signal Declaration warning at SevenSegmentSwitches.vhd(10): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733309067554 "|SevenSegmentSwitches"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 SevenSegmentSwitches.vhd(10) " "VHDL Signal Declaration warning at SevenSegmentSwitches.vhd(10): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733309067555 "|SevenSegmentSwitches"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 SevenSegmentSwitches.vhd(10) " "VHDL Signal Declaration warning at SevenSegmentSwitches.vhd(10): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733309067555 "|SevenSegmentSwitches"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SevenSegmentSwitches.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentSwitches/SevenSegmentSwitches.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733309068038 "|SevenSegmentSwitches|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733309068038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733309068115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733309068550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733309068550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733309068569 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733309068569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733309068569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733309068569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733309068580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 11:44:28 2024 " "Processing ended: Wed Dec 04 11:44:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733309068580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733309068580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733309068580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733309068580 ""}
