# Compile of baud_generator.sv was successful.
# Compile of bus_interface.sv was successful.
# Compile of driver.sv was successful.
# Compile of Minilab3.v was successful.
# Compile of Minilab3_tb.sv was successful.
# Compile of receive.sv was successful.
# Compile of spart.sv was successful.
# Compile of transmit.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim work.Minilab3_tb -voptargs=+acc
# vsim work.Minilab3_tb -voptargs="+acc" 
# Start time: 17:13:21 on Feb 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "driver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Minilab3_tb(fast)
# Loading work.Minilab3(fast)
# Loading work.spart(fast)
# Loading work.transmit(fast)
# Loading work.receive(fast)
# Loading work.baud_generator(fast)
# Loading work.bus_interface(fast)
# Loading work.driver(fast)
add wave -position insertpoint  \
sim:/Minilab3_tb/iSPART/clk \
sim:/Minilab3_tb/iSPART/rst_n \
sim:/Minilab3_tb/iSPART/iocs \
sim:/Minilab3_tb/iSPART/iorw \
sim:/Minilab3_tb/iSPART/rda \
sim:/Minilab3_tb/iSPART/tbr \
sim:/Minilab3_tb/iSPART/ioaddr \
sim:/Minilab3_tb/iSPART/databus \
sim:/Minilab3_tb/iSPART/txd \
sim:/Minilab3_tb/iSPART/rxd \
sim:/Minilab3_tb/iSPART/transmit_write_en \
sim:/Minilab3_tb/iSPART/receive_read_en \
sim:/Minilab3_tb/iSPART/baud_write_en \
sim:/Minilab3_tb/iSPART/baud_write_location \
sim:/Minilab3_tb/iSPART/transmit_baud \
sim:/Minilab3_tb/iSPART/receive_baud \
sim:/Minilab3_tb/iSPART/transmit_start \
sim:/Minilab3_tb/iSPART/receive_start \
sim:/Minilab3_tb/iSPART/register_write_line \
sim:/Minilab3_tb/iSPART/receive_read_line
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jneau  Hostname: WIN-8113  ProcessID: 16160
#           Attempting to use alternate WLF file "./wlftf8bns3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf8bns3
run -all
# Test 1: try sending 0xb4 and check for loopback from DUT at a baud rate of 4800
# Test 1 Passed
# 
# Test 2: try sending 0xff and check for loopback from DUT at a baud rate of 4800
# Test 2 Passed
# 
# Test 3: try sending 0x01 and check for loopback from DUT at a baud rate of 4800
# Test 3 Passed
# 
# Test 4: try sending 0x00 and check for loopback from DUT at a baud rate of 4800
# Test 4 Passed
# 
# Test 5: try sending 0xbf and check for loopback from DUT at a baud rate of 9600
# Test 5 Passed
# 
# Test 6: try sending 0xff and check for loopback from DUT at a baud rate of 9600
# Test 6 Passed
# 
# Test 7: try sending 0x01 and check for loopback from DUT at a baud rate of 9600
# Test 7 Passed
# 
# Test 8: try sending 0x00 and check for loopback from DUT at a baud rate of 9600
# Test 8 Passed
# 
# Test 9: try sending 0xbf and check for loopback from DUT at a baud rate of 19200
# Test 9 Passed
# 
# Test 10: try sending 0xff and check for loopback from DUT at a baud rate of 19200
# Test 10 Passed
# 
# Test 11: try sending 0x01 and check for loopback from DUT at a baud rate of 19200
# Test 11 Passed
# 
# Test 12: try sending 0x00 and check for loopback from DUT at a baud rate of 19200
# Test 12 Passed
# 
# Test 13: try sending 0xbf and check for loopback from DUT at a baud rate of 38400
# Test 13 Passed
# 
# Test 14: try sending 0xff and check for loopback from DUT at a baud rate of 38400
# Test 14 Passed
# 
# Test 15: try sending 0x01 and check for loopback from DUT at a baud rate of 38400
# Test 15 Passed
# 
# Test 16: try sending 0x00 and check for loopback from DUT at a baud rate of 38400
# Test 16 Passed
# 
# YAHOO!!! All tests passed!
# ** Note: $stop    : I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/ECE554SP25_Minilab3/Minilab3_tb.sv(736)
#    Time: 14846675 ps  Iteration: 2  Instance: /Minilab3_tb
# Break in Module Minilab3_tb at I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/ECE554SP25_Minilab3/Minilab3_tb.sv line 736
