// Seed: 3296340855
module module_0 (
    output wire  id_0,
    input  uwire id_1
);
  always @(posedge !(1)) begin : LABEL_0
    #1;
  end
  logic [7:0] id_3;
  wire id_4;
  ;
  assign id_3[-1] = -1 !== id_3;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_3
  );
endmodule
module module_1 (
    output tri1  id_0,
    output tri1  id_1,
    input  uwire id_2
);
  logic id_4, id_5;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  input logic [7:0] id_2;
  output wire id_1;
  assign id_3[-1] = id_2[1];
  assign module_0.id_1 = 0;
endmodule
