$comment
	File created using the following command:
		vcd file Aula08.msim.vcd -direction
$end
$date
	Mon Apr  8 23:28:44 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula08_vhd_vec_tst $end
$var wire 1 ! bolso [7] $end
$var wire 1 " bolso [6] $end
$var wire 1 # bolso [5] $end
$var wire 1 $ bolso [4] $end
$var wire 1 % bolso [3] $end
$var wire 1 & bolso [2] $end
$var wire 1 ' bolso [1] $end
$var wire 1 ( bolso [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * FPGA_RESET_N $end
$var wire 1 + HEX0 [6] $end
$var wire 1 , HEX0 [5] $end
$var wire 1 - HEX0 [4] $end
$var wire 1 . HEX0 [3] $end
$var wire 1 / HEX0 [2] $end
$var wire 1 0 HEX0 [1] $end
$var wire 1 1 HEX0 [0] $end
$var wire 1 2 HEX1 [6] $end
$var wire 1 3 HEX1 [5] $end
$var wire 1 4 HEX1 [4] $end
$var wire 1 5 HEX1 [3] $end
$var wire 1 6 HEX1 [2] $end
$var wire 1 7 HEX1 [1] $end
$var wire 1 8 HEX1 [0] $end
$var wire 1 9 HEX2 [6] $end
$var wire 1 : HEX2 [5] $end
$var wire 1 ; HEX2 [4] $end
$var wire 1 < HEX2 [3] $end
$var wire 1 = HEX2 [2] $end
$var wire 1 > HEX2 [1] $end
$var wire 1 ? HEX2 [0] $end
$var wire 1 @ HEX3 [6] $end
$var wire 1 A HEX3 [5] $end
$var wire 1 B HEX3 [4] $end
$var wire 1 C HEX3 [3] $end
$var wire 1 D HEX3 [2] $end
$var wire 1 E HEX3 [1] $end
$var wire 1 F HEX3 [0] $end
$var wire 1 G HEX4 [6] $end
$var wire 1 H HEX4 [5] $end
$var wire 1 I HEX4 [4] $end
$var wire 1 J HEX4 [3] $end
$var wire 1 K HEX4 [2] $end
$var wire 1 L HEX4 [1] $end
$var wire 1 M HEX4 [0] $end
$var wire 1 N HEX5 [6] $end
$var wire 1 O HEX5 [5] $end
$var wire 1 P HEX5 [4] $end
$var wire 1 Q HEX5 [3] $end
$var wire 1 R HEX5 [2] $end
$var wire 1 S HEX5 [1] $end
$var wire 1 T HEX5 [0] $end
$var wire 1 U KEY [3] $end
$var wire 1 V KEY [2] $end
$var wire 1 W KEY [1] $end
$var wire 1 X KEY [0] $end
$var wire 1 Y LEDR [9] $end
$var wire 1 Z LEDR [8] $end
$var wire 1 [ LEDR [7] $end
$var wire 1 \ LEDR [6] $end
$var wire 1 ] LEDR [5] $end
$var wire 1 ^ LEDR [4] $end
$var wire 1 _ LEDR [3] $end
$var wire 1 ` LEDR [2] $end
$var wire 1 a LEDR [1] $end
$var wire 1 b LEDR [0] $end
$var wire 1 c MEM [7] $end
$var wire 1 d MEM [6] $end
$var wire 1 e MEM [5] $end
$var wire 1 f MEM [4] $end
$var wire 1 g MEM [3] $end
$var wire 1 h MEM [2] $end
$var wire 1 i MEM [1] $end
$var wire 1 j MEM [0] $end
$var wire 1 k PC_OUT [8] $end
$var wire 1 l PC_OUT [7] $end
$var wire 1 m PC_OUT [6] $end
$var wire 1 n PC_OUT [5] $end
$var wire 1 o PC_OUT [4] $end
$var wire 1 p PC_OUT [3] $end
$var wire 1 q PC_OUT [2] $end
$var wire 1 r PC_OUT [1] $end
$var wire 1 s PC_OUT [0] $end
$var wire 1 t SW [9] $end
$var wire 1 u SW [8] $end
$var wire 1 v SW [7] $end
$var wire 1 w SW [6] $end
$var wire 1 x SW [5] $end
$var wire 1 y SW [4] $end
$var wire 1 z SW [3] $end
$var wire 1 { SW [2] $end
$var wire 1 | SW [1] $end
$var wire 1 } SW [0] $end

$scope module i1 $end
$var wire 1 ~ gnd $end
$var wire 1 !! vcc $end
$var wire 1 "! unknown $end
$var wire 1 #! devoe $end
$var wire 1 $! devclrn $end
$var wire 1 %! devpor $end
$var wire 1 &! ww_devoe $end
$var wire 1 '! ww_devclrn $end
$var wire 1 (! ww_devpor $end
$var wire 1 )! ww_CLOCK_50 $end
$var wire 1 *! ww_KEY [3] $end
$var wire 1 +! ww_KEY [2] $end
$var wire 1 ,! ww_KEY [1] $end
$var wire 1 -! ww_KEY [0] $end
$var wire 1 .! ww_SW [9] $end
$var wire 1 /! ww_SW [8] $end
$var wire 1 0! ww_SW [7] $end
$var wire 1 1! ww_SW [6] $end
$var wire 1 2! ww_SW [5] $end
$var wire 1 3! ww_SW [4] $end
$var wire 1 4! ww_SW [3] $end
$var wire 1 5! ww_SW [2] $end
$var wire 1 6! ww_SW [1] $end
$var wire 1 7! ww_SW [0] $end
$var wire 1 8! ww_FPGA_RESET_N $end
$var wire 1 9! ww_LEDR [9] $end
$var wire 1 :! ww_LEDR [8] $end
$var wire 1 ;! ww_LEDR [7] $end
$var wire 1 <! ww_LEDR [6] $end
$var wire 1 =! ww_LEDR [5] $end
$var wire 1 >! ww_LEDR [4] $end
$var wire 1 ?! ww_LEDR [3] $end
$var wire 1 @! ww_LEDR [2] $end
$var wire 1 A! ww_LEDR [1] $end
$var wire 1 B! ww_LEDR [0] $end
$var wire 1 C! ww_PC_OUT [8] $end
$var wire 1 D! ww_PC_OUT [7] $end
$var wire 1 E! ww_PC_OUT [6] $end
$var wire 1 F! ww_PC_OUT [5] $end
$var wire 1 G! ww_PC_OUT [4] $end
$var wire 1 H! ww_PC_OUT [3] $end
$var wire 1 I! ww_PC_OUT [2] $end
$var wire 1 J! ww_PC_OUT [1] $end
$var wire 1 K! ww_PC_OUT [0] $end
$var wire 1 L! ww_HEX0 [6] $end
$var wire 1 M! ww_HEX0 [5] $end
$var wire 1 N! ww_HEX0 [4] $end
$var wire 1 O! ww_HEX0 [3] $end
$var wire 1 P! ww_HEX0 [2] $end
$var wire 1 Q! ww_HEX0 [1] $end
$var wire 1 R! ww_HEX0 [0] $end
$var wire 1 S! ww_HEX1 [6] $end
$var wire 1 T! ww_HEX1 [5] $end
$var wire 1 U! ww_HEX1 [4] $end
$var wire 1 V! ww_HEX1 [3] $end
$var wire 1 W! ww_HEX1 [2] $end
$var wire 1 X! ww_HEX1 [1] $end
$var wire 1 Y! ww_HEX1 [0] $end
$var wire 1 Z! ww_HEX2 [6] $end
$var wire 1 [! ww_HEX2 [5] $end
$var wire 1 \! ww_HEX2 [4] $end
$var wire 1 ]! ww_HEX2 [3] $end
$var wire 1 ^! ww_HEX2 [2] $end
$var wire 1 _! ww_HEX2 [1] $end
$var wire 1 `! ww_HEX2 [0] $end
$var wire 1 a! ww_HEX3 [6] $end
$var wire 1 b! ww_HEX3 [5] $end
$var wire 1 c! ww_HEX3 [4] $end
$var wire 1 d! ww_HEX3 [3] $end
$var wire 1 e! ww_HEX3 [2] $end
$var wire 1 f! ww_HEX3 [1] $end
$var wire 1 g! ww_HEX3 [0] $end
$var wire 1 h! ww_HEX4 [6] $end
$var wire 1 i! ww_HEX4 [5] $end
$var wire 1 j! ww_HEX4 [4] $end
$var wire 1 k! ww_HEX4 [3] $end
$var wire 1 l! ww_HEX4 [2] $end
$var wire 1 m! ww_HEX4 [1] $end
$var wire 1 n! ww_HEX4 [0] $end
$var wire 1 o! ww_HEX5 [6] $end
$var wire 1 p! ww_HEX5 [5] $end
$var wire 1 q! ww_HEX5 [4] $end
$var wire 1 r! ww_HEX5 [3] $end
$var wire 1 s! ww_HEX5 [2] $end
$var wire 1 t! ww_HEX5 [1] $end
$var wire 1 u! ww_HEX5 [0] $end
$var wire 1 v! ww_MEM [7] $end
$var wire 1 w! ww_MEM [6] $end
$var wire 1 x! ww_MEM [5] $end
$var wire 1 y! ww_MEM [4] $end
$var wire 1 z! ww_MEM [3] $end
$var wire 1 {! ww_MEM [2] $end
$var wire 1 |! ww_MEM [1] $end
$var wire 1 }! ww_MEM [0] $end
$var wire 1 ~! ww_bolso [7] $end
$var wire 1 !" ww_bolso [6] $end
$var wire 1 "" ww_bolso [5] $end
$var wire 1 #" ww_bolso [4] $end
$var wire 1 $" ww_bolso [3] $end
$var wire 1 %" ww_bolso [2] $end
$var wire 1 &" ww_bolso [1] $end
$var wire 1 '" ww_bolso [0] $end
$var wire 1 (" \MEM[0]~output_o\ $end
$var wire 1 )" \MEM[1]~output_o\ $end
$var wire 1 *" \MEM[2]~output_o\ $end
$var wire 1 +" \MEM[3]~output_o\ $end
$var wire 1 ," \MEM[4]~output_o\ $end
$var wire 1 -" \MEM[5]~output_o\ $end
$var wire 1 ." \MEM[6]~output_o\ $end
$var wire 1 /" \MEM[7]~output_o\ $end
$var wire 1 0" \LEDR[0]~output_o\ $end
$var wire 1 1" \LEDR[1]~output_o\ $end
$var wire 1 2" \LEDR[2]~output_o\ $end
$var wire 1 3" \LEDR[3]~output_o\ $end
$var wire 1 4" \LEDR[4]~output_o\ $end
$var wire 1 5" \LEDR[5]~output_o\ $end
$var wire 1 6" \LEDR[6]~output_o\ $end
$var wire 1 7" \LEDR[7]~output_o\ $end
$var wire 1 8" \LEDR[8]~output_o\ $end
$var wire 1 9" \LEDR[9]~output_o\ $end
$var wire 1 :" \PC_OUT[0]~output_o\ $end
$var wire 1 ;" \PC_OUT[1]~output_o\ $end
$var wire 1 <" \PC_OUT[2]~output_o\ $end
$var wire 1 =" \PC_OUT[3]~output_o\ $end
$var wire 1 >" \PC_OUT[4]~output_o\ $end
$var wire 1 ?" \PC_OUT[5]~output_o\ $end
$var wire 1 @" \PC_OUT[6]~output_o\ $end
$var wire 1 A" \PC_OUT[7]~output_o\ $end
$var wire 1 B" \PC_OUT[8]~output_o\ $end
$var wire 1 C" \HEX0[0]~output_o\ $end
$var wire 1 D" \HEX0[1]~output_o\ $end
$var wire 1 E" \HEX0[2]~output_o\ $end
$var wire 1 F" \HEX0[3]~output_o\ $end
$var wire 1 G" \HEX0[4]~output_o\ $end
$var wire 1 H" \HEX0[5]~output_o\ $end
$var wire 1 I" \HEX0[6]~output_o\ $end
$var wire 1 J" \HEX1[0]~output_o\ $end
$var wire 1 K" \HEX1[1]~output_o\ $end
$var wire 1 L" \HEX1[2]~output_o\ $end
$var wire 1 M" \HEX1[3]~output_o\ $end
$var wire 1 N" \HEX1[4]~output_o\ $end
$var wire 1 O" \HEX1[5]~output_o\ $end
$var wire 1 P" \HEX1[6]~output_o\ $end
$var wire 1 Q" \HEX2[0]~output_o\ $end
$var wire 1 R" \HEX2[1]~output_o\ $end
$var wire 1 S" \HEX2[2]~output_o\ $end
$var wire 1 T" \HEX2[3]~output_o\ $end
$var wire 1 U" \HEX2[4]~output_o\ $end
$var wire 1 V" \HEX2[5]~output_o\ $end
$var wire 1 W" \HEX2[6]~output_o\ $end
$var wire 1 X" \HEX3[0]~output_o\ $end
$var wire 1 Y" \HEX3[1]~output_o\ $end
$var wire 1 Z" \HEX3[2]~output_o\ $end
$var wire 1 [" \HEX3[3]~output_o\ $end
$var wire 1 \" \HEX3[4]~output_o\ $end
$var wire 1 ]" \HEX3[5]~output_o\ $end
$var wire 1 ^" \HEX3[6]~output_o\ $end
$var wire 1 _" \HEX4[0]~output_o\ $end
$var wire 1 `" \HEX4[1]~output_o\ $end
$var wire 1 a" \HEX4[2]~output_o\ $end
$var wire 1 b" \HEX4[3]~output_o\ $end
$var wire 1 c" \HEX4[4]~output_o\ $end
$var wire 1 d" \HEX4[5]~output_o\ $end
$var wire 1 e" \HEX4[6]~output_o\ $end
$var wire 1 f" \HEX5[0]~output_o\ $end
$var wire 1 g" \HEX5[1]~output_o\ $end
$var wire 1 h" \HEX5[2]~output_o\ $end
$var wire 1 i" \HEX5[3]~output_o\ $end
$var wire 1 j" \HEX5[4]~output_o\ $end
$var wire 1 k" \HEX5[5]~output_o\ $end
$var wire 1 l" \HEX5[6]~output_o\ $end
$var wire 1 m" \bolso[0]~output_o\ $end
$var wire 1 n" \bolso[1]~output_o\ $end
$var wire 1 o" \bolso[2]~output_o\ $end
$var wire 1 p" \bolso[3]~output_o\ $end
$var wire 1 q" \bolso[4]~output_o\ $end
$var wire 1 r" \bolso[5]~output_o\ $end
$var wire 1 s" \bolso[6]~output_o\ $end
$var wire 1 t" \bolso[7]~output_o\ $end
$var wire 1 u" \CLOCK_50~input_o\ $end
$var wire 1 v" \ROM1|memROM~19_combout\ $end
$var wire 1 w" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 x" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 y" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 z" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 {" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 |" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 }" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 ~" \ROM1|memROM~4_combout\ $end
$var wire 1 !# \ROM1|memROM~8_combout\ $end
$var wire 1 "# \ROM1|memROM~10_combout\ $end
$var wire 1 ## \CPU|LDESV|saida[0]~1_combout\ $end
$var wire 1 $# \CPU|MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 %# \CPU|incrementaPC|Add0~26\ $end
$var wire 1 &# \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 '# \CPU|MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 (# \ROM1|memROM~20_combout\ $end
$var wire 1 )# \CPU|incrementaPC|Add0~30\ $end
$var wire 1 *# \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 +# \CPU|MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 ,# \ROM1|memROM~1_combout\ $end
$var wire 1 -# \ROM1|memROM~15_combout\ $end
$var wire 1 .# \ROM1|memROM~16_combout\ $end
$var wire 1 /# \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 0# \CPU|MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 1# \ROM1|memROM~17_combout\ $end
$var wire 1 2# \ROM1|memROM~18_combout\ $end
$var wire 1 3# \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 4# \CPU|MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 5# \ROM1|memROM~12_combout\ $end
$var wire 1 6# \ROM1|memROM~13_combout\ $end
$var wire 1 7# \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 8# \CPU|MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 9# \ROM1|memROM~0_combout\ $end
$var wire 1 :# \ROM1|memROM~2_combout\ $end
$var wire 1 ;# \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 <# \CPU|MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 =# \ROM1|memROM~6_combout\ $end
$var wire 1 ># \ROM1|memROM~7_combout\ $end
$var wire 1 ?# \ROM1|memROM~9_combout\ $end
$var wire 1 @# \ROM1|memROM~11_combout\ $end
$var wire 1 A# \CPU|decoderInstru|saida[9]~0_combout\ $end
$var wire 1 B# \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 C# \CPU|MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 D# \ROM1|memROM~3_combout\ $end
$var wire 1 E# \ROM1|memROM~5_combout\ $end
$var wire 1 F# \CPU|decoderInstru|saida~2_combout\ $end
$var wire 1 G# \CPU|decoderInstru|saida[4]~4_combout\ $end
$var wire 1 H# \CPU|decoderInstru|saida~3_combout\ $end
$var wire 1 I# \DEC1|Mux3~0_combout\ $end
$var wire 1 J# \CPU|decoderInstru|saida[1]~1_combout\ $end
$var wire 1 K# \RAM4|dado_out~0_combout\ $end
$var wire 1 L# \comb~0_combout\ $end
$var wire 1 M# \RAM0|dado_out[0]~1_combout\ $end
$var wire 1 N# \comb~9_combout\ $end
$var wire 1 O# \hab_key0~0_combout\ $end
$var wire 1 P# \RAM0|dado_out[0]~7_combout\ $end
$var wire 1 Q# \key0|saida[1]~8_combout\ $end
$var wire 1 R# \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 S# \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 T# \CPU|decoderInstru|saida[5]~5_combout\ $end
$var wire 1 U# \CPU|decoderInstru|Equal11~0_combout\ $end
$var wire 1 V# \RAM4|process_0~0_combout\ $end
$var wire 1 W# \RAM0|ram~609_combout\ $end
$var wire 1 X# \RAM4|ram~609_combout\ $end
$var wire 1 Y# \RAM4|ram~209_q\ $end
$var wire 1 Z# \RAM0|ram~610_combout\ $end
$var wire 1 [# \RAM4|ram~610_combout\ $end
$var wire 1 \# \RAM4|ram~217_q\ $end
$var wire 1 ]# \RAM0|ram~611_combout\ $end
$var wire 1 ^# \RAM4|ram~611_combout\ $end
$var wire 1 _# \RAM4|ram~225_q\ $end
$var wire 1 `# \RAM0|ram~612_combout\ $end
$var wire 1 a# \RAM4|ram~612_combout\ $end
$var wire 1 b# \RAM4|ram~233_q\ $end
$var wire 1 c# \RAM4|ram~529_combout\ $end
$var wire 1 d# \RAM0|ram~613_combout\ $end
$var wire 1 e# \RAM4|ram~613_combout\ $end
$var wire 1 f# \RAM4|ram~241_q\ $end
$var wire 1 g# \RAM0|ram~614_combout\ $end
$var wire 1 h# \RAM4|ram~614_combout\ $end
$var wire 1 i# \RAM4|ram~249_q\ $end
$var wire 1 j# \RAM0|ram~615_combout\ $end
$var wire 1 k# \RAM4|ram~615_combout\ $end
$var wire 1 l# \RAM4|ram~257_q\ $end
$var wire 1 m# \RAM0|ram~616_combout\ $end
$var wire 1 n# \RAM4|ram~616_combout\ $end
$var wire 1 o# \RAM4|ram~265_q\ $end
$var wire 1 p# \RAM4|ram~530_combout\ $end
$var wire 1 q# \RAM0|ram~617_combout\ $end
$var wire 1 r# \RAM4|ram~617_combout\ $end
$var wire 1 s# \RAM4|ram~465_q\ $end
$var wire 1 t# \RAM0|ram~618_combout\ $end
$var wire 1 u# \RAM4|ram~618_combout\ $end
$var wire 1 v# \RAM4|ram~473_q\ $end
$var wire 1 w# \RAM0|ram~619_combout\ $end
$var wire 1 x# \RAM4|ram~619_combout\ $end
$var wire 1 y# \RAM4|ram~481_q\ $end
$var wire 1 z# \RAM0|ram~620_combout\ $end
$var wire 1 {# \RAM4|ram~620_combout\ $end
$var wire 1 |# \RAM4|ram~489_q\ $end
$var wire 1 }# \RAM4|ram~531_combout\ $end
$var wire 1 ~# \RAM0|ram~621_combout\ $end
$var wire 1 !$ \RAM4|ram~621_combout\ $end
$var wire 1 "$ \RAM4|ram~497_q\ $end
$var wire 1 #$ \RAM0|ram~622_combout\ $end
$var wire 1 $$ \RAM4|ram~622_combout\ $end
$var wire 1 %$ \RAM4|ram~505_q\ $end
$var wire 1 &$ \RAM0|ram~623_combout\ $end
$var wire 1 '$ \RAM4|ram~623_combout\ $end
$var wire 1 ($ \RAM4|ram~513_q\ $end
$var wire 1 )$ \RAM0|ram~624_combout\ $end
$var wire 1 *$ \RAM4|ram~624_combout\ $end
$var wire 1 +$ \RAM4|ram~521_q\ $end
$var wire 1 ,$ \RAM4|ram~532_combout\ $end
$var wire 1 -$ \RAM4|ram~533_combout\ $end
$var wire 1 .$ \RAM0|ram~625_combout\ $end
$var wire 1 /$ \RAM4|ram~625_combout\ $end
$var wire 1 0$ \RAM4|ram~17_q\ $end
$var wire 1 1$ \RAM0|ram~626_combout\ $end
$var wire 1 2$ \RAM4|ram~626_combout\ $end
$var wire 1 3$ \RAM4|ram~49_q\ $end
$var wire 1 4$ \RAM0|ram~627_combout\ $end
$var wire 1 5$ \RAM4|ram~627_combout\ $end
$var wire 1 6$ \RAM4|ram~273_q\ $end
$var wire 1 7$ \RAM0|ram~628_combout\ $end
$var wire 1 8$ \RAM4|ram~628_combout\ $end
$var wire 1 9$ \RAM4|ram~305_q\ $end
$var wire 1 :$ \RAM4|ram~534_combout\ $end
$var wire 1 ;$ \RAM0|ram~629_combout\ $end
$var wire 1 <$ \RAM4|ram~629_combout\ $end
$var wire 1 =$ \RAM4|ram~25_q\ $end
$var wire 1 >$ \RAM0|ram~630_combout\ $end
$var wire 1 ?$ \RAM4|ram~630_combout\ $end
$var wire 1 @$ \RAM4|ram~57_q\ $end
$var wire 1 A$ \RAM0|ram~631_combout\ $end
$var wire 1 B$ \RAM4|ram~631_combout\ $end
$var wire 1 C$ \RAM4|ram~281_q\ $end
$var wire 1 D$ \RAM0|ram~632_combout\ $end
$var wire 1 E$ \RAM4|ram~632_combout\ $end
$var wire 1 F$ \RAM4|ram~313_q\ $end
$var wire 1 G$ \RAM4|ram~535_combout\ $end
$var wire 1 H$ \RAM0|ram~633_combout\ $end
$var wire 1 I$ \RAM4|ram~633_combout\ $end
$var wire 1 J$ \RAM4|ram~33_q\ $end
$var wire 1 K$ \RAM0|ram~634_combout\ $end
$var wire 1 L$ \RAM4|ram~634_combout\ $end
$var wire 1 M$ \RAM4|ram~65_q\ $end
$var wire 1 N$ \RAM0|ram~635_combout\ $end
$var wire 1 O$ \RAM4|ram~635_combout\ $end
$var wire 1 P$ \RAM4|ram~289_q\ $end
$var wire 1 Q$ \RAM0|ram~636_combout\ $end
$var wire 1 R$ \RAM4|ram~636_combout\ $end
$var wire 1 S$ \RAM4|ram~321_q\ $end
$var wire 1 T$ \RAM4|ram~536_combout\ $end
$var wire 1 U$ \RAM0|ram~637_combout\ $end
$var wire 1 V$ \RAM4|ram~637_combout\ $end
$var wire 1 W$ \RAM4|ram~41_q\ $end
$var wire 1 X$ \RAM0|ram~638_combout\ $end
$var wire 1 Y$ \RAM4|ram~638_combout\ $end
$var wire 1 Z$ \RAM4|ram~73_q\ $end
$var wire 1 [$ \RAM0|ram~639_combout\ $end
$var wire 1 \$ \RAM4|ram~639_combout\ $end
$var wire 1 ]$ \RAM4|ram~297_q\ $end
$var wire 1 ^$ \RAM0|ram~640_combout\ $end
$var wire 1 _$ \RAM4|ram~640_combout\ $end
$var wire 1 `$ \RAM4|ram~329_q\ $end
$var wire 1 a$ \RAM4|ram~537_combout\ $end
$var wire 1 b$ \RAM4|ram~538_combout\ $end
$var wire 1 c$ \RAM4|dado_out[0]~1_combout\ $end
$var wire 1 d$ \RAM0|process_0~0_combout\ $end
$var wire 1 e$ \RAM0|ram~641_combout\ $end
$var wire 1 f$ \RAM0|ram~209_q\ $end
$var wire 1 g$ \RAM0|ram~642_combout\ $end
$var wire 1 h$ \RAM0|ram~217_q\ $end
$var wire 1 i$ \RAM0|ram~643_combout\ $end
$var wire 1 j$ \RAM0|ram~225_q\ $end
$var wire 1 k$ \RAM0|ram~644_combout\ $end
$var wire 1 l$ \RAM0|ram~233_q\ $end
$var wire 1 m$ \RAM0|ram~529_combout\ $end
$var wire 1 n$ \RAM0|ram~645_combout\ $end
$var wire 1 o$ \RAM0|ram~241_q\ $end
$var wire 1 p$ \RAM0|ram~646_combout\ $end
$var wire 1 q$ \RAM0|ram~249_q\ $end
$var wire 1 r$ \RAM0|ram~647_combout\ $end
$var wire 1 s$ \RAM0|ram~257_q\ $end
$var wire 1 t$ \RAM0|ram~648_combout\ $end
$var wire 1 u$ \RAM0|ram~265_q\ $end
$var wire 1 v$ \RAM0|ram~530_combout\ $end
$var wire 1 w$ \RAM0|ram~649_combout\ $end
$var wire 1 x$ \RAM0|ram~465_q\ $end
$var wire 1 y$ \RAM0|ram~650_combout\ $end
$var wire 1 z$ \RAM0|ram~473_q\ $end
$var wire 1 {$ \RAM0|ram~651_combout\ $end
$var wire 1 |$ \RAM0|ram~481_q\ $end
$var wire 1 }$ \RAM0|ram~652_combout\ $end
$var wire 1 ~$ \RAM0|ram~489_q\ $end
$var wire 1 !% \RAM0|ram~531_combout\ $end
$var wire 1 "% \RAM0|ram~653_combout\ $end
$var wire 1 #% \RAM0|ram~497_q\ $end
$var wire 1 $% \RAM0|ram~654_combout\ $end
$var wire 1 %% \RAM0|ram~505_q\ $end
$var wire 1 &% \RAM0|ram~655_combout\ $end
$var wire 1 '% \RAM0|ram~513_q\ $end
$var wire 1 (% \RAM0|ram~656_combout\ $end
$var wire 1 )% \RAM0|ram~521_q\ $end
$var wire 1 *% \RAM0|ram~532_combout\ $end
$var wire 1 +% \RAM0|ram~533_combout\ $end
$var wire 1 ,% \RAM0|ram~657_combout\ $end
$var wire 1 -% \RAM0|ram~17_q\ $end
$var wire 1 .% \RAM0|ram~658_combout\ $end
$var wire 1 /% \RAM0|ram~25_q\ $end
$var wire 1 0% \RAM0|ram~659_combout\ $end
$var wire 1 1% \RAM0|ram~33_q\ $end
$var wire 1 2% \RAM0|ram~660_combout\ $end
$var wire 1 3% \RAM0|ram~41_q\ $end
$var wire 1 4% \RAM0|ram~534_combout\ $end
$var wire 1 5% \RAM0|ram~661_combout\ $end
$var wire 1 6% \RAM0|ram~49_q\ $end
$var wire 1 7% \RAM0|ram~662_combout\ $end
$var wire 1 8% \RAM0|ram~57_q\ $end
$var wire 1 9% \RAM0|ram~663_combout\ $end
$var wire 1 :% \RAM0|ram~65_q\ $end
$var wire 1 ;% \RAM0|ram~664_combout\ $end
$var wire 1 <% \RAM0|ram~73_q\ $end
$var wire 1 =% \RAM0|ram~535_combout\ $end
$var wire 1 >% \RAM0|ram~665_combout\ $end
$var wire 1 ?% \RAM0|ram~273_q\ $end
$var wire 1 @% \RAM0|ram~666_combout\ $end
$var wire 1 A% \RAM0|ram~281_q\ $end
$var wire 1 B% \RAM0|ram~667_combout\ $end
$var wire 1 C% \RAM0|ram~289_q\ $end
$var wire 1 D% \RAM0|ram~668_combout\ $end
$var wire 1 E% \RAM0|ram~297_q\ $end
$var wire 1 F% \RAM0|ram~536_combout\ $end
$var wire 1 G% \RAM0|ram~669_combout\ $end
$var wire 1 H% \RAM0|ram~305_q\ $end
$var wire 1 I% \RAM0|ram~670_combout\ $end
$var wire 1 J% \RAM0|ram~313_q\ $end
$var wire 1 K% \RAM0|ram~671_combout\ $end
$var wire 1 L% \RAM0|ram~321_q\ $end
$var wire 1 M% \RAM0|ram~672_combout\ $end
$var wire 1 N% \RAM0|ram~329_q\ $end
$var wire 1 O% \RAM0|ram~537_combout\ $end
$var wire 1 P% \RAM0|ram~538_combout\ $end
$var wire 1 Q% \RAM0|dado_out~2_combout\ $end
$var wire 1 R% \RAM0|dado_out[0]~3_combout\ $end
$var wire 1 S% \SW[0]~input_o\ $end
$var wire 1 T% \buff3_7_0|saida[0]~0_combout\ $end
$var wire 1 U% \buff3_K3|saida~0_combout\ $end
$var wire 1 V% \KEY[3]~input_o\ $end
$var wire 1 W% \buff3_K3|saida~1_combout\ $end
$var wire 1 X% \FPGA_RESET_N~input_o\ $end
$var wire 1 Y% \buff3_K4|saida~0_combout\ $end
$var wire 1 Z% \comb~4_combout\ $end
$var wire 1 [% \SW[9]~input_o\ $end
$var wire 1 \% \buff3_9|saida~1_combout\ $end
$var wire 1 ]% \KEY[2]~input_o\ $end
$var wire 1 ^% \buff3_K2|saida~0_combout\ $end
$var wire 1 _% \RAM0|dado_out[0]~16_combout\ $end
$var wire 1 `% \comb~2_combout\ $end
$var wire 1 a% \SW[8]~input_o\ $end
$var wire 1 b% \buff3_8|saida~1_combout\ $end
$var wire 1 c% \KEY[1]~input_o\ $end
$var wire 1 d% \buff3_K1|saida~0_combout\ $end
$var wire 1 e% \RAM0|dado_out[0]~17_combout\ $end
$var wire 1 f% \RAM0|dado_out[0]~18_combout\ $end
$var wire 1 g% \CPU|MUX1|saida_MUX[0]~6_combout\ $end
$var wire 1 h% \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 i% \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 j% \CPU|ULA1|saida[0]~8_combout\ $end
$var wire 1 k% \SW[1]~input_o\ $end
$var wire 1 l% \RAM0|ram~210_q\ $end
$var wire 1 m% \RAM0|ram~218_q\ $end
$var wire 1 n% \RAM0|ram~226_q\ $end
$var wire 1 o% \RAM0|ram~234_q\ $end
$var wire 1 p% \RAM0|ram~539_combout\ $end
$var wire 1 q% \RAM0|ram~242_q\ $end
$var wire 1 r% \RAM0|ram~250_q\ $end
$var wire 1 s% \RAM0|ram~258_q\ $end
$var wire 1 t% \RAM0|ram~266_q\ $end
$var wire 1 u% \RAM0|ram~540_combout\ $end
$var wire 1 v% \RAM0|ram~466_q\ $end
$var wire 1 w% \RAM0|ram~474_q\ $end
$var wire 1 x% \RAM0|ram~482_q\ $end
$var wire 1 y% \RAM0|ram~490_q\ $end
$var wire 1 z% \RAM0|ram~541_combout\ $end
$var wire 1 {% \RAM0|ram~498_q\ $end
$var wire 1 |% \RAM0|ram~506_q\ $end
$var wire 1 }% \RAM0|ram~514_q\ $end
$var wire 1 ~% \RAM0|ram~522_q\ $end
$var wire 1 !& \RAM0|ram~542_combout\ $end
$var wire 1 "& \RAM0|ram~543_combout\ $end
$var wire 1 #& \RAM0|ram~18_q\ $end
$var wire 1 $& \RAM0|ram~50_q\ $end
$var wire 1 %& \RAM0|ram~274_q\ $end
$var wire 1 && \RAM0|ram~306_q\ $end
$var wire 1 '& \RAM0|ram~544_combout\ $end
$var wire 1 (& \RAM0|ram~26_q\ $end
$var wire 1 )& \RAM0|ram~58_q\ $end
$var wire 1 *& \RAM0|ram~282_q\ $end
$var wire 1 +& \RAM0|ram~314_q\ $end
$var wire 1 ,& \RAM0|ram~545_combout\ $end
$var wire 1 -& \RAM0|ram~34_q\ $end
$var wire 1 .& \RAM0|ram~66_q\ $end
$var wire 1 /& \RAM0|ram~290_q\ $end
$var wire 1 0& \RAM0|ram~322_q\ $end
$var wire 1 1& \RAM0|ram~546_combout\ $end
$var wire 1 2& \RAM0|ram~42_q\ $end
$var wire 1 3& \RAM0|ram~74_q\ $end
$var wire 1 4& \RAM0|ram~298_q\ $end
$var wire 1 5& \RAM0|ram~330_q\ $end
$var wire 1 6& \RAM0|ram~547_combout\ $end
$var wire 1 7& \RAM0|ram~548_combout\ $end
$var wire 1 8& \RAM0|dado_out[1]~9_combout\ $end
$var wire 1 9& \key0|saida[1]~9_combout\ $end
$var wire 1 :& \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 ;& \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 <& \RAM4|ram~210_q\ $end
$var wire 1 =& \RAM4|ram~218_q\ $end
$var wire 1 >& \RAM4|ram~226_q\ $end
$var wire 1 ?& \RAM4|ram~234_q\ $end
$var wire 1 @& \RAM4|ram~539_combout\ $end
$var wire 1 A& \RAM4|ram~242_q\ $end
$var wire 1 B& \RAM4|ram~250_q\ $end
$var wire 1 C& \RAM4|ram~258_q\ $end
$var wire 1 D& \RAM4|ram~266_q\ $end
$var wire 1 E& \RAM4|ram~540_combout\ $end
$var wire 1 F& \RAM4|ram~466_q\ $end
$var wire 1 G& \RAM4|ram~474_q\ $end
$var wire 1 H& \RAM4|ram~482_q\ $end
$var wire 1 I& \RAM4|ram~490_q\ $end
$var wire 1 J& \RAM4|ram~541_combout\ $end
$var wire 1 K& \RAM4|ram~498_q\ $end
$var wire 1 L& \RAM4|ram~506_q\ $end
$var wire 1 M& \RAM4|ram~514_q\ $end
$var wire 1 N& \RAM4|ram~522_q\ $end
$var wire 1 O& \RAM4|ram~542_combout\ $end
$var wire 1 P& \RAM4|ram~543_combout\ $end
$var wire 1 Q& \RAM4|ram~18_q\ $end
$var wire 1 R& \RAM4|ram~50_q\ $end
$var wire 1 S& \RAM4|ram~274_q\ $end
$var wire 1 T& \RAM4|ram~306_q\ $end
$var wire 1 U& \RAM4|ram~544_combout\ $end
$var wire 1 V& \RAM4|ram~26_q\ $end
$var wire 1 W& \RAM4|ram~58_q\ $end
$var wire 1 X& \RAM4|ram~282_q\ $end
$var wire 1 Y& \RAM4|ram~314_q\ $end
$var wire 1 Z& \RAM4|ram~545_combout\ $end
$var wire 1 [& \RAM4|ram~34_q\ $end
$var wire 1 \& \RAM4|ram~66_q\ $end
$var wire 1 ]& \RAM4|ram~290_q\ $end
$var wire 1 ^& \RAM4|ram~322_q\ $end
$var wire 1 _& \RAM4|ram~546_combout\ $end
$var wire 1 `& \RAM4|ram~42_q\ $end
$var wire 1 a& \RAM4|ram~74_q\ $end
$var wire 1 b& \RAM4|ram~298_q\ $end
$var wire 1 c& \RAM4|ram~330_q\ $end
$var wire 1 d& \RAM4|ram~547_combout\ $end
$var wire 1 e& \RAM4|ram~548_combout\ $end
$var wire 1 f& \RAM4|dado_out[1]~2_combout\ $end
$var wire 1 g& \key0|saida[1]~17_combout\ $end
$var wire 1 h& \CPU|MUX1|saida_MUX[1]~7_combout\ $end
$var wire 1 i& \CPU|ULA1|Add0~2\ $end
$var wire 1 j& \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 k& \CPU|ULA1|saida[1]~9_combout\ $end
$var wire 1 l& \SW[2]~input_o\ $end
$var wire 1 m& \RAM0|ram~211_q\ $end
$var wire 1 n& \RAM0|ram~219_q\ $end
$var wire 1 o& \RAM0|ram~227_q\ $end
$var wire 1 p& \RAM0|ram~235_q\ $end
$var wire 1 q& \RAM0|ram~549_combout\ $end
$var wire 1 r& \RAM0|ram~243_q\ $end
$var wire 1 s& \RAM0|ram~251_q\ $end
$var wire 1 t& \RAM0|ram~259_q\ $end
$var wire 1 u& \RAM0|ram~267_q\ $end
$var wire 1 v& \RAM0|ram~550_combout\ $end
$var wire 1 w& \RAM0|ram~467_q\ $end
$var wire 1 x& \RAM0|ram~475_q\ $end
$var wire 1 y& \RAM0|ram~483_q\ $end
$var wire 1 z& \RAM0|ram~491_q\ $end
$var wire 1 {& \RAM0|ram~551_combout\ $end
$var wire 1 |& \RAM0|ram~499_q\ $end
$var wire 1 }& \RAM0|ram~507_q\ $end
$var wire 1 ~& \RAM0|ram~515_q\ $end
$var wire 1 !' \RAM0|ram~523_q\ $end
$var wire 1 "' \RAM0|ram~552_combout\ $end
$var wire 1 #' \RAM0|ram~553_combout\ $end
$var wire 1 $' \RAM0|ram~19_q\ $end
$var wire 1 %' \RAM0|ram~51_q\ $end
$var wire 1 &' \RAM0|ram~275_q\ $end
$var wire 1 '' \RAM0|ram~307_q\ $end
$var wire 1 (' \RAM0|ram~554_combout\ $end
$var wire 1 )' \RAM0|ram~27_q\ $end
$var wire 1 *' \RAM0|ram~59_q\ $end
$var wire 1 +' \RAM0|ram~283_q\ $end
$var wire 1 ,' \RAM0|ram~315_q\ $end
$var wire 1 -' \RAM0|ram~555_combout\ $end
$var wire 1 .' \RAM0|ram~35_q\ $end
$var wire 1 /' \RAM0|ram~67_q\ $end
$var wire 1 0' \RAM0|ram~291_q\ $end
$var wire 1 1' \RAM0|ram~323_q\ $end
$var wire 1 2' \RAM0|ram~556_combout\ $end
$var wire 1 3' \RAM0|ram~43_q\ $end
$var wire 1 4' \RAM0|ram~75_q\ $end
$var wire 1 5' \RAM0|ram~299_q\ $end
$var wire 1 6' \RAM0|ram~331_q\ $end
$var wire 1 7' \RAM0|ram~557_combout\ $end
$var wire 1 8' \RAM0|ram~558_combout\ $end
$var wire 1 9' \RAM0|dado_out[2]~10_combout\ $end
$var wire 1 :' \key0|saida[2]~11_combout\ $end
$var wire 1 ;' \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 <' \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 =' \RAM4|ram~211_q\ $end
$var wire 1 >' \RAM4|ram~219_q\ $end
$var wire 1 ?' \RAM4|ram~227_q\ $end
$var wire 1 @' \RAM4|ram~235_q\ $end
$var wire 1 A' \RAM4|ram~549_combout\ $end
$var wire 1 B' \RAM4|ram~243_q\ $end
$var wire 1 C' \RAM4|ram~251_q\ $end
$var wire 1 D' \RAM4|ram~259_q\ $end
$var wire 1 E' \RAM4|ram~267_q\ $end
$var wire 1 F' \RAM4|ram~550_combout\ $end
$var wire 1 G' \RAM4|ram~467_q\ $end
$var wire 1 H' \RAM4|ram~475_q\ $end
$var wire 1 I' \RAM4|ram~483_q\ $end
$var wire 1 J' \RAM4|ram~491_q\ $end
$var wire 1 K' \RAM4|ram~551_combout\ $end
$var wire 1 L' \RAM4|ram~499_q\ $end
$var wire 1 M' \RAM4|ram~507_q\ $end
$var wire 1 N' \RAM4|ram~515_q\ $end
$var wire 1 O' \RAM4|ram~523_q\ $end
$var wire 1 P' \RAM4|ram~552_combout\ $end
$var wire 1 Q' \RAM4|ram~553_combout\ $end
$var wire 1 R' \RAM4|ram~19_q\ $end
$var wire 1 S' \RAM4|ram~51_q\ $end
$var wire 1 T' \RAM4|ram~275_q\ $end
$var wire 1 U' \RAM4|ram~307_q\ $end
$var wire 1 V' \RAM4|ram~554_combout\ $end
$var wire 1 W' \RAM4|ram~27_q\ $end
$var wire 1 X' \RAM4|ram~59_q\ $end
$var wire 1 Y' \RAM4|ram~283_q\ $end
$var wire 1 Z' \RAM4|ram~315_q\ $end
$var wire 1 [' \RAM4|ram~555_combout\ $end
$var wire 1 \' \RAM4|ram~35_q\ $end
$var wire 1 ]' \RAM4|ram~67_q\ $end
$var wire 1 ^' \RAM4|ram~291_q\ $end
$var wire 1 _' \RAM4|ram~323_q\ $end
$var wire 1 `' \RAM4|ram~556_combout\ $end
$var wire 1 a' \RAM4|ram~43_q\ $end
$var wire 1 b' \RAM4|ram~75_q\ $end
$var wire 1 c' \RAM4|ram~299_q\ $end
$var wire 1 d' \RAM4|ram~331_q\ $end
$var wire 1 e' \RAM4|ram~557_combout\ $end
$var wire 1 f' \RAM4|ram~558_combout\ $end
$var wire 1 g' \RAM4|dado_out[2]~3_combout\ $end
$var wire 1 h' \key0|saida[2]~20_combout\ $end
$var wire 1 i' \CPU|MUX1|saida_MUX[2]~10_combout\ $end
$var wire 1 j' \CPU|ULA1|Add0~6\ $end
$var wire 1 k' \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 l' \CPU|ULA1|saida[2]~10_combout\ $end
$var wire 1 m' \CPU|decoderInstru|saida[2]~6_combout\ $end
$var wire 1 n' \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 o' \CPU|ULA1|saida[2]~11_combout\ $end
$var wire 1 p' \RAM4|ram~212_q\ $end
$var wire 1 q' \RAM4|ram~220_q\ $end
$var wire 1 r' \RAM4|ram~228_q\ $end
$var wire 1 s' \RAM4|ram~236_q\ $end
$var wire 1 t' \RAM4|ram~559_combout\ $end
$var wire 1 u' \RAM4|ram~244_q\ $end
$var wire 1 v' \RAM4|ram~252_q\ $end
$var wire 1 w' \RAM4|ram~260_q\ $end
$var wire 1 x' \RAM4|ram~268_q\ $end
$var wire 1 y' \RAM4|ram~560_combout\ $end
$var wire 1 z' \RAM4|ram~468_q\ $end
$var wire 1 {' \RAM4|ram~476_q\ $end
$var wire 1 |' \RAM4|ram~484_q\ $end
$var wire 1 }' \RAM4|ram~492_q\ $end
$var wire 1 ~' \RAM4|ram~561_combout\ $end
$var wire 1 !( \RAM4|ram~500_q\ $end
$var wire 1 "( \RAM4|ram~508_q\ $end
$var wire 1 #( \RAM4|ram~516_q\ $end
$var wire 1 $( \RAM4|ram~524_q\ $end
$var wire 1 %( \RAM4|ram~562_combout\ $end
$var wire 1 &( \RAM4|ram~563_combout\ $end
$var wire 1 '( \RAM4|ram~20_q\ $end
$var wire 1 (( \RAM4|ram~52_q\ $end
$var wire 1 )( \RAM4|ram~276_q\ $end
$var wire 1 *( \RAM4|ram~308_q\ $end
$var wire 1 +( \RAM4|ram~564_combout\ $end
$var wire 1 ,( \RAM4|ram~28_q\ $end
$var wire 1 -( \RAM4|ram~60_q\ $end
$var wire 1 .( \RAM4|ram~284_q\ $end
$var wire 1 /( \RAM4|ram~316_q\ $end
$var wire 1 0( \RAM4|ram~565_combout\ $end
$var wire 1 1( \RAM4|ram~36_q\ $end
$var wire 1 2( \RAM4|ram~68_q\ $end
$var wire 1 3( \RAM4|ram~292_q\ $end
$var wire 1 4( \RAM4|ram~324_q\ $end
$var wire 1 5( \RAM4|ram~566_combout\ $end
$var wire 1 6( \RAM4|ram~44_q\ $end
$var wire 1 7( \RAM4|ram~76_q\ $end
$var wire 1 8( \RAM4|ram~300_q\ $end
$var wire 1 9( \RAM4|ram~332_q\ $end
$var wire 1 :( \RAM4|ram~567_combout\ $end
$var wire 1 ;( \RAM4|ram~568_combout\ $end
$var wire 1 <( \RAM4|dado_out[3]~4_combout\ $end
$var wire 1 =( \RAM0|ram~212_q\ $end
$var wire 1 >( \RAM0|ram~220_q\ $end
$var wire 1 ?( \RAM0|ram~228_q\ $end
$var wire 1 @( \RAM0|ram~236_q\ $end
$var wire 1 A( \RAM0|ram~559_combout\ $end
$var wire 1 B( \RAM0|ram~244_q\ $end
$var wire 1 C( \RAM0|ram~252_q\ $end
$var wire 1 D( \RAM0|ram~260_q\ $end
$var wire 1 E( \RAM0|ram~268_q\ $end
$var wire 1 F( \RAM0|ram~560_combout\ $end
$var wire 1 G( \RAM0|ram~468_q\ $end
$var wire 1 H( \RAM0|ram~476_q\ $end
$var wire 1 I( \RAM0|ram~484_q\ $end
$var wire 1 J( \RAM0|ram~492_q\ $end
$var wire 1 K( \RAM0|ram~561_combout\ $end
$var wire 1 L( \RAM0|ram~500_q\ $end
$var wire 1 M( \RAM0|ram~508_q\ $end
$var wire 1 N( \RAM0|ram~516_q\ $end
$var wire 1 O( \RAM0|ram~524_q\ $end
$var wire 1 P( \RAM0|ram~562_combout\ $end
$var wire 1 Q( \RAM0|ram~563_combout\ $end
$var wire 1 R( \RAM0|ram~20_q\ $end
$var wire 1 S( \RAM0|ram~52_q\ $end
$var wire 1 T( \RAM0|ram~276_q\ $end
$var wire 1 U( \RAM0|ram~308_q\ $end
$var wire 1 V( \RAM0|ram~564_combout\ $end
$var wire 1 W( \RAM0|ram~28_q\ $end
$var wire 1 X( \RAM0|ram~60_q\ $end
$var wire 1 Y( \RAM0|ram~284_q\ $end
$var wire 1 Z( \RAM0|ram~316_q\ $end
$var wire 1 [( \RAM0|ram~565_combout\ $end
$var wire 1 \( \RAM0|ram~36_q\ $end
$var wire 1 ]( \RAM0|ram~68_q\ $end
$var wire 1 ^( \RAM0|ram~292_q\ $end
$var wire 1 _( \RAM0|ram~324_q\ $end
$var wire 1 `( \RAM0|ram~566_combout\ $end
$var wire 1 a( \RAM0|ram~44_q\ $end
$var wire 1 b( \RAM0|ram~76_q\ $end
$var wire 1 c( \RAM0|ram~300_q\ $end
$var wire 1 d( \RAM0|ram~332_q\ $end
$var wire 1 e( \RAM0|ram~567_combout\ $end
$var wire 1 f( \RAM0|ram~568_combout\ $end
$var wire 1 g( \RAM0|dado_out[3]~11_combout\ $end
$var wire 1 h( \SW[3]~input_o\ $end
$var wire 1 i( \key0|saida[3]~21_combout\ $end
$var wire 1 j( \CPU|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 k( \CPU|MUX1|saida_MUX[3]~11_combout\ $end
$var wire 1 l( \CPU|ULA1|Add0~10\ $end
$var wire 1 m( \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 n( \key0|saida[3]~12_combout\ $end
$var wire 1 o( \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 p( \CPU|ULA1|saida[3]~12_combout\ $end
$var wire 1 q( \RAM4|ram~214_q\ $end
$var wire 1 r( \RAM4|ram~222_q\ $end
$var wire 1 s( \RAM4|ram~230_q\ $end
$var wire 1 t( \RAM4|ram~238_q\ $end
$var wire 1 u( \RAM4|ram~579_combout\ $end
$var wire 1 v( \RAM4|ram~246_q\ $end
$var wire 1 w( \RAM4|ram~254_q\ $end
$var wire 1 x( \RAM4|ram~262_q\ $end
$var wire 1 y( \RAM4|ram~270_q\ $end
$var wire 1 z( \RAM4|ram~580_combout\ $end
$var wire 1 {( \RAM4|ram~470_q\ $end
$var wire 1 |( \RAM4|ram~478_q\ $end
$var wire 1 }( \RAM4|ram~486_q\ $end
$var wire 1 ~( \RAM4|ram~494_q\ $end
$var wire 1 !) \RAM4|ram~581_combout\ $end
$var wire 1 ") \RAM4|ram~502_q\ $end
$var wire 1 #) \RAM4|ram~510_q\ $end
$var wire 1 $) \RAM4|ram~518_q\ $end
$var wire 1 %) \RAM4|ram~526_q\ $end
$var wire 1 &) \RAM4|ram~582_combout\ $end
$var wire 1 ') \RAM4|ram~583_combout\ $end
$var wire 1 () \RAM4|ram~22_q\ $end
$var wire 1 )) \RAM4|ram~54_q\ $end
$var wire 1 *) \RAM4|ram~278_q\ $end
$var wire 1 +) \RAM4|ram~310_q\ $end
$var wire 1 ,) \RAM4|ram~584_combout\ $end
$var wire 1 -) \RAM4|ram~30_q\ $end
$var wire 1 .) \RAM4|ram~62_q\ $end
$var wire 1 /) \RAM4|ram~286_q\ $end
$var wire 1 0) \RAM4|ram~318_q\ $end
$var wire 1 1) \RAM4|ram~585_combout\ $end
$var wire 1 2) \RAM4|ram~38_q\ $end
$var wire 1 3) \RAM4|ram~70_q\ $end
$var wire 1 4) \RAM4|ram~294_q\ $end
$var wire 1 5) \RAM4|ram~326_q\ $end
$var wire 1 6) \RAM4|ram~586_combout\ $end
$var wire 1 7) \RAM4|ram~46_q\ $end
$var wire 1 8) \RAM4|ram~78_q\ $end
$var wire 1 9) \RAM4|ram~302_q\ $end
$var wire 1 :) \RAM4|ram~334_q\ $end
$var wire 1 ;) \RAM4|ram~587_combout\ $end
$var wire 1 <) \RAM4|ram~588_combout\ $end
$var wire 1 =) \RAM4|dado_out[5]~6_combout\ $end
$var wire 1 >) \RAM0|ram~214_q\ $end
$var wire 1 ?) \RAM0|ram~222_q\ $end
$var wire 1 @) \RAM0|ram~230_q\ $end
$var wire 1 A) \RAM0|ram~238_q\ $end
$var wire 1 B) \RAM0|ram~579_combout\ $end
$var wire 1 C) \RAM0|ram~246_q\ $end
$var wire 1 D) \RAM0|ram~254_q\ $end
$var wire 1 E) \RAM0|ram~262_q\ $end
$var wire 1 F) \RAM0|ram~270_q\ $end
$var wire 1 G) \RAM0|ram~580_combout\ $end
$var wire 1 H) \RAM0|ram~470_q\ $end
$var wire 1 I) \RAM0|ram~478_q\ $end
$var wire 1 J) \RAM0|ram~486_q\ $end
$var wire 1 K) \RAM0|ram~494_q\ $end
$var wire 1 L) \RAM0|ram~581_combout\ $end
$var wire 1 M) \RAM0|ram~502_q\ $end
$var wire 1 N) \RAM0|ram~510_q\ $end
$var wire 1 O) \RAM0|ram~518_q\ $end
$var wire 1 P) \RAM0|ram~526_q\ $end
$var wire 1 Q) \RAM0|ram~582_combout\ $end
$var wire 1 R) \RAM0|ram~583_combout\ $end
$var wire 1 S) \RAM0|ram~22_q\ $end
$var wire 1 T) \RAM0|ram~54_q\ $end
$var wire 1 U) \RAM0|ram~278_q\ $end
$var wire 1 V) \RAM0|ram~310_q\ $end
$var wire 1 W) \RAM0|ram~584_combout\ $end
$var wire 1 X) \RAM0|ram~30_q\ $end
$var wire 1 Y) \RAM0|ram~62_q\ $end
$var wire 1 Z) \RAM0|ram~286_q\ $end
$var wire 1 [) \RAM0|ram~318_q\ $end
$var wire 1 \) \RAM0|ram~585_combout\ $end
$var wire 1 ]) \RAM0|ram~38_q\ $end
$var wire 1 ^) \RAM0|ram~70_q\ $end
$var wire 1 _) \RAM0|ram~294_q\ $end
$var wire 1 `) \RAM0|ram~326_q\ $end
$var wire 1 a) \RAM0|ram~586_combout\ $end
$var wire 1 b) \RAM0|ram~46_q\ $end
$var wire 1 c) \RAM0|ram~78_q\ $end
$var wire 1 d) \RAM0|ram~302_q\ $end
$var wire 1 e) \RAM0|ram~334_q\ $end
$var wire 1 f) \RAM0|ram~587_combout\ $end
$var wire 1 g) \RAM0|ram~588_combout\ $end
$var wire 1 h) \RAM0|dado_out[5]~13_combout\ $end
$var wire 1 i) \SW[5]~input_o\ $end
$var wire 1 j) \key0|saida[5]~22_combout\ $end
$var wire 1 k) \CPU|MUX1|saida_MUX[5]~4_combout\ $end
$var wire 1 l) \CPU|MUX1|saida_MUX[5]~12_combout\ $end
$var wire 1 m) \CPU|ULA1|Add0~14\ $end
$var wire 1 n) \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 o) \SW[4]~input_o\ $end
$var wire 1 p) \RAM0|ram~213_q\ $end
$var wire 1 q) \RAM0|ram~221_q\ $end
$var wire 1 r) \RAM0|ram~229_q\ $end
$var wire 1 s) \RAM0|ram~237_q\ $end
$var wire 1 t) \RAM0|ram~569_combout\ $end
$var wire 1 u) \RAM0|ram~245_q\ $end
$var wire 1 v) \RAM0|ram~253_q\ $end
$var wire 1 w) \RAM0|ram~261_q\ $end
$var wire 1 x) \RAM0|ram~269_q\ $end
$var wire 1 y) \RAM0|ram~570_combout\ $end
$var wire 1 z) \RAM0|ram~469_q\ $end
$var wire 1 {) \RAM0|ram~477_q\ $end
$var wire 1 |) \RAM0|ram~485_q\ $end
$var wire 1 }) \RAM0|ram~493_q\ $end
$var wire 1 ~) \RAM0|ram~571_combout\ $end
$var wire 1 !* \RAM0|ram~501_q\ $end
$var wire 1 "* \RAM0|ram~509_q\ $end
$var wire 1 #* \RAM0|ram~517_q\ $end
$var wire 1 $* \RAM0|ram~525_q\ $end
$var wire 1 %* \RAM0|ram~572_combout\ $end
$var wire 1 &* \RAM0|ram~573_combout\ $end
$var wire 1 '* \RAM0|ram~21_q\ $end
$var wire 1 (* \RAM0|ram~53_q\ $end
$var wire 1 )* \RAM0|ram~277_q\ $end
$var wire 1 ** \RAM0|ram~309_q\ $end
$var wire 1 +* \RAM0|ram~574_combout\ $end
$var wire 1 ,* \RAM0|ram~29_q\ $end
$var wire 1 -* \RAM0|ram~61_q\ $end
$var wire 1 .* \RAM0|ram~285_q\ $end
$var wire 1 /* \RAM0|ram~317_q\ $end
$var wire 1 0* \RAM0|ram~575_combout\ $end
$var wire 1 1* \RAM0|ram~37_q\ $end
$var wire 1 2* \RAM0|ram~69_q\ $end
$var wire 1 3* \RAM0|ram~293_q\ $end
$var wire 1 4* \RAM0|ram~325_q\ $end
$var wire 1 5* \RAM0|ram~576_combout\ $end
$var wire 1 6* \RAM0|ram~45_q\ $end
$var wire 1 7* \RAM0|ram~77_q\ $end
$var wire 1 8* \RAM0|ram~301_q\ $end
$var wire 1 9* \RAM0|ram~333_q\ $end
$var wire 1 :* \RAM0|ram~577_combout\ $end
$var wire 1 ;* \RAM0|ram~578_combout\ $end
$var wire 1 <* \RAM0|dado_out[4]~12_combout\ $end
$var wire 1 =* \key0|saida[4]~13_combout\ $end
$var wire 1 >* \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 ?* \RAM4|ram~213_q\ $end
$var wire 1 @* \RAM4|ram~221_q\ $end
$var wire 1 A* \RAM4|ram~229_q\ $end
$var wire 1 B* \RAM4|ram~237_q\ $end
$var wire 1 C* \RAM4|ram~569_combout\ $end
$var wire 1 D* \RAM4|ram~245_q\ $end
$var wire 1 E* \RAM4|ram~253_q\ $end
$var wire 1 F* \RAM4|ram~261_q\ $end
$var wire 1 G* \RAM4|ram~269_q\ $end
$var wire 1 H* \RAM4|ram~570_combout\ $end
$var wire 1 I* \RAM4|ram~469_q\ $end
$var wire 1 J* \RAM4|ram~477_q\ $end
$var wire 1 K* \RAM4|ram~485_q\ $end
$var wire 1 L* \RAM4|ram~493_q\ $end
$var wire 1 M* \RAM4|ram~571_combout\ $end
$var wire 1 N* \RAM4|ram~501_q\ $end
$var wire 1 O* \RAM4|ram~509_q\ $end
$var wire 1 P* \RAM4|ram~517_q\ $end
$var wire 1 Q* \RAM4|ram~525_q\ $end
$var wire 1 R* \RAM4|ram~572_combout\ $end
$var wire 1 S* \RAM4|ram~573_combout\ $end
$var wire 1 T* \RAM4|ram~21_q\ $end
$var wire 1 U* \RAM4|ram~53_q\ $end
$var wire 1 V* \RAM4|ram~277_q\ $end
$var wire 1 W* \RAM4|ram~309_q\ $end
$var wire 1 X* \RAM4|ram~574_combout\ $end
$var wire 1 Y* \RAM4|ram~29_q\ $end
$var wire 1 Z* \RAM4|ram~61_q\ $end
$var wire 1 [* \RAM4|ram~285_q\ $end
$var wire 1 \* \RAM4|ram~317_q\ $end
$var wire 1 ]* \RAM4|ram~575_combout\ $end
$var wire 1 ^* \RAM4|ram~37_q\ $end
$var wire 1 _* \RAM4|ram~69_q\ $end
$var wire 1 `* \RAM4|ram~293_q\ $end
$var wire 1 a* \RAM4|ram~325_q\ $end
$var wire 1 b* \RAM4|ram~576_combout\ $end
$var wire 1 c* \RAM4|ram~45_q\ $end
$var wire 1 d* \RAM4|ram~77_q\ $end
$var wire 1 e* \RAM4|ram~301_q\ $end
$var wire 1 f* \RAM4|ram~333_q\ $end
$var wire 1 g* \RAM4|ram~577_combout\ $end
$var wire 1 h* \RAM4|ram~578_combout\ $end
$var wire 1 i* \RAM4|dado_out[4]~5_combout\ $end
$var wire 1 j* \key0|saida[4]~18_combout\ $end
$var wire 1 k* \CPU|MUX1|saida_MUX[4]~8_combout\ $end
$var wire 1 l* \CPU|ULA1|Add0~18\ $end
$var wire 1 m* \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 n* \key0|saida[5]~14_combout\ $end
$var wire 1 o* \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 p* \CPU|ULA1|saida[5]~13_combout\ $end
$var wire 1 q* \RAM4|ram~215_q\ $end
$var wire 1 r* \RAM4|ram~223_q\ $end
$var wire 1 s* \RAM4|ram~231_q\ $end
$var wire 1 t* \RAM4|ram~239_q\ $end
$var wire 1 u* \RAM4|ram~589_combout\ $end
$var wire 1 v* \RAM4|ram~247_q\ $end
$var wire 1 w* \RAM4|ram~255_q\ $end
$var wire 1 x* \RAM4|ram~263_q\ $end
$var wire 1 y* \RAM4|ram~271_q\ $end
$var wire 1 z* \RAM4|ram~590_combout\ $end
$var wire 1 {* \RAM4|ram~471_q\ $end
$var wire 1 |* \RAM4|ram~479_q\ $end
$var wire 1 }* \RAM4|ram~487_q\ $end
$var wire 1 ~* \RAM4|ram~495_q\ $end
$var wire 1 !+ \RAM4|ram~591_combout\ $end
$var wire 1 "+ \RAM4|ram~503_q\ $end
$var wire 1 #+ \RAM4|ram~511_q\ $end
$var wire 1 $+ \RAM4|ram~519_q\ $end
$var wire 1 %+ \RAM4|ram~527_q\ $end
$var wire 1 &+ \RAM4|ram~592_combout\ $end
$var wire 1 '+ \RAM4|ram~593_combout\ $end
$var wire 1 (+ \RAM4|ram~23_q\ $end
$var wire 1 )+ \RAM4|ram~55_q\ $end
$var wire 1 *+ \RAM4|ram~279_q\ $end
$var wire 1 ++ \RAM4|ram~311_q\ $end
$var wire 1 ,+ \RAM4|ram~594_combout\ $end
$var wire 1 -+ \RAM4|ram~31_q\ $end
$var wire 1 .+ \RAM4|ram~63_q\ $end
$var wire 1 /+ \RAM4|ram~287_q\ $end
$var wire 1 0+ \RAM4|ram~319_q\ $end
$var wire 1 1+ \RAM4|ram~595_combout\ $end
$var wire 1 2+ \RAM4|ram~39_q\ $end
$var wire 1 3+ \RAM4|ram~71_q\ $end
$var wire 1 4+ \RAM4|ram~295_q\ $end
$var wire 1 5+ \RAM4|ram~327_q\ $end
$var wire 1 6+ \RAM4|ram~596_combout\ $end
$var wire 1 7+ \RAM4|ram~47_q\ $end
$var wire 1 8+ \RAM4|ram~79_q\ $end
$var wire 1 9+ \RAM4|ram~303_q\ $end
$var wire 1 :+ \RAM4|ram~335_q\ $end
$var wire 1 ;+ \RAM4|ram~597_combout\ $end
$var wire 1 <+ \RAM4|ram~598_combout\ $end
$var wire 1 =+ \RAM4|dado_out[6]~7_combout\ $end
$var wire 1 >+ \RAM0|ram~215_q\ $end
$var wire 1 ?+ \RAM0|ram~223_q\ $end
$var wire 1 @+ \RAM0|ram~231_q\ $end
$var wire 1 A+ \RAM0|ram~239_q\ $end
$var wire 1 B+ \RAM0|ram~589_combout\ $end
$var wire 1 C+ \RAM0|ram~247_q\ $end
$var wire 1 D+ \RAM0|ram~255_q\ $end
$var wire 1 E+ \RAM0|ram~263_q\ $end
$var wire 1 F+ \RAM0|ram~271_q\ $end
$var wire 1 G+ \RAM0|ram~590_combout\ $end
$var wire 1 H+ \RAM0|ram~471_q\ $end
$var wire 1 I+ \RAM0|ram~479_q\ $end
$var wire 1 J+ \RAM0|ram~487_q\ $end
$var wire 1 K+ \RAM0|ram~495_q\ $end
$var wire 1 L+ \RAM0|ram~591_combout\ $end
$var wire 1 M+ \RAM0|ram~503_q\ $end
$var wire 1 N+ \RAM0|ram~511_q\ $end
$var wire 1 O+ \RAM0|ram~519_q\ $end
$var wire 1 P+ \RAM0|ram~527_q\ $end
$var wire 1 Q+ \RAM0|ram~592_combout\ $end
$var wire 1 R+ \RAM0|ram~593_combout\ $end
$var wire 1 S+ \RAM0|ram~23_q\ $end
$var wire 1 T+ \RAM0|ram~55_q\ $end
$var wire 1 U+ \RAM0|ram~279_q\ $end
$var wire 1 V+ \RAM0|ram~311_q\ $end
$var wire 1 W+ \RAM0|ram~594_combout\ $end
$var wire 1 X+ \RAM0|ram~31_q\ $end
$var wire 1 Y+ \RAM0|ram~63_q\ $end
$var wire 1 Z+ \RAM0|ram~287_q\ $end
$var wire 1 [+ \RAM0|ram~319_q\ $end
$var wire 1 \+ \RAM0|ram~595_combout\ $end
$var wire 1 ]+ \RAM0|ram~39_q\ $end
$var wire 1 ^+ \RAM0|ram~71_q\ $end
$var wire 1 _+ \RAM0|ram~295_q\ $end
$var wire 1 `+ \RAM0|ram~327_q\ $end
$var wire 1 a+ \RAM0|ram~596_combout\ $end
$var wire 1 b+ \RAM0|ram~47_q\ $end
$var wire 1 c+ \RAM0|ram~79_q\ $end
$var wire 1 d+ \RAM0|ram~303_q\ $end
$var wire 1 e+ \RAM0|ram~335_q\ $end
$var wire 1 f+ \RAM0|ram~597_combout\ $end
$var wire 1 g+ \RAM0|ram~598_combout\ $end
$var wire 1 h+ \RAM0|dado_out[6]~14_combout\ $end
$var wire 1 i+ \SW[6]~input_o\ $end
$var wire 1 j+ \key0|saida[6]~23_combout\ $end
$var wire 1 k+ \CPU|MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 l+ \CPU|MUX1|saida_MUX[6]~13_combout\ $end
$var wire 1 m+ \CPU|ULA1|Add0~22\ $end
$var wire 1 n+ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 o+ \key0|saida[6]~15_combout\ $end
$var wire 1 p+ \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 q+ \CPU|ULA1|saida[6]~14_combout\ $end
$var wire 1 r+ \CPU|ULA1|saida[0]~15_combout\ $end
$var wire 1 s+ \CPU|ULA1|saida[1]~16_combout\ $end
$var wire 1 t+ \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 u+ \RAM4|ram~216_q\ $end
$var wire 1 v+ \RAM4|ram~224_q\ $end
$var wire 1 w+ \RAM4|ram~232_q\ $end
$var wire 1 x+ \RAM4|ram~240_q\ $end
$var wire 1 y+ \RAM4|ram~599_combout\ $end
$var wire 1 z+ \RAM4|ram~248_q\ $end
$var wire 1 {+ \RAM4|ram~256_q\ $end
$var wire 1 |+ \RAM4|ram~264_q\ $end
$var wire 1 }+ \RAM4|ram~272_q\ $end
$var wire 1 ~+ \RAM4|ram~600_combout\ $end
$var wire 1 !, \RAM4|ram~472_q\ $end
$var wire 1 ", \RAM4|ram~480_q\ $end
$var wire 1 #, \RAM4|ram~488_q\ $end
$var wire 1 $, \RAM4|ram~496_q\ $end
$var wire 1 %, \RAM4|ram~601_combout\ $end
$var wire 1 &, \RAM4|ram~504_q\ $end
$var wire 1 ', \RAM4|ram~512_q\ $end
$var wire 1 (, \RAM4|ram~520_q\ $end
$var wire 1 ), \RAM4|ram~528_q\ $end
$var wire 1 *, \RAM4|ram~602_combout\ $end
$var wire 1 +, \RAM4|ram~603_combout\ $end
$var wire 1 ,, \RAM4|ram~24_q\ $end
$var wire 1 -, \RAM4|ram~56_q\ $end
$var wire 1 ., \RAM4|ram~280_q\ $end
$var wire 1 /, \RAM4|ram~312_q\ $end
$var wire 1 0, \RAM4|ram~604_combout\ $end
$var wire 1 1, \RAM4|ram~32_q\ $end
$var wire 1 2, \RAM4|ram~64_q\ $end
$var wire 1 3, \RAM4|ram~288_q\ $end
$var wire 1 4, \RAM4|ram~320_q\ $end
$var wire 1 5, \RAM4|ram~605_combout\ $end
$var wire 1 6, \RAM4|ram~40_q\ $end
$var wire 1 7, \RAM4|ram~72_q\ $end
$var wire 1 8, \RAM4|ram~296_q\ $end
$var wire 1 9, \RAM4|ram~328_q\ $end
$var wire 1 :, \RAM4|ram~606_combout\ $end
$var wire 1 ;, \RAM4|ram~48_q\ $end
$var wire 1 <, \RAM4|ram~80_q\ $end
$var wire 1 =, \RAM4|ram~304_q\ $end
$var wire 1 >, \RAM4|ram~336_q\ $end
$var wire 1 ?, \RAM4|ram~607_combout\ $end
$var wire 1 @, \RAM4|ram~608_combout\ $end
$var wire 1 A, \RAM4|dado_out[7]~8_combout\ $end
$var wire 1 B, \RAM0|ram~216_q\ $end
$var wire 1 C, \RAM0|ram~224_q\ $end
$var wire 1 D, \RAM0|ram~232_q\ $end
$var wire 1 E, \RAM0|ram~240_q\ $end
$var wire 1 F, \RAM0|ram~599_combout\ $end
$var wire 1 G, \RAM0|ram~248_q\ $end
$var wire 1 H, \RAM0|ram~256_q\ $end
$var wire 1 I, \RAM0|ram~264_q\ $end
$var wire 1 J, \RAM0|ram~272_q\ $end
$var wire 1 K, \RAM0|ram~600_combout\ $end
$var wire 1 L, \RAM0|ram~472_q\ $end
$var wire 1 M, \RAM0|ram~480_q\ $end
$var wire 1 N, \RAM0|ram~488_q\ $end
$var wire 1 O, \RAM0|ram~496_q\ $end
$var wire 1 P, \RAM0|ram~601_combout\ $end
$var wire 1 Q, \RAM0|ram~504_q\ $end
$var wire 1 R, \RAM0|ram~512_q\ $end
$var wire 1 S, \RAM0|ram~520_q\ $end
$var wire 1 T, \RAM0|ram~528_q\ $end
$var wire 1 U, \RAM0|ram~602_combout\ $end
$var wire 1 V, \RAM0|ram~603_combout\ $end
$var wire 1 W, \RAM0|ram~24_q\ $end
$var wire 1 X, \RAM0|ram~56_q\ $end
$var wire 1 Y, \RAM0|ram~280_q\ $end
$var wire 1 Z, \RAM0|ram~312_q\ $end
$var wire 1 [, \RAM0|ram~604_combout\ $end
$var wire 1 \, \RAM0|ram~32_q\ $end
$var wire 1 ], \RAM0|ram~64_q\ $end
$var wire 1 ^, \RAM0|ram~288_q\ $end
$var wire 1 _, \RAM0|ram~320_q\ $end
$var wire 1 `, \RAM0|ram~605_combout\ $end
$var wire 1 a, \RAM0|ram~40_q\ $end
$var wire 1 b, \RAM0|ram~72_q\ $end
$var wire 1 c, \RAM0|ram~296_q\ $end
$var wire 1 d, \RAM0|ram~328_q\ $end
$var wire 1 e, \RAM0|ram~606_combout\ $end
$var wire 1 f, \RAM0|ram~48_q\ $end
$var wire 1 g, \RAM0|ram~80_q\ $end
$var wire 1 h, \RAM0|ram~304_q\ $end
$var wire 1 i, \RAM0|ram~336_q\ $end
$var wire 1 j, \RAM0|ram~607_combout\ $end
$var wire 1 k, \RAM0|ram~608_combout\ $end
$var wire 1 l, \RAM0|dado_out[7]~15_combout\ $end
$var wire 1 m, \SW[7]~input_o\ $end
$var wire 1 n, \key0|saida[7]~19_combout\ $end
$var wire 1 o, \CPU|MUX1|saida_MUX[7]~9_combout\ $end
$var wire 1 p, \CPU|ULA1|Add0~26\ $end
$var wire 1 q, \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 r, \key0|saida[7]~16_combout\ $end
$var wire 1 s, \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 t, \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 u, \CPU|FLAG|DOUT~3_combout\ $end
$var wire 1 v, \CPU|FLAG|DOUT~4_combout\ $end
$var wire 1 w, \CPU|FLAG|DOUT~5_combout\ $end
$var wire 1 x, \CPU|FLAG|DOUT~q\ $end
$var wire 1 y, \CPU|LDESV|saida[0]~0_combout\ $end
$var wire 1 z, \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 {, \CPU|MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 |, \ROM1|memROM~21_combout\ $end
$var wire 1 }, \ROM1|memROM~14_combout\ $end
$var wire 1 ~, \KEY[0]~input_o\ $end
$var wire 1 !- \key0|saida[0]~7_combout\ $end
$var wire 1 "- \buff3_9|saida~0_combout\ $end
$var wire 1 #- \buff3_8|saida~0_combout\ $end
$var wire 1 $- \RAM0|dado_out[0]~4_combout\ $end
$var wire 1 %- \RAM0|dado_out[0]~5_combout\ $end
$var wire 1 &- \RAM0|dado_out[0]~6_combout\ $end
$var wire 1 '- \RAM0|dado_out[0]~8_combout\ $end
$var wire 1 (- \key0|saida[1]~10_combout\ $end
$var wire 1 )- \comb~1_combout\ $end
$var wire 1 *- \conv0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 +- \conv0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ,- \conv0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 -- \conv0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 .- \conv0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 /- \conv0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 0- \conv0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 1- \comb~3_combout\ $end
$var wire 1 2- \conv1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 3- \conv1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 4- \conv1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 5- \conv1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 6- \conv1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 7- \conv1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 8- \conv1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 9- \comb~5_combout\ $end
$var wire 1 :- \conv2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ;- \conv2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 <- \conv2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 =- \conv2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 >- \conv2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 ?- \conv2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 @- \conv2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 A- \comb~6_combout\ $end
$var wire 1 B- \conv3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 C- \conv3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 D- \conv3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 E- \conv3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 F- \conv3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 G- \conv3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 H- \conv3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 I- \comb~7_combout\ $end
$var wire 1 J- \conv4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 K- \conv4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 L- \conv4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 M- \conv4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 N- \conv4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 O- \conv4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 P- \conv4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Q- \comb~8_combout\ $end
$var wire 1 R- \conv5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 S- \conv5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 T- \conv5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 U- \conv5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 V- \conv5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 W- \conv5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 X- \conv5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Y- \CPU|RET|DOUT\ [8] $end
$var wire 1 Z- \CPU|RET|DOUT\ [7] $end
$var wire 1 [- \CPU|RET|DOUT\ [6] $end
$var wire 1 \- \CPU|RET|DOUT\ [5] $end
$var wire 1 ]- \CPU|RET|DOUT\ [4] $end
$var wire 1 ^- \CPU|RET|DOUT\ [3] $end
$var wire 1 _- \CPU|RET|DOUT\ [2] $end
$var wire 1 `- \CPU|RET|DOUT\ [1] $end
$var wire 1 a- \CPU|RET|DOUT\ [0] $end
$var wire 1 b- \reg4b5|DOUT\ [3] $end
$var wire 1 c- \reg4b5|DOUT\ [2] $end
$var wire 1 d- \reg4b5|DOUT\ [1] $end
$var wire 1 e- \reg4b5|DOUT\ [0] $end
$var wire 1 f- \reg4b4|DOUT\ [3] $end
$var wire 1 g- \reg4b4|DOUT\ [2] $end
$var wire 1 h- \reg4b4|DOUT\ [1] $end
$var wire 1 i- \reg4b4|DOUT\ [0] $end
$var wire 1 j- \reg4b2|DOUT\ [3] $end
$var wire 1 k- \reg4b2|DOUT\ [2] $end
$var wire 1 l- \reg4b2|DOUT\ [1] $end
$var wire 1 m- \reg4b2|DOUT\ [0] $end
$var wire 1 n- \reg4b1|DOUT\ [3] $end
$var wire 1 o- \reg4b1|DOUT\ [2] $end
$var wire 1 p- \reg4b1|DOUT\ [1] $end
$var wire 1 q- \reg4b1|DOUT\ [0] $end
$var wire 1 r- \CPU|REGA|DOUT\ [7] $end
$var wire 1 s- \CPU|REGA|DOUT\ [6] $end
$var wire 1 t- \CPU|REGA|DOUT\ [5] $end
$var wire 1 u- \CPU|REGA|DOUT\ [4] $end
$var wire 1 v- \CPU|REGA|DOUT\ [3] $end
$var wire 1 w- \CPU|REGA|DOUT\ [2] $end
$var wire 1 x- \CPU|REGA|DOUT\ [1] $end
$var wire 1 y- \CPU|REGA|DOUT\ [0] $end
$var wire 1 z- \CPU|PC|DOUT\ [8] $end
$var wire 1 {- \CPU|PC|DOUT\ [7] $end
$var wire 1 |- \CPU|PC|DOUT\ [6] $end
$var wire 1 }- \CPU|PC|DOUT\ [5] $end
$var wire 1 ~- \CPU|PC|DOUT\ [4] $end
$var wire 1 !. \CPU|PC|DOUT\ [3] $end
$var wire 1 ". \CPU|PC|DOUT\ [2] $end
$var wire 1 #. \CPU|PC|DOUT\ [1] $end
$var wire 1 $. \CPU|PC|DOUT\ [0] $end
$var wire 1 %. \reg4b3|DOUT\ [3] $end
$var wire 1 &. \reg4b3|DOUT\ [2] $end
$var wire 1 '. \reg4b3|DOUT\ [1] $end
$var wire 1 (. \reg4b3|DOUT\ [0] $end
$var wire 1 ). \reg4b0|DOUT\ [3] $end
$var wire 1 *. \reg4b0|DOUT\ [2] $end
$var wire 1 +. \reg4b0|DOUT\ [1] $end
$var wire 1 ,. \reg4b0|DOUT\ [0] $end
$var wire 1 -. \ALT_INV_SW[7]~input_o\ $end
$var wire 1 .. \ALT_INV_SW[6]~input_o\ $end
$var wire 1 /. \ALT_INV_SW[5]~input_o\ $end
$var wire 1 0. \ALT_INV_SW[4]~input_o\ $end
$var wire 1 1. \ALT_INV_SW[3]~input_o\ $end
$var wire 1 2. \ALT_INV_SW[2]~input_o\ $end
$var wire 1 3. \ALT_INV_SW[1]~input_o\ $end
$var wire 1 4. \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 5. \ALT_INV_SW[8]~input_o\ $end
$var wire 1 6. \ALT_INV_SW[0]~input_o\ $end
$var wire 1 7. \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 8. \ALT_INV_SW[9]~input_o\ $end
$var wire 1 9. \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 :. \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 ;. \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 <. \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 =. \CPU|MUX1|ALT_INV_saida_MUX[6]~13_combout\ $end
$var wire 1 >. \key0|ALT_INV_saida[6]~23_combout\ $end
$var wire 1 ?. \CPU|MUX1|ALT_INV_saida_MUX[5]~12_combout\ $end
$var wire 1 @. \key0|ALT_INV_saida[5]~22_combout\ $end
$var wire 1 A. \CPU|MUX1|ALT_INV_saida_MUX[3]~11_combout\ $end
$var wire 1 B. \key0|ALT_INV_saida[3]~21_combout\ $end
$var wire 1 C. \CPU|MUX1|ALT_INV_saida_MUX[2]~10_combout\ $end
$var wire 1 D. \key0|ALT_INV_saida[2]~20_combout\ $end
$var wire 1 E. \RAM0|ALT_INV_process_0~0_combout\ $end
$var wire 1 F. \RAM0|ALT_INV_ram~640_combout\ $end
$var wire 1 G. \RAM0|ALT_INV_ram~639_combout\ $end
$var wire 1 H. \RAM0|ALT_INV_ram~638_combout\ $end
$var wire 1 I. \RAM0|ALT_INV_ram~637_combout\ $end
$var wire 1 J. \RAM0|ALT_INV_ram~636_combout\ $end
$var wire 1 K. \RAM0|ALT_INV_ram~635_combout\ $end
$var wire 1 L. \RAM0|ALT_INV_ram~634_combout\ $end
$var wire 1 M. \RAM0|ALT_INV_ram~633_combout\ $end
$var wire 1 N. \RAM0|ALT_INV_ram~632_combout\ $end
$var wire 1 O. \RAM0|ALT_INV_ram~631_combout\ $end
$var wire 1 P. \RAM0|ALT_INV_ram~630_combout\ $end
$var wire 1 Q. \RAM0|ALT_INV_ram~629_combout\ $end
$var wire 1 R. \RAM0|ALT_INV_ram~628_combout\ $end
$var wire 1 S. \RAM0|ALT_INV_ram~627_combout\ $end
$var wire 1 T. \RAM0|ALT_INV_ram~626_combout\ $end
$var wire 1 U. \RAM0|ALT_INV_ram~625_combout\ $end
$var wire 1 V. \RAM0|ALT_INV_ram~624_combout\ $end
$var wire 1 W. \RAM0|ALT_INV_ram~623_combout\ $end
$var wire 1 X. \RAM0|ALT_INV_ram~622_combout\ $end
$var wire 1 Y. \RAM0|ALT_INV_ram~621_combout\ $end
$var wire 1 Z. \RAM0|ALT_INV_ram~620_combout\ $end
$var wire 1 [. \RAM0|ALT_INV_ram~619_combout\ $end
$var wire 1 \. \RAM0|ALT_INV_ram~618_combout\ $end
$var wire 1 ]. \RAM0|ALT_INV_ram~617_combout\ $end
$var wire 1 ^. \RAM0|ALT_INV_ram~616_combout\ $end
$var wire 1 _. \RAM0|ALT_INV_ram~615_combout\ $end
$var wire 1 `. \RAM0|ALT_INV_ram~614_combout\ $end
$var wire 1 a. \RAM0|ALT_INV_ram~613_combout\ $end
$var wire 1 b. \RAM0|ALT_INV_ram~612_combout\ $end
$var wire 1 c. \RAM0|ALT_INV_ram~611_combout\ $end
$var wire 1 d. \RAM0|ALT_INV_ram~610_combout\ $end
$var wire 1 e. \RAM0|ALT_INV_ram~609_combout\ $end
$var wire 1 f. \RAM4|ALT_INV_process_0~0_combout\ $end
$var wire 1 g. \CPU|FLAG|ALT_INV_DOUT~4_combout\ $end
$var wire 1 h. \CPU|FLAG|ALT_INV_DOUT~3_combout\ $end
$var wire 1 i. \CPU|FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 j. \CPU|MUX1|ALT_INV_saida_MUX[7]~9_combout\ $end
$var wire 1 k. \key0|ALT_INV_saida[7]~19_combout\ $end
$var wire 1 l. \CPU|MUX1|ALT_INV_saida_MUX[4]~8_combout\ $end
$var wire 1 m. \key0|ALT_INV_saida[4]~18_combout\ $end
$var wire 1 n. \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 o. \CPU|ULA1|ALT_INV_saida[1]~16_combout\ $end
$var wire 1 p. \CPU|MUX1|ALT_INV_saida_MUX[1]~7_combout\ $end
$var wire 1 q. \key0|ALT_INV_saida[1]~17_combout\ $end
$var wire 1 r. \CPU|ULA1|ALT_INV_saida[0]~15_combout\ $end
$var wire 1 s. \CPU|MUX1|ALT_INV_saida_MUX[0]~6_combout\ $end
$var wire 1 t. \RAM0|ALT_INV_dado_out[0]~18_combout\ $end
$var wire 1 u. \RAM0|ALT_INV_dado_out[0]~17_combout\ $end
$var wire 1 v. \buff3_K1|ALT_INV_saida~0_combout\ $end
$var wire 1 w. \buff3_8|ALT_INV_saida~1_combout\ $end
$var wire 1 x. \RAM0|ALT_INV_dado_out[0]~16_combout\ $end
$var wire 1 y. \buff3_7_0|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 z. \CPU|ULA1|ALT_INV_saida[6]~14_combout\ $end
$var wire 1 {. \CPU|ULA1|ALT_INV_saida[5]~13_combout\ $end
$var wire 1 |. \CPU|ULA1|ALT_INV_saida[3]~12_combout\ $end
$var wire 1 }. \CPU|ULA1|ALT_INV_saida[2]~11_combout\ $end
$var wire 1 ~. \CPU|FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 !/ \CPU|decoderInstru|ALT_INV_saida[2]~6_combout\ $end
$var wire 1 "/ \CPU|ULA1|ALT_INV_saida[2]~10_combout\ $end
$var wire 1 #/ \CPU|ULA1|ALT_INV_saida[1]~9_combout\ $end
$var wire 1 $/ \CPU|ULA1|ALT_INV_saida[0]~8_combout\ $end
$var wire 1 %/ \CPU|MUX1|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 &/ \CPU|MUX1|ALT_INV_saida_MUX[5]~4_combout\ $end
$var wire 1 '/ \CPU|MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 (/ \CPU|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 )/ \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 */ \CPU|decoderInstru|ALT_INV_saida[4]~4_combout\ $end
$var wire 1 +/ \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ,/ \CPU|decoderInstru|ALT_INV_saida~3_combout\ $end
$var wire 1 -/ \CPU|decoderInstru|ALT_INV_saida~2_combout\ $end
$var wire 1 ./ \key0|ALT_INV_saida[7]~16_combout\ $end
$var wire 1 // \RAM0|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 0/ \RAM0|ALT_INV_ram~608_combout\ $end
$var wire 1 1/ \RAM0|ALT_INV_ram~607_combout\ $end
$var wire 1 2/ \RAM0|ALT_INV_ram~336_q\ $end
$var wire 1 3/ \RAM0|ALT_INV_ram~304_q\ $end
$var wire 1 4/ \RAM0|ALT_INV_ram~80_q\ $end
$var wire 1 5/ \RAM0|ALT_INV_ram~48_q\ $end
$var wire 1 6/ \RAM0|ALT_INV_ram~606_combout\ $end
$var wire 1 7/ \RAM0|ALT_INV_ram~328_q\ $end
$var wire 1 8/ \RAM0|ALT_INV_ram~296_q\ $end
$var wire 1 9/ \RAM0|ALT_INV_ram~72_q\ $end
$var wire 1 :/ \RAM0|ALT_INV_ram~40_q\ $end
$var wire 1 ;/ \RAM0|ALT_INV_ram~605_combout\ $end
$var wire 1 </ \RAM0|ALT_INV_ram~320_q\ $end
$var wire 1 =/ \RAM0|ALT_INV_ram~288_q\ $end
$var wire 1 >/ \RAM0|ALT_INV_ram~64_q\ $end
$var wire 1 ?/ \RAM0|ALT_INV_ram~32_q\ $end
$var wire 1 @/ \RAM0|ALT_INV_ram~604_combout\ $end
$var wire 1 A/ \RAM0|ALT_INV_ram~312_q\ $end
$var wire 1 B/ \RAM0|ALT_INV_ram~280_q\ $end
$var wire 1 C/ \RAM0|ALT_INV_ram~56_q\ $end
$var wire 1 D/ \RAM0|ALT_INV_ram~24_q\ $end
$var wire 1 E/ \RAM0|ALT_INV_ram~603_combout\ $end
$var wire 1 F/ \RAM0|ALT_INV_ram~602_combout\ $end
$var wire 1 G/ \RAM0|ALT_INV_ram~528_q\ $end
$var wire 1 H/ \RAM0|ALT_INV_ram~520_q\ $end
$var wire 1 I/ \RAM0|ALT_INV_ram~512_q\ $end
$var wire 1 J/ \RAM0|ALT_INV_ram~504_q\ $end
$var wire 1 K/ \RAM0|ALT_INV_ram~601_combout\ $end
$var wire 1 L/ \RAM0|ALT_INV_ram~496_q\ $end
$var wire 1 M/ \RAM0|ALT_INV_ram~488_q\ $end
$var wire 1 N/ \RAM0|ALT_INV_ram~480_q\ $end
$var wire 1 O/ \RAM0|ALT_INV_ram~472_q\ $end
$var wire 1 P/ \RAM0|ALT_INV_ram~600_combout\ $end
$var wire 1 Q/ \RAM0|ALT_INV_ram~272_q\ $end
$var wire 1 R/ \RAM0|ALT_INV_ram~264_q\ $end
$var wire 1 S/ \RAM0|ALT_INV_ram~256_q\ $end
$var wire 1 T/ \RAM0|ALT_INV_ram~248_q\ $end
$var wire 1 U/ \RAM0|ALT_INV_ram~599_combout\ $end
$var wire 1 V/ \RAM0|ALT_INV_ram~240_q\ $end
$var wire 1 W/ \RAM0|ALT_INV_ram~232_q\ $end
$var wire 1 X/ \RAM0|ALT_INV_ram~224_q\ $end
$var wire 1 Y/ \RAM0|ALT_INV_ram~216_q\ $end
$var wire 1 Z/ \RAM4|ALT_INV_dado_out[7]~8_combout\ $end
$var wire 1 [/ \RAM4|ALT_INV_ram~608_combout\ $end
$var wire 1 \/ \RAM4|ALT_INV_ram~607_combout\ $end
$var wire 1 ]/ \RAM4|ALT_INV_ram~336_q\ $end
$var wire 1 ^/ \RAM4|ALT_INV_ram~304_q\ $end
$var wire 1 _/ \RAM4|ALT_INV_ram~80_q\ $end
$var wire 1 `/ \RAM4|ALT_INV_ram~48_q\ $end
$var wire 1 a/ \RAM4|ALT_INV_ram~606_combout\ $end
$var wire 1 b/ \RAM4|ALT_INV_ram~328_q\ $end
$var wire 1 c/ \RAM4|ALT_INV_ram~296_q\ $end
$var wire 1 d/ \RAM4|ALT_INV_ram~72_q\ $end
$var wire 1 e/ \RAM4|ALT_INV_ram~40_q\ $end
$var wire 1 f/ \RAM4|ALT_INV_ram~605_combout\ $end
$var wire 1 g/ \RAM4|ALT_INV_ram~320_q\ $end
$var wire 1 h/ \RAM4|ALT_INV_ram~288_q\ $end
$var wire 1 i/ \RAM4|ALT_INV_ram~64_q\ $end
$var wire 1 j/ \RAM4|ALT_INV_ram~32_q\ $end
$var wire 1 k/ \RAM4|ALT_INV_ram~604_combout\ $end
$var wire 1 l/ \RAM4|ALT_INV_ram~312_q\ $end
$var wire 1 m/ \RAM4|ALT_INV_ram~280_q\ $end
$var wire 1 n/ \RAM4|ALT_INV_ram~56_q\ $end
$var wire 1 o/ \RAM4|ALT_INV_ram~24_q\ $end
$var wire 1 p/ \RAM4|ALT_INV_ram~603_combout\ $end
$var wire 1 q/ \RAM4|ALT_INV_ram~602_combout\ $end
$var wire 1 r/ \RAM4|ALT_INV_ram~528_q\ $end
$var wire 1 s/ \RAM4|ALT_INV_ram~520_q\ $end
$var wire 1 t/ \RAM4|ALT_INV_ram~512_q\ $end
$var wire 1 u/ \RAM4|ALT_INV_ram~504_q\ $end
$var wire 1 v/ \RAM4|ALT_INV_ram~601_combout\ $end
$var wire 1 w/ \RAM4|ALT_INV_ram~496_q\ $end
$var wire 1 x/ \RAM4|ALT_INV_ram~488_q\ $end
$var wire 1 y/ \RAM4|ALT_INV_ram~480_q\ $end
$var wire 1 z/ \RAM4|ALT_INV_ram~472_q\ $end
$var wire 1 {/ \RAM4|ALT_INV_ram~600_combout\ $end
$var wire 1 |/ \RAM4|ALT_INV_ram~272_q\ $end
$var wire 1 }/ \RAM4|ALT_INV_ram~264_q\ $end
$var wire 1 ~/ \RAM4|ALT_INV_ram~256_q\ $end
$var wire 1 !0 \RAM4|ALT_INV_ram~248_q\ $end
$var wire 1 "0 \RAM4|ALT_INV_ram~599_combout\ $end
$var wire 1 #0 \RAM4|ALT_INV_ram~240_q\ $end
$var wire 1 $0 \RAM4|ALT_INV_ram~232_q\ $end
$var wire 1 %0 \RAM4|ALT_INV_ram~224_q\ $end
$var wire 1 &0 \RAM4|ALT_INV_ram~216_q\ $end
$var wire 1 '0 \key0|ALT_INV_saida[6]~15_combout\ $end
$var wire 1 (0 \RAM0|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 )0 \RAM0|ALT_INV_ram~598_combout\ $end
$var wire 1 *0 \RAM0|ALT_INV_ram~597_combout\ $end
$var wire 1 +0 \RAM0|ALT_INV_ram~335_q\ $end
$var wire 1 ,0 \RAM0|ALT_INV_ram~303_q\ $end
$var wire 1 -0 \RAM0|ALT_INV_ram~79_q\ $end
$var wire 1 .0 \RAM0|ALT_INV_ram~47_q\ $end
$var wire 1 /0 \RAM0|ALT_INV_ram~596_combout\ $end
$var wire 1 00 \RAM0|ALT_INV_ram~327_q\ $end
$var wire 1 10 \RAM0|ALT_INV_ram~295_q\ $end
$var wire 1 20 \RAM0|ALT_INV_ram~71_q\ $end
$var wire 1 30 \RAM0|ALT_INV_ram~39_q\ $end
$var wire 1 40 \RAM0|ALT_INV_ram~595_combout\ $end
$var wire 1 50 \RAM0|ALT_INV_ram~319_q\ $end
$var wire 1 60 \RAM0|ALT_INV_ram~287_q\ $end
$var wire 1 70 \RAM0|ALT_INV_ram~63_q\ $end
$var wire 1 80 \RAM0|ALT_INV_ram~31_q\ $end
$var wire 1 90 \RAM0|ALT_INV_ram~594_combout\ $end
$var wire 1 :0 \RAM0|ALT_INV_ram~311_q\ $end
$var wire 1 ;0 \RAM0|ALT_INV_ram~279_q\ $end
$var wire 1 <0 \RAM0|ALT_INV_ram~55_q\ $end
$var wire 1 =0 \RAM0|ALT_INV_ram~23_q\ $end
$var wire 1 >0 \RAM0|ALT_INV_ram~593_combout\ $end
$var wire 1 ?0 \RAM0|ALT_INV_ram~592_combout\ $end
$var wire 1 @0 \RAM0|ALT_INV_ram~527_q\ $end
$var wire 1 A0 \RAM0|ALT_INV_ram~519_q\ $end
$var wire 1 B0 \RAM0|ALT_INV_ram~511_q\ $end
$var wire 1 C0 \RAM0|ALT_INV_ram~503_q\ $end
$var wire 1 D0 \RAM0|ALT_INV_ram~591_combout\ $end
$var wire 1 E0 \RAM0|ALT_INV_ram~495_q\ $end
$var wire 1 F0 \RAM0|ALT_INV_ram~487_q\ $end
$var wire 1 G0 \RAM0|ALT_INV_ram~479_q\ $end
$var wire 1 H0 \RAM0|ALT_INV_ram~471_q\ $end
$var wire 1 I0 \RAM0|ALT_INV_ram~590_combout\ $end
$var wire 1 J0 \RAM0|ALT_INV_ram~271_q\ $end
$var wire 1 K0 \RAM0|ALT_INV_ram~263_q\ $end
$var wire 1 L0 \RAM0|ALT_INV_ram~255_q\ $end
$var wire 1 M0 \RAM0|ALT_INV_ram~247_q\ $end
$var wire 1 N0 \RAM0|ALT_INV_ram~589_combout\ $end
$var wire 1 O0 \RAM0|ALT_INV_ram~239_q\ $end
$var wire 1 P0 \RAM0|ALT_INV_ram~231_q\ $end
$var wire 1 Q0 \RAM0|ALT_INV_ram~223_q\ $end
$var wire 1 R0 \RAM0|ALT_INV_ram~215_q\ $end
$var wire 1 S0 \RAM4|ALT_INV_dado_out[6]~7_combout\ $end
$var wire 1 T0 \RAM4|ALT_INV_ram~598_combout\ $end
$var wire 1 U0 \RAM4|ALT_INV_ram~597_combout\ $end
$var wire 1 V0 \RAM4|ALT_INV_ram~335_q\ $end
$var wire 1 W0 \RAM4|ALT_INV_ram~303_q\ $end
$var wire 1 X0 \RAM4|ALT_INV_ram~79_q\ $end
$var wire 1 Y0 \RAM4|ALT_INV_ram~47_q\ $end
$var wire 1 Z0 \RAM4|ALT_INV_ram~596_combout\ $end
$var wire 1 [0 \RAM4|ALT_INV_ram~327_q\ $end
$var wire 1 \0 \RAM4|ALT_INV_ram~295_q\ $end
$var wire 1 ]0 \RAM4|ALT_INV_ram~71_q\ $end
$var wire 1 ^0 \RAM4|ALT_INV_ram~39_q\ $end
$var wire 1 _0 \RAM4|ALT_INV_ram~595_combout\ $end
$var wire 1 `0 \RAM4|ALT_INV_ram~319_q\ $end
$var wire 1 a0 \RAM4|ALT_INV_ram~287_q\ $end
$var wire 1 b0 \RAM4|ALT_INV_ram~63_q\ $end
$var wire 1 c0 \RAM4|ALT_INV_ram~31_q\ $end
$var wire 1 d0 \RAM4|ALT_INV_ram~594_combout\ $end
$var wire 1 e0 \RAM4|ALT_INV_ram~311_q\ $end
$var wire 1 f0 \RAM4|ALT_INV_ram~279_q\ $end
$var wire 1 g0 \RAM4|ALT_INV_ram~55_q\ $end
$var wire 1 h0 \RAM4|ALT_INV_ram~23_q\ $end
$var wire 1 i0 \RAM4|ALT_INV_ram~593_combout\ $end
$var wire 1 j0 \RAM4|ALT_INV_ram~592_combout\ $end
$var wire 1 k0 \RAM4|ALT_INV_ram~527_q\ $end
$var wire 1 l0 \RAM4|ALT_INV_ram~519_q\ $end
$var wire 1 m0 \RAM4|ALT_INV_ram~511_q\ $end
$var wire 1 n0 \RAM4|ALT_INV_ram~503_q\ $end
$var wire 1 o0 \RAM4|ALT_INV_ram~591_combout\ $end
$var wire 1 p0 \RAM4|ALT_INV_ram~495_q\ $end
$var wire 1 q0 \RAM4|ALT_INV_ram~487_q\ $end
$var wire 1 r0 \RAM4|ALT_INV_ram~479_q\ $end
$var wire 1 s0 \RAM4|ALT_INV_ram~471_q\ $end
$var wire 1 t0 \RAM4|ALT_INV_ram~590_combout\ $end
$var wire 1 u0 \RAM4|ALT_INV_ram~271_q\ $end
$var wire 1 v0 \RAM4|ALT_INV_ram~263_q\ $end
$var wire 1 w0 \RAM4|ALT_INV_ram~255_q\ $end
$var wire 1 x0 \RAM4|ALT_INV_ram~247_q\ $end
$var wire 1 y0 \RAM4|ALT_INV_ram~589_combout\ $end
$var wire 1 z0 \RAM4|ALT_INV_ram~239_q\ $end
$var wire 1 {0 \RAM4|ALT_INV_ram~231_q\ $end
$var wire 1 |0 \RAM4|ALT_INV_ram~223_q\ $end
$var wire 1 }0 \RAM4|ALT_INV_ram~215_q\ $end
$var wire 1 ~0 \key0|ALT_INV_saida[5]~14_combout\ $end
$var wire 1 !1 \RAM0|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 "1 \RAM0|ALT_INV_ram~588_combout\ $end
$var wire 1 #1 \RAM0|ALT_INV_ram~587_combout\ $end
$var wire 1 $1 \RAM0|ALT_INV_ram~334_q\ $end
$var wire 1 %1 \RAM0|ALT_INV_ram~302_q\ $end
$var wire 1 &1 \RAM0|ALT_INV_ram~78_q\ $end
$var wire 1 '1 \RAM0|ALT_INV_ram~46_q\ $end
$var wire 1 (1 \RAM0|ALT_INV_ram~586_combout\ $end
$var wire 1 )1 \RAM0|ALT_INV_ram~326_q\ $end
$var wire 1 *1 \RAM0|ALT_INV_ram~294_q\ $end
$var wire 1 +1 \RAM0|ALT_INV_ram~70_q\ $end
$var wire 1 ,1 \RAM0|ALT_INV_ram~38_q\ $end
$var wire 1 -1 \RAM0|ALT_INV_ram~585_combout\ $end
$var wire 1 .1 \RAM0|ALT_INV_ram~318_q\ $end
$var wire 1 /1 \RAM0|ALT_INV_ram~286_q\ $end
$var wire 1 01 \RAM0|ALT_INV_ram~62_q\ $end
$var wire 1 11 \RAM0|ALT_INV_ram~30_q\ $end
$var wire 1 21 \RAM0|ALT_INV_ram~584_combout\ $end
$var wire 1 31 \RAM0|ALT_INV_ram~310_q\ $end
$var wire 1 41 \RAM0|ALT_INV_ram~278_q\ $end
$var wire 1 51 \RAM0|ALT_INV_ram~54_q\ $end
$var wire 1 61 \RAM0|ALT_INV_ram~22_q\ $end
$var wire 1 71 \RAM0|ALT_INV_ram~583_combout\ $end
$var wire 1 81 \RAM0|ALT_INV_ram~582_combout\ $end
$var wire 1 91 \RAM0|ALT_INV_ram~526_q\ $end
$var wire 1 :1 \RAM0|ALT_INV_ram~518_q\ $end
$var wire 1 ;1 \RAM0|ALT_INV_ram~510_q\ $end
$var wire 1 <1 \RAM0|ALT_INV_ram~502_q\ $end
$var wire 1 =1 \RAM0|ALT_INV_ram~581_combout\ $end
$var wire 1 >1 \RAM0|ALT_INV_ram~494_q\ $end
$var wire 1 ?1 \RAM0|ALT_INV_ram~486_q\ $end
$var wire 1 @1 \RAM0|ALT_INV_ram~478_q\ $end
$var wire 1 A1 \RAM0|ALT_INV_ram~470_q\ $end
$var wire 1 B1 \RAM0|ALT_INV_ram~580_combout\ $end
$var wire 1 C1 \RAM0|ALT_INV_ram~270_q\ $end
$var wire 1 D1 \RAM0|ALT_INV_ram~262_q\ $end
$var wire 1 E1 \RAM0|ALT_INV_ram~254_q\ $end
$var wire 1 F1 \RAM0|ALT_INV_ram~246_q\ $end
$var wire 1 G1 \RAM0|ALT_INV_ram~579_combout\ $end
$var wire 1 H1 \RAM0|ALT_INV_ram~238_q\ $end
$var wire 1 I1 \RAM0|ALT_INV_ram~230_q\ $end
$var wire 1 J1 \RAM0|ALT_INV_ram~222_q\ $end
$var wire 1 K1 \RAM0|ALT_INV_ram~214_q\ $end
$var wire 1 L1 \RAM4|ALT_INV_dado_out[5]~6_combout\ $end
$var wire 1 M1 \RAM4|ALT_INV_ram~588_combout\ $end
$var wire 1 N1 \RAM4|ALT_INV_ram~587_combout\ $end
$var wire 1 O1 \RAM4|ALT_INV_ram~334_q\ $end
$var wire 1 P1 \RAM4|ALT_INV_ram~302_q\ $end
$var wire 1 Q1 \RAM4|ALT_INV_ram~78_q\ $end
$var wire 1 R1 \RAM4|ALT_INV_ram~46_q\ $end
$var wire 1 S1 \RAM4|ALT_INV_ram~586_combout\ $end
$var wire 1 T1 \RAM4|ALT_INV_ram~326_q\ $end
$var wire 1 U1 \RAM4|ALT_INV_ram~294_q\ $end
$var wire 1 V1 \RAM4|ALT_INV_ram~70_q\ $end
$var wire 1 W1 \RAM4|ALT_INV_ram~38_q\ $end
$var wire 1 X1 \RAM4|ALT_INV_ram~585_combout\ $end
$var wire 1 Y1 \RAM4|ALT_INV_ram~318_q\ $end
$var wire 1 Z1 \RAM4|ALT_INV_ram~286_q\ $end
$var wire 1 [1 \RAM4|ALT_INV_ram~62_q\ $end
$var wire 1 \1 \RAM4|ALT_INV_ram~30_q\ $end
$var wire 1 ]1 \RAM4|ALT_INV_ram~584_combout\ $end
$var wire 1 ^1 \RAM4|ALT_INV_ram~310_q\ $end
$var wire 1 _1 \RAM4|ALT_INV_ram~278_q\ $end
$var wire 1 `1 \RAM4|ALT_INV_ram~54_q\ $end
$var wire 1 a1 \RAM4|ALT_INV_ram~22_q\ $end
$var wire 1 b1 \RAM4|ALT_INV_ram~583_combout\ $end
$var wire 1 c1 \RAM4|ALT_INV_ram~582_combout\ $end
$var wire 1 d1 \RAM4|ALT_INV_ram~526_q\ $end
$var wire 1 e1 \RAM4|ALT_INV_ram~518_q\ $end
$var wire 1 f1 \RAM4|ALT_INV_ram~510_q\ $end
$var wire 1 g1 \RAM4|ALT_INV_ram~502_q\ $end
$var wire 1 h1 \RAM4|ALT_INV_ram~581_combout\ $end
$var wire 1 i1 \RAM4|ALT_INV_ram~494_q\ $end
$var wire 1 j1 \RAM4|ALT_INV_ram~486_q\ $end
$var wire 1 k1 \RAM4|ALT_INV_ram~478_q\ $end
$var wire 1 l1 \RAM4|ALT_INV_ram~470_q\ $end
$var wire 1 m1 \RAM4|ALT_INV_ram~580_combout\ $end
$var wire 1 n1 \RAM4|ALT_INV_ram~270_q\ $end
$var wire 1 o1 \RAM4|ALT_INV_ram~262_q\ $end
$var wire 1 p1 \RAM4|ALT_INV_ram~254_q\ $end
$var wire 1 q1 \RAM4|ALT_INV_ram~246_q\ $end
$var wire 1 r1 \RAM4|ALT_INV_ram~579_combout\ $end
$var wire 1 s1 \RAM4|ALT_INV_ram~238_q\ $end
$var wire 1 t1 \RAM4|ALT_INV_ram~230_q\ $end
$var wire 1 u1 \RAM4|ALT_INV_ram~222_q\ $end
$var wire 1 v1 \RAM4|ALT_INV_ram~214_q\ $end
$var wire 1 w1 \key0|ALT_INV_saida[4]~13_combout\ $end
$var wire 1 x1 \RAM0|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 y1 \RAM0|ALT_INV_ram~578_combout\ $end
$var wire 1 z1 \RAM0|ALT_INV_ram~577_combout\ $end
$var wire 1 {1 \RAM0|ALT_INV_ram~333_q\ $end
$var wire 1 |1 \RAM0|ALT_INV_ram~301_q\ $end
$var wire 1 }1 \RAM0|ALT_INV_ram~77_q\ $end
$var wire 1 ~1 \RAM0|ALT_INV_ram~45_q\ $end
$var wire 1 !2 \RAM0|ALT_INV_ram~576_combout\ $end
$var wire 1 "2 \RAM0|ALT_INV_ram~325_q\ $end
$var wire 1 #2 \RAM0|ALT_INV_ram~293_q\ $end
$var wire 1 $2 \RAM0|ALT_INV_ram~69_q\ $end
$var wire 1 %2 \RAM0|ALT_INV_ram~37_q\ $end
$var wire 1 &2 \RAM0|ALT_INV_ram~575_combout\ $end
$var wire 1 '2 \RAM0|ALT_INV_ram~317_q\ $end
$var wire 1 (2 \RAM0|ALT_INV_ram~285_q\ $end
$var wire 1 )2 \RAM0|ALT_INV_ram~61_q\ $end
$var wire 1 *2 \RAM0|ALT_INV_ram~29_q\ $end
$var wire 1 +2 \RAM0|ALT_INV_ram~574_combout\ $end
$var wire 1 ,2 \RAM0|ALT_INV_ram~309_q\ $end
$var wire 1 -2 \RAM0|ALT_INV_ram~277_q\ $end
$var wire 1 .2 \RAM0|ALT_INV_ram~53_q\ $end
$var wire 1 /2 \RAM0|ALT_INV_ram~21_q\ $end
$var wire 1 02 \RAM0|ALT_INV_ram~573_combout\ $end
$var wire 1 12 \RAM0|ALT_INV_ram~572_combout\ $end
$var wire 1 22 \RAM0|ALT_INV_ram~525_q\ $end
$var wire 1 32 \RAM0|ALT_INV_ram~517_q\ $end
$var wire 1 42 \RAM0|ALT_INV_ram~509_q\ $end
$var wire 1 52 \RAM0|ALT_INV_ram~501_q\ $end
$var wire 1 62 \RAM0|ALT_INV_ram~571_combout\ $end
$var wire 1 72 \RAM0|ALT_INV_ram~493_q\ $end
$var wire 1 82 \RAM0|ALT_INV_ram~485_q\ $end
$var wire 1 92 \RAM0|ALT_INV_ram~477_q\ $end
$var wire 1 :2 \RAM0|ALT_INV_ram~469_q\ $end
$var wire 1 ;2 \RAM0|ALT_INV_ram~570_combout\ $end
$var wire 1 <2 \RAM0|ALT_INV_ram~269_q\ $end
$var wire 1 =2 \RAM0|ALT_INV_ram~261_q\ $end
$var wire 1 >2 \RAM0|ALT_INV_ram~253_q\ $end
$var wire 1 ?2 \RAM0|ALT_INV_ram~245_q\ $end
$var wire 1 @2 \RAM0|ALT_INV_ram~569_combout\ $end
$var wire 1 A2 \RAM0|ALT_INV_ram~237_q\ $end
$var wire 1 B2 \RAM0|ALT_INV_ram~229_q\ $end
$var wire 1 C2 \RAM0|ALT_INV_ram~221_q\ $end
$var wire 1 D2 \RAM0|ALT_INV_ram~213_q\ $end
$var wire 1 E2 \RAM4|ALT_INV_dado_out[4]~5_combout\ $end
$var wire 1 F2 \RAM4|ALT_INV_ram~578_combout\ $end
$var wire 1 G2 \RAM4|ALT_INV_ram~577_combout\ $end
$var wire 1 H2 \RAM4|ALT_INV_ram~333_q\ $end
$var wire 1 I2 \RAM4|ALT_INV_ram~301_q\ $end
$var wire 1 J2 \RAM4|ALT_INV_ram~77_q\ $end
$var wire 1 K2 \RAM4|ALT_INV_ram~45_q\ $end
$var wire 1 L2 \RAM4|ALT_INV_ram~576_combout\ $end
$var wire 1 M2 \RAM4|ALT_INV_ram~325_q\ $end
$var wire 1 N2 \RAM4|ALT_INV_ram~293_q\ $end
$var wire 1 O2 \RAM4|ALT_INV_ram~69_q\ $end
$var wire 1 P2 \RAM4|ALT_INV_ram~37_q\ $end
$var wire 1 Q2 \RAM4|ALT_INV_ram~575_combout\ $end
$var wire 1 R2 \RAM4|ALT_INV_ram~317_q\ $end
$var wire 1 S2 \RAM4|ALT_INV_ram~285_q\ $end
$var wire 1 T2 \RAM4|ALT_INV_ram~61_q\ $end
$var wire 1 U2 \RAM4|ALT_INV_ram~29_q\ $end
$var wire 1 V2 \RAM4|ALT_INV_ram~574_combout\ $end
$var wire 1 W2 \RAM4|ALT_INV_ram~309_q\ $end
$var wire 1 X2 \RAM4|ALT_INV_ram~277_q\ $end
$var wire 1 Y2 \RAM4|ALT_INV_ram~53_q\ $end
$var wire 1 Z2 \RAM4|ALT_INV_ram~21_q\ $end
$var wire 1 [2 \RAM4|ALT_INV_ram~573_combout\ $end
$var wire 1 \2 \RAM4|ALT_INV_ram~572_combout\ $end
$var wire 1 ]2 \RAM4|ALT_INV_ram~525_q\ $end
$var wire 1 ^2 \RAM4|ALT_INV_ram~517_q\ $end
$var wire 1 _2 \RAM4|ALT_INV_ram~509_q\ $end
$var wire 1 `2 \RAM4|ALT_INV_ram~501_q\ $end
$var wire 1 a2 \RAM4|ALT_INV_ram~571_combout\ $end
$var wire 1 b2 \RAM4|ALT_INV_ram~493_q\ $end
$var wire 1 c2 \RAM4|ALT_INV_ram~485_q\ $end
$var wire 1 d2 \RAM4|ALT_INV_ram~477_q\ $end
$var wire 1 e2 \RAM4|ALT_INV_ram~469_q\ $end
$var wire 1 f2 \RAM4|ALT_INV_ram~570_combout\ $end
$var wire 1 g2 \RAM4|ALT_INV_ram~269_q\ $end
$var wire 1 h2 \RAM4|ALT_INV_ram~261_q\ $end
$var wire 1 i2 \RAM4|ALT_INV_ram~253_q\ $end
$var wire 1 j2 \RAM4|ALT_INV_ram~245_q\ $end
$var wire 1 k2 \RAM4|ALT_INV_ram~569_combout\ $end
$var wire 1 l2 \RAM4|ALT_INV_ram~237_q\ $end
$var wire 1 m2 \RAM4|ALT_INV_ram~229_q\ $end
$var wire 1 n2 \RAM4|ALT_INV_ram~221_q\ $end
$var wire 1 o2 \RAM4|ALT_INV_ram~213_q\ $end
$var wire 1 p2 \key0|ALT_INV_saida[3]~12_combout\ $end
$var wire 1 q2 \RAM0|ALT_INV_dado_out[3]~11_combout\ $end
$var wire 1 r2 \RAM0|ALT_INV_ram~568_combout\ $end
$var wire 1 s2 \RAM0|ALT_INV_ram~567_combout\ $end
$var wire 1 t2 \RAM0|ALT_INV_ram~332_q\ $end
$var wire 1 u2 \RAM0|ALT_INV_ram~300_q\ $end
$var wire 1 v2 \RAM0|ALT_INV_ram~76_q\ $end
$var wire 1 w2 \RAM0|ALT_INV_ram~44_q\ $end
$var wire 1 x2 \RAM0|ALT_INV_ram~566_combout\ $end
$var wire 1 y2 \RAM0|ALT_INV_ram~324_q\ $end
$var wire 1 z2 \RAM0|ALT_INV_ram~292_q\ $end
$var wire 1 {2 \RAM0|ALT_INV_ram~68_q\ $end
$var wire 1 |2 \RAM0|ALT_INV_ram~36_q\ $end
$var wire 1 }2 \RAM0|ALT_INV_ram~565_combout\ $end
$var wire 1 ~2 \RAM0|ALT_INV_ram~316_q\ $end
$var wire 1 !3 \RAM0|ALT_INV_ram~284_q\ $end
$var wire 1 "3 \RAM0|ALT_INV_ram~60_q\ $end
$var wire 1 #3 \RAM0|ALT_INV_ram~28_q\ $end
$var wire 1 $3 \RAM0|ALT_INV_ram~564_combout\ $end
$var wire 1 %3 \RAM0|ALT_INV_ram~308_q\ $end
$var wire 1 &3 \RAM0|ALT_INV_ram~276_q\ $end
$var wire 1 '3 \RAM0|ALT_INV_ram~52_q\ $end
$var wire 1 (3 \RAM0|ALT_INV_ram~20_q\ $end
$var wire 1 )3 \RAM0|ALT_INV_ram~563_combout\ $end
$var wire 1 *3 \RAM0|ALT_INV_ram~562_combout\ $end
$var wire 1 +3 \RAM0|ALT_INV_ram~524_q\ $end
$var wire 1 ,3 \RAM0|ALT_INV_ram~516_q\ $end
$var wire 1 -3 \RAM0|ALT_INV_ram~508_q\ $end
$var wire 1 .3 \RAM0|ALT_INV_ram~500_q\ $end
$var wire 1 /3 \RAM0|ALT_INV_ram~561_combout\ $end
$var wire 1 03 \RAM0|ALT_INV_ram~492_q\ $end
$var wire 1 13 \RAM0|ALT_INV_ram~484_q\ $end
$var wire 1 23 \RAM0|ALT_INV_ram~476_q\ $end
$var wire 1 33 \RAM0|ALT_INV_ram~468_q\ $end
$var wire 1 43 \RAM0|ALT_INV_ram~560_combout\ $end
$var wire 1 53 \RAM0|ALT_INV_ram~268_q\ $end
$var wire 1 63 \RAM0|ALT_INV_ram~260_q\ $end
$var wire 1 73 \RAM0|ALT_INV_ram~252_q\ $end
$var wire 1 83 \RAM0|ALT_INV_ram~244_q\ $end
$var wire 1 93 \RAM0|ALT_INV_ram~559_combout\ $end
$var wire 1 :3 \RAM0|ALT_INV_ram~236_q\ $end
$var wire 1 ;3 \RAM0|ALT_INV_ram~228_q\ $end
$var wire 1 <3 \RAM0|ALT_INV_ram~220_q\ $end
$var wire 1 =3 \RAM0|ALT_INV_ram~212_q\ $end
$var wire 1 >3 \RAM4|ALT_INV_dado_out[3]~4_combout\ $end
$var wire 1 ?3 \RAM4|ALT_INV_ram~568_combout\ $end
$var wire 1 @3 \RAM4|ALT_INV_ram~567_combout\ $end
$var wire 1 A3 \RAM4|ALT_INV_ram~332_q\ $end
$var wire 1 B3 \RAM4|ALT_INV_ram~300_q\ $end
$var wire 1 C3 \RAM4|ALT_INV_ram~76_q\ $end
$var wire 1 D3 \RAM4|ALT_INV_ram~44_q\ $end
$var wire 1 E3 \RAM4|ALT_INV_ram~566_combout\ $end
$var wire 1 F3 \RAM4|ALT_INV_ram~324_q\ $end
$var wire 1 G3 \RAM4|ALT_INV_ram~292_q\ $end
$var wire 1 H3 \RAM4|ALT_INV_ram~68_q\ $end
$var wire 1 I3 \RAM4|ALT_INV_ram~36_q\ $end
$var wire 1 J3 \RAM4|ALT_INV_ram~565_combout\ $end
$var wire 1 K3 \RAM4|ALT_INV_ram~316_q\ $end
$var wire 1 L3 \RAM4|ALT_INV_ram~284_q\ $end
$var wire 1 M3 \RAM4|ALT_INV_ram~60_q\ $end
$var wire 1 N3 \RAM4|ALT_INV_ram~28_q\ $end
$var wire 1 O3 \RAM4|ALT_INV_ram~564_combout\ $end
$var wire 1 P3 \RAM4|ALT_INV_ram~308_q\ $end
$var wire 1 Q3 \RAM4|ALT_INV_ram~276_q\ $end
$var wire 1 R3 \RAM4|ALT_INV_ram~52_q\ $end
$var wire 1 S3 \RAM4|ALT_INV_ram~20_q\ $end
$var wire 1 T3 \RAM4|ALT_INV_ram~563_combout\ $end
$var wire 1 U3 \RAM4|ALT_INV_ram~562_combout\ $end
$var wire 1 V3 \RAM4|ALT_INV_ram~524_q\ $end
$var wire 1 W3 \RAM4|ALT_INV_ram~516_q\ $end
$var wire 1 X3 \RAM4|ALT_INV_ram~508_q\ $end
$var wire 1 Y3 \RAM4|ALT_INV_ram~500_q\ $end
$var wire 1 Z3 \RAM4|ALT_INV_ram~561_combout\ $end
$var wire 1 [3 \RAM4|ALT_INV_ram~492_q\ $end
$var wire 1 \3 \RAM4|ALT_INV_ram~484_q\ $end
$var wire 1 ]3 \RAM4|ALT_INV_ram~476_q\ $end
$var wire 1 ^3 \RAM4|ALT_INV_ram~468_q\ $end
$var wire 1 _3 \RAM4|ALT_INV_ram~560_combout\ $end
$var wire 1 `3 \RAM4|ALT_INV_ram~268_q\ $end
$var wire 1 a3 \RAM4|ALT_INV_ram~260_q\ $end
$var wire 1 b3 \RAM4|ALT_INV_ram~252_q\ $end
$var wire 1 c3 \RAM4|ALT_INV_ram~244_q\ $end
$var wire 1 d3 \RAM4|ALT_INV_ram~559_combout\ $end
$var wire 1 e3 \RAM4|ALT_INV_ram~236_q\ $end
$var wire 1 f3 \RAM4|ALT_INV_ram~228_q\ $end
$var wire 1 g3 \RAM4|ALT_INV_ram~220_q\ $end
$var wire 1 h3 \RAM4|ALT_INV_ram~212_q\ $end
$var wire 1 i3 \key0|ALT_INV_saida[2]~11_combout\ $end
$var wire 1 j3 \RAM0|ALT_INV_dado_out[2]~10_combout\ $end
$var wire 1 k3 \RAM0|ALT_INV_ram~558_combout\ $end
$var wire 1 l3 \RAM0|ALT_INV_ram~557_combout\ $end
$var wire 1 m3 \RAM0|ALT_INV_ram~331_q\ $end
$var wire 1 n3 \RAM0|ALT_INV_ram~299_q\ $end
$var wire 1 o3 \RAM0|ALT_INV_ram~75_q\ $end
$var wire 1 p3 \RAM0|ALT_INV_ram~43_q\ $end
$var wire 1 q3 \RAM0|ALT_INV_ram~556_combout\ $end
$var wire 1 r3 \RAM0|ALT_INV_ram~323_q\ $end
$var wire 1 s3 \RAM0|ALT_INV_ram~291_q\ $end
$var wire 1 t3 \RAM0|ALT_INV_ram~67_q\ $end
$var wire 1 u3 \RAM0|ALT_INV_ram~35_q\ $end
$var wire 1 v3 \RAM0|ALT_INV_ram~555_combout\ $end
$var wire 1 w3 \RAM0|ALT_INV_ram~315_q\ $end
$var wire 1 x3 \RAM0|ALT_INV_ram~283_q\ $end
$var wire 1 y3 \RAM0|ALT_INV_ram~59_q\ $end
$var wire 1 z3 \RAM0|ALT_INV_ram~27_q\ $end
$var wire 1 {3 \RAM0|ALT_INV_ram~554_combout\ $end
$var wire 1 |3 \RAM0|ALT_INV_ram~307_q\ $end
$var wire 1 }3 \RAM0|ALT_INV_ram~275_q\ $end
$var wire 1 ~3 \RAM0|ALT_INV_ram~51_q\ $end
$var wire 1 !4 \RAM0|ALT_INV_ram~19_q\ $end
$var wire 1 "4 \RAM0|ALT_INV_ram~553_combout\ $end
$var wire 1 #4 \RAM0|ALT_INV_ram~552_combout\ $end
$var wire 1 $4 \RAM0|ALT_INV_ram~523_q\ $end
$var wire 1 %4 \RAM0|ALT_INV_ram~515_q\ $end
$var wire 1 &4 \RAM0|ALT_INV_ram~507_q\ $end
$var wire 1 '4 \RAM0|ALT_INV_ram~499_q\ $end
$var wire 1 (4 \RAM0|ALT_INV_ram~551_combout\ $end
$var wire 1 )4 \RAM0|ALT_INV_ram~491_q\ $end
$var wire 1 *4 \RAM0|ALT_INV_ram~483_q\ $end
$var wire 1 +4 \RAM0|ALT_INV_ram~475_q\ $end
$var wire 1 ,4 \RAM0|ALT_INV_ram~467_q\ $end
$var wire 1 -4 \RAM0|ALT_INV_ram~550_combout\ $end
$var wire 1 .4 \RAM0|ALT_INV_ram~267_q\ $end
$var wire 1 /4 \RAM0|ALT_INV_ram~259_q\ $end
$var wire 1 04 \RAM0|ALT_INV_ram~251_q\ $end
$var wire 1 14 \RAM0|ALT_INV_ram~243_q\ $end
$var wire 1 24 \RAM0|ALT_INV_ram~549_combout\ $end
$var wire 1 34 \RAM0|ALT_INV_ram~235_q\ $end
$var wire 1 44 \RAM0|ALT_INV_ram~227_q\ $end
$var wire 1 54 \RAM0|ALT_INV_ram~219_q\ $end
$var wire 1 64 \RAM0|ALT_INV_ram~211_q\ $end
$var wire 1 74 \RAM4|ALT_INV_dado_out[2]~3_combout\ $end
$var wire 1 84 \RAM4|ALT_INV_ram~558_combout\ $end
$var wire 1 94 \RAM4|ALT_INV_ram~557_combout\ $end
$var wire 1 :4 \RAM4|ALT_INV_ram~331_q\ $end
$var wire 1 ;4 \RAM4|ALT_INV_ram~299_q\ $end
$var wire 1 <4 \RAM4|ALT_INV_ram~75_q\ $end
$var wire 1 =4 \RAM4|ALT_INV_ram~43_q\ $end
$var wire 1 >4 \RAM4|ALT_INV_ram~556_combout\ $end
$var wire 1 ?4 \RAM4|ALT_INV_ram~323_q\ $end
$var wire 1 @4 \RAM4|ALT_INV_ram~291_q\ $end
$var wire 1 A4 \RAM4|ALT_INV_ram~67_q\ $end
$var wire 1 B4 \RAM4|ALT_INV_ram~35_q\ $end
$var wire 1 C4 \RAM4|ALT_INV_ram~555_combout\ $end
$var wire 1 D4 \RAM4|ALT_INV_ram~315_q\ $end
$var wire 1 E4 \RAM4|ALT_INV_ram~283_q\ $end
$var wire 1 F4 \RAM4|ALT_INV_ram~59_q\ $end
$var wire 1 G4 \RAM4|ALT_INV_ram~27_q\ $end
$var wire 1 H4 \RAM4|ALT_INV_ram~554_combout\ $end
$var wire 1 I4 \RAM4|ALT_INV_ram~307_q\ $end
$var wire 1 J4 \RAM4|ALT_INV_ram~275_q\ $end
$var wire 1 K4 \RAM4|ALT_INV_ram~51_q\ $end
$var wire 1 L4 \RAM4|ALT_INV_ram~19_q\ $end
$var wire 1 M4 \RAM4|ALT_INV_ram~553_combout\ $end
$var wire 1 N4 \RAM4|ALT_INV_ram~552_combout\ $end
$var wire 1 O4 \RAM4|ALT_INV_ram~523_q\ $end
$var wire 1 P4 \RAM4|ALT_INV_ram~515_q\ $end
$var wire 1 Q4 \RAM4|ALT_INV_ram~507_q\ $end
$var wire 1 R4 \RAM4|ALT_INV_ram~499_q\ $end
$var wire 1 S4 \RAM4|ALT_INV_ram~551_combout\ $end
$var wire 1 T4 \RAM4|ALT_INV_ram~491_q\ $end
$var wire 1 U4 \RAM4|ALT_INV_ram~483_q\ $end
$var wire 1 V4 \RAM4|ALT_INV_ram~475_q\ $end
$var wire 1 W4 \RAM4|ALT_INV_ram~467_q\ $end
$var wire 1 X4 \RAM4|ALT_INV_ram~550_combout\ $end
$var wire 1 Y4 \RAM4|ALT_INV_ram~267_q\ $end
$var wire 1 Z4 \RAM4|ALT_INV_ram~259_q\ $end
$var wire 1 [4 \RAM4|ALT_INV_ram~251_q\ $end
$var wire 1 \4 \RAM4|ALT_INV_ram~243_q\ $end
$var wire 1 ]4 \RAM4|ALT_INV_ram~549_combout\ $end
$var wire 1 ^4 \RAM4|ALT_INV_ram~235_q\ $end
$var wire 1 _4 \RAM4|ALT_INV_ram~227_q\ $end
$var wire 1 `4 \RAM4|ALT_INV_ram~219_q\ $end
$var wire 1 a4 \RAM4|ALT_INV_ram~211_q\ $end
$var wire 1 b4 \key0|ALT_INV_saida[1]~9_combout\ $end
$var wire 1 c4 \RAM0|ALT_INV_dado_out[1]~9_combout\ $end
$var wire 1 d4 \RAM0|ALT_INV_ram~548_combout\ $end
$var wire 1 e4 \RAM0|ALT_INV_ram~547_combout\ $end
$var wire 1 f4 \RAM0|ALT_INV_ram~330_q\ $end
$var wire 1 g4 \RAM0|ALT_INV_ram~298_q\ $end
$var wire 1 h4 \RAM0|ALT_INV_ram~74_q\ $end
$var wire 1 i4 \RAM0|ALT_INV_ram~42_q\ $end
$var wire 1 j4 \RAM0|ALT_INV_ram~546_combout\ $end
$var wire 1 k4 \RAM0|ALT_INV_ram~322_q\ $end
$var wire 1 l4 \RAM0|ALT_INV_ram~290_q\ $end
$var wire 1 m4 \RAM0|ALT_INV_ram~66_q\ $end
$var wire 1 n4 \RAM0|ALT_INV_ram~34_q\ $end
$var wire 1 o4 \RAM0|ALT_INV_ram~545_combout\ $end
$var wire 1 p4 \RAM0|ALT_INV_ram~314_q\ $end
$var wire 1 q4 \RAM0|ALT_INV_ram~282_q\ $end
$var wire 1 r4 \RAM0|ALT_INV_ram~58_q\ $end
$var wire 1 s4 \RAM0|ALT_INV_ram~26_q\ $end
$var wire 1 t4 \RAM0|ALT_INV_ram~544_combout\ $end
$var wire 1 u4 \RAM0|ALT_INV_ram~306_q\ $end
$var wire 1 v4 \RAM0|ALT_INV_ram~274_q\ $end
$var wire 1 w4 \RAM0|ALT_INV_ram~50_q\ $end
$var wire 1 x4 \RAM0|ALT_INV_ram~18_q\ $end
$var wire 1 y4 \RAM0|ALT_INV_ram~543_combout\ $end
$var wire 1 z4 \RAM0|ALT_INV_ram~542_combout\ $end
$var wire 1 {4 \RAM0|ALT_INV_ram~522_q\ $end
$var wire 1 |4 \RAM0|ALT_INV_ram~514_q\ $end
$var wire 1 }4 \RAM0|ALT_INV_ram~506_q\ $end
$var wire 1 ~4 \RAM0|ALT_INV_ram~498_q\ $end
$var wire 1 !5 \RAM0|ALT_INV_ram~541_combout\ $end
$var wire 1 "5 \RAM0|ALT_INV_ram~490_q\ $end
$var wire 1 #5 \RAM0|ALT_INV_ram~482_q\ $end
$var wire 1 $5 \RAM0|ALT_INV_ram~474_q\ $end
$var wire 1 %5 \RAM0|ALT_INV_ram~466_q\ $end
$var wire 1 &5 \RAM0|ALT_INV_ram~540_combout\ $end
$var wire 1 '5 \RAM0|ALT_INV_ram~266_q\ $end
$var wire 1 (5 \RAM0|ALT_INV_ram~258_q\ $end
$var wire 1 )5 \RAM0|ALT_INV_ram~250_q\ $end
$var wire 1 *5 \RAM0|ALT_INV_ram~242_q\ $end
$var wire 1 +5 \RAM0|ALT_INV_ram~539_combout\ $end
$var wire 1 ,5 \RAM0|ALT_INV_ram~234_q\ $end
$var wire 1 -5 \RAM0|ALT_INV_ram~226_q\ $end
$var wire 1 .5 \RAM0|ALT_INV_ram~218_q\ $end
$var wire 1 /5 \RAM0|ALT_INV_ram~210_q\ $end
$var wire 1 05 \RAM4|ALT_INV_dado_out[1]~2_combout\ $end
$var wire 1 15 \RAM4|ALT_INV_ram~548_combout\ $end
$var wire 1 25 \RAM4|ALT_INV_ram~547_combout\ $end
$var wire 1 35 \RAM4|ALT_INV_ram~330_q\ $end
$var wire 1 45 \RAM4|ALT_INV_ram~298_q\ $end
$var wire 1 55 \RAM4|ALT_INV_ram~74_q\ $end
$var wire 1 65 \RAM4|ALT_INV_ram~42_q\ $end
$var wire 1 75 \RAM4|ALT_INV_ram~546_combout\ $end
$var wire 1 85 \RAM4|ALT_INV_ram~322_q\ $end
$var wire 1 95 \RAM4|ALT_INV_ram~290_q\ $end
$var wire 1 :5 \RAM4|ALT_INV_ram~66_q\ $end
$var wire 1 ;5 \RAM4|ALT_INV_ram~34_q\ $end
$var wire 1 <5 \RAM4|ALT_INV_ram~545_combout\ $end
$var wire 1 =5 \RAM4|ALT_INV_ram~314_q\ $end
$var wire 1 >5 \RAM4|ALT_INV_ram~282_q\ $end
$var wire 1 ?5 \RAM4|ALT_INV_ram~58_q\ $end
$var wire 1 @5 \RAM4|ALT_INV_ram~26_q\ $end
$var wire 1 A5 \RAM4|ALT_INV_ram~544_combout\ $end
$var wire 1 B5 \RAM4|ALT_INV_ram~306_q\ $end
$var wire 1 C5 \RAM4|ALT_INV_ram~274_q\ $end
$var wire 1 D5 \RAM4|ALT_INV_ram~50_q\ $end
$var wire 1 E5 \RAM4|ALT_INV_ram~18_q\ $end
$var wire 1 F5 \RAM4|ALT_INV_ram~543_combout\ $end
$var wire 1 G5 \RAM4|ALT_INV_ram~542_combout\ $end
$var wire 1 H5 \RAM4|ALT_INV_ram~522_q\ $end
$var wire 1 I5 \RAM4|ALT_INV_ram~514_q\ $end
$var wire 1 J5 \RAM4|ALT_INV_ram~506_q\ $end
$var wire 1 K5 \RAM4|ALT_INV_ram~498_q\ $end
$var wire 1 L5 \RAM4|ALT_INV_ram~541_combout\ $end
$var wire 1 M5 \RAM4|ALT_INV_ram~490_q\ $end
$var wire 1 N5 \RAM4|ALT_INV_ram~482_q\ $end
$var wire 1 O5 \RAM4|ALT_INV_ram~474_q\ $end
$var wire 1 P5 \RAM4|ALT_INV_ram~466_q\ $end
$var wire 1 Q5 \RAM4|ALT_INV_ram~540_combout\ $end
$var wire 1 R5 \RAM4|ALT_INV_ram~266_q\ $end
$var wire 1 S5 \RAM4|ALT_INV_ram~258_q\ $end
$var wire 1 T5 \RAM4|ALT_INV_ram~250_q\ $end
$var wire 1 U5 \RAM4|ALT_INV_ram~242_q\ $end
$var wire 1 V5 \RAM4|ALT_INV_ram~539_combout\ $end
$var wire 1 W5 \RAM4|ALT_INV_ram~234_q\ $end
$var wire 1 X5 \RAM4|ALT_INV_ram~226_q\ $end
$var wire 1 Y5 \RAM4|ALT_INV_ram~218_q\ $end
$var wire 1 Z5 \RAM4|ALT_INV_ram~210_q\ $end
$var wire 1 [5 \key0|ALT_INV_saida[1]~8_combout\ $end
$var wire 1 \5 \RAM0|ALT_INV_dado_out[0]~7_combout\ $end
$var wire 1 ]5 \ALT_INV_hab_key0~0_combout\ $end
$var wire 1 ^5 \RAM0|ALT_INV_dado_out[0]~6_combout\ $end
$var wire 1 _5 \RAM0|ALT_INV_dado_out[0]~5_combout\ $end
$var wire 1 `5 \RAM0|ALT_INV_dado_out[0]~4_combout\ $end
$var wire 1 a5 \buff3_8|ALT_INV_saida~0_combout\ $end
$var wire 1 b5 \ALT_INV_comb~9_combout\ $end
$var wire 1 c5 \buff3_K2|ALT_INV_saida~0_combout\ $end
$var wire 1 d5 \buff3_9|ALT_INV_saida~1_combout\ $end
$var wire 1 e5 \buff3_K4|ALT_INV_saida~0_combout\ $end
$var wire 1 f5 \buff3_K3|ALT_INV_saida~1_combout\ $end
$var wire 1 g5 \buff3_9|ALT_INV_saida~0_combout\ $end
$var wire 1 h5 \RAM0|ALT_INV_dado_out[0]~3_combout\ $end
$var wire 1 i5 \RAM0|ALT_INV_dado_out~2_combout\ $end
$var wire 1 j5 \RAM0|ALT_INV_ram~538_combout\ $end
$var wire 1 k5 \RAM0|ALT_INV_ram~537_combout\ $end
$var wire 1 l5 \RAM0|ALT_INV_ram~329_q\ $end
$var wire 1 m5 \RAM0|ALT_INV_ram~321_q\ $end
$var wire 1 n5 \RAM0|ALT_INV_ram~313_q\ $end
$var wire 1 o5 \RAM0|ALT_INV_ram~305_q\ $end
$var wire 1 p5 \RAM0|ALT_INV_ram~536_combout\ $end
$var wire 1 q5 \RAM0|ALT_INV_ram~297_q\ $end
$var wire 1 r5 \RAM0|ALT_INV_ram~289_q\ $end
$var wire 1 s5 \RAM0|ALT_INV_ram~281_q\ $end
$var wire 1 t5 \RAM0|ALT_INV_ram~273_q\ $end
$var wire 1 u5 \RAM0|ALT_INV_ram~535_combout\ $end
$var wire 1 v5 \RAM0|ALT_INV_ram~73_q\ $end
$var wire 1 w5 \RAM0|ALT_INV_ram~65_q\ $end
$var wire 1 x5 \RAM0|ALT_INV_ram~57_q\ $end
$var wire 1 y5 \RAM0|ALT_INV_ram~49_q\ $end
$var wire 1 z5 \RAM0|ALT_INV_ram~534_combout\ $end
$var wire 1 {5 \RAM0|ALT_INV_ram~41_q\ $end
$var wire 1 |5 \RAM0|ALT_INV_ram~33_q\ $end
$var wire 1 }5 \RAM0|ALT_INV_ram~25_q\ $end
$var wire 1 ~5 \RAM0|ALT_INV_ram~17_q\ $end
$var wire 1 !6 \RAM0|ALT_INV_ram~533_combout\ $end
$var wire 1 "6 \RAM0|ALT_INV_ram~532_combout\ $end
$var wire 1 #6 \RAM0|ALT_INV_ram~521_q\ $end
$var wire 1 $6 \RAM0|ALT_INV_ram~513_q\ $end
$var wire 1 %6 \RAM0|ALT_INV_ram~505_q\ $end
$var wire 1 &6 \RAM0|ALT_INV_ram~497_q\ $end
$var wire 1 '6 \RAM0|ALT_INV_ram~531_combout\ $end
$var wire 1 (6 \RAM0|ALT_INV_ram~489_q\ $end
$var wire 1 )6 \RAM0|ALT_INV_ram~481_q\ $end
$var wire 1 *6 \RAM0|ALT_INV_ram~473_q\ $end
$var wire 1 +6 \RAM0|ALT_INV_ram~465_q\ $end
$var wire 1 ,6 \RAM0|ALT_INV_ram~530_combout\ $end
$var wire 1 -6 \RAM0|ALT_INV_ram~265_q\ $end
$var wire 1 .6 \RAM0|ALT_INV_ram~257_q\ $end
$var wire 1 /6 \RAM0|ALT_INV_ram~249_q\ $end
$var wire 1 06 \RAM0|ALT_INV_ram~241_q\ $end
$var wire 1 16 \RAM0|ALT_INV_ram~529_combout\ $end
$var wire 1 26 \RAM0|ALT_INV_ram~233_q\ $end
$var wire 1 36 \RAM0|ALT_INV_ram~225_q\ $end
$var wire 1 46 \RAM0|ALT_INV_ram~217_q\ $end
$var wire 1 56 \RAM0|ALT_INV_ram~209_q\ $end
$var wire 1 66 \RAM4|ALT_INV_dado_out[0]~1_combout\ $end
$var wire 1 76 \RAM4|ALT_INV_ram~538_combout\ $end
$var wire 1 86 \RAM4|ALT_INV_ram~537_combout\ $end
$var wire 1 96 \RAM4|ALT_INV_ram~329_q\ $end
$var wire 1 :6 \RAM4|ALT_INV_ram~297_q\ $end
$var wire 1 ;6 \RAM4|ALT_INV_ram~73_q\ $end
$var wire 1 <6 \RAM4|ALT_INV_ram~41_q\ $end
$var wire 1 =6 \RAM4|ALT_INV_ram~536_combout\ $end
$var wire 1 >6 \RAM4|ALT_INV_ram~321_q\ $end
$var wire 1 ?6 \RAM4|ALT_INV_ram~289_q\ $end
$var wire 1 @6 \RAM4|ALT_INV_ram~65_q\ $end
$var wire 1 A6 \RAM4|ALT_INV_ram~33_q\ $end
$var wire 1 B6 \RAM4|ALT_INV_ram~535_combout\ $end
$var wire 1 C6 \RAM4|ALT_INV_ram~313_q\ $end
$var wire 1 D6 \RAM4|ALT_INV_ram~281_q\ $end
$var wire 1 E6 \RAM4|ALT_INV_ram~57_q\ $end
$var wire 1 F6 \RAM4|ALT_INV_ram~25_q\ $end
$var wire 1 G6 \RAM4|ALT_INV_ram~534_combout\ $end
$var wire 1 H6 \RAM4|ALT_INV_ram~305_q\ $end
$var wire 1 I6 \RAM4|ALT_INV_ram~273_q\ $end
$var wire 1 J6 \RAM4|ALT_INV_ram~49_q\ $end
$var wire 1 K6 \RAM4|ALT_INV_ram~17_q\ $end
$var wire 1 L6 \RAM4|ALT_INV_ram~533_combout\ $end
$var wire 1 M6 \RAM4|ALT_INV_ram~532_combout\ $end
$var wire 1 N6 \RAM4|ALT_INV_ram~521_q\ $end
$var wire 1 O6 \RAM4|ALT_INV_ram~513_q\ $end
$var wire 1 P6 \RAM4|ALT_INV_ram~505_q\ $end
$var wire 1 Q6 \RAM4|ALT_INV_ram~497_q\ $end
$var wire 1 R6 \RAM4|ALT_INV_ram~531_combout\ $end
$var wire 1 S6 \RAM4|ALT_INV_ram~489_q\ $end
$var wire 1 T6 \RAM4|ALT_INV_ram~481_q\ $end
$var wire 1 U6 \RAM4|ALT_INV_ram~473_q\ $end
$var wire 1 V6 \RAM4|ALT_INV_ram~465_q\ $end
$var wire 1 W6 \RAM4|ALT_INV_ram~530_combout\ $end
$var wire 1 X6 \RAM4|ALT_INV_ram~265_q\ $end
$var wire 1 Y6 \RAM4|ALT_INV_ram~257_q\ $end
$var wire 1 Z6 \RAM4|ALT_INV_ram~249_q\ $end
$var wire 1 [6 \RAM4|ALT_INV_ram~241_q\ $end
$var wire 1 \6 \RAM4|ALT_INV_ram~529_combout\ $end
$var wire 1 ]6 \RAM4|ALT_INV_ram~233_q\ $end
$var wire 1 ^6 \RAM4|ALT_INV_ram~225_q\ $end
$var wire 1 _6 \RAM4|ALT_INV_ram~217_q\ $end
$var wire 1 `6 \RAM4|ALT_INV_ram~209_q\ $end
$var wire 1 a6 \RAM4|ALT_INV_dado_out~0_combout\ $end
$var wire 1 b6 \key0|ALT_INV_saida[0]~7_combout\ $end
$var wire 1 c6 \RAM0|ALT_INV_dado_out[0]~1_combout\ $end
$var wire 1 d6 \CPU|decoderInstru|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 e6 \buff3_K3|ALT_INV_saida~0_combout\ $end
$var wire 1 f6 \ALT_INV_comb~4_combout\ $end
$var wire 1 g6 \ALT_INV_comb~2_combout\ $end
$var wire 1 h6 \DEC1|ALT_INV_Mux3~0_combout\ $end
$var wire 1 i6 \ALT_INV_comb~0_combout\ $end
$var wire 1 j6 \CPU|decoderInstru|ALT_INV_Equal11~0_combout\ $end
$var wire 1 k6 \CPU|RET|ALT_INV_DOUT\ [8] $end
$var wire 1 l6 \CPU|RET|ALT_INV_DOUT\ [7] $end
$var wire 1 m6 \CPU|RET|ALT_INV_DOUT\ [6] $end
$var wire 1 n6 \CPU|RET|ALT_INV_DOUT\ [5] $end
$var wire 1 o6 \CPU|RET|ALT_INV_DOUT\ [4] $end
$var wire 1 p6 \CPU|RET|ALT_INV_DOUT\ [3] $end
$var wire 1 q6 \CPU|RET|ALT_INV_DOUT\ [2] $end
$var wire 1 r6 \CPU|RET|ALT_INV_DOUT\ [1] $end
$var wire 1 s6 \CPU|RET|ALT_INV_DOUT\ [0] $end
$var wire 1 t6 \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 u6 \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 v6 \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 w6 \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 x6 \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 y6 \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 z6 \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 {6 \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 |6 \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 }6 \CPU|decoderInstru|ALT_INV_saida[9]~0_combout\ $end
$var wire 1 ~6 \CPU|LDESV|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 !7 \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 "7 \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 #7 \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 $7 \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 %7 \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 &7 \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 '7 \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 (7 \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 )7 \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 *7 \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 +7 \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ,7 \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 -7 \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 .7 \reg4b5|ALT_INV_DOUT\ [3] $end
$var wire 1 /7 \reg4b5|ALT_INV_DOUT\ [2] $end
$var wire 1 07 \reg4b5|ALT_INV_DOUT\ [1] $end
$var wire 1 17 \reg4b5|ALT_INV_DOUT\ [0] $end
$var wire 1 27 \reg4b4|ALT_INV_DOUT\ [3] $end
$var wire 1 37 \reg4b4|ALT_INV_DOUT\ [2] $end
$var wire 1 47 \reg4b4|ALT_INV_DOUT\ [1] $end
$var wire 1 57 \reg4b4|ALT_INV_DOUT\ [0] $end
$var wire 1 67 \reg4b3|ALT_INV_DOUT\ [3] $end
$var wire 1 77 \reg4b3|ALT_INV_DOUT\ [2] $end
$var wire 1 87 \reg4b3|ALT_INV_DOUT\ [1] $end
$var wire 1 97 \reg4b3|ALT_INV_DOUT\ [0] $end
$var wire 1 :7 \reg4b2|ALT_INV_DOUT\ [3] $end
$var wire 1 ;7 \reg4b2|ALT_INV_DOUT\ [2] $end
$var wire 1 <7 \reg4b2|ALT_INV_DOUT\ [1] $end
$var wire 1 =7 \reg4b2|ALT_INV_DOUT\ [0] $end
$var wire 1 >7 \reg4b1|ALT_INV_DOUT\ [3] $end
$var wire 1 ?7 \reg4b1|ALT_INV_DOUT\ [2] $end
$var wire 1 @7 \reg4b1|ALT_INV_DOUT\ [1] $end
$var wire 1 A7 \reg4b1|ALT_INV_DOUT\ [0] $end
$var wire 1 B7 \reg4b0|ALT_INV_DOUT\ [3] $end
$var wire 1 C7 \reg4b0|ALT_INV_DOUT\ [2] $end
$var wire 1 D7 \reg4b0|ALT_INV_DOUT\ [1] $end
$var wire 1 E7 \reg4b0|ALT_INV_DOUT\ [0] $end
$var wire 1 F7 \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 G7 \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 H7 \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 I7 \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 J7 \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 K7 \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 L7 \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 M7 \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 N7 \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 O7 \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 P7 \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Q7 \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 R7 \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 S7 \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 T7 \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 U7 \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 V7 \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 W7 \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 X7 \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Y7 \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Z7 \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 [7 \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 \7 \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ]7 \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ^7 \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 _7 \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 `7 \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 a7 \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 b7 \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 c7 \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 d7 \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 e7 \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 f7 \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 g7 \CPU|REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0U
1V
1W
0X
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0*!
1+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
zv!
zw!
zx!
zy!
zz!
z{!
z|!
z}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1J7
1K7
1L7
1M7
1N7
1`7
1a7
1b7
1c7
1d7
1e7
1f7
1g7
0!
0"
0#
0$
0%
0&
0'
0(
1+
0,
0-
0.
0/
00
01
12
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
zc
zd
ze
zf
zg
zh
zi
zj
0k
0l
0m
0n
0o
0p
0q
0r
0s
0)
0*
0~
1!!
x"!
1#!
1$!
1%!
1&!
1'!
1(!
0)!
08!
z("
z)"
z*"
z+"
z,"
z-"
z."
z/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
1,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
1;#
1<#
0=#
0>#
0?#
1@#
0A#
0B#
0C#
1D#
0E#
1F#
1G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
1T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
1.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
1\%
1]%
0^%
0_%
0`%
0a%
1b%
1c%
0d%
0e%
1f%
0g%
1h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
19&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
1i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
1:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
1j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
1l(
0m(
1n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
1m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
1=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
1l*
0m*
1n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
1m+
0n+
1o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
1p,
0q,
1r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
1%-
1&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
10-
01-
02-
03-
04-
05-
06-
07-
18-
09-
0:-
0;-
0<-
0=-
0>-
0?-
1@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
1H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
1P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
1X-
1-.
1..
1/.
10.
11.
12.
13.
04.
15.
16.
07.
18.
19.
1:.
1;.
1<.
1=.
1>.
1?.
1@.
1A.
1B.
1C.
1D.
1E.
1F.
1G.
1H.
1I.
1J.
1K.
1L.
1M.
1N.
1O.
1P.
1Q.
1R.
1S.
1T.
0U.
1V.
1W.
1X.
1Y.
1Z.
1[.
1\.
1].
1^.
1_.
1`.
1a.
1b.
1c.
1d.
1e.
1f.
1g.
1h.
1i.
1j.
1k.
1l.
1m.
1n.
1o.
1p.
1q.
1r.
1s.
0t.
1u.
1v.
0w.
1x.
1y.
1z.
1{.
1|.
1}.
1~.
1!/
1"/
1#/
1$/
1%/
1&/
1'/
1(/
1)/
0*/
1+/
1,/
0-/
0./
1//
10/
11/
12/
13/
14/
15/
16/
17/
18/
19/
1:/
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1S/
1T/
1U/
1V/
1W/
1X/
1Y/
1Z/
1[/
1\/
1]/
1^/
1_/
1`/
1a/
1b/
1c/
1d/
1e/
1f/
1g/
1h/
1i/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
1t/
1u/
1v/
1w/
1x/
1y/
1z/
1{/
1|/
1}/
1~/
1!0
1"0
1#0
1$0
1%0
1&0
0'0
1(0
1)0
1*0
1+0
1,0
1-0
1.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
1G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1U0
1V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
1b0
1c0
1d0
1e0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1m0
1n0
1o0
1p0
1q0
1r0
1s0
1t0
1u0
1v0
1w0
1x0
1y0
1z0
1{0
1|0
1}0
0~0
1!1
1"1
1#1
1$1
1%1
1&1
1'1
1(1
1)1
1*1
1+1
1,1
1-1
1.1
1/1
101
111
121
131
141
151
161
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
1@1
1A1
1B1
1C1
1D1
1E1
1F1
1G1
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
1t1
1u1
1v1
0w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
0p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
0i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
0b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
1[5
1\5
1]5
0^5
0_5
1`5
1a5
1b5
1c5
0d5
1e5
1f5
1g5
1h5
1i5
1j5
1k5
1l5
1m5
1n5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1t6
1u6
1v6
1w6
1x6
1y6
1z6
1{6
1|6
1}6
1~6
1!7
0"7
0#7
1$7
1%7
1&7
1'7
1(7
1)7
0*7
1+7
0,7
1-7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
1[7
1\7
1]7
1^7
0_7
$end
#10000
1)
1)!
1u"
1$.
0N7
0;#
1w"
1~"
0)7
1_7
1:"
17#
0<#
1E#
1U#
0^7
1K!
0j6
0(7
1s
18#
0F#
1d$
0E.
1-/
0G#
1R#
1S#
0T#
1g%
1:&
1;&
1h&
1;'
1<'
1i'
1o'
1j(
1k(
1o(
1p(
1k)
1l)
1>*
1k*
1o*
1p*
1k+
1l+
1p+
1q+
1o,
1s,
1,%
0j.
0z.
0=.
0%/
0{.
0l.
0?.
0&/
0|.
0A.
0'/
0}.
0C.
0(/
0p.
0)/
0s.
0+/
1*/
1i%
0i&
1j&
0j'
0o'
1k'
0l(
0p(
1m(
0m)
0p*
1m*
0m+
1n)
0l*
0q+
1n+
0p,
1q,
0O7
0P7
1z.
0R7
0Q7
1{.
0S7
1|.
0T7
1}.
0U7
0V7
0q,
0m*
0n+
0n)
0m(
0k'
0j&
1j%
1k&
1l'
1v,
1U7
1T7
1S7
1R7
1P7
1Q7
1O7
0g.
0"/
0#/
0$/
0v,
0l'
0k&
1#/
1"/
1g.
#20000
0)
0)!
0u"
#30000
1)
1)!
1u"
1#.
0$.
1N7
0M7
07#
1x"
1;#
0w"
15#
0|6
0_7
1^7
0:"
1;"
17#
0x"
1z,
08#
1<#
16#
1L#
1Z%
0]7
0^7
0K!
1J!
0z,
0f6
0i6
0{6
0s
1r
18#
1{,
1]7
0.$
1H$
0{,
0M.
1U.
0,%
10%
#40000
0)
0)!
0u"
#50000
1)
1)!
1u"
1$.
0N7
1v"
0;#
1w"
1(#
1-#
11#
19#
1|,
0<.
0-7
0w6
0y6
0t6
1_7
0u6
1:"
07#
1x"
0<#
0d$
1.#
12#
0\%
1^%
0b%
1d%
1:#
1U%
0Z%
1},
1^7
1K!
1z,
0z6
1f6
0e6
0+7
0v.
1w.
0c5
1d5
0v6
0x6
1E.
1s
08#
0]7
00%
1)$
0H$
1{,
1M.
0V.
#60000
0)
0)!
0u"
#70000
1)
1)!
1u"
0#.
0$.
1".
0L7
1N7
1M7
17#
0x"
1;#
0w"
05#
0|,
0v"
0z,
1y"
0~"
0(#
0-#
01#
06#
0U%
1`%
0},
1z6
0g6
1e6
1{6
1w6
1y6
1t6
1)7
1]7
1u6
1<.
1|6
0_7
0^7
1<"
0:"
0;"
1/#
07#
1z,
0y"
1<#
0E#
0U#
0.#
02#
1\%
0^%
1b%
0d%
18#
1t#
0)$
0{,
0]7
1^7
0\7
1I!
0K!
0J!
0/#
1V.
0\.
1v.
0w.
1c5
0d5
1v6
1x6
1j6
1(7
0s
0r
1q
10#
08#
1{,
1\7
1F#
0t#
1;$
00#
0Q.
1\.
0-/
1G#
1T#
0:&
0;'
0j(
0k)
0k+
1%/
1&/
1'/
1(/
1)/
0*/
0j%
1t,
0;&
0h&
0<'
0i'
0k(
0o(
0>*
0k*
0o,
0s,
0l)
0o*
0l+
0p+
1=.
1?.
1j.
1l.
1A.
1C.
1p.
0i.
1$/
1j&
1k'
1m(
1n)
1q,
0t,
1m*
1n+
0P7
0Q7
1i.
0O7
0R7
0S7
0T7
0U7
#80000
0)
0)!
0u"
#90000
1)
1)!
1u"
1$.
1y-
0g7
0N7
0;#
1w"
1~"
0i%
1i&
1V7
0)7
1_7
1m"
1:"
0j&
1j'
17#
0<#
1E#
1U#
0^7
1U7
1'"
1K!
0k'
1l(
0j6
0(7
1(
1s
18#
1T7
0F#
1d$
0m(
1m)
1S7
0E.
1-/
0n)
1l*
0G#
0T#
1:&
1;&
1h&
1;'
1<'
1i'
1o'
1j(
1k(
1o(
1p(
1k)
1l)
1>*
1k*
1o*
1p*
1k+
1l+
1p+
1q+
1o,
1s,
1.%
1R7
0m*
1m+
0j.
0z.
0=.
0%/
0{.
0l.
0?.
0&/
0|.
0A.
0'/
0}.
0C.
0(/
0p.
0)/
1*/
1Q7
1v,
1j&
0j'
0o'
1k'
0l(
0p(
1m(
0m)
0p*
1m*
0m+
1n)
0l*
0q+
0q,
1O7
1z.
0R7
0Q7
1{.
0S7
1|.
0T7
1}.
0U7
0g.
0m*
0n+
0n)
0m(
0k'
1k&
1l'
1T7
1S7
1R7
1P7
1Q7
0"/
0#/
0v,
0l'
1"/
1g.
#100000
0)
0)!
0u"
#110000
1)
1)!
1u"
1#.
0$.
1/%
0}5
1N7
0M7
07#
1x"
1v"
1;#
0w"
0"#
1(#
11#
15#
09#
14%
0z5
1-7
0|6
0w6
0t6
1#7
0_7
0u6
1^7
0:"
1;"
17#
0x"
0z,
1y"
08#
1<#
0@#
1J#
0U#
1M#
0d$
12#
0\%
1^%
0b%
1d%
0:#
0L#
0`%
1P%
1]7
0^7
0K!
1J!
1/#
1z,
0y"
0j5
1g6
1i6
1+7
0v.
1w.
0c5
1d5
0v6
1E.
0c6
1j6
0d6
1"7
0s
1r
18#
0{,
0]7
0\7
1G#
1T#
0.%
0P%
14$
0;$
04%
1O#
1g&
1h'
1i(
1j)
1j*
1j+
1n,
0/#
10#
1{,
1\7
0k.
0>.
0m.
0@.
0B.
0D.
0q.
0]5
1z5
1Q.
0S.
1j5
0*/
0k&
1o'
1p(
1p*
1q+
1t,
0R#
09&
0:&
0:'
0;'
0j(
0n(
0k)
0=*
0n*
0k+
0o+
0r,
1'-
1(-
00#
1./
1'0
1%/
1~0
1w1
1&/
1p2
1'/
1(/
1i3
1)/
1b4
1+/
0i.
0z.
0{.
0|.
0}.
1#/
0;&
0h&
0<'
0i'
0o'
0k(
0k*
0o,
0o(
0p(
0l)
0>*
0o*
0p*
0l+
0p+
0q+
0s,
1z.
1=.
1{.
1?.
1|.
1j.
1l.
1A.
1}.
1C.
1p.
1("
0/"
0."
0-"
0,"
0+"
0*"
0)"
0j&
1j'
1k'
1m(
1n)
1q,
0t,
1m*
1n+
1}!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0P7
0Q7
1i.
0O7
0R7
0S7
0T7
1U7
1j
0i
0h
0g
0f
0e
0d
0c
0k'
1l(
1T7
0m(
1m)
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#120000
0)
0)!
0u"
#130000
1)
1)!
1u"
1$.
0N7
0v"
0;#
1w"
1!#
0(#
01#
19#
1=#
1|,
0<.
0'7
0-7
1w6
1t6
0%7
1_7
1u6
1:"
07#
1x"
0<#
1?#
0M#
1Q#
1Q%
02#
1\%
0^%
1b%
0d%
1:#
1L#
1`%
1>#
0J#
1^7
1K!
0z,
1y"
1d6
0&7
0g6
0i6
0+7
1v.
0w.
1c5
0d5
1v6
0i5
0[5
1c6
0$7
1s
08#
1]7
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
04$
1;$
14%
1F#
0G#
1H#
0T#
0O#
0Q#
0Q%
0g&
0h'
0i(
0j)
0j*
0j+
0n,
1/#
0{,
0\7
1k.
1>.
1m.
1@.
1B.
1D.
1q.
1i5
1[5
1]5
0,/
1*/
0-/
0z5
0Q.
1S.
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
0&-
1P%
1G#
1T#
0g%
0S#
0h%
1i%
1j&
0j'
1k'
0l(
1m(
0m)
1n)
0l*
1m*
0m+
1n+
0p,
1s+
1q,
1R#
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
10#
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0+/
0O7
0o.
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
1s.
0*/
0j5
1^5
0q,
0n+
0m*
0n)
0m(
0k'
0i%
1h%
0j&
1j'
1k'
1m(
1n)
1m*
1n+
1q,
1S#
1g%
1&-
19&
1:'
1n(
1n*
1=*
1o+
1r,
1V7
1T7
1S7
1R7
1Q7
1P7
1O7
0./
0'0
0w1
0~0
0p2
0i3
0b4
0^5
0s.
0O7
0P7
0Q7
0R7
0S7
0T7
1U7
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0k'
1l(
1i%
0i%
0V7
1T7
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0m(
1m)
1V7
zj
zi
zh
zg
zf
ze
zd
zc
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#140000
0)
0)!
0u"
#150000
1)
1)!
1u"
1!.
0#.
0$.
0".
1L7
1N7
1M7
0K7
0/#
1z"
0,#
17#
0x"
1;#
0w"
05#
0|,
1z,
0y"
0~"
0!#
16#
09#
1Z%
0`%
1},
0z6
1g6
0f6
1-7
0{6
1%7
1)7
0]7
1<.
1|6
0_7
0^7
1,7
1\7
0<"
0:"
0;"
1="
1/#
0z"
07#
0z,
1B#
00#
1<#
06#
0},
0E#
0?#
1J#
1m'
18#
04%
1:&
0:#
0L#
0Z%
0;$
1X$
0P%
1;'
1{,
0[7
1]7
1^7
0\7
0I!
0K!
0J!
1H!
0B#
0(/
1j5
0H.
1Q.
1f6
1i6
1+7
0)/
1z5
0!/
0d6
1$7
1(7
1z6
1{6
0s
0r
0q
1p
10#
08#
0{,
1C#
1[7
0:&
0;'
0F#
0H#
1Q#
1Q%
1h&
0R#
1.$
0X$
1i'
0C#
0C.
1H.
0U.
1+/
0p.
0i5
0[5
1,/
1-/
1(/
1)/
0G#
0T#
1k(
1l)
1k*
1l+
1o,
1;&
1<'
1o'
1o(
1p(
1>*
1o*
1p*
1p+
1q+
0s+
1s,
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
1j&
0j'
1k'
0l(
0T7
0U7
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1o.
0z.
0{.
0|.
0}.
0j.
0=.
0l.
0?.
0A.
1*/
1m(
0m)
0k'
0o'
0p(
0p*
0q+
0m(
1m*
0m+
1n)
0l*
1n+
0p,
1q,
1t+
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
1k&
1l'
1T7
0S7
0n)
0"/
0#/
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
0n.
0O7
0P7
0R7
0Q7
1S7
1z.
1{.
1|.
1}.
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1v,
0l'
0q,
0m*
0n+
1R7
1u,
1i%
0S#
0;&
0j&
1j'
0<'
1k'
1m(
0o(
1m*
0o*
0>*
1n)
1n+
0p+
1q,
0s,
1P7
1Q7
1O7
1"/
0g.
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
0O7
0P7
0R7
0Q7
0S7
0T7
1U7
0V7
0h.
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0v,
0k'
1l(
1j%
0k&
1l'
1v,
1T7
1g.
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0m(
1m)
0g.
0"/
1#/
0$/
0j
0i
0h
0g
0f
0e
0d
0c
0l'
1S7
0n)
1l*
1"/
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
0v,
1g.
#160000
0)
0)!
0u"
#170000
1)
1)!
1u"
1$.
0N7
0;#
1w"
1~"
1!#
1"#
15#
0=#
1|,
0<.
1'7
0|6
0#7
0%7
0)7
1_7
1:"
17#
0<#
1E#
1?#
1@#
16#
1L#
1Z%
0>#
0J#
0m'
1},
0^7
1K!
0z6
1!/
1d6
1&7
0f6
0i6
0{6
0"7
0$7
0(7
1s
18#
0Q#
0Q%
0t+
0.$
1K$
0L.
1U.
1n.
1i5
1[5
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
0u,
1h.
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0%/
0&/
0'/
0(/
0)/
0+/
1S#
1;&
1<'
1o(
1>*
1s,
1o*
1p+
1g%
1&-
19&
1h&
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0p.
0b4
0^5
0s.
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0i%
1j&
0j'
1k'
0l(
1m(
0m)
1m*
0m+
1n)
0l*
1n+
0p,
1q,
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0O7
0P7
0R7
0Q7
0S7
0T7
0U7
1V7
zj
zi
zh
zg
zf
ze
zd
zc
0q,
0m*
0n+
0n)
0m(
0k'
0j%
1k&
1l'
1v,
1T7
1S7
1R7
1P7
1Q7
1O7
0g.
0"/
0#/
1$/
0v,
0l'
1"/
1g.
#180000
0)
0)!
0u"
#190000
1)
1)!
1u"
1#.
0$.
1N7
0M7
07#
1x"
1;#
0w"
0!#
0"#
11#
05#
1=#
0|,
1<.
0'7
1|6
0w6
1#7
1%7
0_7
1^7
0:"
1;"
17#
0x"
1z,
08#
1<#
0?#
0@#
12#
0\%
1^%
0b%
1d%
06#
0L#
0Z%
1##
1>#
0},
0]7
0^7
0K!
1J!
0z,
1z6
0&7
1f6
1i6
1{6
0v.
1w.
0c5
1d5
0v6
1"7
1$7
0s
1r
18#
1{,
1]7
1y,
14$
0K$
0{,
1L.
0S.
0~6
00#
14#
08#
0<#
#200000
0)
0)!
0u"
#210000
1)
1)!
1u"
1^-
0!.
1}-
1`-
0#.
1a-
0s6
1M7
0r6
0I7
1K7
0p6
0/#
1,#
13#
1v"
07#
1"#
1(#
1-#
15#
19#
0=#
1|,
0<.
1'7
0-7
0|6
0y6
0t6
0#7
1^7
0u6
0Z7
0,7
1\7
0;"
1?"
0="
1$#
1@#
1+#
1.#
16#
1:#
1L#
1U%
0##
0>#
1U#
1},
0J!
1F!
0H!
0z6
0j6
1&7
0e6
0i6
0+7
0{6
0x6
0"7
0r
0p
1n
1'#
10#
1C#
18#
1<#
0y,
1)$
04$
1{,
1S.
0V.
1~6
0$#
0'#
0+#
00#
08#
0C#
0{,
#220000
0)
0)!
0u"
#230000
1)
1)!
1u"
1$.
0N7
0v"
0;#
1w"
0"#
0(#
0-#
01#
09#
0|,
1<.
1-7
1w6
1y6
1t6
1#7
1_7
1u6
1:"
17#
0<#
0@#
1J#
0U#
0.#
02#
1\%
0^%
1b%
0d%
0:#
0U%
1Z%
0},
0^7
1K!
1z6
0f6
1e6
1+7
1v.
0w.
1c5
0d5
1v6
1x6
1j6
0d6
1"7
1s
18#
1G#
1T#
1Q#
1Q%
0)$
1H$
0M.
1V.
0i5
0[5
0*/
0k&
1o'
1p(
1p*
1q+
1t,
0R#
0:&
0;'
0j(
0k)
0k+
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1%/
1&/
1'/
1(/
1)/
1+/
0i.
0z.
0{.
0|.
0}.
1#/
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1i%
0S#
0;&
0j&
1j'
0<'
0o'
1k'
1m(
0o(
0p(
1m*
0o*
0p*
0>*
1n)
1n+
0p+
0q+
1q,
0t,
0s,
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
1i.
0O7
1z.
0P7
0R7
1{.
0Q7
1|.
0S7
0T7
1}.
1U7
0V7
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0k'
1l(
1T7
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0m(
1m)
0j
0i
0h
0g
0f
0e
0d
0c
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#240000
0)
0)!
0u"
#250000
1)
1)!
1u"
1#.
0$.
0y-
1g7
1N7
0M7
07#
1x"
1;#
0w"
0~"
1!#
05#
19#
0i%
1V7
0-7
1|6
0%7
1)7
0_7
1^7
0m"
0:"
1;"
17#
0x"
1z,
08#
1<#
0E#
1?#
06#
1:#
0Z%
1`%
0]7
0^7
0'"
0K!
1J!
0z,
0g6
1f6
0+7
1{6
0$7
1(7
0(
0s
1r
18#
1{,
1]7
0G#
1H#
1;$
0H$
14%
0{,
0z5
1M.
0Q.
0,/
1*/
0h%
1i%
0i&
1j&
0j'
1k'
0l(
1m(
0m)
1n)
0l*
1m*
0m+
1n+
0p,
1r+
1s+
1q,
1P%
0j5
0O7
0o.
0r.
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0q,
0n+
0m*
0n)
0m(
0k'
0j&
0i%
1j%
1k&
1l'
1v,
0R%
1V7
1U7
1T7
1S7
1R7
1Q7
1P7
1O7
1h5
0g.
0"/
0#/
0$/
0v,
0l'
0k&
0j%
1g%
1&-
1$/
1#/
1"/
1g.
0^5
0s.
1i%
0V7
1("
1j%
1}!
0$/
1j
#260000
0)
0)!
0u"
#270000
1)
1)!
1u"
1$.
1y-
0g7
0N7
0;#
1w"
1~"
0!#
1"#
15#
09#
1S#
0i%
1i&
0r+
1r.
1V7
1-7
0|6
0#7
1%7
0)7
1_7
1m"
1:"
1j&
07#
1x"
0<#
1E#
0?#
1@#
0J#
1U#
16#
0:#
1Z%
0`%
0j%
1^7
0U7
1'"
1K!
1z,
1$/
1g6
0f6
1+7
0{6
0j6
1d6
0"7
1$7
0(7
1(
1s
1k&
08#
0]7
0H#
0T#
0Q#
0Q%
1d$
0;$
1H$
04%
0#/
1{,
1z5
0M.
1Q.
0E.
1i5
1[5
1,/
1h%
1i%
0i&
0j&
1j'
1k'
1m(
1n)
1m*
1n+
0s+
1q,
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
08&
09'
0g(
0h)
0<*
0h+
0l,
10%
0P%
1j5
1//
1(0
1x1
1!1
1q2
1j3
1c4
0%/
0&/
0'/
0(/
0)/
0+/
0O7
1o.
0P7
0Q7
0R7
0S7
0T7
1U7
0V7
0k'
1l(
1j&
0j'
0i%
1i&
1j%
0k&
1l'
1v,
1;&
1<'
1o(
1>*
1s,
1o*
1p+
19&
1h&
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
1V7
0U7
1T7
0j&
1j'
1k'
0l(
0m(
1m)
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0p.
0b4
0g.
0"/
1#/
0$/
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0l'
1k&
0j%
1S7
0T7
1U7
1j&
0j'
0m*
0n+
0q,
0m)
1$/
0#/
1"/
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0k&
1l'
1O7
1P7
1Q7
0U7
zj
zi
zh
zg
zf
ze
zd
zc
0n)
0k'
0"/
1#/
1k&
1T7
1R7
0#/
0v,
0l'
1"/
1g.
#280000
0)
0)!
0u"
#290000
1)
1)!
1u"
0#.
0$.
11%
1".
0L7
0|5
1N7
1M7
17#
0x"
1;#
0w"
1|,
14%
0z,
1y"
1(#
11#
06#
0L#
0Z%
1f6
1i6
1{6
0w6
0t6
1]7
0z5
0<.
0_7
0^7
1<"
0:"
0;"
1/#
07#
1z,
0y"
1<#
1P%
0{,
1I#
0d$
12#
0\%
1^%
0b%
1d%
18#
1.$
0H$
04%
0]7
1^7
0\7
1I!
0K!
0J!
0/#
1z5
1M.
0U.
0v.
1w.
0c5
1d5
0v6
1E.
0h6
0j5
0s
0r
1q
10#
08#
1{,
1\7
1V#
0.$
14$
1)-
00%
0P%
00#
1j5
0S.
1U.
0f.
15$
#300000
0)
0)!
0u"
#310000
1)
1)!
1u"
1$.
16$
1,.
0E7
0I6
0N7
0;#
1w"
0~"
1!#
0"#
0(#
01#
1=#
0|,
1:$
1*-
1--
1.-
1/-
0G6
1<.
0'7
1w6
1t6
1#7
0%7
1)7
1_7
1:"
17#
0<#
0E#
1?#
0@#
0I#
1d$
02#
1\%
0^%
1b%
0d%
1>#
0U#
1b$
0^7
1K!
076
1j6
0&7
1v.
0w.
1c5
0d5
1v6
0E.
1h6
1"7
0$7
1(7
1s
1H"
1G"
1F"
1C"
18#
1>%
1.$
04$
0:$
1A#
0V#
0d$
0)-
1M!
1N!
1O!
1R!
1E.
1f.
0}6
1G6
1S.
0U.
11
1.
1-
1,
0b$
10#
04#
1<#
0{,
05$
0>%
176
#320000
0)
0)!
0u"
#330000
1)
1)!
1u"
1!.
0}-
1#.
0".
1L7
0M7
1I7
0K7
1/#
0,#
03#
07#
1x"
1|,
1v"
0z,
1"#
1(#
1-#
16#
19#
0=#
1L#
1Z%
0f6
0i6
1'7
0-7
0{6
0y6
0t6
0#7
1]7
0u6
0<.
1^7
1Z7
1,7
0\7
0<"
1;"
0?"
1="
1z,
1},
1@#
0.$
1H$
14%
0>#
0]7
0I!
1J!
0F!
1H!
1&7
0z5
0M.
1U.
0"7
0z6
1r
0q
1p
0n
0H$
1K$
0A#
1y,
0~6
1}6
0L.
1M.
00#
0<#
1{,
#340000
0)
0)!
0u"
#350000
1)
0V
0W
1)!
0,!
0+!
0]%
0c%
1u"
14.
17.
0!.
0$.
1".
0L7
1N7
1K7
0/#
1,#
1;#
0w"
0|,
0z,
1y"
1~"
0!#
0"#
0-#
11#
06#
09#
0Z%
1`%
0},
1z6
0g6
1f6
1-7
1{6
0w6
1y6
1#7
1%7
0)7
1]7
1<.
0_7
0,7
1\7
1<"
0:"
0="
1/#
17#
0x"
1$#
1+#
1E#
0?#
0@#
1J#
1M#
12#
0\%
0b%
08#
04%
0L#
0`%
1.$
0K$
1P%
0{,
0^7
0\7
1I!
0K!
0H!
1z,
0y"
0j5
1L.
0U.
1g6
1i6
1z5
1w.
1d5
0v6
0c6
0d6
1"7
1$7
0(7
0s
1q
0p
0]7
1G#
1T#
0y,
14#
0.$
14$
1:$
0P%
1O#
1g&
1h'
1i(
1j)
1j*
1j+
1n,
0/#
1\7
0k.
0>.
0m.
0@.
0B.
0D.
0q.
0]5
1j5
0G6
0S.
1U.
1~6
0*/
0k&
1o'
1p(
1p*
1q+
1t,
0$#
0+#
04#
18#
1<#
1{,
1b$
0R#
09&
0:&
0:'
0;'
0j(
0n(
0k)
0=*
0n*
0k+
0o+
0r,
1'-
1(-
1./
1'0
1%/
1~0
1w1
1&/
1p2
1'/
1(/
1i3
1)/
1b4
1+/
076
0i.
0z.
0{.
0|.
0}.
1#/
0;&
0h&
0<'
0i'
0o'
0k(
0k*
0o,
0o(
0p(
0l)
0>*
0o*
0p*
0l+
0p+
0q+
0s,
1z.
1=.
1{.
1?.
1|.
1j.
1l.
1A.
1}.
1C.
1p.
1("
0/"
0."
0-"
0,"
0+"
0*"
0)"
0j&
1j'
1k'
1m(
1n)
1q,
0t,
1m*
1n+
1}!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0P7
0Q7
1i.
0O7
0R7
0S7
0T7
1U7
1j
0i
0h
0g
0f
0e
0d
0c
0k'
1l(
1T7
0m(
1m)
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#360000
0)
0)!
0u"
#370000
1)
1)!
1u"
1$.
0N7
0v"
0;#
1w"
1!#
0(#
01#
19#
1=#
1|,
0<.
0'7
0-7
1w6
1t6
0%7
1_7
1u6
1:"
07#
1x"
0<#
1?#
0M#
1Q#
1Q%
02#
1\%
1b%
1:#
1L#
1`%
1>#
0J#
1^7
1K!
0z,
1y"
1d6
0&7
0g6
0i6
0+7
0w.
0d5
1v6
0i5
0[5
1c6
0$7
1s
08#
1]7
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
0:$
04$
1;$
0b$
14%
1F#
0G#
1H#
0T#
0O#
0Q#
0Q%
0g&
0h'
0i(
0j)
0j*
0j+
0n,
1/#
0{,
0\7
1k.
1>.
1m.
1@.
1B.
1D.
1q.
1i5
1[5
1]5
0,/
1*/
0-/
0z5
176
0Q.
1S.
1G6
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
0&-
1P%
1G#
1T#
0g%
0S#
0h%
1i%
1j&
0j'
1k'
0l(
1m(
0m)
1n)
0l*
1m*
0m+
1n+
0p,
1s+
1q,
1R#
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
10#
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0+/
0O7
0o.
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
1s.
0*/
0j5
1^5
0q,
0n+
0m*
0n)
0m(
0k'
0i%
1h%
0j&
1j'
1k'
1m(
1n)
1m*
1n+
1q,
1S#
1g%
1&-
19&
1:'
1n(
1n*
1=*
1o+
1r,
1V7
1T7
1S7
1R7
1Q7
1P7
1O7
0./
0'0
0w1
0~0
0p2
0i3
0b4
0^5
0s.
0O7
0P7
0Q7
0R7
0S7
0T7
1U7
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0k'
1l(
1i%
0i%
0V7
1T7
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0m(
1m)
1V7
zj
zi
zh
zg
zf
ze
zd
zc
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#380000
0)
0)!
0u"
#390000
1)
1)!
1u"
1!.
0#.
0$.
0".
1L7
1N7
1M7
0K7
0/#
1z"
0,#
17#
0x"
1;#
0w"
05#
0|,
1z,
0y"
0~"
0!#
16#
09#
1Z%
0`%
1},
0z6
1g6
0f6
1-7
0{6
1%7
1)7
0]7
1<.
1|6
0_7
0^7
1,7
1\7
0<"
0:"
0;"
1="
1/#
0z"
07#
0z,
1B#
00#
1<#
06#
0},
0E#
0?#
1J#
1m'
18#
04%
1:&
0:#
0L#
0Z%
0;$
1X$
0P%
1;'
1{,
0[7
1]7
1^7
0\7
0I!
0K!
0J!
1H!
0B#
0(/
1j5
0H.
1Q.
1f6
1i6
1+7
0)/
1z5
0!/
0d6
1$7
1(7
1z6
1{6
0s
0r
0q
1p
10#
08#
0{,
1C#
1[7
0:&
0;'
0F#
0H#
1Q#
1Q%
1h&
0R#
1.$
0X$
1i'
0C#
0C.
1H.
0U.
1+/
0p.
0i5
0[5
1,/
1-/
1(/
1)/
0G#
0T#
1k(
1l)
1k*
1l+
1o,
1;&
1<'
1o'
1o(
1p(
1>*
1o*
1p*
1p+
1q+
0s+
1s,
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
1j&
0j'
1k'
0l(
0T7
0U7
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1o.
0z.
0{.
0|.
0}.
0j.
0=.
0l.
0?.
0A.
1*/
1m(
0m)
0k'
0o'
0p(
0p*
0q+
0m(
1m*
0m+
1n)
0l*
1n+
0p,
1q,
1t+
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
1k&
1l'
1T7
0S7
0n)
0"/
0#/
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
0n.
0O7
0P7
0R7
0Q7
1S7
1z.
1{.
1|.
1}.
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1v,
0l'
0q,
0m*
0n+
1R7
1u,
1i%
0S#
0;&
0j&
1j'
0<'
1k'
1m(
0o(
1m*
0o*
0>*
1n)
1n+
0p+
1q,
0s,
1P7
1Q7
1O7
1"/
0g.
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
0O7
0P7
0R7
0Q7
0S7
0T7
1U7
0V7
0h.
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0v,
0k'
1l(
1j%
0k&
1l'
1v,
1T7
1g.
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0m(
1m)
0g.
0"/
1#/
0$/
0j
0i
0h
0g
0f
0e
0d
0c
0l'
1S7
0n)
1l*
1"/
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
0v,
1g.
#400000
0)
0)!
0u"
#410000
1)
1)!
1u"
1$.
0N7
0;#
1w"
1~"
1!#
1"#
15#
0=#
1|,
0<.
1'7
0|6
0#7
0%7
0)7
1_7
1:"
17#
0<#
1E#
1?#
1@#
16#
1L#
1Z%
0>#
0J#
0m'
1},
0^7
1K!
0z6
1!/
1d6
1&7
0f6
0i6
0{6
0"7
0$7
0(7
1s
18#
14%
0Q#
0Q%
0t+
0.$
1K$
0L.
1U.
1n.
1i5
1[5
0z5
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
0u,
1h.
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0%/
0&/
0'/
0(/
0)/
0+/
1S#
1;&
1<'
1o(
1>*
1s,
1o*
1p+
1g%
1&-
19&
1h&
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0p.
0b4
0^5
0s.
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0i%
1j&
0j'
1k'
0l(
1m(
0m)
1m*
0m+
1n)
0l*
1n+
0p,
1q,
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0O7
0P7
0R7
0Q7
0S7
0T7
0U7
1V7
zj
zi
zh
zg
zf
ze
zd
zc
0q,
0m*
0n+
0n)
0m(
0k'
0j%
1k&
1l'
1v,
1T7
1S7
1R7
1P7
1Q7
1O7
0g.
0"/
0#/
1$/
0v,
0l'
1"/
1g.
#420000
0)
0)!
0u"
#430000
1)
1)!
1u"
1#.
0$.
1N7
0M7
07#
1x"
1;#
0w"
0!#
0"#
11#
05#
1=#
0|,
1<.
0'7
1|6
0w6
1#7
1%7
0_7
1^7
0:"
1;"
17#
0x"
1z,
08#
1<#
0?#
0@#
12#
0\%
0b%
06#
0L#
0Z%
1##
1>#
0},
0]7
0^7
0K!
1J!
0z,
1z6
0&7
1f6
1i6
1{6
1w.
1d5
0v6
1"7
1$7
0s
1r
18#
1{,
1]7
04%
1y,
14$
1:$
0K$
0{,
1L.
0G6
0S.
0~6
1z5
00#
14#
08#
0<#
1b$
076
#440000
0)
0)!
0u"
#450000
1)
1X
1)!
1-!
1~,
1u"
0;.
0!.
1}-
0#.
1M7
0I7
1K7
0/#
1,#
13#
1v"
07#
1"#
1(#
1-#
15#
19#
0=#
1|,
0<.
1'7
0-7
0|6
0y6
0t6
0#7
1^7
0u6
0Z7
0,7
1\7
0;"
1?"
0="
1$#
1@#
1+#
1.#
16#
1:#
1L#
1U%
0##
0>#
1U#
1},
0J!
1F!
0H!
0z6
0j6
1&7
0e6
0i6
0+7
0{6
0x6
0"7
0r
0p
1n
1'#
10#
1C#
18#
1<#
0b$
0y,
1)$
04$
0:$
1{,
1G6
1S.
0V.
1~6
176
0$#
0'#
0+#
00#
08#
0C#
0{,
#460000
0)
0)!
0u"
#470000
1)
1)!
1u"
1$.
0N7
0v"
0;#
1w"
0"#
0(#
0-#
01#
09#
0|,
1<.
1-7
1w6
1y6
1t6
1#7
1_7
1u6
1:"
17#
0<#
0@#
1J#
0U#
0.#
02#
1\%
1b%
0:#
0U%
1Z%
0},
0^7
1K!
1z6
0f6
1e6
1+7
0w.
0d5
1v6
1x6
1j6
0d6
1"7
1s
18#
1G#
1T#
1Q#
1Q%
14%
0)$
1H$
0M.
1V.
0z5
0i5
0[5
0*/
0k&
1o'
1p(
1p*
1q+
1t,
0R#
0:&
0;'
0j(
0k)
0k+
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
1P%
0j5
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1%/
1&/
1'/
1(/
1)/
1+/
0i.
0z.
0{.
0|.
0}.
1#/
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
0R%
1h5
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1i%
0S#
0;&
0j&
1j'
0<'
0o'
1k'
1m(
0o(
0p(
1m*
0o*
0p*
0>*
1n)
1n+
0p+
0q+
1q,
0t,
0s,
1g%
1&-
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
0^5
0s.
1i.
0O7
1z.
0P7
0R7
1{.
0Q7
1|.
0S7
0T7
1}.
1U7
0V7
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0k'
1l(
0i%
1S#
1T7
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0m(
1m)
1V7
0j
0i
0h
0g
0f
0e
0d
0c
1("
1S7
0n)
1l*
1}!
1R7
1j
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#480000
0)
0)!
0u"
#490000
1)
1)!
1u"
1#.
0$.
1N7
0M7
07#
1x"
1;#
0w"
0~"
1!#
05#
19#
0-7
1|6
0%7
1)7
0_7
1^7
0:"
1;"
17#
0x"
1z,
08#
1<#
0E#
1?#
06#
1:#
0Z%
1`%
0]7
0^7
0K!
1J!
0z,
0g6
1f6
0+7
1{6
0$7
1(7
0s
1r
18#
1{,
1]7
0G#
1H#
1;$
0H$
0{,
1M.
0Q.
0,/
1*/
0h%
1i%
1j&
0j'
1k'
0l(
1m(
0m)
1n)
0l*
1m*
0m+
1n+
0p,
1s+
1q,
0O7
0o.
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0q,
0n+
0m*
0n)
0m(
0k'
0i%
1j%
1k&
1l'
1v,
1V7
1T7
1S7
1R7
1Q7
1P7
1O7
0g.
0"/
0#/
0$/
0v,
0l'
0j%
1$/
1"/
1g.
#500000
0)
0)!
0u"
#510000
1)
1)!
1u"
1$.
0y-
1x-
0f7
1g7
0N7
0;#
1w"
1~"
0!#
1"#
15#
09#
0S#
1i%
0i&
1r+
0j&
1j'
0s+
1o.
1U7
0r.
0V7
1-7
0|6
0#7
1%7
0)7
1_7
1n"
0m"
1:"
1k'
1j&
0j'
07#
1x"
0<#
1E#
0?#
1@#
0J#
1U#
16#
0:#
1Z%
0`%
1j%
0k&
1^7
0U7
0T7
1&"
0'"
1K!
1z,
0k'
1#/
0$/
1g6
0f6
1+7
0{6
0j6
1d6
0"7
1$7
0(7
0(
1'
1s
1l'
1k&
08#
1T7
0]7
0H#
0T#
0Q#
0Q%
1d$
0;$
1H$
0#/
0"/
1{,
0l'
0M.
1Q.
0E.
1i5
1[5
1,/
1"/
1S#
1h%
0i%
0j&
1j'
1k'
1m(
1n)
1m*
1n+
0r+
1q,
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
08&
09'
0g(
0h)
0<*
0h+
0l,
10%
1//
1(0
1x1
1!1
1q2
1j3
1c4
0%/
0&/
0'/
0(/
0)/
0+/
0O7
1r.
0P7
0Q7
0R7
0S7
0T7
1U7
1V7
0k'
1l(
1i%
0j%
0k&
1l'
1v,
1;&
1<'
1o(
1>*
1s,
1o*
1p+
19&
1h&
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
0V7
1T7
0m(
1m)
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0p.
0b4
0g.
0"/
1#/
1$/
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0l'
1j%
1S7
1j&
0j'
1k'
0l(
1m(
0m)
0m*
0n+
0q,
0$/
1"/
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
1O7
1P7
1Q7
0S7
0T7
0U7
zj
zi
zh
zg
zf
ze
zd
zc
0n)
0m(
0k'
1k&
1l'
1T7
1S7
1R7
0"/
0#/
0v,
0l'
1"/
1g.
#520000
0)
0)!
0u"
#530000
1)
1)!
1u"
0#.
0$.
01%
1-&
1".
0L7
0n4
1|5
1N7
1M7
17#
0x"
1;#
0w"
1|,
04%
11&
0z,
1y"
1(#
11#
06#
0L#
0Z%
1f6
1i6
1{6
0w6
0t6
1]7
0j4
1z5
0<.
0_7
0^7
1<"
0:"
0;"
1/#
07#
1z,
0y"
1<#
0P%
0{,
1I#
0d$
12#
0\%
0b%
18#
1.$
0H$
0]7
1^7
0\7
1I!
0K!
0J!
0/#
1M.
0U.
1w.
1d5
0v6
1E.
0h6
1j5
0s
0r
1q
10#
08#
1{,
1\7
1V#
0.$
14$
1:$
01&
1)-
00%
00#
1j4
0G6
0S.
1U.
0f.
15$
1b$
076
#540000
0)
0)!
0u"
#550000
1)
1)!
1u"
1$.
06$
1S&
0,.
1+.
0D7
1E7
0C5
1I6
0N7
0;#
1w"
0~"
1!#
0"#
0(#
01#
1=#
0|,
0:$
1U&
0*-
1,-
0--
0.-
00-
0A5
1G6
1<.
0'7
1w6
1t6
1#7
0%7
1)7
1_7
1:"
17#
0<#
0E#
1?#
0@#
0I#
1d$
02#
1\%
1b%
1>#
0U#
0b$
1e&
0^7
1K!
015
176
1j6
0&7
0w.
0d5
1v6
0E.
1h6
1"7
0$7
1(7
1s
0I"
0G"
0F"
1E"
0C"
18#
1>%
1.$
04$
11&
0U&
1A#
0V#
0d$
0)-
0L!
0N!
0O!
1P!
0R!
1E.
1f.
0}6
1A5
0j4
1S.
0U.
01
1/
0.
0-
0+
0e&
10#
04#
1<#
0{,
05$
0>%
115
#560000
0)
0)!
0u"
#570000
1)
1)!
1u"
1!.
0}-
1#.
0".
1L7
0M7
1I7
0K7
1/#
0,#
03#
07#
1x"
1|,
1v"
0z,
1"#
1(#
1-#
16#
19#
0=#
1L#
1Z%
0f6
0i6
1'7
0-7
0{6
0y6
0t6
0#7
1]7
0u6
0<.
1^7
1Z7
1,7
0\7
0<"
1;"
0?"
1="
1z,
1},
1@#
0.$
1H$
17&
0>#
0]7
0I!
1J!
0F!
1H!
1&7
0d4
0M.
1U.
0"7
0z6
1r
0q
1p
0n
0H$
1K$
01&
0A#
1y,
0~6
1}6
1j4
0L.
1M.
07&
00#
0<#
1{,
1d4
#580000
0)
0)!
0u"
#590000
1)
1)!
1u"
0!.
0$.
1".
0L7
1N7
1K7
0/#
1,#
1;#
0w"
0|,
0z,
1y"
1~"
0!#
0"#
0-#
11#
06#
09#
0Z%
1`%
0},
1z6
0g6
1f6
1-7
1{6
0w6
1y6
1#7
1%7
0)7
1]7
1<.
0_7
0,7
1\7
1<"
0:"
0="
1/#
17#
0x"
1$#
1+#
1E#
0?#
0@#
1J#
1M#
12#
0\%
0b%
08#
0L#
0`%
1.$
0K$
11&
0{,
0^7
0\7
1I!
0K!
0H!
1z,
0y"
0j4
1L.
0U.
1g6
1i6
1w.
1d5
0v6
0c6
0d6
1"7
1$7
0(7
0s
1q
0p
0]7
1G#
1T#
0y,
14#
0.$
14$
01&
1U&
1O#
1g&
1h'
1i(
1j)
1j*
1j+
1n,
1!-
0/#
1\7
0b6
0k.
0>.
0m.
0@.
0B.
0D.
0q.
0]5
0A5
1j4
0S.
1U.
1~6
0*/
0j%
0k&
1o'
1p(
1p*
1q+
1t,
0$#
0+#
04#
18#
1<#
1{,
1e&
0R#
09&
0:&
0:'
0;'
0j(
0n(
0k)
0=*
0n*
0k+
0o+
0r,
1'-
1(-
0f%
0&-
1^5
1t.
1./
1'0
1%/
1~0
1w1
1&/
1p2
1'/
1(/
1i3
1)/
1b4
1+/
015
0i.
0z.
0{.
0|.
0}.
1#/
1$/
0;&
0h&
0<'
0i'
0o'
0k(
0k*
0o,
0o(
0p(
0l)
0>*
0o*
0p*
0l+
0p+
0q+
0s,
0g%
0S#
1s.
1z.
1=.
1{.
1?.
1|.
1j.
1l.
1A.
1}.
1C.
1p.
0("
0/"
0."
0-"
0,"
0+"
0*"
0)"
0j&
1j'
1k'
1m(
1n)
1q,
0t,
1m*
1n+
0i%
1i&
0}!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1V7
0P7
0Q7
1i.
0O7
0R7
0S7
0T7
1U7
0j
0i
0h
0g
0f
0e
0d
0c
1j&
0k'
1l(
1T7
0U7
0m(
1m)
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#600000
0)
0)!
0u"
#610000
1)
1)!
1u"
1$.
0x-
1f7
0N7
0v"
0;#
1w"
1!#
0(#
01#
19#
1=#
1|,
0j&
1U7
0<.
0'7
0-7
1w6
1t6
0%7
1_7
1u6
0n"
1:"
07#
1x"
0<#
1?#
0M#
1Q#
1Q%
02#
1\%
1b%
1:#
1L#
1`%
1>#
0J#
1^7
0&"
1K!
0z,
1y"
1d6
0&7
0g6
0i6
0+7
0w.
0d5
1v6
0i5
0[5
1c6
0$7
0'
1s
08#
1]7
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
11&
0U&
04$
1;$
14%
0e&
1F#
0G#
1H#
0T#
0O#
0Q#
0Q%
0g&
0h'
0i(
0j)
0j*
0j+
0n,
0!-
1/#
0{,
0\7
1b6
1k.
1>.
1m.
1@.
1B.
1D.
1q.
1i5
1[5
1]5
0,/
1*/
0-/
115
0z5
0Q.
1S.
1A5
0j4
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1P%
1G#
1T#
0h%
1i%
0i&
1j&
0j'
1k'
0l(
1m(
0m)
1n)
0l*
1m*
0m+
1n+
0p,
1r+
1s+
1q,
1R#
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
1f%
10#
0t.
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0+/
0O7
0o.
0r.
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0*/
0j5
0q,
0n+
0m*
0n)
0m(
0k'
0j&
0i%
1h%
1i%
1j&
1k'
1m(
1n)
1m*
1n+
1q,
1&-
19&
1:'
1n(
1n*
1=*
1o+
1r,
1g%
1V7
1U7
1T7
1S7
1R7
1Q7
1P7
1O7
0s.
0./
0'0
0w1
0~0
0p2
0i3
0b4
0^5
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0i%
1i&
1i%
0i&
1V7
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0j&
1j'
0V7
zj
zi
zh
zg
zf
ze
zd
zc
1j&
0j'
1U7
0k'
1l(
0U7
1k'
0l(
1T7
0m(
1m)
0T7
1m(
0m)
1S7
0n)
1l*
0S7
1n)
0l*
1R7
0m*
1m+
0R7
1m*
0m+
1Q7
0n+
1p,
0Q7
1n+
0p,
1P7
0q,
0P7
1q,
1O7
0O7
#620000
0)
0X
0)!
0-!
0~,
0u"
1;.
#630000
1)
1)!
1u"
1!.
0#.
0$.
0".
1L7
1N7
1M7
0K7
0/#
1z"
0,#
17#
0x"
1;#
0w"
05#
0|,
1z,
0y"
0~"
0!#
16#
09#
1Z%
0`%
1},
0z6
1g6
0f6
1-7
0{6
1%7
1)7
0]7
1<.
1|6
0_7
0^7
1,7
1\7
0<"
0:"
0;"
1="
1/#
0z"
07#
0z,
1B#
00#
1<#
06#
0},
0E#
0?#
1J#
1m'
18#
04%
1:&
0:#
0L#
0Z%
0;$
1X$
0P%
01&
1;'
1{,
0[7
1]7
1^7
0\7
0I!
0K!
0J!
1H!
0B#
0(/
1j4
1j5
0H.
1Q.
1f6
1i6
1+7
0)/
1z5
0!/
0d6
1$7
1(7
1z6
1{6
0s
0r
0q
1p
10#
08#
0{,
1C#
1[7
0:&
11&
0;'
0F#
0H#
1Q#
1Q%
1t+
1h&
0R#
1.$
0X$
1i'
0C#
0C.
1H.
0U.
1+/
0p.
0n.
0i5
0[5
1,/
1-/
1(/
0j4
1)/
0G#
0T#
1k(
1l)
1k*
1l+
1o,
1;&
1<'
1o'
1o(
1p(
1>*
1o*
1p*
1p+
1q+
0r+
0s+
1s,
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
1u,
0j&
1S#
0k'
1T7
1U7
0h.
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1o.
1r.
0z.
0{.
0|.
0}.
0j.
0=.
0l.
0?.
0A.
1*/
1j%
0o'
0p(
0p*
0q+
1v,
0m(
0m*
0n)
0n+
0q,
0u,
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
1w,
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
1h.
1O7
1P7
1R7
1Q7
1S7
0g.
1z.
1{.
1|.
1}.
0$/
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1u,
0v,
0w,
0i%
1i&
0S#
0;&
1j&
0<'
1k'
1m(
0o(
1m*
0o*
0>*
1n)
1n+
0p+
1q,
0s,
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
0O7
0P7
0R7
0Q7
0S7
0T7
0U7
1V7
1g.
0h.
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0j&
1j'
0j%
1k&
1l'
1v,
1U7
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0k'
1l(
0g.
0"/
0#/
1$/
0j
0i
0h
0g
0f
0e
0d
0c
0k&
1T7
0m(
1m)
1#/
0l'
1S7
0n)
1l*
1"/
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
0v,
1g.
1w,
#640000
0)
0)!
0u"
#650000
1)
1)!
1u"
1$.
1x,
0!7
0N7
0;#
1w"
1~"
1!#
1"#
15#
0=#
1|,
0<.
1'7
0|6
0#7
0%7
0)7
1_7
1:"
17#
0<#
1E#
1?#
1@#
16#
1L#
1Z%
0>#
0J#
0m'
1},
0^7
1K!
0z6
1!/
1d6
1&7
0f6
0i6
0{6
0"7
0$7
0(7
1s
18#
17&
1y,
0Q#
0Q%
1n'
0t+
0.$
1K$
01&
1j4
0L.
1U.
1n.
0~.
1i5
1[5
0~6
0d4
00#
1{,
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
0u,
07&
1d4
1h.
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0%/
0&/
0'/
0(/
0)/
0+/
1S#
1;&
1<'
1o(
1>*
1s,
1o*
1p+
1g%
1&-
19&
1h&
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0p.
0b4
0^5
0s.
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
1i%
0i&
1j&
0j'
1k'
0l(
1m(
0m)
1m*
0m+
1n)
0l*
1n+
0p,
1q,
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0O7
0P7
0R7
0Q7
0S7
0T7
0U7
0V7
zj
zi
zh
zg
zf
ze
zd
zc
0q,
0m*
0n+
0n)
0m(
0k'
0j&
1j%
1k&
1l'
1v,
1U7
1T7
1S7
1R7
1P7
1Q7
1O7
0g.
0"/
0#/
0$/
0v,
0l'
0k&
1#/
1"/
1g.
#660000
0)
0)!
0u"
#670000
1)
1)!
1u"
0!.
1#.
0$.
1".
0L7
1N7
0M7
1K7
0/#
1,#
07#
1x"
1;#
0w"
0|,
1v"
1z,
0!#
0"#
1(#
11#
06#
0L#
0Z%
0},
1z6
1f6
1i6
1{6
0w6
0t6
1#7
1%7
0]7
0u6
1<.
0_7
1^7
0,7
1\7
1<"
0:"
1;"
0="
17#
0x"
0z,
1y"
1$#
0?#
0@#
1J#
1+#
1M#
12#
0\%
0b%
08#
1.$
0K$
11&
0{,
1]7
0^7
1I!
0K!
1J!
0H!
1/#
1z,
0y"
0j4
1L.
0U.
1w.
1d5
0v6
0c6
0d6
1"7
1$7
0s
1r
1q
0p
0]7
0\7
1G#
1T#
0y,
14#
1O#
0.$
14$
01&
1U&
1g&
1h'
1i(
1j)
1j*
1j+
1n,
0/#
1\7
0k.
0>.
0m.
0@.
0B.
0D.
0q.
0A5
1j4
0S.
1U.
0]5
1~6
0*/
0j%
1o'
1p(
1p*
1q+
1t,
0$#
0+#
04#
18#
1<#
1{,
0R#
09&
0:&
0:'
0;'
0j(
0n(
0k)
0=*
0n*
0k+
0o+
0r,
1'-
1(-
1e&
015
1./
1'0
1%/
1~0
1w1
1&/
1p2
1'/
1(/
1i3
1)/
1b4
1+/
0i.
0z.
0{.
0|.
0}.
1$/
0;&
0h&
0<'
0i'
0o'
0k(
0k*
0o,
0o(
0p(
0l)
0>*
0o*
0p*
0l+
0p+
0q+
0s,
1z.
1=.
1{.
1?.
1|.
1j.
1l.
1A.
1}.
1C.
1p.
1("
0/"
0."
0-"
0,"
0+"
0*"
0)"
1j&
1k'
1m(
1n)
1q,
0t,
1m*
1n+
1}!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0P7
0Q7
1i.
0O7
0R7
0S7
0T7
0U7
1j
0i
0h
0g
0f
0e
0d
0c
#680000
0)
0)!
0u"
#690000
1)
1)!
1u"
1$.
1y-
0g7
0N7
0v"
0;#
1w"
1!#
0(#
01#
19#
1=#
1|,
0i%
1i&
1V7
0<.
0'7
0-7
1w6
1t6
0%7
1_7
1u6
1m"
1:"
0j&
1j'
07#
1x"
0<#
1?#
0M#
1Q#
1Q%
02#
1\%
1b%
1:#
1L#
1`%
1>#
0J#
1^7
1U7
1'"
1K!
0z,
1y"
0k'
1l(
1d6
0&7
0g6
0i6
0+7
0w.
0d5
1v6
0i5
0[5
1c6
0$7
1(
1s
08#
1T7
1]7
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
11&
0U&
04$
1;$
14%
0e&
1F#
0G#
1H#
0T#
0O#
0Q#
0Q%
0g&
0h'
0i(
0j)
0j*
0j+
0n,
0m(
1m)
1/#
0{,
0\7
1S7
1k.
1>.
1m.
1@.
1B.
1D.
1q.
1i5
1[5
1]5
0,/
1*/
0-/
115
0z5
0Q.
1S.
1A5
0j4
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
0n)
1l*
0&-
1P%
1G#
1T#
0g%
0S#
0h%
1i%
1j&
0j'
1k'
0l(
1m(
0m)
1n)
0l*
0m*
0n+
1s+
0q,
1R#
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
1v,
10#
1R7
1m*
0g.
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0+/
1O7
0o.
1P7
1Q7
0R7
0S7
0T7
0U7
0V7
1s.
0*/
0j5
1^5
0m*
0n)
0m(
0k'
0i%
0Q7
1h%
0j&
1j'
1k'
1m(
1n)
1m*
1n+
1q,
0v,
1S#
1g%
1&-
19&
1:'
1n(
1n*
1=*
1o+
1r,
1V7
1T7
1S7
1R7
1Q7
0./
0'0
0w1
0~0
0p2
0i3
0b4
0^5
0s.
1g.
0O7
0P7
0Q7
0R7
0S7
0T7
1U7
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0k'
1l(
1i%
0i%
0V7
1T7
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0m(
1m)
1V7
zj
zi
zh
zg
zf
ze
zd
zc
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#700000
0)
0)!
0u"
#710000
1)
1)!
1u"
1!.
0#.
0$.
0".
1L7
1N7
1M7
0K7
0/#
1z"
0,#
17#
0x"
1;#
0w"
05#
0|,
1z,
0y"
0~"
0!#
16#
09#
1Z%
0`%
1},
0z6
1g6
0f6
1-7
0{6
1%7
1)7
0]7
1<.
1|6
0_7
0^7
1,7
1\7
0<"
0:"
0;"
1="
1/#
0z"
07#
0z,
1B#
00#
1<#
06#
0},
0E#
0?#
1J#
1m'
18#
04%
1:&
0:#
0L#
0Z%
0;$
1X$
0P%
01&
1;'
1{,
0[7
1]7
1^7
0\7
0I!
0K!
0J!
1H!
0B#
0(/
1j4
1j5
0H.
1Q.
1f6
1i6
1+7
0)/
1z5
0!/
0d6
1$7
1(7
1z6
1{6
0s
0r
0q
1p
10#
08#
0{,
1C#
1[7
0:&
11&
0;'
0F#
0H#
1Q#
1Q%
0n'
1h&
0R#
1.$
0X$
1i'
0C#
0C.
1H.
0U.
1+/
0p.
1~.
0i5
0[5
1,/
1-/
1(/
0j4
1)/
0G#
0T#
1k(
1l)
1k*
1l+
1o,
1;&
1<'
1o'
1o(
1p(
1>*
1o*
1p*
1p+
1q+
0s+
1s,
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
0w,
1j&
0j'
1k'
0l(
0T7
0U7
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1o.
0z.
0{.
0|.
0}.
0j.
0=.
0l.
0?.
0A.
1*/
1m(
0m)
0k'
0o'
0p(
0p*
0q+
0m(
1m*
0m+
1n)
0l*
1n+
0p,
1q,
1t+
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
1k&
1l'
1T7
0S7
0n)
0"/
0#/
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
0n.
0O7
0P7
0R7
0Q7
1S7
1z.
1{.
1|.
1}.
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1v,
0l'
0q,
0m*
0n+
1R7
1u,
1i%
0S#
0;&
0j&
1j'
0<'
1k'
1m(
0o(
1m*
0o*
0>*
1n)
1n+
0p+
1q,
0s,
1P7
1Q7
1O7
1"/
0g.
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
0O7
0P7
0R7
0Q7
0S7
0T7
1U7
0V7
0h.
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0v,
0k'
1l(
1j%
0k&
1l'
1v,
1T7
1g.
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0m(
1m)
0g.
0"/
1#/
0$/
0j
0i
0h
0g
0f
0e
0d
0c
0l'
1S7
0n)
1l*
1"/
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
0v,
1g.
#720000
0)
0)!
0u"
#730000
1)
1)!
1u"
1$.
0x,
1!7
0N7
0;#
1w"
1~"
1!#
1"#
15#
0=#
1|,
0<.
1'7
0|6
0#7
0%7
0)7
1_7
1:"
17#
0<#
1E#
1?#
1@#
16#
1L#
1Z%
0>#
0J#
0m'
1},
0^7
1K!
0z6
1!/
1d6
1&7
0f6
0i6
0{6
0"7
0$7
0(7
1s
18#
17&
0Q#
0Q%
0t+
0.$
1K$
01&
1j4
0L.
1U.
1n.
1i5
1[5
0d4
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
0u,
07&
1d4
1h.
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0%/
0&/
0'/
0(/
0)/
0+/
1S#
1;&
1<'
1o(
1>*
1s,
1o*
1p+
1g%
1&-
19&
1h&
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0p.
0b4
0^5
0s.
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0i%
1j&
0j'
1k'
0l(
1m(
0m)
1m*
0m+
1n)
0l*
1n+
0p,
1q,
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0O7
0P7
0R7
0Q7
0S7
0T7
0U7
1V7
zj
zi
zh
zg
zf
ze
zd
zc
0q,
0m*
0n+
0n)
0m(
0k'
0j%
1k&
1l'
1v,
1T7
1S7
1R7
1P7
1Q7
1O7
0g.
0"/
0#/
1$/
0v,
0l'
1"/
1g.
#740000
0)
0)!
0u"
#750000
1)
1)!
1u"
1#.
0$.
1N7
0M7
07#
1x"
1;#
0w"
0!#
0"#
11#
05#
1=#
0|,
1<.
0'7
1|6
0w6
1#7
1%7
0_7
1^7
0:"
1;"
17#
0x"
1z,
08#
1<#
0?#
0@#
12#
0\%
0b%
06#
0L#
0Z%
1##
1>#
0},
0]7
0^7
0K!
1J!
0z,
1z6
0&7
1f6
1i6
1{6
1w.
1d5
0v6
1"7
1$7
0s
1r
18#
1{,
1]7
1y,
14$
0K$
1U&
0{,
0A5
1L.
0S.
0~6
00#
14#
08#
0<#
1e&
015
#760000
0)
0)!
0u"
#770000
1)
1)!
1u"
0!.
1}-
0#.
1M7
0I7
1K7
0/#
1,#
13#
1v"
07#
1"#
1(#
1-#
15#
19#
0=#
1|,
0<.
1'7
0-7
0|6
0y6
0t6
0#7
1^7
0u6
0Z7
0,7
1\7
0;"
1?"
0="
1$#
1@#
1+#
1.#
16#
1:#
1L#
1U%
0##
0>#
1U#
1},
0J!
1F!
0H!
0z6
0j6
1&7
0e6
0i6
0+7
0{6
0x6
0"7
0r
0p
1n
1'#
10#
1C#
18#
1<#
0e&
0y,
1)$
04$
0U&
1{,
1A5
1S.
0V.
1~6
115
0$#
0'#
0+#
00#
08#
0C#
0{,
#780000
0)
0)!
0u"
#790000
1)
1)!
1u"
1$.
0N7
0v"
0;#
1w"
0"#
0(#
0-#
01#
09#
0|,
1<.
1-7
1w6
1y6
1t6
1#7
1_7
1u6
1:"
17#
0<#
0@#
1J#
0U#
0.#
02#
1\%
1b%
0:#
0U%
1Z%
0},
0^7
1K!
1z6
0f6
1e6
1+7
0w.
0d5
1v6
1x6
1j6
0d6
1"7
1s
18#
1G#
1T#
1Q#
1Q%
0)$
1H$
11&
0j4
0M.
1V.
0i5
0[5
0*/
0k&
1o'
1p(
1p*
1q+
1t,
0R#
0:&
0;'
0j(
0k)
0k+
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
17&
0d4
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1%/
1&/
1'/
1(/
1)/
1+/
0i.
0z.
0{.
0|.
0}.
1#/
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
08&
1c4
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1i%
0S#
0;&
0j&
1j'
0<'
0o'
1k'
1m(
0o(
0p(
1m*
0o*
0p*
0>*
1n)
1n+
0p+
0q+
1q,
0t,
0s,
19&
1h&
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
0p.
0b4
1i.
0O7
1z.
0P7
0R7
1{.
0Q7
1|.
0S7
0T7
1}.
1U7
0V7
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0k'
1l(
1;&
1j&
0j'
1T7
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0m(
1m)
0U7
0j
0i
0h
0g
0f
0e
0d
0c
1)"
1k'
0l(
1S7
0n)
1l*
0T7
1|!
1m(
0m)
1R7
1i
0m*
1m+
0S7
1n)
0l*
1Q7
0n+
1p,
0R7
1m*
0m+
1P7
0q,
0Q7
1n+
0p,
1O7
0P7
1q,
0O7
#800000
0)
0)!
0u"
#810000
1)
1)!
1u"
1#.
0$.
0y-
1x-
0f7
1g7
1N7
0M7
07#
1x"
1;#
0w"
0~"
1!#
05#
19#
0i%
0j&
1j'
1U7
1V7
0-7
1|6
0%7
1)7
0_7
1^7
1n"
0m"
0:"
1;"
0k'
1l(
17#
0x"
1z,
08#
1<#
0E#
1?#
06#
1:#
0Z%
1`%
0]7
0^7
1T7
1&"
0'"
0K!
1J!
0z,
0m(
1m)
0g6
1f6
0+7
1{6
0$7
1(7
0(
1'
0s
1r
18#
1{,
1S7
1]7
0G#
1H#
1;$
0H$
14%
07&
0n)
1l*
0{,
1R7
1d4
0z5
1M.
0Q.
0,/
1*/
0m*
1m+
0h%
1i%
0i&
1j&
1k'
0l(
1m(
0m)
1n)
0l*
1m*
0m+
0n+
1r+
0q,
1P%
18&
1v,
1Q7
1n+
0g.
0c4
0j5
1O7
0r.
1P7
0Q7
0R7
0S7
0T7
0U7
0V7
0n+
0m*
0n)
0m(
0j&
0i%
0P7
1j%
1k&
1l'
0R%
09&
0h&
1V7
1U7
1S7
1R7
1Q7
1P7
1p.
1b4
1h5
0"/
0#/
0$/
0v,
0k&
0j%
1g%
1&-
0;&
1j&
0j'
1$/
1#/
1g.
0U7
0^5
0s.
0)"
0k'
1i%
1k&
1T7
0|!
0#/
0V7
0i
1("
0l'
1j%
1"/
1}!
0$/
1j
#820000
0)
0)!
0u"
#830000
1)
1)!
1u"
1$.
1y-
0g7
0N7
0;#
1w"
1~"
0!#
1"#
15#
09#
1S#
0i%
1i&
0r+
1r.
1V7
1-7
0|6
0#7
1%7
0)7
1_7
1m"
1:"
0j&
1j'
07#
1x"
0<#
1E#
0?#
1@#
0J#
1U#
16#
0:#
1Z%
0`%
0j%
1^7
1U7
1'"
1K!
1z,
1k'
1$/
1g6
0f6
1+7
0{6
0j6
1d6
0"7
1$7
0(7
1(
1s
0k&
08#
0T7
0]7
0H#
0T#
0Q#
0Q%
1d$
0;$
1H$
04%
17&
1#/
1{,
1l'
0d4
1z5
0M.
1Q.
0E.
1i5
1[5
1,/
0"/
1h%
1i%
0i&
1j&
0k'
1l(
1m(
1n)
1m*
1n+
1q,
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
09'
0g(
0h)
0<*
0h+
0l,
10%
0P%
08&
1c4
1j5
1//
1(0
1x1
1!1
1q2
1j3
0%/
0&/
0'/
0(/
0)/
0+/
0O7
0P7
0Q7
0R7
0S7
1T7
0U7
0V7
0m(
1m)
0j&
0i%
1i&
1j%
1k&
0l'
1v,
1;&
1<'
1o(
1>*
1s,
1o*
1p+
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
19&
1h&
1V7
1U7
1S7
1j&
0n)
1l*
0p.
0b4
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0g.
1"/
0#/
0$/
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0k&
0j%
1R7
0U7
1k'
0l(
1m(
0m)
1n)
0l*
0n+
0q,
0j&
1$/
1#/
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
1k&
1U7
1O7
1P7
0R7
0S7
0T7
zj
zi
zh
zg
zf
ze
zd
zc
0m*
0n)
0m(
0#/
1l'
0k&
1S7
1R7
1Q7
1#/
0"/
0v,
1g.
#840000
0)
0)!
0u"
#850000
1)
1)!
1u"
0#.
0$.
11%
1".
0L7
0|5
1N7
1M7
17#
0x"
1;#
0w"
1|,
14%
0z,
1y"
1(#
11#
06#
0L#
0Z%
1f6
1i6
1{6
0w6
0t6
1]7
0z5
0<.
0_7
0^7
1<"
0:"
0;"
1/#
07#
1z,
0y"
1<#
1P%
0{,
1I#
0d$
12#
0\%
0b%
18#
1.$
0H$
04%
07&
0]7
1^7
0\7
1I!
0K!
0J!
0/#
1d4
1z5
1M.
0U.
1w.
1d5
0v6
1E.
0h6
0j5
0s
0r
1q
10#
08#
1{,
1\7
1V#
0.$
14$
01&
1U&
1)-
00%
0P%
00#
1j5
0A5
1j4
0S.
1U.
0f.
15$
1e&
015
#860000
0)
0)!
0u"
#870000
1)
1)!
1u"
1$.
16$
1,.
0E7
0I6
0N7
0;#
1w"
0~"
1!#
0"#
0(#
01#
1=#
0|,
1:$
0,-
1.-
0G6
1<.
0'7
1w6
1t6
1#7
0%7
1)7
1_7
1:"
17#
0<#
0E#
1?#
0@#
0I#
1d$
02#
1\%
1b%
1>#
0U#
1b$
0^7
1K!
076
1j6
0&7
0w.
0d5
1v6
0E.
1h6
1"7
0$7
1(7
1s
1G"
0E"
18#
1>%
1.$
04$
0:$
11&
0U&
1A#
0V#
0d$
0)-
1N!
0P!
1E.
1f.
0}6
1A5
0j4
1G6
1S.
0U.
0/
1-
0b$
0e&
10#
04#
1<#
0{,
05$
0>%
115
176
#880000
0)
0)!
0u"
#890000
1)
1)!
1u"
1!.
0}-
1#.
0".
1L7
0M7
1I7
0K7
1/#
0,#
03#
07#
1x"
1|,
1v"
0z,
1"#
1(#
1-#
16#
19#
0=#
1L#
1Z%
0f6
0i6
1'7
0-7
0{6
0y6
0t6
0#7
1]7
0u6
0<.
1^7
1Z7
1,7
0\7
0<"
1;"
0?"
1="
1z,
1},
1@#
0.$
1H$
14%
17&
0>#
0]7
0I!
1J!
0F!
1H!
1&7
0d4
0z5
0M.
1U.
0"7
0z6
1r
0q
1p
0n
0H$
1K$
01&
0A#
1y,
0~6
1}6
1j4
0L.
1M.
07&
00#
0<#
1{,
1d4
#900000
0)
0)!
0u"
#910000
1)
1)!
1u"
0!.
0$.
1".
0L7
1N7
1K7
0/#
1,#
1;#
0w"
0|,
0z,
1y"
1~"
0!#
0"#
0-#
11#
06#
09#
0Z%
1`%
0},
1z6
0g6
1f6
1-7
1{6
0w6
1y6
1#7
1%7
0)7
1]7
1<.
0_7
0,7
1\7
1<"
0:"
0="
1/#
17#
0x"
1$#
1+#
1E#
0?#
0@#
1J#
1M#
12#
0\%
0b%
08#
04%
0L#
0`%
1.$
0K$
1P%
11&
0{,
0^7
0\7
1I!
0K!
0H!
1z,
0y"
0j4
0j5
1L.
0U.
1g6
1i6
1z5
1w.
1d5
0v6
0c6
0d6
1"7
1$7
0(7
0s
1q
0p
0]7
1G#
1T#
0y,
14#
0.$
14$
1:$
01&
1U&
0P%
1O#
1g&
1h'
1i(
1j)
1j*
1j+
1n,
0/#
1\7
0k.
0>.
0m.
0@.
0B.
0D.
0q.
0]5
1j5
0A5
1j4
0G6
0S.
1U.
1~6
0*/
0l'
1o'
1p(
1p*
1q+
1t,
0$#
0+#
04#
18#
1<#
1{,
1b$
1e&
0R#
09&
0:&
0:'
0;'
0j(
0n(
0k)
0=*
0n*
0k+
0o+
0r,
1'-
1(-
1./
1'0
1%/
1~0
1w1
1&/
1p2
1'/
1(/
1i3
1)/
1b4
1+/
015
076
0i.
0z.
0{.
0|.
0}.
1"/
0;&
0h&
0<'
0i'
0o'
0k(
0k*
0o,
0o(
0p(
0l)
0>*
0o*
0p*
0l+
0p+
0q+
0s,
1z.
1=.
1{.
1?.
1|.
1j.
1l.
1A.
1}.
1C.
1p.
1("
0/"
0."
0-"
0,"
0+"
0*"
0)"
1j&
0k'
1l(
1m(
1n)
1q,
0t,
1m*
1n+
1}!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0P7
0Q7
1i.
0O7
0R7
0S7
1T7
0U7
1j
0i
0h
0g
0f
0e
0d
0c
0m(
1m)
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#920000
0)
0)!
0u"
#930000
1)
1)!
1u"
1$.
0x-
1f7
0N7
0v"
0;#
1w"
1!#
0(#
01#
19#
1=#
1|,
0j&
1U7
0<.
0'7
0-7
1w6
1t6
0%7
1_7
1u6
0n"
1:"
07#
1x"
0<#
1?#
0M#
1Q#
1Q%
02#
1\%
1b%
1:#
1L#
1`%
1>#
0J#
1^7
0&"
1K!
0z,
1y"
1d6
0&7
0g6
0i6
0+7
0w.
0d5
1v6
0i5
0[5
1c6
0$7
0'
1s
08#
1]7
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
0:$
11&
0U&
04$
1;$
0b$
14%
0e&
1F#
0G#
1H#
0T#
0O#
0Q#
0Q%
0g&
0h'
0i(
0j)
0j*
0j+
0n,
1/#
0{,
0\7
1k.
1>.
1m.
1@.
1B.
1D.
1q.
1i5
1[5
1]5
0,/
1*/
0-/
115
0z5
176
0Q.
1S.
1A5
0j4
1G6
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
0&-
1P%
1G#
1T#
0g%
0S#
0h%
1i%
1j&
0j'
1k'
0l(
1m(
0m)
1n)
0l*
1m*
0m+
1n+
0p,
1s+
1q,
1R#
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
10#
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0+/
0O7
0o.
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
1s.
0*/
0j5
1^5
0q,
0n+
0m*
0n)
0m(
0k'
0i%
1h%
0j&
1j'
1k'
1m(
1n)
1m*
1n+
1q,
1S#
1g%
1&-
19&
1:'
1n(
1n*
1=*
1o+
1r,
1V7
1T7
1S7
1R7
1Q7
1P7
1O7
0./
0'0
0w1
0~0
0p2
0i3
0b4
0^5
0s.
0O7
0P7
0Q7
0R7
0S7
0T7
1U7
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0k'
1l(
1i%
0i%
0V7
1T7
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0m(
1m)
1V7
zj
zi
zh
zg
zf
ze
zd
zc
1S7
0n)
1l*
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
#940000
0)
0)!
0u"
#950000
1)
1)!
1u"
1!.
0#.
0$.
0".
1L7
1N7
1M7
0K7
0/#
1z"
0,#
17#
0x"
1;#
0w"
05#
0|,
1z,
0y"
0~"
0!#
16#
09#
1Z%
0`%
1},
0z6
1g6
0f6
1-7
0{6
1%7
1)7
0]7
1<.
1|6
0_7
0^7
1,7
1\7
0<"
0:"
0;"
1="
1/#
0z"
07#
0z,
1B#
00#
1<#
06#
0},
0E#
0?#
1J#
1m'
18#
04%
1:&
0:#
0L#
0Z%
0;$
1X$
0P%
01&
1;'
1{,
0[7
1]7
1^7
0\7
0I!
0K!
0J!
1H!
0B#
0(/
1j4
1j5
0H.
1Q.
1f6
1i6
1+7
0)/
1z5
0!/
0d6
1$7
1(7
1z6
1{6
0s
0r
0q
1p
10#
08#
0{,
1C#
1[7
0:&
11&
0;'
0F#
0H#
1Q#
1Q%
1h&
0R#
1.$
0X$
1i'
0C#
0C.
1H.
0U.
1+/
0p.
0i5
0[5
1,/
1-/
1(/
0j4
1)/
0G#
0T#
1k(
1l)
1k*
1l+
1o,
1;&
1<'
1o'
1o(
1p(
1>*
1o*
1p*
1p+
1q+
0s+
1s,
1'-
1(-
1R%
18&
19'
1g(
1h)
1<*
1h+
1l,
1j&
0j'
1k'
0l(
0T7
0U7
0//
0(0
0x1
0!1
0q2
0j3
0c4
0h5
1o.
0z.
0{.
0|.
0}.
0j.
0=.
0l.
0?.
0A.
1*/
1m(
0m)
0k'
0o'
0p(
0p*
0q+
0m(
1m*
0m+
1n)
0l*
1n+
0p,
1q,
1t+
0g%
0&-
09&
0h&
0:'
0i'
0k(
0n(
0l)
0n*
0=*
0k*
0l+
0o+
0o,
0r,
1k&
1l'
1T7
0S7
0n)
0"/
0#/
1./
1j.
1'0
1=.
1l.
1w1
1~0
1?.
1p2
1A.
1C.
1i3
1p.
1b4
1^5
1s.
0n.
0O7
0P7
0R7
0Q7
1S7
1z.
1{.
1|.
1}.
1)"
1*"
1+"
1,"
1-"
1."
1/"
1("
1v,
0l'
0q,
0m*
0n+
1R7
1u,
1i%
0S#
0;&
0j&
1j'
0<'
1k'
1m(
0o(
1m*
0o*
0>*
1n)
1n+
0p+
1q,
0s,
1P7
1Q7
1O7
1"/
0g.
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1}!
0O7
0P7
0R7
0Q7
0S7
0T7
1U7
0V7
0h.
1j
1i
1h
1g
1f
1e
1d
1c
0/"
0."
0,"
0-"
0+"
0*"
0)"
0("
0v,
0k'
1l(
1j%
0k&
1l'
1v,
1T7
1g.
0v!
0w!
0y!
0x!
0z!
0{!
0|!
0}!
0m(
1m)
0g.
0"/
1#/
0$/
0j
0i
0h
0g
0f
0e
0d
0c
0l'
1S7
0n)
1l*
1"/
1R7
0m*
1m+
1Q7
0n+
1p,
1P7
0q,
1O7
0v,
1g.
#960000
0)
0)!
0u"
#970000
1)
1)!
1u"
1$.
0N7
0;#
1w"
1~"
1!#
1"#
15#
0=#
1|,
0<.
1'7
0|6
0#7
0%7
0)7
1_7
1:"
17#
0<#
1E#
1?#
1@#
16#
1L#
1Z%
0>#
0J#
0m'
1},
0^7
1K!
0z6
1!/
1d6
1&7
0f6
0i6
0{6
0"7
0$7
0(7
1s
18#
14%
17&
0Q#
0Q%
0t+
0.$
1K$
01&
1j4
0L.
1U.
1n.
1i5
1[5
0d4
0z5
1R#
1:&
1;'
1j(
1k)
1k+
0'-
0(-
0R%
08&
09'
0g(
0h)
0<*
0h+
0l,
0u,
07&
1d4
1h.
1//
1(0
1x1
1!1
1q2
1j3
1c4
1h5
0%/
0&/
0'/
0(/
0)/
0+/
1S#
1;&
1<'
1o(
1>*
1s,
1o*
1p+
1g%
1&-
19&
1h&
1:'
1i'
1k(
1n(
1l)
1n*
1=*
1k*
1l+
1o+
1o,
1r,
0./
0j.
0'0
0=.
0l.
0w1
0~0
0?.
0p2
0A.
0C.
0i3
0p.
0b4
0^5
0s.
z)"
z*"
z+"
z,"
z-"
z."
z/"
z("
0i%
1j&
0j'
1k'
0l(
1m(
0m)
1m*
0m+
1n)
0l*
1n+
0p,
1q,
z|!
z{!
zz!
zy!
zx!
zw!
zv!
z}!
0O7
0P7
0R7
0Q7
0S7
0T7
0U7
1V7
zj
zi
zh
zg
zf
ze
zd
zc
0q,
0m*
0n+
0n)
0m(
0k'
0j%
1k&
1l'
1v,
1T7
1S7
1R7
1P7
1Q7
1O7
0g.
0"/
0#/
1$/
0v,
0l'
1"/
1g.
#980000
0)
0)!
0u"
#990000
1)
1)!
1u"
1#.
0$.
1N7
0M7
07#
1x"
1;#
0w"
0!#
0"#
11#
05#
1=#
0|,
1<.
0'7
1|6
0w6
1#7
1%7
0_7
1^7
0:"
1;"
17#
0x"
1z,
08#
1<#
0?#
0@#
12#
0\%
0b%
06#
0L#
0Z%
1##
1>#
0},
0]7
0^7
0K!
1J!
0z,
1z6
0&7
1f6
1i6
1{6
1w.
1d5
0v6
1"7
1$7
0s
1r
18#
1{,
1]7
04%
1y,
14$
1:$
0K$
1U&
0{,
0A5
1L.
0G6
0S.
0~6
1z5
00#
14#
08#
0<#
1b$
1e&
015
076
#1000000
