Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 16 19:00:36 2020
| Host         : DESKTOP-GSGJDCN running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4720 |     0 |     70560 |  6.69 |
|   LUT as Logic             | 4436 |     0 |     70560 |  6.29 |
|   LUT as Memory            |  284 |     0 |     28800 |  0.99 |
|     LUT as Distributed RAM |   64 |     0 |           |       |
|     LUT as Shift Register  |  220 |     0 |           |       |
| CLB Registers              | 5745 |     0 |    141120 |  4.07 |
|   Register as Flip Flop    | 5745 |     0 |    141120 |  4.07 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |   29 |     0 |      8820 |  0.33 |
| F7 Muxes                   |   34 |     0 |     35280 |  0.10 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 138   |          Yes |         Set |            - |
| 5505  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  989 |     0 |      8820 | 11.21 |
|   CLBL                                     |  646 |     0 |           |       |
|   CLBM                                     |  343 |     0 |           |       |
| LUT as Logic                               | 4436 |     0 |     70560 |  6.29 |
|   using O5 output only                     |  164 |       |           |       |
|   using O6 output only                     | 3158 |       |           |       |
|   using O5 and O6                          | 1114 |       |           |       |
| LUT as Memory                              |  284 |     0 |     28800 |  0.99 |
|   LUT as Distributed RAM                   |   64 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   64 |       |           |       |
|   LUT as Shift Register                    |  220 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  156 |       |           |       |
|     using O5 and O6                        |   64 |       |           |       |
| CLB Registers                              | 5745 |     0 |    141120 |  4.07 |
|   Register driven from within the CLB      | 2982 |       |           |       |
|   Register driven from outside the CLB     | 2763 |       |           |       |
|     LUT in front of the register is unused | 1661 |       |           |       |
|     LUT in front of the register is used   | 1102 |       |           |       |
| Unique Control Sets                        |  348 |       |     17640 |  1.97 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    9 |     0 |       216 |  4.17 |
|   RAMB36/FIFO*    |    8 |     0 |       216 |  3.70 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    2 |     0 |       432 |  0.46 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5505 |            Register |
| LUT6     | 1428 |                 CLB |
| LUT3     | 1291 |                 CLB |
| LUT5     |  980 |                 CLB |
| LUT2     |  960 |                 CLB |
| LUT4     |  775 |                 CLB |
| SRL16E   |  195 |                 CLB |
| FDSE     |  138 |            Register |
| LUT1     |  116 |                 CLB |
| RAMD32   |  112 |                 CLB |
| SRLC32E  |   89 |                 CLB |
| FDCE     |   69 |            Register |
| MUXF7    |   34 |                 CLB |
| FDPE     |   33 |            Register |
| CARRY8   |   29 |                 CLB |
| RAMS32   |   16 |                 CLB |
| RAMB36E2 |    8 |           Block Ram |
| RAMB18E2 |    2 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_1                    |    1 |
| design_1_xbar_0                    |    1 |
| design_1_rst_ps8_0_100M_0          |    1 |
| design_1_axis_dwidth_converter_1_0 |    1 |
| design_1_axis_dwidth_converter_0_0 |    1 |
| design_1_axi_dma_0_0               |    1 |
| design_1_auto_us_1                 |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_GrayScale_Accel_1_0       |    1 |
+------------------------------------+------+


