module tb_memoryInterface;


reg clk, rst, gen_en;
wire [9:0] addr;
output reg done;

reg lock;
reg [9:0] c_addr;

initial lock = 1'b0;
initial addr = 10'b00000_00000;


 addressGen uu1(clk, rst, gen_en, addr, done);

