0.7
v2020.2.2
Feb  9 2021
06:17:39
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1622170693,verilog,,,,glbl,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sim_1/imports/new/TOP_tb.vhd,1622170693,vhdl,,,,top_tb,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd,1622170693,vhdl,,,,top,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/eight_bit_adder.vhd,1622170693,vhdl,,,,eight_bit_adder,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/four_to_one_MUX.vhd,1622170693,vhdl,,,,four_to_one_mux,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/two_to_one_MUX.vhd,1622170693,vhdl,,,,two_to_one_mux,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd,1622170693,vhdl,,,,alu_v1_1,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/sim/answer_mem.v,1625991175,verilog,,E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/sim/testdata_mem.v,,answer_mem,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v,1622170693,verilog,,,,clk_wiz;clk_wiz_clk_wiz_clk_wiz,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/ila/ila_sim_netlist.v,1622170694,verilog,,E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/sim/answer_mem.v,,ila;ila_blk_mem_gen_v8_4_4;ila_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_blk_mem_gen_v8_4_4_synth;ila_ila_v6_2_11_ila;ila_ila_v6_2_11_ila_cap_addrgen;ila_ila_v6_2_11_ila_cap_ctrl_legacy;ila_ila_v6_2_11_ila_cap_sample_counter;ila_ila_v6_2_11_ila_cap_window_counter;ila_ila_v6_2_11_ila_core;ila_ila_v6_2_11_ila_register;ila_ila_v6_2_11_ila_reset_ctrl;ila_ila_v6_2_11_ila_trace_memory;ila_ila_v6_2_11_ila_trig_match;ila_ila_v6_2_11_ila_trigger;ila_ltlib_v1_0_0_all_typeA;ila_ltlib_v1_0_0_all_typeA_12;ila_ltlib_v1_0_0_all_typeA_15;ila_ltlib_v1_0_0_all_typeA_17;ila_ltlib_v1_0_0_all_typeA_20;ila_ltlib_v1_0_0_all_typeA_22;ila_ltlib_v1_0_0_all_typeA_6;ila_ltlib_v1_0_0_all_typeA_9;ila_ltlib_v1_0_0_all_typeA__parameterized0;ila_ltlib_v1_0_0_all_typeA__parameterized0_49;ila_ltlib_v1_0_0_all_typeA__parameterized0_57;ila_ltlib_v1_0_0_all_typeA_slice;ila_ltlib_v1_0_0_all_typeA_slice_10;ila_ltlib_v1_0_0_all_typeA_slice_13;ila_ltlib_v1_0_0_all_typeA_slice_16;ila_ltlib_v1_0_0_all_typeA_slice_18;ila_ltlib_v1_0_0_all_typeA_slice_21;ila_ltlib_v1_0_0_all_typeA_slice_23;ila_ltlib_v1_0_0_all_typeA_slice_7;ila_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_50;ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_58;ila_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_ltlib_v1_0_0_all_typeA_slice__parameterized1_51;ila_ltlib_v1_0_0_all_typeA_slice__parameterized1_59;ila_ltlib_v1_0_0_allx_typeA;ila_ltlib_v1_0_0_allx_typeA__parameterized0;ila_ltlib_v1_0_0_allx_typeA__parameterized0_19;ila_ltlib_v1_0_0_allx_typeA__parameterized1;ila_ltlib_v1_0_0_allx_typeA__parameterized1_11;ila_ltlib_v1_0_0_allx_typeA__parameterized1_14;ila_ltlib_v1_0_0_allx_typeA__parameterized1_5;ila_ltlib_v1_0_0_allx_typeA__parameterized1_8;ila_ltlib_v1_0_0_allx_typeA_nodelay;ila_ltlib_v1_0_0_allx_typeA_nodelay_48;ila_ltlib_v1_0_0_allx_typeA_nodelay_56;ila_ltlib_v1_0_0_async_edge_xfer;ila_ltlib_v1_0_0_async_edge_xfer_24;ila_ltlib_v1_0_0_async_edge_xfer_25;ila_ltlib_v1_0_0_async_edge_xfer_26;ila_ltlib_v1_0_0_cfglut4;ila_ltlib_v1_0_0_cfglut4_52;ila_ltlib_v1_0_0_cfglut5;ila_ltlib_v1_0_0_cfglut5_46;ila_ltlib_v1_0_0_cfglut5_53;ila_ltlib_v1_0_0_cfglut6;ila_ltlib_v1_0_0_cfglut6_54;ila_ltlib_v1_0_0_cfglut6__parameterized0;ila_ltlib_v1_0_0_cfglut7;ila_ltlib_v1_0_0_cfglut7_45;ila_ltlib_v1_0_0_generic_memrd;ila_ltlib_v1_0_0_match;ila_ltlib_v1_0_0_match__parameterized0;ila_ltlib_v1_0_0_match__parameterized0_0;ila_ltlib_v1_0_0_match__parameterized1;ila_ltlib_v1_0_0_match__parameterized1_1;ila_ltlib_v1_0_0_match__parameterized1_2;ila_ltlib_v1_0_0_match__parameterized1_3;ila_ltlib_v1_0_0_match__parameterized1_4;ila_ltlib_v1_0_0_match_nodelay;ila_ltlib_v1_0_0_match_nodelay_47;ila_ltlib_v1_0_0_match_nodelay_55;ila_ltlib_v1_0_0_rising_edge_detection;ila_ltlib_v1_0_0_rising_edge_detection_27;ila_xsdbs_v1_0_2_reg__parameterized23;ila_xsdbs_v1_0_2_reg__parameterized24;ila_xsdbs_v1_0_2_reg__parameterized25;ila_xsdbs_v1_0_2_reg__parameterized26;ila_xsdbs_v1_0_2_reg__parameterized38;ila_xsdbs_v1_0_2_reg__parameterized39;ila_xsdbs_v1_0_2_reg__parameterized40;ila_xsdbs_v1_0_2_reg__parameterized41;ila_xsdbs_v1_0_2_reg__parameterized42;ila_xsdbs_v1_0_2_reg__parameterized43;ila_xsdbs_v1_0_2_reg__parameterized44;ila_xsdbs_v1_0_2_reg__parameterized45;ila_xsdbs_v1_0_2_reg__parameterized46;ila_xsdbs_v1_0_2_reg__parameterized47;ila_xsdbs_v1_0_2_reg__parameterized48;ila_xsdbs_v1_0_2_reg__parameterized49;ila_xsdbs_v1_0_2_reg__parameterized51;ila_xsdbs_v1_0_2_reg__parameterized53;ila_xsdbs_v1_0_2_reg__parameterized56;ila_xsdbs_v1_0_2_reg_ctl;ila_xsdbs_v1_0_2_reg_ctl_31;ila_xsdbs_v1_0_2_reg_ctl_32;ila_xsdbs_v1_0_2_reg_ctl_33;ila_xsdbs_v1_0_2_reg_ctl_34;ila_xsdbs_v1_0_2_reg_ctl_37;ila_xsdbs_v1_0_2_reg_ctl_39;ila_xsdbs_v1_0_2_reg_ctl_40;ila_xsdbs_v1_0_2_reg_ctl_41;ila_xsdbs_v1_0_2_reg_ctl_42;ila_xsdbs_v1_0_2_reg_ctl_43;ila_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_xsdbs_v1_0_2_reg_ctl__parameterized1_35;ila_xsdbs_v1_0_2_reg_ctl__parameterized1_38;ila_xsdbs_v1_0_2_reg_p2s;ila_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_xsdbs_v1_0_2_reg_stat;ila_xsdbs_v1_0_2_reg_stat_28;ila_xsdbs_v1_0_2_reg_stat_29;ila_xsdbs_v1_0_2_reg_stat_30;ila_xsdbs_v1_0_2_reg_stat_36;ila_xsdbs_v1_0_2_reg_stat_44;ila_xsdbs_v1_0_2_reg_stream;ila_xsdbs_v1_0_2_reg_stream__parameterized0;ila_xsdbs_v1_0_2_xsdbs,,,,,,,,
E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/sim/testdata_mem.v,1625991177,verilog,,E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v,,testdata_mem,,,,,,,,
