# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xci
# IP: The module: 'System_axi_timer_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xdc
# XDC: The top module name and the constraint reference have the same name: 'System_axi_timer_0_1'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# XDC: c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'System_axi_timer_0_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]

# IP: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xci
# IP: The module: 'System_axi_timer_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xdc
# XDC: The top module name and the constraint reference have the same name: 'System_axi_timer_0_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]

# XDC: c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'System_axi_timer_0_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
