0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/FlipFlop/D/D.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/FlipFlop/D/D.srcs/sim_1/new/D_tb.v,1612435334,verilog,,,,D_tb,,,,,,,,
/home/VLSI-24/17P61A0405/FlipFlop/D/D.srcs/sources_1/new/D.v,1612435090,verilog,,/home/VLSI-24/17P61A0405/FlipFlop/D/D.srcs/sim_1/new/D_tb.v,,D,,,,,,,,
