read_verilog ../top_mem_slice_concat.v
synth
splice
simplemap top
synth

