{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433496965375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433496965491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 12:36:04 2015 " "Processing started: Fri Jun 05 12:36:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433496965491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433496965491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dipole -c dipole " "Command: quartus_map --read_settings_files=on --write_settings_files=off dipole -c dipole" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433496965491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1433496968081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dipole.v 1 1 " "Found 1 design units, including 1 entities, in source file dipole.v" { { "Info" "ISGN_ENTITY_NAME" "1 dipole " "Found entity 1: dipole" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433496993926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433496993926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dipole " "Elaborating entity \"dipole\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433496994302 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tenT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object tenT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433496994339 "|dipole"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "elevenT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object elevenT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433496994340 "|dipole"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "twentyT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object twentyT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433496994340 "|dipole"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "thirdteenT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object thirdteenT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433496994340 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(116) " "Verilog HDL assignment warning at dipole.v(116): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994345 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(121) " "Verilog HDL assignment warning at dipole.v(121): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994346 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(134) " "Verilog HDL assignment warning at dipole.v(134): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994347 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(136) " "Verilog HDL assignment warning at dipole.v(136): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994347 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(138) " "Verilog HDL assignment warning at dipole.v(138): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994348 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(140) " "Verilog HDL assignment warning at dipole.v(140): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994348 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(887) " "Verilog HDL assignment warning at dipole.v(887): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994391 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(888) " "Verilog HDL assignment warning at dipole.v(888): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994392 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(889) " "Verilog HDL assignment warning at dipole.v(889): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994392 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(890) " "Verilog HDL assignment warning at dipole.v(890): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994393 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 dipole.v(927) " "Verilog HDL assignment warning at dipole.v(927): truncated value with size 32 to match size of target (12)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994394 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(941) " "Verilog HDL assignment warning at dipole.v(941): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994396 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(954) " "Verilog HDL assignment warning at dipole.v(954): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994397 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dipole.v(969) " "Verilog HDL assignment warning at dipole.v(969): truncated value with size 32 to match size of target (4)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994397 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dipole.v(971) " "Verilog HDL assignment warning at dipole.v(971): truncated value with size 32 to match size of target (5)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994398 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1135) " "Verilog HDL assignment warning at dipole.v(1135): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994414 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1136) " "Verilog HDL assignment warning at dipole.v(1136): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994415 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1137) " "Verilog HDL assignment warning at dipole.v(1137): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994415 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1245) " "Verilog HDL assignment warning at dipole.v(1245): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994433 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1246) " "Verilog HDL assignment warning at dipole.v(1246): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994434 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1247) " "Verilog HDL assignment warning at dipole.v(1247): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994436 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1248) " "Verilog HDL assignment warning at dipole.v(1248): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994437 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1249) " "Verilog HDL assignment warning at dipole.v(1249): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994438 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1250) " "Verilog HDL assignment warning at dipole.v(1250): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994438 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1251) " "Verilog HDL assignment warning at dipole.v(1251): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994439 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1252) " "Verilog HDL assignment warning at dipole.v(1252): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994440 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1253) " "Verilog HDL assignment warning at dipole.v(1253): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994440 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1254) " "Verilog HDL assignment warning at dipole.v(1254): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994442 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1255) " "Verilog HDL assignment warning at dipole.v(1255): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994442 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1256) " "Verilog HDL assignment warning at dipole.v(1256): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994443 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1257) " "Verilog HDL assignment warning at dipole.v(1257): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994443 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1268) " "Verilog HDL assignment warning at dipole.v(1268): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994444 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1269) " "Verilog HDL assignment warning at dipole.v(1269): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994445 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1270) " "Verilog HDL assignment warning at dipole.v(1270): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994446 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1271) " "Verilog HDL assignment warning at dipole.v(1271): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994447 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1272) " "Verilog HDL assignment warning at dipole.v(1272): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994447 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1273) " "Verilog HDL assignment warning at dipole.v(1273): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994448 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1274) " "Verilog HDL assignment warning at dipole.v(1274): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994449 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1275) " "Verilog HDL assignment warning at dipole.v(1275): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994449 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1276) " "Verilog HDL assignment warning at dipole.v(1276): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994450 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1277) " "Verilog HDL assignment warning at dipole.v(1277): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994451 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1278) " "Verilog HDL assignment warning at dipole.v(1278): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994451 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1279) " "Verilog HDL assignment warning at dipole.v(1279): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994452 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1280) " "Verilog HDL assignment warning at dipole.v(1280): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994452 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1314) " "Verilog HDL assignment warning at dipole.v(1314): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994468 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1315) " "Verilog HDL assignment warning at dipole.v(1315): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994469 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1316) " "Verilog HDL assignment warning at dipole.v(1316): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994470 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1317) " "Verilog HDL assignment warning at dipole.v(1317): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994471 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1318) " "Verilog HDL assignment warning at dipole.v(1318): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994471 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1319) " "Verilog HDL assignment warning at dipole.v(1319): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994472 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1320) " "Verilog HDL assignment warning at dipole.v(1320): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994473 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1321) " "Verilog HDL assignment warning at dipole.v(1321): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994474 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1322) " "Verilog HDL assignment warning at dipole.v(1322): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994476 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1323) " "Verilog HDL assignment warning at dipole.v(1323): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994478 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1324) " "Verilog HDL assignment warning at dipole.v(1324): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994479 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1325) " "Verilog HDL assignment warning at dipole.v(1325): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994479 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1326) " "Verilog HDL assignment warning at dipole.v(1326): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994480 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1337) " "Verilog HDL assignment warning at dipole.v(1337): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994481 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1338) " "Verilog HDL assignment warning at dipole.v(1338): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994483 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1339) " "Verilog HDL assignment warning at dipole.v(1339): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994484 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1340) " "Verilog HDL assignment warning at dipole.v(1340): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994485 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1341) " "Verilog HDL assignment warning at dipole.v(1341): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994485 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1342) " "Verilog HDL assignment warning at dipole.v(1342): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994486 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1343) " "Verilog HDL assignment warning at dipole.v(1343): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994487 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1344) " "Verilog HDL assignment warning at dipole.v(1344): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994487 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1345) " "Verilog HDL assignment warning at dipole.v(1345): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994488 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1346) " "Verilog HDL assignment warning at dipole.v(1346): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994489 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1347) " "Verilog HDL assignment warning at dipole.v(1347): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994490 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1348) " "Verilog HDL assignment warning at dipole.v(1348): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994490 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1349) " "Verilog HDL assignment warning at dipole.v(1349): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433496994491 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tenT 0 dipole.v(602) " "Net \"tenT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433496994567 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "elevenT 0 dipole.v(602) " "Net \"elevenT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433496994567 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twentyT 0 dipole.v(602) " "Net \"twentyT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433496994567 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "thirdteenT 0 dipole.v(602) " "Net \"thirdteenT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433496994568 "|dipole"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div31\"" {  } { { "dipole.v" "Div31" { Text "D:/verilog_projects/dipole/dipole.v" 1346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "dipole.v" "Div7" { Text "D:/verilog_projects/dipole/dipole.v" 1254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div23\"" {  } { { "dipole.v" "Div23" { Text "D:/verilog_projects/dipole/dipole.v" 1323 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "dipole.v" "Div15" { Text "D:/verilog_projects/dipole/dipole.v" 1277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div30\"" {  } { { "dipole.v" "Div30" { Text "D:/verilog_projects/dipole/dipole.v" 1345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "dipole.v" "Div6" { Text "D:/verilog_projects/dipole/dipole.v" 1253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div22\"" {  } { { "dipole.v" "Div22" { Text "D:/verilog_projects/dipole/dipole.v" 1322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div14\"" {  } { { "dipole.v" "Div14" { Text "D:/verilog_projects/dipole/dipole.v" 1276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div29\"" {  } { { "dipole.v" "Div29" { Text "D:/verilog_projects/dipole/dipole.v" 1344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "dipole.v" "Div5" { Text "D:/verilog_projects/dipole/dipole.v" 1252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div21\"" {  } { { "dipole.v" "Div21" { Text "D:/verilog_projects/dipole/dipole.v" 1321 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "dipole.v" "Div13" { Text "D:/verilog_projects/dipole/dipole.v" 1275 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div28\"" {  } { { "dipole.v" "Div28" { Text "D:/verilog_projects/dipole/dipole.v" 1343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "dipole.v" "Div4" { Text "D:/verilog_projects/dipole/dipole.v" 1251 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div20\"" {  } { { "dipole.v" "Div20" { Text "D:/verilog_projects/dipole/dipole.v" 1320 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "dipole.v" "Div12" { Text "D:/verilog_projects/dipole/dipole.v" 1274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div27\"" {  } { { "dipole.v" "Div27" { Text "D:/verilog_projects/dipole/dipole.v" 1342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "dipole.v" "Div3" { Text "D:/verilog_projects/dipole/dipole.v" 1250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div19\"" {  } { { "dipole.v" "Div19" { Text "D:/verilog_projects/dipole/dipole.v" 1319 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "dipole.v" "Div11" { Text "D:/verilog_projects/dipole/dipole.v" 1273 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div26\"" {  } { { "dipole.v" "Div26" { Text "D:/verilog_projects/dipole/dipole.v" 1341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "dipole.v" "Div2" { Text "D:/verilog_projects/dipole/dipole.v" 1249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div18\"" {  } { { "dipole.v" "Div18" { Text "D:/verilog_projects/dipole/dipole.v" 1318 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "dipole.v" "Div10" { Text "D:/verilog_projects/dipole/dipole.v" 1272 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div25\"" {  } { { "dipole.v" "Div25" { Text "D:/verilog_projects/dipole/dipole.v" 1340 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "dipole.v" "Div1" { Text "D:/verilog_projects/dipole/dipole.v" 1248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div17\"" {  } { { "dipole.v" "Div17" { Text "D:/verilog_projects/dipole/dipole.v" 1317 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "dipole.v" "Div9" { Text "D:/verilog_projects/dipole/dipole.v" 1271 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div24\"" {  } { { "dipole.v" "Div24" { Text "D:/verilog_projects/dipole/dipole.v" 1339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "dipole.v" "Div0" { Text "D:/verilog_projects/dipole/dipole.v" 1247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div16\"" {  } { { "dipole.v" "Div16" { Text "D:/verilog_projects/dipole/dipole.v" 1316 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "dipole.v" "Div8" { Text "D:/verilog_projects/dipole/dipole.v" 1270 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497000940 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433497000940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div31 " "Elaborated megafunction instantiation \"lpm_divide:Div31\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1346 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497001403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div31 " "Instantiated megafunction \"lpm_divide:Div31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497001405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497001405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497001405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497001405 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1346 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433497001405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "D:/verilog_projects/dipole/db/lpm_divide_nbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497001635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497001635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/verilog_projects/dipole/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497001668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497001668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/verilog_projects/dipole/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497001832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497001832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div30 " "Elaborated megafunction instantiation \"lpm_divide:Div30\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1345 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497002020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div30 " "Instantiated megafunction \"lpm_divide:Div30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002022 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1345 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433497002022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_obm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_obm " "Found entity 1: lpm_divide_obm" {  } { { "db/lpm_divide_obm.tdf" "" { Text "D:/verilog_projects/dipole/db/lpm_divide_obm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497002168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497002168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/verilog_projects/dipole/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497002193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497002193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vve " "Found entity 1: alt_u_div_vve" {  } { { "db/alt_u_div_vve.tdf" "" { Text "D:/verilog_projects/dipole/db/alt_u_div_vve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497002262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497002262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div29 " "Elaborated megafunction instantiation \"lpm_divide:Div29\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497002367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div29 " "Instantiated megafunction \"lpm_divide:Div29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002369 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433497002369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div24 " "Elaborated megafunction instantiation \"lpm_divide:Div24\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1339 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497002826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div24 " "Instantiated megafunction \"lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433497002828 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1339 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433497002828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "D:/verilog_projects/dipole/db/lpm_divide_mbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497002983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497002983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/verilog_projects/dipole/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497003012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497003012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/verilog_projects/dipole/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433497003161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433497003161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1433497032316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433497063768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433497070417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433497070417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10552 " "Implemented 10552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433497075357 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433497075357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10450 " "Implemented 10450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433497075357 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1433497075357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433497075357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433497075865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 12:37:55 2015 " "Processing ended: Fri Jun 05 12:37:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433497075865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433497075865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:31 " "Total CPU time (on all processors): 00:02:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433497075865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433497075865 ""}
