/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [16:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [20:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire [32:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [31:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_0z[5] ? celloutsig_1_16z[11] : celloutsig_1_4z[0];
  assign celloutsig_0_25z = celloutsig_0_12z[3] ? _00_ : celloutsig_0_17z[1];
  assign celloutsig_0_2z = celloutsig_0_0z[5] ? in_data[83] : in_data[0];
  assign celloutsig_0_27z = celloutsig_0_24z ? celloutsig_0_19z[0] : celloutsig_0_18z;
  assign celloutsig_0_11z = !(celloutsig_0_6z ? celloutsig_0_9z[3] : celloutsig_0_5z[0]);
  assign celloutsig_0_14z = !(celloutsig_0_3z[1] ? celloutsig_0_0z[7] : celloutsig_0_7z[4]);
  assign celloutsig_0_8z = ~((celloutsig_0_2z | celloutsig_0_7z[2]) & celloutsig_0_3z[0]);
  assign celloutsig_1_18z = ~((in_data[99] | celloutsig_1_5z) & (celloutsig_1_10z | celloutsig_1_10z));
  assign celloutsig_0_13z = ~((celloutsig_0_10z[1] | celloutsig_0_7z[0]) & (celloutsig_0_5z[1] | celloutsig_0_0z[1]));
  assign celloutsig_0_31z = celloutsig_0_11z | ~(celloutsig_0_5z[1]);
  assign celloutsig_1_10z = celloutsig_1_4z[2] | ~(celloutsig_1_4z[5]);
  assign celloutsig_1_1z = celloutsig_1_0z[5:2] + celloutsig_1_0z[5:2];
  reg [16:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 17'h00000;
    else _15_ <= { celloutsig_0_0z[8:1], celloutsig_0_0z };
  assign { _02_[16:14], _00_, _02_[12:5], _01_, _02_[3:0] } = _15_;
  assign celloutsig_0_6z = { _02_[9], celloutsig_0_3z } || { celloutsig_0_0z[8:3], celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[34:30], celloutsig_0_2z } % { 1'h1, in_data[29:25] };
  assign celloutsig_0_40z = { celloutsig_0_22z[3:0], celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_0z } % { 1'h1, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_37z = celloutsig_0_27z ? { celloutsig_0_7z[6:3], celloutsig_0_33z, celloutsig_0_25z } : { celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[103] ? in_data[152:147] : in_data[182:177];
  assign celloutsig_1_12z[11] = celloutsig_1_6z[3] ? celloutsig_1_1z[0] : celloutsig_1_3z[4];
  assign celloutsig_0_10z = celloutsig_0_6z ? { celloutsig_0_5z, 1'h1 } : { celloutsig_0_0z[5:3], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_22z = _02_[5] ? { celloutsig_0_9z[6:2], celloutsig_0_2z, celloutsig_0_20z } : { celloutsig_0_7z[4:0], celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_10z } != celloutsig_0_7z;
  assign celloutsig_0_38z = { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_31z } !== { celloutsig_0_3z[3], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_1_8z = ~ in_data[123:111];
  assign celloutsig_0_12z = { _02_[10:5], _01_, _02_[3], celloutsig_0_3z } | { in_data[32:26], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_18z = | celloutsig_0_9z[5:0];
  assign celloutsig_0_21z = | { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_26z = | { celloutsig_0_9z[5:0], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_11z & in_data[75];
  assign celloutsig_0_36z = | { celloutsig_0_24z, celloutsig_0_17z[11:9], celloutsig_0_13z };
  assign celloutsig_1_5z = | celloutsig_1_3z[4:2];
  assign celloutsig_0_39z = { celloutsig_0_17z[17:15], celloutsig_0_37z } >> { celloutsig_0_22z[3], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_38z };
  assign celloutsig_0_7z = { celloutsig_0_3z[4:2], celloutsig_0_5z } >> _02_[11:5];
  assign celloutsig_0_17z = in_data[88:71] >> { celloutsig_0_0z[7:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_1_4z = in_data[163:153] <<< { celloutsig_1_0z[0], celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_5z[2:1], celloutsig_0_14z } <<< celloutsig_0_0z[5:3];
  assign celloutsig_0_5z = _02_[9:6] - celloutsig_0_0z[3:0];
  assign celloutsig_1_3z = { celloutsig_1_2z[17:14], celloutsig_1_0z } ~^ in_data[178:169];
  assign celloutsig_1_6z = { celloutsig_1_4z[6:1], celloutsig_1_2z } ~^ { in_data[185:161], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[70:62] ^ in_data[76:68];
  assign celloutsig_0_33z = in_data[76:73] ^ { celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_1_2z = { in_data[187:168], celloutsig_1_0z } ^ in_data[174:149];
  assign celloutsig_1_11z = { celloutsig_1_0z[3:0], celloutsig_1_0z } ^ celloutsig_1_2z[24:15];
  assign celloutsig_1_16z = { celloutsig_1_8z[8:2], celloutsig_1_2z } ^ { celloutsig_1_4z[8:4], celloutsig_1_12z[11], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 7'h00;
    else if (clkin_data[64]) celloutsig_0_9z = { _00_, _02_[12:7] };
  assign { _02_[13], _02_[4] } = { _00_, _01_ };
  assign celloutsig_1_12z[10:0] = celloutsig_1_4z;
  assign { out_data[128], out_data[96], out_data[43:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
