{"vcs1":{"timestamp_begin":1711537568.013441248, "rt":1.01, "ut":0.60, "st":0.13}}
{"vcselab":{"timestamp_begin":1711537569.094114210, "rt":1.10, "ut":0.32, "st":0.11}}
{"link":{"timestamp_begin":1711537570.249293602, "rt":0.22, "ut":0.14, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711537567.509321949}
{"VCS_COMP_START_TIME": 1711537567.509321949}
{"VCS_COMP_END_TIME": 1711537572.327889794}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 226176}}
