(edif lab3a
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2025 3 18 12 42 5)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure lab3a.ngc lab3a.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
              (property PIN_BUSNAME (string "out<1:7>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MMCME2_ADV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLKOUT3B
              (direction OUTPUT)
            )
            (port PWRDWN
              (direction INPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKFBSTOPPED
              (direction OUTPUT)
            )
            (port CLKFBOUTB
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKINSEL
              (direction INPUT)
            )
            (port CLKIN2
              (direction INPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT1B
              (direction OUTPUT)
            )
            (port CLKINSTOPPED
              (direction OUTPUT)
            )
            (port CLKOUT0B
              (direction OUTPUT)
            )
            (port CLKIN1
              (direction INPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT2B
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port (rename DI_15_ "DI<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DI_14_ "DI<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DI_13_ "DI<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DI_12_ "DI<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DI_11_ "DI<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DI_10_ "DI<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DI_9_ "DI<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename DI_8_ "DI<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename DI_7_ "DI<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename DI_6_ "DI<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename DI_5_ "DI<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename DI_4_ "DI<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename DI_3_ "DI<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename DI_2_ "DI<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename DI_1_ "DI<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename DI_0_ "DI<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DI<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename DO_15_ "DO<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DO_14_ "DO<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DO_13_ "DO<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DO_12_ "DO<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DO_11_ "DO<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DO_10_ "DO<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DO_9_ "DO<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename DO_8_ "DO<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename DO_7_ "DO<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename DO_6_ "DO<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename DO_5_ "DO<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename DO_4_ "DO<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename DO_3_ "DO<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename DO_2_ "DO<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename DO_1_ "DO<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename DO_0_ "DO<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DO<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename DADDR_6_ "DADDR<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DADDR_5_ "DADDR<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DADDR_4_ "DADDR<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename DADDR_3_ "DADDR<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename DADDR_2_ "DADDR<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DADDR_1_ "DADDR<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename DADDR_0_ "DADDR<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DADDR<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library lab3a_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell lab3a
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port enable
              (direction INPUT)
            )
            (port sinc_h
              (direction OUTPUT)
            )
            (port sinc_v
              (direction OUTPUT)
            )
            (port (array (rename rgb_out "rgb_out<11:0>") 12)
              (direction OUTPUT))
            (designator "xc7z020-1-clg484")
            (property TYPE (string "lab3a") (owner "Xilinx"))
            (property BUS_INFO (string "12:OUTPUT:rgb_out<11:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "lab3a_lab3a") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "7:OUTPUT:out<1:7>") (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_MMCME2_BASE_inst "modulo_reloj/MMCME2_BASE_inst")
              (viewRef view_1 (cellRef MMCME2_ADV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "64:OUTPUT:TESTOUT<63:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:TESTIN<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:DADDR<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_MULT_F (number (e 6 0)) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN1_PERIOD (string "10.0") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE_F (number (e 375 -2)) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 5) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 6) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 10) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_CASCADE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 24) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT6_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT6_PHASE (number 0) (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property REF_JITTER1 (number 0) (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKIN2_PERIOD (string "10.000") (owner "Xilinx"))
              (property REF_JITTER2 (number (e 1 -2)) (owner "Xilinx"))
              (property HROW_DLY_SET (integer 0) (owner "Xilinx"))
              (property CLKOUT1_DT (integer 0) (owner "Xilinx"))
              (property LOCK_SAT_HIGH (integer 160) (owner "Xilinx"))
              (property CLKOUT2_HT (integer 1) (owner "Xilinx"))
              (property SS_MOD_PERIOD (integer 10000) (owner "Xilinx"))
              (property CLKOUT1_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_HT (integer 1) (owner "Xilinx"))
              (property CLKFBIN_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT0_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DT (integer 0) (owner "Xilinx"))
              (property LOCK_CNT (integer 128) (owner "Xilinx"))
              (property CLKOUT1_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT6_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT6_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_HT (integer 1) (owner "Xilinx"))
              (property HVLF_CNT_TEST (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_FRAC (integer 0) (owner "Xilinx"))
              (property DIVCLK_HT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_LT (integer 1) (owner "Xilinx"))
              (property LOCK_FB_DLY (integer 3) (owner "Xilinx"))
              (property LOCK_REF_DLY (integer 3) (owner "Xilinx"))
              (property CLKFBIN_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DT (integer 0) (owner "Xilinx"))
              (property CLKFBOUT_LT (integer 1) (owner "Xilinx"))
              (property FINE_PS_FRAC (integer 0) (owner "Xilinx"))
              (property CLKFBIN_MULT (integer 1) (owner "Xilinx"))
              (property CLKOUT4_LT (integer 1) (owner "Xilinx"))
              (property IN_DLY_SET (integer 38) (owner "Xilinx"))
              (property CLKOUT2_LT (integer 1) (owner "Xilinx"))
              (property UNLOCK_CNT (integer 64) (owner "Xilinx"))
              (property CLKOUT0_DT (integer 0) (owner "Xilinx"))
              (property DIVCLK_LT (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT0_FRAC (integer 0) (owner "Xilinx"))
              (property CLKOUT6_HT (integer 1) (owner "Xilinx"))
              (property CLKBURST_CNT (integer 1) (owner "Xilinx"))
              (property CLKOUT2_DT (integer 0) (owner "Xilinx"))
              (property CLKOUT3_LT (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_DT (integer 0) (owner "Xilinx"))
              (property COMPENSATION (string "ZHOLD") (owner "Xilinx"))
              (property CLKFBOUT_PM_FALL (string "000") (owner "Xilinx"))
              (property LF_NEN (string "10") (owner "Xilinx"))
              (property CLKOUT3_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SPARE_ANALOG (string "00000") (owner "Xilinx"))
              (property CLKOUT5_EDGE (string "FALSE") (owner "Xilinx"))
              (property SS_MODE (string "CENTER_HIGH") (owner "Xilinx"))
              (property DIVCLK_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_PM (string "000") (owner "Xilinx"))
              (property VLF_HIGH_DIS_B (string "TRUE") (owner "Xilinx"))
              (property CLKOUT6_MX (string "00") (owner "Xilinx"))
              (property DIRECT_PATH_CNTRL (string "FALSE") (owner "Xilinx"))
              (property SEL_HV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_EN (string "TRUE") (owner "Xilinx"))
              (property TMUX_MUX_SEL (string "00") (owner "Xilinx"))
              (property RES (string "0000") (owner "Xilinx"))
              (property CLKOUT6_EN (string "FALSE") (owner "Xilinx"))
              (property DIVCLK_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_MX_DVDD (string "000001") (owner "Xilinx"))
              (property SKEW_FLOP_INV (string "0000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK3 (string "0") (owner "Xilinx"))
              (property CLKFB_MUX_SEL (string "000") (owner "Xilinx"))
              (property CP_RES (string "01") (owner "Xilinx"))
              (property CLKBURST_REPEAT (string "FALSE") (owner "Xilinx"))
              (property CONTROL_1 (string "0111110101001101") (owner "Xilinx"))
              (property CLKOUT3_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_PM (string "000") (owner "Xilinx"))
              (property CLKOUT1_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT1_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT6_PM (string "000") (owner "Xilinx"))
              (property HVLF_CNT_TEST_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBIN_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property IN_DLY_EN (string "TRUE") (owner "Xilinx"))
              (property CLKBURST_ENABLE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF3_MUX_SEL (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK1 (string "0") (owner "Xilinx"))
              (property LFHF (string "11") (owner "Xilinx"))
              (property DVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CLKOUT4_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKIN2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT5_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property SS_EN (string "FALSE") (owner "Xilinx"))
              (property CONTROL_5 (string "1010110111111011") (owner "Xilinx"))
              (property CLKOUT0_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property DVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property SPARE_DIGITAL (string "00000") (owner "Xilinx"))
              (property SYNTH_CLK_DIV (string "11") (owner "Xilinx"))
              (property CLKOUT0_MX (string "00") (owner "Xilinx"))
              (property CONTROL_6 (string "1011001011000011") (owner "Xilinx"))
              (property CLKOUT2_MX (string "00") (owner "Xilinx"))
              (property DVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property PERF1_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKOUT0_EN (string "FALSE") (owner "Xilinx"))
              (property CONTROL_3 (string "1110101111001000") (owner "Xilinx"))
              (property CLKOUT6_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property SUP_SEL_DREG (string "FALSE") (owner "Xilinx"))
              (property CONTROL_0 (string "1111001101111100") (owner "Xilinx"))
              (property CLKOUT3_EDGE (string "FALSE") (owner "Xilinx"))
              (property MAN_LF (string "000") (owner "Xilinx"))
              (property LF_PEN (string "00") (owner "Xilinx"))
              (property INTERP_TEST (string "FALSE") (owner "Xilinx"))
              (property PERF1_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property VLF_HIGH_PWDN_B (string "TRUE") (owner "Xilinx"))
              (property SEL_LV_NMOS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_MX (string "00") (owner "Xilinx"))
              (property CLKOUT2_PM (string "000") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK2 (string "0") (owner "Xilinx"))
              (property CONTROL_2 (string "0101000001000010") (owner "Xilinx"))
              (property CLKOUT1_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_RISE (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property PERF2_MUX_SEL (string "000") (owner "Xilinx"))
              (property CLKFBIN_EDGE (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property AVDD_VBG_PD (string "110") (owner "Xilinx"))
              (property SS_STEPS (string "011") (owner "Xilinx"))
              (property CP (string "0000") (owner "Xilinx"))
              (property GTS_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKOUT1_EN (string "FALSE") (owner "Xilinx"))
              (property AVDD_COMP_SET (string "011") (owner "Xilinx"))
              (property CLKOUT5_EN (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_PM_RISE (string "000") (owner "Xilinx"))
              (property CLKOUT4_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT5_MX (string "00") (owner "Xilinx"))
              (property CLKFBOUT_EDGE (string "FALSE") (owner "Xilinx"))
              (property CP_BIAS_TRIP_SET (string "0") (owner "Xilinx"))
              (property IN_DLY_MX_CVDD (string "011000") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_EN (string "FALSE") (owner "Xilinx"))
              (property SS_STEPS_INIT (string "010") (owner "Xilinx"))
              (property SUP_SEL_AREG (string "FALSE") (owner "Xilinx"))
              (property EN_VCO_DIV6 (string "FALSE") (owner "Xilinx"))
              (property FREQ_COMP (string "01") (owner "Xilinx"))
              (property LF_LOW_SEL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_EDGE (string "FALSE") (owner "Xilinx"))
              (property PERF0_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT3_PM (string "000") (owner "Xilinx"))
              (property CLKOUT0_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKFBOUT_MX (string "00") (owner "Xilinx"))
              (property CLKOUT0_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_FALL (string "000") (owner "Xilinx"))
              (property PERF3_USE_CLK (string "FALSE") (owner "Xilinx"))
              (property CLKOUT2_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property CLKOUT4_PM (string "000") (owner "Xilinx"))
              (property CONTROL_7 (string "0100110000101110") (owner "Xilinx"))
              (property PFD (string "0100001") (owner "Xilinx"))
              (property ANALOG_MISC (string "0000") (owner "Xilinx"))
              (property CLKOUT4_NOCOUNT (string "TRUE") (owner "Xilinx"))
              (property CLKIN1_MUX_SEL (string "000") (owner "Xilinx"))
              (property INTERP_EN (string "00010000") (owner "Xilinx"))
              (property AVDD_VBG_SEL (string "1001") (owner "Xilinx"))
              (property CONTROL_4 (string "1101010011011111") (owner "Xilinx"))
              (property CLKOUT3_MX (string "00") (owner "Xilinx"))
              (property CLKOUT1_USE_FINE_PS (string "FALSE") (owner "Xilinx"))
              (property MVDD_SEL (string "11") (owner "Xilinx"))
              (property CLKOUT2_EN (string "FALSE") (owner "Xilinx"))
              (property CLKOUT0_PM_RISE (string "000") (owner "Xilinx"))
              (property PERF0_MUX_SEL (string "000") (owner "Xilinx"))
              (property EN_VCO_DIV1 (string "FALSE") (owner "Xilinx"))
              (property FREQ_BB_USE_CLK0 (string "0") (owner "Xilinx"))
              (property MMCM_EN (string "TRUE") (owner "Xilinx"))
              (property VREF_START (string "01") (owner "Xilinx"))
              (property EN_CURR_SINK (string "11") (owner "Xilinx"))
              (property CLKOUT0_EDGE (string "FALSE") (owner "Xilinx"))
              (property SEL_SLIPD (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_FRAC_WF_FALL (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_BUFG_inst6 "modulo_reloj/BUFG_inst6")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_BUFG_inst5 "modulo_reloj/BUFG_inst5")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_BUFG_inst4 "modulo_reloj/BUFG_inst4")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_BUFG_inst3 "modulo_reloj/BUFG_inst3")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_BUFG_inst2 "modulo_reloj/BUFG_inst2")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_BUFG_inst7 "modulo_reloj/BUFG_inst7")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename modulo_reloj_IBUFG_inst1 "modulo_reloj/IBUFG_inst1")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_9 "modulo2_vga/linea_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_8 "modulo2_vga/linea_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_7 "modulo2_vga/linea_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_6 "modulo2_vga/linea_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_5 "modulo2_vga/linea_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_4 "modulo2_vga/linea_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_3 "modulo2_vga/linea_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_2 "modulo2_vga/linea_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_1 "modulo2_vga/linea_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_0 "modulo2_vga/linea_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_9 "modulo2_vga/pixel_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_8 "modulo2_vga/pixel_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_7 "modulo2_vga/pixel_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_6 "modulo2_vga/pixel_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_5 "modulo2_vga/pixel_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_4 "modulo2_vga/pixel_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_3 "modulo2_vga/pixel_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_2 "modulo2_vga/pixel_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_1 "modulo2_vga/pixel_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_0 "modulo2_vga/pixel_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_9__ "modulo2_vga/Mcount_linea_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_8__ "modulo2_vga/Mcount_linea_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_8__ "modulo2_vga/Mcount_linea_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_7__ "modulo2_vga/Mcount_linea_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_7__ "modulo2_vga/Mcount_linea_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_6__ "modulo2_vga/Mcount_linea_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_6__ "modulo2_vga/Mcount_linea_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_5__ "modulo2_vga/Mcount_linea_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_5__ "modulo2_vga/Mcount_linea_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_4__ "modulo2_vga/Mcount_linea_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_4__ "modulo2_vga/Mcount_linea_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_3__ "modulo2_vga/Mcount_linea_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_3__ "modulo2_vga/Mcount_linea_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_2__ "modulo2_vga/Mcount_linea_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_2__ "modulo2_vga/Mcount_linea_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_1__ "modulo2_vga/Mcount_linea_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_1__ "modulo2_vga/Mcount_linea_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_xor_0__ "modulo2_vga/Mcount_linea_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_cy_0__ "modulo2_vga/Mcount_linea_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_9__ "modulo2_vga/Mcount_pixel_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_8__ "modulo2_vga/Mcount_pixel_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_8__ "modulo2_vga/Mcount_pixel_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_7__ "modulo2_vga/Mcount_pixel_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_7__ "modulo2_vga/Mcount_pixel_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_6__ "modulo2_vga/Mcount_pixel_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_6__ "modulo2_vga/Mcount_pixel_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_5__ "modulo2_vga/Mcount_pixel_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_5__ "modulo2_vga/Mcount_pixel_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_4__ "modulo2_vga/Mcount_pixel_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_4__ "modulo2_vga/Mcount_pixel_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_3__ "modulo2_vga/Mcount_pixel_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_3__ "modulo2_vga/Mcount_pixel_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_2__ "modulo2_vga/Mcount_pixel_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_2__ "modulo2_vga/Mcount_pixel_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_1__ "modulo2_vga/Mcount_pixel_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_1__ "modulo2_vga/Mcount_pixel_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_xor_0__ "modulo2_vga/Mcount_pixel_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_cy_0__ "modulo2_vga/Mcount_pixel_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_inhibicion_color_renamed_0 "modulo2_vga/inhibicion_color")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &_n0068_inv1_renamed_1 "_n0068_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF8880") (owner "Xilinx"))
            )
            (instance (rename &_n0068_inv2_renamed_2 "_n0068_inv2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFC080") (owner "Xilinx"))
            )
            (instance (rename &_n0068_inv3 "_n0068_inv3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4440440000000000") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3 "modulo2_vga/PWR_6_o_pixel[9]_AND_1_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "55554440FFFFEEEA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4 "modulo2_vga/PWR_6_o_pixel[9]_AND_1_o2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000222222EA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__SW0 "modulo2_vga/pixel[9]_PWR_6_o_equal_7_o<9>_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7FFFFF") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__ "modulo2_vga/pixel[9]_PWR_6_o_equal_7_o<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000040000") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_inh_h_inh_v_OR_10_o_SW0 "modulo2_vga/inh_h_inh_v_OR_10_o_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___modulo2_vga/inh_h_inh_v_OR_10_o_SW0") (owner "Xilinx"))
              (property INIT (string "A8") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5 "modulo2_vga/inh_h_inh_v_OR_10_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEEEEEEEEEEEEE") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11 "modulo2_vga/pixel[9]_PWR_6_o_LessThan_1_o_inv_inv11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001555555555555") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv12 "modulo2_vga/pixel[9]_PWR_6_o_LessThan_1_o_inv_inv12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1FFF0FFF") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW0 "modulo2_vga/linea[9]_PWR_6_o_LessThan_13_o_inv_inv1_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1 "modulo2_vga/linea[9]_PWR_6_o_LessThan_13_o_inv_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFF7FFFFFFF") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_GND_6_o_INV_3_o_SW0 "modulo2_vga/GND_6_o_INV_3_o_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF7FFFF") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_GND_6_o_INV_3_o_renamed_6 "modulo2_vga/GND_6_o_INV_3_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFD7FFFF") (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_7 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename enable_IBUF_renamed_8 "enable_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rgb_out_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sinc_h_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sinc_v_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_sinc_h_i_renamed_9 "modulo2_vga/sinc_h_i")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_sinc_v_i_rstpot_renamed_10 "modulo2_vga/sinc_v_i_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_sinc_v_i_renamed_11 "modulo2_vga/sinc_v_i")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rgb_out_0_renamed_12 "rgb_out_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_5__ "modulo2_vga/Mcount_pixel_lut<5>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_6__ "modulo2_vga/Mcount_pixel_lut<6>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_0__ "modulo2_vga/Mcount_linea_lut<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000CCCC4CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_0__ "modulo2_vga/Mcount_pixel_lut<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02AAAAAA00AAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_1__ "modulo2_vga/Mcount_linea_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000CCCC4CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_1__ "modulo2_vga/Mcount_pixel_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02AAAAAA00AAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_2__ "modulo2_vga/Mcount_linea_lut<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FF007F00FF00") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_2__ "modulo2_vga/Mcount_pixel_lut<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02AAAAAA00AAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_3__ "modulo2_vga/Mcount_linea_lut<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FF007F00FF00") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_3__ "modulo2_vga/Mcount_pixel_lut<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02AAAAAA00AAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_4__ "modulo2_vga/Mcount_pixel_lut<4>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02AAAAAA00AAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_7__ "modulo2_vga/Mcount_pixel_lut<7>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02AAAAAA00AAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_8__ "modulo2_vga/Mcount_pixel_lut<8>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1F000F00") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW1 "modulo2_vga/linea[9]_PWR_6_o_LessThan_13_o_inv_inv1_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_4__ "modulo2_vga/Mcount_linea_lut<4>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00AA00AA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_5__ "modulo2_vga/Mcount_linea_lut<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00AA00AA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_6__ "modulo2_vga/Mcount_linea_lut<6>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00AA00AA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_7__ "modulo2_vga/Mcount_linea_lut<7>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00AA00AA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_8__ "modulo2_vga/Mcount_linea_lut<8>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00AA00AA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_sinc_h_i_rstpot1 "modulo2_vga/sinc_h_i_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___modulo2_vga/inh_h_inh_v_OR_10_o_SW0") (owner "Xilinx"))
              (property INIT (string "FFFF777F") (owner "Xilinx"))
            )
            (instance (rename rgb_out_0_rstpot1_renamed_13 "rgb_out_0_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BFBFBF00") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_linea_lut_9__ "modulo2_vga/Mcount_linea_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000007FFF0000") (owner "Xilinx"))
            )
            (instance (rename modulo2_vga_Mcount_pixel_lut_9__ "modulo2_vga/Mcount_pixel_lut<9>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008AAAA") (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef modulo_reloj_IBUFG_inst1))
              )
            )
            (net reset_IBUF
              (joined
                (portRef RST (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef CLR (instanceRef modulo2_vga_pixel_0))
                (portRef CLR (instanceRef modulo2_vga_pixel_1))
                (portRef CLR (instanceRef modulo2_vga_pixel_2))
                (portRef CLR (instanceRef modulo2_vga_pixel_3))
                (portRef CLR (instanceRef modulo2_vga_pixel_4))
                (portRef CLR (instanceRef modulo2_vga_pixel_5))
                (portRef CLR (instanceRef modulo2_vga_pixel_6))
                (portRef CLR (instanceRef modulo2_vga_pixel_7))
                (portRef CLR (instanceRef modulo2_vga_pixel_8))
                (portRef CLR (instanceRef modulo2_vga_pixel_9))
                (portRef CLR (instanceRef modulo2_vga_linea_0))
                (portRef CLR (instanceRef modulo2_vga_linea_1))
                (portRef CLR (instanceRef modulo2_vga_linea_2))
                (portRef CLR (instanceRef modulo2_vga_linea_3))
                (portRef CLR (instanceRef modulo2_vga_linea_4))
                (portRef CLR (instanceRef modulo2_vga_linea_5))
                (portRef CLR (instanceRef modulo2_vga_linea_6))
                (portRef CLR (instanceRef modulo2_vga_linea_7))
                (portRef CLR (instanceRef modulo2_vga_linea_8))
                (portRef CLR (instanceRef modulo2_vga_linea_9))
                (portRef O (instanceRef reset_IBUF_renamed_7))
                (portRef I0 (instanceRef rgb_out_0_rstpot1_renamed_13))
                (portRef I0 (instanceRef &_n0068_inv3))
              )
            )
            (net enable_IBUF
              (joined
                (portRef O (instanceRef enable_IBUF_renamed_8))
                (portRef I1 (instanceRef rgb_out_0_rstpot1_renamed_13))
                (portRef I1 (instanceRef &_n0068_inv3))
              )
            )
            (net enable_25
              (joined
                (portRef O (instanceRef modulo_reloj_BUFG_inst6))
                (portRef C (instanceRef modulo2_vga_inhibicion_color_renamed_0))
                (portRef C (instanceRef modulo2_vga_pixel_0))
                (portRef C (instanceRef modulo2_vga_pixel_1))
                (portRef C (instanceRef modulo2_vga_pixel_2))
                (portRef C (instanceRef modulo2_vga_pixel_3))
                (portRef C (instanceRef modulo2_vga_pixel_4))
                (portRef C (instanceRef modulo2_vga_pixel_5))
                (portRef C (instanceRef modulo2_vga_pixel_6))
                (portRef C (instanceRef modulo2_vga_pixel_7))
                (portRef C (instanceRef modulo2_vga_pixel_8))
                (portRef C (instanceRef modulo2_vga_pixel_9))
                (portRef C (instanceRef modulo2_vga_linea_0))
                (portRef C (instanceRef modulo2_vga_linea_1))
                (portRef C (instanceRef modulo2_vga_linea_2))
                (portRef C (instanceRef modulo2_vga_linea_3))
                (portRef C (instanceRef modulo2_vga_linea_4))
                (portRef C (instanceRef modulo2_vga_linea_5))
                (portRef C (instanceRef modulo2_vga_linea_6))
                (portRef C (instanceRef modulo2_vga_linea_7))
                (portRef C (instanceRef modulo2_vga_linea_8))
                (portRef C (instanceRef modulo2_vga_linea_9))
                (portRef C (instanceRef modulo2_vga_sinc_h_i_renamed_9))
                (portRef C (instanceRef modulo2_vga_sinc_v_i_renamed_11))
                (portRef C (instanceRef rgb_out_0_renamed_12))
              )
            )
            (net (rename modulo2_vga_pixel_9_ "modulo2_vga/pixel<9>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_9))
                (portRef I4 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__SW0))
                (portRef I0 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_SW0))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_5__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_6__))
                (portRef I0 (instanceRef modulo2_vga_sinc_h_i_rstpot1))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_9__))
                (portRef I4 (instanceRef &_n0068_inv2_renamed_2))
                (portRef I2 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv12))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_0__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_1__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_2__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_3__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_4__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_7__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_8__))
              )
            )
            (net (rename modulo2_vga_pixel_8_ "modulo2_vga/pixel<8>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_8))
                (portRef I3 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__SW0))
                (portRef I2 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_SW0))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_5__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_6__))
                (portRef I4 (instanceRef modulo2_vga_sinc_h_i_rstpot1))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_9__))
                (portRef I5 (instanceRef &_n0068_inv2_renamed_2))
                (portRef I3 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv12))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_0__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_1__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_2__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_3__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_4__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_7__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_8__))
              )
            )
            (net (rename modulo2_vga_pixel_7_ "modulo2_vga/pixel<7>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_7))
                (portRef I1 (instanceRef &_n0068_inv2_renamed_2))
                (portRef I0 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__SW0))
                (portRef I1 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_SW0))
                (portRef I0 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_7__))
                (portRef I1 (instanceRef modulo2_vga_sinc_h_i_rstpot1))
              )
            )
            (net (rename modulo2_vga_pixel_6_ "modulo2_vga/pixel<6>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_6))
                (portRef I0 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3))
                (portRef I1 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__SW0))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_6__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_9__))
                (portRef I2 (instanceRef &_n0068_inv2_renamed_2))
                (portRef I0 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv12))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_0__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_1__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_2__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_3__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_4__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_7__))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_8__))
              )
            )
            (net (rename modulo2_vga_pixel_5_ "modulo2_vga/pixel<5>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_5))
                (portRef I3 (instanceRef &_n0068_inv2_renamed_2))
                (portRef I5 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3))
                (portRef I0 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4))
                (portRef I2 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__SW0))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_5__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_pixel_lut_9__))
                (portRef I1 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv12))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_0__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_1__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_2__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_3__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_4__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_pixel_lut_7__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_8__))
              )
            )
            (net (rename modulo2_vga_pixel_4_ "modulo2_vga/pixel<4>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_4))
                (portRef I4 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3))
                (portRef I5 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4))
                (portRef I3 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__))
                (portRef I5 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_4__))
                (portRef I0 (instanceRef &_n0068_inv2_renamed_2))
              )
            )
            (net (rename modulo2_vga_linea_9_ "modulo2_vga/linea<9>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_9))
                (portRef I0 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5))
                (portRef I2 (instanceRef modulo2_vga_GND_6_o_INV_3_o_SW0))
                (portRef I3 (instanceRef &_n0068_inv3))
                (portRef I4 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_0__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_1__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_2__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_3__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_4__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_5__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_6__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_7__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_8__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_9__))
              )
            )
            (net (rename modulo2_vga_linea_8_ "modulo2_vga/linea<8>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_8))
                (portRef I2 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5))
                (portRef I0 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW0))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_8__))
                (portRef I2 (instanceRef &_n0068_inv3))
                (portRef I0 (instanceRef modulo2_vga_GND_6_o_INV_3_o_renamed_6))
              )
            )
            (net (rename modulo2_vga_linea_7_ "modulo2_vga/linea<7>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_7))
                (portRef I5 (instanceRef &_n0068_inv1_renamed_1))
                (portRef I5 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5))
                (portRef I3 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW0))
                (portRef I4 (instanceRef modulo2_vga_GND_6_o_INV_3_o_SW0))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_7__))
              )
            )
            (net (rename modulo2_vga_linea_6_ "modulo2_vga/linea<6>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_6))
                (portRef I4 (instanceRef &_n0068_inv1_renamed_1))
                (portRef I3 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5))
                (portRef I1 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW0))
                (portRef I0 (instanceRef modulo2_vga_GND_6_o_INV_3_o_SW0))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_6__))
              )
            )
            (net (rename modulo2_vga_linea_5_ "modulo2_vga/linea<5>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_5))
                (portRef I1 (instanceRef &_n0068_inv1_renamed_1))
                (portRef I4 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5))
                (portRef I2 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW0))
                (portRef I1 (instanceRef modulo2_vga_GND_6_o_INV_3_o_SW0))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_5__))
              )
            )
            (net (rename modulo2_vga_linea_4_ "modulo2_vga/linea<4>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_4))
                (portRef I0 (instanceRef &_n0068_inv1_renamed_1))
                (portRef I4 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW0))
                (portRef I3 (instanceRef modulo2_vga_GND_6_o_INV_3_o_SW0))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_4__))
              )
            )
            (net (rename modulo2_vga_linea_3_ "modulo2_vga/linea<3>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_3))
                (portRef I3 (instanceRef &_n0068_inv1_renamed_1))
                (portRef I2 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1))
                (portRef I4 (instanceRef modulo2_vga_GND_6_o_INV_3_o_renamed_6))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_0__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_1__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_2__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_3__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_4__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_5__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_6__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_7__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_8__))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_9__))
              )
            )
            (net (rename modulo2_vga_linea_2_ "modulo2_vga/linea<2>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_2))
                (portRef I2 (instanceRef &_n0068_inv1_renamed_1))
                (portRef I2 (instanceRef modulo2_vga_Mcount_linea_lut_3__))
                (portRef I3 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1))
                (portRef I3 (instanceRef modulo2_vga_GND_6_o_INV_3_o_renamed_6))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_0__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_1__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_2__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_4__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_5__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_6__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_7__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_8__))
                (portRef I3 (instanceRef modulo2_vga_Mcount_linea_lut_9__))
              )
            )
            (net (rename modulo2_vga_sinc_h_i "modulo2_vga/sinc_h_i")
              (joined
                (portRef I (instanceRef sinc_h_OBUF))
                (portRef Q (instanceRef modulo2_vga_sinc_h_i_renamed_9))
              )
            )
            (net (rename modulo2_vga_sinc_v_i "modulo2_vga/sinc_v_i")
              (joined
                (portRef I (instanceRef sinc_v_OBUF))
                (portRef Q (instanceRef modulo2_vga_sinc_v_i_renamed_11))
                (portRef I0 (instanceRef modulo2_vga_sinc_v_i_rstpot_renamed_10))
              )
            )
            (net (rename modulo2_vga_inhibicion_color "modulo2_vga/inhibicion_color")
              (joined
                (portRef Q (instanceRef modulo2_vga_inhibicion_color_renamed_0))
                (portRef I2 (instanceRef rgb_out_0_rstpot1_renamed_13))
              )
            )
            (net rgb_out_0
              (joined
                (portRef I (instanceRef rgb_out_11_OBUF))
                (portRef I (instanceRef rgb_out_10_OBUF))
                (portRef I (instanceRef rgb_out_9_OBUF))
                (portRef I (instanceRef rgb_out_8_OBUF))
                (portRef I (instanceRef rgb_out_7_OBUF))
                (portRef I (instanceRef rgb_out_6_OBUF))
                (portRef I (instanceRef rgb_out_5_OBUF))
                (portRef I (instanceRef rgb_out_4_OBUF))
                (portRef I (instanceRef rgb_out_3_OBUF))
                (portRef I (instanceRef rgb_out_2_OBUF))
                (portRef I (instanceRef rgb_out_1_OBUF))
                (portRef I (instanceRef rgb_out_0_OBUF))
                (portRef Q (instanceRef rgb_out_0_renamed_12))
                (portRef I3 (instanceRef rgb_out_0_rstpot1_renamed_13))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CLKINSEL (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef PWRDWN (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef PSCLK (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DCLK (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DEN (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef CLKIN2 (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef PSINCDEC (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DWE (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef PSEN (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_15_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_14_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_13_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_12_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_11_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_10_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_9_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_8_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_7_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_6_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_5_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_4_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_3_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_2_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_1_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI_0_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DADDR_6_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DADDR_5_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DADDR_4_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DADDR_3_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DADDR_2_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DADDR_1_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DADDR_0_ (instanceRef modulo_reloj_MMCME2_BASE_inst))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_0__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_1__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_2__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_3__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_4__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_5__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_6__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_7__))
                (portRef DI (instanceRef modulo2_vga_Mcount_pixel_cy_8__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_0__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_1__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_2__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_3__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_4__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_5__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_6__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_7__))
                (portRef DI (instanceRef modulo2_vga_Mcount_linea_cy_8__))
              )
            )
            (net (rename &_n0068_inv "_n0068_inv")
              (joined
                (portRef O (instanceRef &_n0068_inv3))
                (portRef I4 (instanceRef rgb_out_0_rstpot1_renamed_13))
              )
            )
            (net (rename modulo_reloj_buff_fb "modulo_reloj/buff_fb")
              (joined
                (portRef O (instanceRef modulo_reloj_BUFG_inst7))
                (portRef CLKFBIN (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo_reloj_buff_in5 "modulo_reloj/buff_in5")
              (joined
                (portRef I (instanceRef modulo_reloj_BUFG_inst6))
                (portRef CLKOUT4 (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo_reloj_buff_in4 "modulo_reloj/buff_in4")
              (joined
                (portRef I (instanceRef modulo_reloj_BUFG_inst5))
                (portRef CLKOUT3 (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo_reloj_buff_in3 "modulo_reloj/buff_in3")
              (joined
                (portRef I (instanceRef modulo_reloj_BUFG_inst4))
                (portRef CLKOUT2 (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo_reloj_buff_in2 "modulo_reloj/buff_in2")
              (joined
                (portRef I (instanceRef modulo_reloj_BUFG_inst3))
                (portRef CLKOUT1 (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo_reloj_buff_in1 "modulo_reloj/buff_in1")
              (joined
                (portRef I (instanceRef modulo_reloj_BUFG_inst2))
                (portRef CLKOUT0 (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo_reloj_buff_fb_in "modulo_reloj/buff_fb_in")
              (joined
                (portRef I (instanceRef modulo_reloj_BUFG_inst7))
                (portRef CLKFBOUT (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo_reloj_clkin "modulo_reloj/clkin")
              (joined
                (portRef O (instanceRef modulo_reloj_IBUFG_inst1))
                (portRef CLKIN1 (instanceRef modulo_reloj_MMCME2_BASE_inst))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_9_ "modulo2_vga/Mcount_linea_lut<9>")
              (joined
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_9__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_9__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea9 "modulo2_vga/Mcount_linea9")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_9__))
                (portRef D (instanceRef modulo2_vga_linea_9))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_8_ "modulo2_vga/Mcount_linea_cy<8>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_8__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_9__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_8_ "modulo2_vga/Mcount_linea_lut<8>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_8__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_8__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_8__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea8 "modulo2_vga/Mcount_linea8")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_8__))
                (portRef D (instanceRef modulo2_vga_linea_8))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_7_ "modulo2_vga/Mcount_linea_cy<7>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_7__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_8__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_8__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_7_ "modulo2_vga/Mcount_linea_lut<7>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_7__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_7__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_7__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea7 "modulo2_vga/Mcount_linea7")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_7__))
                (portRef D (instanceRef modulo2_vga_linea_7))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_6_ "modulo2_vga/Mcount_linea_cy<6>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_6__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_7__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_7__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_6_ "modulo2_vga/Mcount_linea_lut<6>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_6__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_6__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_6__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea6 "modulo2_vga/Mcount_linea6")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_6__))
                (portRef D (instanceRef modulo2_vga_linea_6))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_5_ "modulo2_vga/Mcount_linea_cy<5>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_5__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_6__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_6__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_5_ "modulo2_vga/Mcount_linea_lut<5>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_5__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_5__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_5__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea5 "modulo2_vga/Mcount_linea5")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_5__))
                (portRef D (instanceRef modulo2_vga_linea_5))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_4_ "modulo2_vga/Mcount_linea_cy<4>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_4__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_5__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_5__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_4_ "modulo2_vga/Mcount_linea_lut<4>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_4__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_4__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_4__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea4 "modulo2_vga/Mcount_linea4")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_4__))
                (portRef D (instanceRef modulo2_vga_linea_4))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_3_ "modulo2_vga/Mcount_linea_cy<3>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_3__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_4__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_4__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_3_ "modulo2_vga/Mcount_linea_lut<3>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_3__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_3__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_3__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea3 "modulo2_vga/Mcount_linea3")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_3__))
                (portRef D (instanceRef modulo2_vga_linea_3))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_2_ "modulo2_vga/Mcount_linea_cy<2>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_2__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_3__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_3__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_2_ "modulo2_vga/Mcount_linea_lut<2>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_2__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_2__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_2__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea2 "modulo2_vga/Mcount_linea2")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_2__))
                (portRef D (instanceRef modulo2_vga_linea_2))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_1_ "modulo2_vga/Mcount_linea_cy<1>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_1__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_2__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_2__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_1_ "modulo2_vga/Mcount_linea_lut<1>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_1__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_1__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_1__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea1 "modulo2_vga/Mcount_linea1")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_1__))
                (portRef D (instanceRef modulo2_vga_linea_1))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_cy_0_ "modulo2_vga/Mcount_linea_cy<0>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_cy_0__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_1__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_1__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea_lut_0_ "modulo2_vga/Mcount_linea_lut<0>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_linea_cy_0__))
                (portRef LI (instanceRef modulo2_vga_Mcount_linea_xor_0__))
                (portRef O (instanceRef modulo2_vga_Mcount_linea_lut_0__))
              )
            )
            (net (rename modulo2_vga_Mcount_linea "modulo2_vga/Mcount_linea")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_linea_xor_0__))
                (portRef D (instanceRef modulo2_vga_linea_0))
              )
            )
            (net (rename modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv "modulo2_vga/linea[9]_PWR_6_o_LessThan_13_o_inv_inv")
              (joined
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_cy_0__))
                (portRef CI (instanceRef modulo2_vga_Mcount_linea_xor_0__))
                (portRef O (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_9_ "modulo2_vga/Mcount_pixel_lut<9>")
              (joined
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_9__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_9__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel9 "modulo2_vga/Mcount_pixel9")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_9__))
                (portRef D (instanceRef modulo2_vga_pixel_9))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_8_ "modulo2_vga/Mcount_pixel_cy<8>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_8__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_9__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_8_ "modulo2_vga/Mcount_pixel_lut<8>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_8__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_8__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_8__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel8 "modulo2_vga/Mcount_pixel8")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_8__))
                (portRef D (instanceRef modulo2_vga_pixel_8))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_7_ "modulo2_vga/Mcount_pixel_cy<7>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_7__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_8__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_8__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_7_ "modulo2_vga/Mcount_pixel_lut<7>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_7__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_7__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_7__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel7 "modulo2_vga/Mcount_pixel7")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_7__))
                (portRef D (instanceRef modulo2_vga_pixel_7))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_6_ "modulo2_vga/Mcount_pixel_cy<6>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_6__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_7__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_7__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_6_ "modulo2_vga/Mcount_pixel_lut<6>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_6__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_6__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_6__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel6 "modulo2_vga/Mcount_pixel6")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_6__))
                (portRef D (instanceRef modulo2_vga_pixel_6))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_5_ "modulo2_vga/Mcount_pixel_cy<5>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_5__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_6__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_6__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_5_ "modulo2_vga/Mcount_pixel_lut<5>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_5__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_5__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_5__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel5 "modulo2_vga/Mcount_pixel5")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_5__))
                (portRef D (instanceRef modulo2_vga_pixel_5))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_4_ "modulo2_vga/Mcount_pixel_cy<4>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_4__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_5__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_5__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_4_ "modulo2_vga/Mcount_pixel_lut<4>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_4__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_4__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_4__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel4 "modulo2_vga/Mcount_pixel4")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_4__))
                (portRef D (instanceRef modulo2_vga_pixel_4))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_3_ "modulo2_vga/Mcount_pixel_cy<3>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_3__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_4__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_4__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_3_ "modulo2_vga/Mcount_pixel_lut<3>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_3__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_3__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_3__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel3 "modulo2_vga/Mcount_pixel3")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_3__))
                (portRef D (instanceRef modulo2_vga_pixel_3))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_2_ "modulo2_vga/Mcount_pixel_cy<2>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_2__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_3__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_3__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_2_ "modulo2_vga/Mcount_pixel_lut<2>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_2__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_2__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_2__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel2 "modulo2_vga/Mcount_pixel2")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_2__))
                (portRef D (instanceRef modulo2_vga_pixel_2))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_1_ "modulo2_vga/Mcount_pixel_cy<1>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_1__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_2__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_2__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_1_ "modulo2_vga/Mcount_pixel_lut<1>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_1__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_1__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_1__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel1 "modulo2_vga/Mcount_pixel1")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_1__))
                (portRef D (instanceRef modulo2_vga_pixel_1))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_cy_0_ "modulo2_vga/Mcount_pixel_cy<0>")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_cy_0__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_1__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_1__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel_lut_0_ "modulo2_vga/Mcount_pixel_lut<0>")
              (joined
                (portRef S (instanceRef modulo2_vga_Mcount_pixel_cy_0__))
                (portRef LI (instanceRef modulo2_vga_Mcount_pixel_xor_0__))
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_lut_0__))
              )
            )
            (net (rename modulo2_vga_Mcount_pixel "modulo2_vga/Mcount_pixel")
              (joined
                (portRef O (instanceRef modulo2_vga_Mcount_pixel_xor_0__))
                (portRef D (instanceRef modulo2_vga_pixel_0))
              )
            )
            (net (rename modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv "modulo2_vga/pixel[9]_PWR_6_o_LessThan_1_o_inv_inv")
              (joined
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_cy_0__))
                (portRef CI (instanceRef modulo2_vga_Mcount_pixel_xor_0__))
                (portRef O (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv12))
              )
            )
            (net (rename modulo2_vga_GND_6_o_INV_3_o "modulo2_vga/GND_6_o_INV_3_o")
              (joined
                (portRef O (instanceRef modulo2_vga_GND_6_o_INV_3_o_renamed_6))
                (portRef I1 (instanceRef modulo2_vga_sinc_v_i_rstpot_renamed_10))
              )
            )
            (net (rename modulo2_vga_inh_h_inh_v_OR_10_o "modulo2_vga/inh_h_inh_v_OR_10_o")
              (joined
                (portRef D (instanceRef modulo2_vga_inhibicion_color_renamed_0))
                (portRef O (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5))
              )
            )
            (net (rename modulo2_vga_pixel_9__PWR_6_o_equal_7_o "modulo2_vga/pixel[9]_PWR_6_o_equal_7_o")
              (joined
                (portRef CE (instanceRef modulo2_vga_linea_0))
                (portRef CE (instanceRef modulo2_vga_linea_1))
                (portRef CE (instanceRef modulo2_vga_linea_2))
                (portRef CE (instanceRef modulo2_vga_linea_3))
                (portRef CE (instanceRef modulo2_vga_linea_4))
                (portRef CE (instanceRef modulo2_vga_linea_5))
                (portRef CE (instanceRef modulo2_vga_linea_6))
                (portRef CE (instanceRef modulo2_vga_linea_7))
                (portRef CE (instanceRef modulo2_vga_linea_8))
                (portRef CE (instanceRef modulo2_vga_linea_9))
                (portRef O (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__))
                (portRef I2 (instanceRef modulo2_vga_sinc_v_i_rstpot_renamed_10))
              )
            )
            (net (rename modulo2_vga_linea_0_ "modulo2_vga/linea<0>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_0))
                (portRef I1 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW1))
                (portRef I0 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1))
                (portRef I2 (instanceRef modulo2_vga_GND_6_o_INV_3_o_renamed_6))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_0__))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_1__))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_2__))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_3__))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_9__))
              )
            )
            (net (rename modulo2_vga_linea_1_ "modulo2_vga/linea<1>")
              (joined
                (portRef Q (instanceRef modulo2_vga_linea_1))
                (portRef I0 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW1))
                (portRef I1 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1))
                (portRef I1 (instanceRef modulo2_vga_GND_6_o_INV_3_o_renamed_6))
                (portRef I0 (instanceRef modulo2_vga_Mcount_linea_lut_0__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_1__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_2__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_3__))
                (portRef I1 (instanceRef modulo2_vga_Mcount_linea_lut_9__))
              )
            )
            (net (rename modulo2_vga_pixel_0_ "modulo2_vga/pixel<0>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_0))
                (portRef I2 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4))
                (portRef I2 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__))
                (portRef I2 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_0__))
              )
            )
            (net (rename modulo2_vga_pixel_1_ "modulo2_vga/pixel<1>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_1))
                (portRef I3 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3))
                (portRef I4 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4))
                (portRef I1 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__))
                (portRef I3 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_1__))
              )
            )
            (net (rename modulo2_vga_pixel_2_ "modulo2_vga/pixel<2>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_2))
                (portRef I2 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3))
                (portRef I3 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4))
                (portRef I0 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__))
                (portRef I1 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_2__))
              )
            )
            (net (rename modulo2_vga_pixel_3_ "modulo2_vga/pixel<3>")
              (joined
                (portRef Q (instanceRef modulo2_vga_pixel_3))
                (portRef I1 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3))
                (portRef I1 (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4))
                (portRef I4 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__))
                (portRef I4 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11))
                (portRef I0 (instanceRef modulo2_vga_Mcount_pixel_lut_3__))
              )
            )
            (net (rename &_n0068_inv1 "_n0068_inv1")
              (joined
                (portRef O (instanceRef &_n0068_inv1_renamed_1))
                (portRef I4 (instanceRef &_n0068_inv3))
              )
            )
            (net (rename &_n0068_inv2 "_n0068_inv2")
              (joined
                (portRef O (instanceRef &_n0068_inv2_renamed_2))
                (portRef I5 (instanceRef &_n0068_inv3))
              )
            )
            (net (rename modulo2_vga_PWR_6_o_pixel_9__AND_1_o1 "modulo2_vga/PWR_6_o_pixel[9]_AND_1_o1")
              (joined
                (portRef O (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o1_renamed_3))
                (portRef I3 (instanceRef modulo2_vga_sinc_h_i_rstpot1))
              )
            )
            (net (rename modulo2_vga_PWR_6_o_pixel_9__AND_1_o2 "modulo2_vga/PWR_6_o_pixel[9]_AND_1_o2")
              (joined
                (portRef O (instanceRef modulo2_vga_PWR_6_o_pixel_9__AND_1_o2_renamed_4))
                (portRef I2 (instanceRef modulo2_vga_sinc_h_i_rstpot1))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__SW0))
                (portRef I5 (instanceRef modulo2_vga_pixel_9__PWR_6_o_equal_7_o_9__))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_SW0))
                (portRef I1 (instanceRef modulo2_vga_inh_h_inh_v_OR_10_o_renamed_5))
              )
            )
            (net (rename modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv1 "modulo2_vga/pixel[9]_PWR_6_o_LessThan_1_o_inv_inv1")
              (joined
                (portRef O (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv11))
                (portRef I1 (instanceRef modulo2_vga_Mcount_pixel_lut_9__))
                (portRef I4 (instanceRef modulo2_vga_pixel_9__PWR_6_o_LessThan_1_o_inv_inv12))
                (portRef I5 (instanceRef modulo2_vga_Mcount_pixel_lut_0__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_pixel_lut_1__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_pixel_lut_2__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_pixel_lut_3__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_pixel_lut_4__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_pixel_lut_7__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_pixel_lut_8__))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW0))
                (portRef I5 (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_0__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_1__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_2__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_3__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_4__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_5__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_6__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_7__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_8__))
                (portRef I5 (instanceRef modulo2_vga_Mcount_linea_lut_9__))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef modulo2_vga_GND_6_o_INV_3_o_SW0))
                (portRef I5 (instanceRef modulo2_vga_GND_6_o_INV_3_o_renamed_6))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_7))
              )
            )
            (net enable
              (joined
                (portRef enable)
                (portRef I (instanceRef enable_IBUF_renamed_8))
              )
            )
            (net (rename rgb_out_11_ "rgb_out<11>")
              (joined
                (portRef (member rgb_out 0))
                (portRef O (instanceRef rgb_out_11_OBUF))
              )
            )
            (net (rename rgb_out_10_ "rgb_out<10>")
              (joined
                (portRef (member rgb_out 1))
                (portRef O (instanceRef rgb_out_10_OBUF))
              )
            )
            (net (rename rgb_out_9_ "rgb_out<9>")
              (joined
                (portRef (member rgb_out 2))
                (portRef O (instanceRef rgb_out_9_OBUF))
              )
            )
            (net (rename rgb_out_8_ "rgb_out<8>")
              (joined
                (portRef (member rgb_out 3))
                (portRef O (instanceRef rgb_out_8_OBUF))
              )
            )
            (net (rename rgb_out_7_ "rgb_out<7>")
              (joined
                (portRef (member rgb_out 4))
                (portRef O (instanceRef rgb_out_7_OBUF))
              )
            )
            (net (rename rgb_out_6_ "rgb_out<6>")
              (joined
                (portRef (member rgb_out 5))
                (portRef O (instanceRef rgb_out_6_OBUF))
              )
            )
            (net (rename rgb_out_5_ "rgb_out<5>")
              (joined
                (portRef (member rgb_out 6))
                (portRef O (instanceRef rgb_out_5_OBUF))
              )
            )
            (net (rename rgb_out_4_ "rgb_out<4>")
              (joined
                (portRef (member rgb_out 7))
                (portRef O (instanceRef rgb_out_4_OBUF))
              )
            )
            (net (rename rgb_out_3_ "rgb_out<3>")
              (joined
                (portRef (member rgb_out 8))
                (portRef O (instanceRef rgb_out_3_OBUF))
              )
            )
            (net (rename rgb_out_2_ "rgb_out<2>")
              (joined
                (portRef (member rgb_out 9))
                (portRef O (instanceRef rgb_out_2_OBUF))
              )
            )
            (net (rename rgb_out_1_ "rgb_out<1>")
              (joined
                (portRef (member rgb_out 10))
                (portRef O (instanceRef rgb_out_1_OBUF))
              )
            )
            (net (rename rgb_out_0_ "rgb_out<0>")
              (joined
                (portRef (member rgb_out 11))
                (portRef O (instanceRef rgb_out_0_OBUF))
              )
            )
            (net sinc_h
              (joined
                (portRef sinc_h)
                (portRef O (instanceRef sinc_h_OBUF))
              )
            )
            (net sinc_v
              (joined
                (portRef sinc_v)
                (portRef O (instanceRef sinc_v_OBUF))
              )
            )
            (net (rename modulo2_vga_sinc_h_i_rstpot "modulo2_vga/sinc_h_i_rstpot")
              (joined
                (portRef D (instanceRef modulo2_vga_sinc_h_i_renamed_9))
                (portRef O (instanceRef modulo2_vga_sinc_h_i_rstpot1))
              )
            )
            (net (rename modulo2_vga_sinc_v_i_rstpot "modulo2_vga/sinc_v_i_rstpot")
              (joined
                (portRef O (instanceRef modulo2_vga_sinc_v_i_rstpot_renamed_10))
                (portRef D (instanceRef modulo2_vga_sinc_v_i_renamed_11))
              )
            )
            (net rgb_out_0_rstpot1
              (joined
                (portRef D (instanceRef rgb_out_0_renamed_12))
                (portRef O (instanceRef rgb_out_0_rstpot1_renamed_13))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef modulo2_vga_linea_9__PWR_6_o_LessThan_13_o_inv_inv1_SW1))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_4__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_5__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_6__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_7__))
                (portRef I4 (instanceRef modulo2_vga_Mcount_linea_lut_8__))
              )
            )
          )
      )
    )
  )

  (design lab3a
    (cellRef lab3a
      (libraryRef lab3a_lib)
    )
    (property PART (string "xc7z020-1-clg484") (owner "Xilinx"))
  )
)

