

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun Nov 13 23:03:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1     |        ?|        ?|         ?|          -|          -|  1000|        no|
        |- VITIS_LOOP_223_18   |        ?|        ?|         ?|          -|          -|  1000|        no|
        | + VITIS_LOOP_225_19  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 13 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 31 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 31 
33 --> 34 62 70 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 32 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 61 
70 --> 61 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.05>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dst_buff"   --->   Operation 71 'read' 'dst_buff_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%src_sz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_sz"   --->   Operation 72 'read' 'src_sz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %src_buff"   --->   Operation 73 'read' 'src_buff_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dst_counter_23_loc = alloca i64 1"   --->   Operation 74 'alloca' 'dst_counter_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dst_counter_20_loc = alloca i64 1"   --->   Operation 75 'alloca' 'dst_counter_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%dst_counter_18_loc = alloca i64 1"   --->   Operation 76 'alloca' 'dst_counter_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dst_counter_15_loc = alloca i64 1"   --->   Operation 77 'alloca' 'dst_counter_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%dst_counter_11_loc = alloca i64 1"   --->   Operation 78 'alloca' 'dst_counter_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dst_counter_8_loc = alloca i64 1"   --->   Operation 79 'alloca' 'dst_counter_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dst_counter_4_loc = alloca i64 1"   --->   Operation 80 'alloca' 'dst_counter_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dst_counter_1_loc = alloca i64 1"   --->   Operation 81 'alloca' 'dst_counter_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%skip_row_loc = alloca i64 1"   --->   Operation 82 'alloca' 'skip_row_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%src_counter_1_loc = alloca i64 1"   --->   Operation 83 'alloca' 'src_counter_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%total_length_loc = alloca i64 1"   --->   Operation 84 'alloca' 'total_length_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [top.cpp:4]   --->   Operation 85 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src_buff, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_4, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src_buff, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_4, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_sz"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_sz, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_buff, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_4, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_buff, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_4, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%var_string_length = alloca i64 1" [top.cpp:14]   --->   Operation 94 'alloca' 'var_string_length' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%skip_row_arr = alloca i64 1" [top.cpp:15]   --->   Operation 95 'alloca' 'skip_row_arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln7 = icmp_eq  i32 %src_sz_read, i32 60478" [top.cpp:7]   --->   Operation 96 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node pattern_1)   --->   "%pattern = select i1 %icmp_ln7, i2 2, i2 0" [top.cpp:7]   --->   Operation 97 'select' 'pattern' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln7_1 = icmp_eq  i32 %src_sz_read, i32 55011" [top.cpp:7]   --->   Operation 98 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln7_2 = icmp_eq  i32 %src_sz_read, i32 104478" [top.cpp:7]   --->   Operation 99 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node pattern_1)   --->   "%select_ln7 = select i1 %icmp_ln7_2, i2 3, i2 1" [top.cpp:7]   --->   Operation 100 'select' 'select_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node pattern_1)   --->   "%or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7_1" [top.cpp:7]   --->   Operation 101 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.99ns) (out node of the LUT)   --->   "%pattern_1 = select i1 %or_ln7, i2 %select_ln7, i2 %pattern" [top.cpp:7]   --->   Operation 102 'select' 'pattern_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %pattern_1, i32 1" [top.cpp:31]   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp, void %if.end38, void %if.then13" [top.cpp:31]   --->   Operation 104 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%src_counter = alloca i32 1"   --->   Operation 105 'alloca' 'src_counter' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 106 'alloca' 'counter' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.99ns)   --->   "%select_ln50_1 = select i1 %icmp_ln7_2, i32 55, i32 11" [top.cpp:50]   --->   Operation 107 'select' 'select_ln50_1' <Predicate = (tmp)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.98ns)   --->   "%select_ln50 = select i1 %icmp_ln7_2, i3 5, i3 1" [top.cpp:50]   --->   Operation 108 'select' 'select_ln50' <Predicate = (tmp)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.24ns)   --->   "%select_ln37 = select i1 %icmp_ln7_2, i32 66, i32 22" [top.cpp:37]   --->   Operation 109 'select' 'select_ln37' <Predicate = (tmp)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln37 = store i10 0, i10 %counter" [top.cpp:37]   --->   Operation 110 'store' 'store_ln37' <Predicate = (tmp)> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %select_ln50_1, i32 %src_counter" [top.cpp:37]   --->   Operation 111 'store' 'store_ln37' <Predicate = (tmp)> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_40_2" [top.cpp:37]   --->   Operation 112 'br' 'br_ln37' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%counter_14 = load i10 %counter" [top.cpp:49]   --->   Operation 113 'load' 'counter_14' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.77ns)   --->   "%icmp_ln37 = icmp_eq  i10 %counter_14, i10 1000" [top.cpp:37]   --->   Operation 114 'icmp' 'icmp_ln37' <Predicate = (tmp)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 115 'speclooptripcount' 'empty' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.73ns)   --->   "%add_ln49 = add i10 %counter_14, i10 1" [top.cpp:49]   --->   Operation 116 'add' 'add_ln49' <Predicate = (tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %VITIS_LOOP_40_2.split, void %if.end38.loopexit" [top.cpp:37]   --->   Operation 117 'br' 'br_ln37' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln37 = store i10 %add_ln49, i10 %counter" [top.cpp:37]   --->   Operation 118 'store' 'store_ln37' <Predicate = (tmp & !icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end38"   --->   Operation 119 'br' 'br_ln0' <Predicate = (tmp & icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.95ns)   --->   "%icmp_ln4 = icmp_eq  i2 %pattern_1, i2 1" [top.cpp:4]   --->   Operation 120 'icmp' 'icmp_ln4' <Predicate = (icmp_ln37) | (!tmp)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.97ns)   --->   "%or_ln4 = or i1 %icmp_ln7_2, i1 %icmp_ln4" [top.cpp:4]   --->   Operation 121 'or' 'or_ln4' <Predicate = (icmp_ln37) | (!tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln4 = br i1 %or_ln4, void %if.end218, void %VITIS_LOOP_63_3" [top.cpp:4]   --->   Operation 122 'br' 'br_ln4' <Predicate = (icmp_ln37) | (!tmp)> <Delay = 1.58>
ST_2 : Operation 123 [1/1] (0.99ns)   --->   "%select_ln63 = select i1 %icmp_ln7_2, i7 77, i7 55" [top.cpp:63]   --->   Operation 123 'select' 'select_ln63' <Predicate = (icmp_ln37 & or_ln4) | (!tmp & or_ln4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, i8 %gmem, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i64 %dst_buff_read, i64 %src_buff_read, i32 %dst_counter_1_loc" [top.cpp:31]   --->   Operation 124 'call' 'call_ln31' <Predicate = (icmp_ln37 & or_ln4) | (!tmp & or_ln4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.66>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%src_counter_load = load i32 %src_counter"   --->   Operation 125 'load' 'src_counter_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (7.66ns)   --->   "%call_ln50 = call void @dut_Pipeline_VITIS_LOOP_40_2, i32 %src_counter_load, i8 %gmem, i64 %src_buff_read, i3 %select_ln50, i32 %total_length_loc, i32 %src_counter_1_loc, i32 %skip_row_loc" [top.cpp:50]   --->   Operation 126 'call' 'call_ln50' <Predicate = true> <Delay = 7.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 127 [1/2] (1.55ns)   --->   "%call_ln50 = call void @dut_Pipeline_VITIS_LOOP_40_2, i32 %src_counter_load, i8 %gmem, i64 %src_buff_read, i3 %select_ln50, i32 %total_length_loc, i32 %src_counter_1_loc, i32 %skip_row_loc" [top.cpp:50]   --->   Operation 127 'call' 'call_ln50' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %counter_14" [top.cpp:37]   --->   Operation 128 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [top.cpp:24]   --->   Operation 129 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%total_length_loc_load = load i32 %total_length_loc"   --->   Operation 130 'load' 'total_length_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%src_counter_1_loc_load = load i32 %src_counter_1_loc"   --->   Operation 131 'load' 'src_counter_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%skip_row_loc_load = load i32 %skip_row_loc"   --->   Operation 132 'load' 'skip_row_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%var_string_length_addr = getelementptr i32 %var_string_length, i64 0, i64 %zext_ln37" [top.cpp:47]   --->   Operation 133 'getelementptr' 'var_string_length_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %total_length_loc_load, i10 %var_string_length_addr" [top.cpp:47]   --->   Operation 134 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %skip_row_loc_load, i32 4294967295" [top.cpp:48]   --->   Operation 135 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%skip_row_arr_addr = getelementptr i32 %skip_row_arr, i64 0, i64 %zext_ln37" [top.cpp:48]   --->   Operation 136 'getelementptr' 'skip_row_arr_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %add_ln48, i10 %skip_row_arr_addr" [top.cpp:48]   --->   Operation 137 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 138 [1/1] (2.55ns)   --->   "%src_counter_21 = add i32 %src_counter_1_loc_load, i32 %select_ln37" [top.cpp:50]   --->   Operation 138 'add' 'src_counter_21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %src_counter_21, i32 %src_counter" [top.cpp:37]   --->   Operation 139 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_40_2" [top.cpp:37]   --->   Operation 140 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4, i8 %gmem, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i64 %dst_buff_read, i64 %src_buff_read, i32 %dst_counter_1_loc" [top.cpp:31]   --->   Operation 141 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 1.58>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%dst_counter_1_loc_load = load i32 %dst_counter_1_loc"   --->   Operation 142 'load' 'dst_counter_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (1.58ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6, i32 %dst_counter_1_loc_load, i8 %gmem, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i64 %dst_buff_read, i64 %src_buff_read, i32 %dst_counter_4_loc" [top.cpp:31]   --->   Operation 143 'call' 'call_ln31' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6, i32 %dst_counter_1_loc_load, i8 %gmem, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i64 %dst_buff_read, i64 %src_buff_read, i32 %dst_counter_4_loc" [top.cpp:31]   --->   Operation 144 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 1.58>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%dst_counter_4_loc_load = load i32 %dst_counter_4_loc"   --->   Operation 145 'load' 'dst_counter_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (1.58ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8, i32 %dst_counter_4_loc_load, i8 %gmem, i64 %src_buff_read, i64 %dst_buff_read, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i32 %dst_counter_8_loc" [top.cpp:31]   --->   Operation 146 'call' 'call_ln31' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8, i32 %dst_counter_4_loc_load, i8 %gmem, i64 %src_buff_read, i64 %dst_buff_read, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i32 %dst_counter_8_loc" [top.cpp:31]   --->   Operation 147 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 1.58>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%dst_counter_8_loc_load = load i32 %dst_counter_8_loc"   --->   Operation 148 'load' 'dst_counter_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.58ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10, i32 %dst_counter_8_loc_load, i8 %gmem, i64 %src_buff_read, i64 %dst_buff_read, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i32 %dst_counter_11_loc" [top.cpp:31]   --->   Operation 149 'call' 'call_ln31' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln31 = call void @dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10, i32 %dst_counter_8_loc_load, i8 %gmem, i64 %src_buff_read, i64 %dst_buff_read, i32 %skip_row_arr, i1 %tmp, i7 %select_ln63, i32 %dst_counter_11_loc" [top.cpp:31]   --->   Operation 150 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 3.17>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%dst_counter_11_loc_load = load i32 %dst_counter_11_loc"   --->   Operation 151 'load' 'dst_counter_11_loc_load' <Predicate = (or_ln4)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end218"   --->   Operation 152 'br' 'br_ln0' <Predicate = (or_ln4)> <Delay = 1.58>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%dst_counter_12 = phi i32 %dst_counter_11_loc_load, void %VITIS_LOOP_63_3, i32 0, void %if.end38"   --->   Operation 153 'phi' 'dst_counter_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %tmp, void %if.end431, void %for.body232.preheader" [top.cpp:151]   --->   Operation 154 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 155 'alloca' 'i' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%dst_counter = alloca i32 1"   --->   Operation 156 'alloca' 'dst_counter' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%src_counter_22 = alloca i32 1"   --->   Operation 157 'alloca' 'src_counter_22' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%counter_15 = alloca i32 1"   --->   Operation 158 'alloca' 'counter_15' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%current_total_num = alloca i32 1"   --->   Operation 159 'alloca' 'current_total_num' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%current_skip_row = alloca i32 1"   --->   Operation 160 'alloca' 'current_skip_row' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 161 [2/2] (1.58ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12, i32 %dst_counter_12, i8 %gmem, i64 %dst_buff_read, i32 %dst_counter_15_loc"   --->   Operation 161 'call' 'call_ln0' <Predicate = (tmp)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 162 [1/1] (0.95ns)   --->   "%icmp_ln211 = icmp_eq  i2 %pattern_1, i2 2" [top.cpp:211]   --->   Operation 162 'icmp' 'icmp_ln211' <Predicate = (tmp)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.99ns)   --->   "%select_ln223 = select i1 %icmp_ln7_2, i32 55, i32 11" [top.cpp:223]   --->   Operation 163 'select' 'select_ln223' <Predicate = (tmp)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln223 = store i32 0, i32 %current_skip_row" [top.cpp:223]   --->   Operation 164 'store' 'store_ln223' <Predicate = (tmp)> <Delay = 1.58>
ST_13 : Operation 165 [1/1] (1.70ns)   --->   "%store_ln223 = store i32 0, i32 %current_total_num" [top.cpp:223]   --->   Operation 165 'store' 'store_ln223' <Predicate = (tmp)> <Delay = 1.70>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln223 = store i32 0, i32 %counter_15" [top.cpp:223]   --->   Operation 166 'store' 'store_ln223' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln223 = store i32 %select_ln223, i32 %src_counter_22" [top.cpp:223]   --->   Operation 167 'store' 'store_ln223' <Predicate = (tmp)> <Delay = 1.58>
ST_13 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln223 = store i10 0, i10 %i" [top.cpp:223]   --->   Operation 168 'store' 'store_ln223' <Predicate = (tmp)> <Delay = 1.58>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12, i32 %dst_counter_12, i8 %gmem, i64 %dst_buff_read, i32 %dst_counter_15_loc"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 1.58>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%dst_counter_15_loc_load = load i32 %dst_counter_15_loc"   --->   Operation 170 'load' 'dst_counter_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [2/2] (1.58ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_164_13, i32 %dst_counter_15_loc_load, i8 %gmem, i64 %dst_buff_read, i32 %dst_counter_18_loc"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 172 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_164_13, i32 %dst_counter_15_loc_load, i8 %gmem, i64 %dst_buff_read, i32 %dst_counter_18_loc"   --->   Operation 172 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 3.52>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%dst_counter_18_loc_load = load i32 %dst_counter_18_loc"   --->   Operation 173 'load' 'dst_counter_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i32 %dst_counter_18_loc_load" [top.cpp:177]   --->   Operation 174 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (3.52ns)   --->   "%add_ln177 = add i64 %zext_ln177, i64 %dst_buff_read" [top.cpp:177]   --->   Operation 175 'add' 'add_ln177' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 8.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln177" [top.cpp:177]   --->   Operation 176 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (8.00ns)   --->   "%empty_27 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i32 1000" [top.cpp:177]   --->   Operation 177 'writereq' 'empty_27' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 15> <Delay = 2.77>
ST_19 : Operation 178 [1/1] (1.18ns)   --->   "%select_ln22 = select i1 %icmp_ln7_2, i6 44, i6 0" [top.cpp:22]   --->   Operation 178 'select' 'select_ln22' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.99ns)   --->   "%select_ln177 = select i1 %icmp_ln7_2, i7 77, i7 33" [top.cpp:177]   --->   Operation 179 'select' 'select_ln177' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 180 [2/2] (1.58ns)   --->   "%call_ln22 = call void @dut_Pipeline_VITIS_LOOP_177_14, i6 %select_ln22, i8 %gmem, i64 %add_ln177, i64 %src_buff_read, i32 %skip_row_arr, i7 %select_ln177" [top.cpp:22]   --->   Operation 180 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.00>
ST_20 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln22 = call void @dut_Pipeline_VITIS_LOOP_177_14, i6 %select_ln22, i8 %gmem, i64 %add_ln177, i64 %src_buff_read, i32 %skip_row_arr, i7 %select_ln177" [top.cpp:22]   --->   Operation 181 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 8.00>
ST_21 : Operation 182 [5/5] (8.00ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [top.cpp:177]   --->   Operation 182 'writeresp' 'empty_28' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 8.00>
ST_22 : Operation 183 [4/5] (8.00ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [top.cpp:177]   --->   Operation 183 'writeresp' 'empty_28' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 8.00>
ST_23 : Operation 184 [3/5] (8.00ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [top.cpp:177]   --->   Operation 184 'writeresp' 'empty_28' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 8.00>
ST_24 : Operation 185 [2/5] (8.00ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [top.cpp:177]   --->   Operation 185 'writeresp' 'empty_28' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 8.00>
ST_25 : Operation 186 [1/5] (8.00ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [top.cpp:177]   --->   Operation 186 'writeresp' 'empty_28' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 4.14>
ST_26 : Operation 187 [1/1] (2.55ns)   --->   "%add_ln177_1 = add i32 %dst_counter_18_loc_load, i32 1000" [top.cpp:177]   --->   Operation 187 'add' 'add_ln177_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [2/2] (1.58ns)   --->   "%call_ln177 = call void @dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16, i32 %add_ln177_1, i8 %gmem, i64 %dst_buff_read, i32 %var_string_length, i32 %dst_counter_20_loc" [top.cpp:177]   --->   Operation 188 'call' 'call_ln177' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 0.00>
ST_27 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln177 = call void @dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16, i32 %add_ln177_1, i8 %gmem, i64 %dst_buff_read, i32 %var_string_length, i32 %dst_counter_20_loc" [top.cpp:177]   --->   Operation 189 'call' 'call_ln177' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 24> <Delay = 1.58>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%dst_counter_20_loc_load = load i32 %dst_counter_20_loc"   --->   Operation 190 'load' 'dst_counter_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [2/2] (1.58ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_204_17, i32 %dst_counter_20_loc_load, i8 %gmem, i64 %dst_buff_read, i32 %dst_counter_23_loc"   --->   Operation 191 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 0.00>
ST_29 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_204_17, i32 %dst_counter_20_loc_load, i8 %gmem, i64 %dst_buff_read, i32 %dst_counter_23_loc"   --->   Operation 192 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 26> <Delay = 2.68>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%dst_counter_23_loc_load = load i32 %dst_counter_23_loc"   --->   Operation 193 'load' 'dst_counter_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node dst_counter_14)   --->   "%select_ln211 = select i1 %icmp_ln211, i32 9016, i32 41016" [top.cpp:211]   --->   Operation 194 'select' 'select_ln211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node dst_counter_14)   --->   "%or_ln211 = or i1 %icmp_ln211, i1 %icmp_ln7_2" [top.cpp:211]   --->   Operation 195 'or' 'or_ln211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%dst_counter_14 = select i1 %or_ln211, i32 %select_ln211, i32 %dst_counter_23_loc_load" [top.cpp:211]   --->   Operation 196 'select' 'dst_counter_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 197 [1/1] (1.70ns)   --->   "%store_ln223 = store i32 %dst_counter_14, i32 %dst_counter" [top.cpp:223]   --->   Operation 197 'store' 'store_ln223' <Predicate = true> <Delay = 1.70>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln223 = br void %VITIS_LOOP_225_19" [top.cpp:223]   --->   Operation 198 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>

State 31 <SV = 27> <Delay = 1.77>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [top.cpp:223]   --->   Operation 199 'load' 'i_1' <Predicate = (tmp)> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (1.77ns)   --->   "%icmp_ln223 = icmp_eq  i10 %i_1, i10 1000" [top.cpp:223]   --->   Operation 200 'icmp' 'icmp_ln223' <Predicate = (tmp)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 201 'speclooptripcount' 'empty_29' <Predicate = (tmp)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i_1, i10 1" [top.cpp:223]   --->   Operation 202 'add' 'i_2' <Predicate = (tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %VITIS_LOOP_225_19.split, void %if.end431.loopexit" [top.cpp:223]   --->   Operation 203 'br' 'br_ln223' <Predicate = (tmp)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [top.cpp:223]   --->   Operation 204 'specloopname' 'specloopname_ln223' <Predicate = (tmp & !icmp_ln223)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln225 = br void %for.cond362" [top.cpp:225]   --->   Operation 205 'br' 'br_ln225' <Predicate = (tmp & !icmp_ln223)> <Delay = 1.58>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end431"   --->   Operation 206 'br' 'br_ln0' <Predicate = (tmp & icmp_ln223)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln258 = ret" [top.cpp:258]   --->   Operation 207 'ret' 'ret_ln258' <Predicate = (icmp_ln223) | (!tmp)> <Delay = 0.00>

State 32 <SV = 28> <Delay = 6.61>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %VITIS_LOOP_225_19.split, i32 %j_9, void %for.inc425"   --->   Operation 208 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns)   --->   "%current_skip_row_1 = load i32 %current_skip_row" [top.cpp:225]   --->   Operation 209 'load' 'current_skip_row_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 210 [1/1] (2.55ns)   --->   "%add_ln225 = add i32 %current_skip_row_1, i32 1" [top.cpp:225]   --->   Operation 210 'add' 'add_ln225' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 211 [1/1] (2.47ns)   --->   "%icmp_ln225 = icmp_ult  i32 %j, i32 %add_ln225" [top.cpp:225]   --->   Operation 211 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 212 [1/1] (2.55ns)   --->   "%j_9 = add i32 %j, i32 1" [top.cpp:225]   --->   Operation 212 'add' 'j_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc428, void %for.body366_ifconv" [top.cpp:225]   --->   Operation 213 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%counter_15_load = load i32 %counter_15" [top.cpp:227]   --->   Operation 214 'load' 'counter_15_load' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i32 %counter_15_load" [top.cpp:227]   --->   Operation 215 'zext' 'zext_ln227' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%skip_row_arr_addr_1 = getelementptr i32 %skip_row_arr, i64 0, i64 %zext_ln227" [top.cpp:227]   --->   Operation 216 'getelementptr' 'skip_row_arr_addr_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_32 : Operation 217 [2/2] (3.25ns)   --->   "%current_skip_row_2 = load i10 %skip_row_arr_addr_1" [top.cpp:227]   --->   Operation 217 'load' 'current_skip_row_2' <Predicate = (icmp_ln225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%var_string_length_addr_1 = getelementptr i32 %var_string_length, i64 0, i64 %zext_ln227" [top.cpp:228]   --->   Operation 218 'getelementptr' 'var_string_length_addr_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_32 : Operation 219 [2/2] (3.25ns)   --->   "%current_total_num_1 = load i10 %var_string_length_addr_1" [top.cpp:228]   --->   Operation 219 'load' 'current_total_num_1' <Predicate = (icmp_ln225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_32 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln223 = store i10 %i_2, i10 %i" [top.cpp:223]   --->   Operation 220 'store' 'store_ln223' <Predicate = (!icmp_ln225)> <Delay = 1.58>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln223 = br void %VITIS_LOOP_225_19" [top.cpp:223]   --->   Operation 221 'br' 'br_ln223' <Predicate = (!icmp_ln225)> <Delay = 0.00>

State 33 <SV = 29> <Delay = 7.40>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%current_total_num_load = load i32 %current_total_num" [top.cpp:226]   --->   Operation 222 'load' 'current_total_num_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [top.cpp:226]   --->   Operation 223 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 224 [1/1] (2.47ns)   --->   "%icmp_ln226 = icmp_eq  i32 %j, i32 0" [top.cpp:226]   --->   Operation 224 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 225 [1/2] (3.25ns)   --->   "%current_skip_row_2 = load i10 %skip_row_arr_addr_1" [top.cpp:227]   --->   Operation 225 'load' 'current_skip_row_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_33 : Operation 226 [1/2] (3.25ns)   --->   "%current_total_num_1 = load i10 %var_string_length_addr_1" [top.cpp:228]   --->   Operation 226 'load' 'current_total_num_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_33 : Operation 227 [1/1] (0.69ns)   --->   "%current_total_num_2 = select i1 %icmp_ln226, i32 %current_total_num_1, i32 %current_total_num_load" [top.cpp:226]   --->   Operation 227 'select' 'current_total_num_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 228 [1/1] (0.69ns)   --->   "%current_skip_row_3 = select i1 %icmp_ln226, i32 %current_skip_row_2, i32 %current_skip_row_1" [top.cpp:226]   --->   Operation 228 'select' 'current_skip_row_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln230 = icmp_eq  i32 %j, i32 %current_skip_row_3" [top.cpp:230]   --->   Operation 229 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %for.body407, void %VITIS_LOOP_231_20" [top.cpp:230]   --->   Operation 230 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 231 [1/1] (0.00ns)   --->   "%dst_counter_load = load i32 %dst_counter" [top.cpp:250]   --->   Operation 231 'load' 'dst_counter_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%src_counter_22_load = load i32 %src_counter_22" [top.cpp:247]   --->   Operation 232 'load' 'src_counter_22_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %src_counter_22_load, i32 3" [top.cpp:247]   --->   Operation 233 'add' 'add_ln247' <Predicate = (!icmp_ln230)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i32 %add_ln247" [top.cpp:247]   --->   Operation 234 'zext' 'zext_ln247' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (3.52ns)   --->   "%add_ln247_1 = add i64 %zext_ln247, i64 %src_buff_read" [top.cpp:247]   --->   Operation 235 'add' 'add_ln247_1' <Predicate = (!icmp_ln230)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i8 %gmem, i64 %add_ln247_1" [top.cpp:247]   --->   Operation 236 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i32 %dst_counter_load" [top.cpp:247]   --->   Operation 237 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 238 [1/1] (3.52ns)   --->   "%add_ln247_2 = add i64 %zext_ln247_1, i64 %dst_buff_read" [top.cpp:247]   --->   Operation 238 'add' 'add_ln247_2' <Predicate = (!icmp_ln230)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i8 %gmem, i64 %add_ln247_2" [top.cpp:249]   --->   Operation 239 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (2.55ns)   --->   "%sub387 = add i32 %current_total_num_2, i32 4294967295" [top.cpp:226]   --->   Operation 240 'add' 'sub387' <Predicate = (icmp_ln230)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln231 = icmp_eq  i32 %current_total_num_2, i32 0" [top.cpp:231]   --->   Operation 241 'icmp' 'icmp_ln231' <Predicate = (icmp_ln230)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %for.body379.lr.ph, void %VITIS_LOOP_231_20.for.inc425_crit_edge" [top.cpp:231]   --->   Operation 242 'br' 'br_ln231' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%dst_counter_load_7 = load i32 %dst_counter" [top.cpp:231]   --->   Operation 243 'load' 'dst_counter_load_7' <Predicate = (icmp_ln230 & !icmp_ln231)> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i32 %dst_counter_load_7" [top.cpp:231]   --->   Operation 244 'zext' 'zext_ln231' <Predicate = (icmp_ln230 & !icmp_ln231)> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (3.52ns)   --->   "%add_ln231 = add i64 %zext_ln231, i64 %dst_buff_read" [top.cpp:231]   --->   Operation 245 'add' 'add_ln231' <Predicate = (icmp_ln230 & !icmp_ln231)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 8.00>
ST_34 : Operation 246 [7/7] (8.00ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_7, i32 8" [top.cpp:247]   --->   Operation 246 'readreq' 'empty_32' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 247 [1/1] (8.00ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_8, i32 8" [top.cpp:249]   --->   Operation 247 'writereq' 'empty_33' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 248 [1/1] (2.55ns)   --->   "%current_total_num_3 = add i32 %current_total_num_2, i32 4294967288" [top.cpp:249]   --->   Operation 248 'add' 'current_total_num_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 249 [1/1] (2.55ns)   --->   "%dst_counter_15 = add i32 %dst_counter_load, i32 8" [top.cpp:250]   --->   Operation 249 'add' 'dst_counter_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 250 [1/1] (2.55ns)   --->   "%src_counter_23 = add i32 %src_counter_22_load, i32 11" [top.cpp:251]   --->   Operation 250 'add' 'src_counter_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 251 [1/1] (1.70ns)   --->   "%store_ln249 = store i32 %current_total_num_3, i32 %current_total_num" [top.cpp:249]   --->   Operation 251 'store' 'store_ln249' <Predicate = true> <Delay = 1.70>
ST_34 : Operation 252 [1/1] (1.58ns)   --->   "%store_ln251 = store i32 %src_counter_23, i32 %src_counter_22" [top.cpp:251]   --->   Operation 252 'store' 'store_ln251' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 253 [1/1] (1.70ns)   --->   "%store_ln250 = store i32 %dst_counter_15, i32 %dst_counter" [top.cpp:250]   --->   Operation 253 'store' 'store_ln250' <Predicate = true> <Delay = 1.70>

State 35 <SV = 31> <Delay = 8.00>
ST_35 : Operation 254 [6/7] (8.00ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_7, i32 8" [top.cpp:247]   --->   Operation 254 'readreq' 'empty_32' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 32> <Delay = 8.00>
ST_36 : Operation 255 [5/7] (8.00ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_7, i32 8" [top.cpp:247]   --->   Operation 255 'readreq' 'empty_32' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 33> <Delay = 8.00>
ST_37 : Operation 256 [4/7] (8.00ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_7, i32 8" [top.cpp:247]   --->   Operation 256 'readreq' 'empty_32' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 34> <Delay = 8.00>
ST_38 : Operation 257 [3/7] (8.00ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_7, i32 8" [top.cpp:247]   --->   Operation 257 'readreq' 'empty_32' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 35> <Delay = 8.00>
ST_39 : Operation 258 [2/7] (8.00ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_7, i32 8" [top.cpp:247]   --->   Operation 258 'readreq' 'empty_32' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 36> <Delay = 8.00>
ST_40 : Operation 259 [1/7] (8.00ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_7, i32 8" [top.cpp:247]   --->   Operation 259 'readreq' 'empty_32' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 37> <Delay = 8.00>
ST_41 : Operation 260 [1/1] (8.00ns)   --->   "%gmem_addr_7_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 260 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 38> <Delay = 8.00>
ST_42 : Operation 261 [1/1] (8.00ns)   --->   "%gmem_addr_7_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 261 'read' 'gmem_addr_7_read_1' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 39> <Delay = 8.00>
ST_43 : Operation 262 [1/1] (8.00ns)   --->   "%gmem_addr_7_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 262 'read' 'gmem_addr_7_read_2' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 40> <Delay = 8.00>
ST_44 : Operation 263 [1/1] (8.00ns)   --->   "%gmem_addr_7_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 263 'read' 'gmem_addr_7_read_3' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 41> <Delay = 8.00>
ST_45 : Operation 264 [1/1] (8.00ns)   --->   "%gmem_addr_7_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 264 'read' 'gmem_addr_7_read_4' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 42> <Delay = 8.00>
ST_46 : Operation 265 [1/1] (8.00ns)   --->   "%gmem_addr_7_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 265 'read' 'gmem_addr_7_read_5' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 43> <Delay = 8.00>
ST_47 : Operation 266 [1/1] (8.00ns)   --->   "%gmem_addr_7_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 266 'read' 'gmem_addr_7_read_6' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 44> <Delay = 8.00>
ST_48 : Operation 267 [1/1] (8.00ns)   --->   "%gmem_addr_7_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_7" [top.cpp:247]   --->   Operation 267 'read' 'gmem_addr_7_read_7' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 45> <Delay = 8.00>
ST_49 : Operation 268 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read_7, i1 1" [top.cpp:249]   --->   Operation 268 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 46> <Delay = 8.00>
ST_50 : Operation 269 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read_6, i1 1" [top.cpp:249]   --->   Operation 269 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 47> <Delay = 8.00>
ST_51 : Operation 270 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read_5, i1 1" [top.cpp:249]   --->   Operation 270 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 48> <Delay = 8.00>
ST_52 : Operation 271 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read_4, i1 1" [top.cpp:249]   --->   Operation 271 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 49> <Delay = 8.00>
ST_53 : Operation 272 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read_3, i1 1" [top.cpp:249]   --->   Operation 272 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 50> <Delay = 8.00>
ST_54 : Operation 273 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read_2, i1 1" [top.cpp:249]   --->   Operation 273 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 51> <Delay = 8.00>
ST_55 : Operation 274 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read_1, i1 1" [top.cpp:249]   --->   Operation 274 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 52> <Delay = 8.00>
ST_56 : Operation 275 [1/1] (8.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_8, i8 %gmem_addr_7_read, i1 1" [top.cpp:249]   --->   Operation 275 'write' 'write_ln249' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 53> <Delay = 8.00>
ST_57 : Operation 276 [5/5] (8.00ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_8" [top.cpp:249]   --->   Operation 276 'writeresp' 'empty_34' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 54> <Delay = 8.00>
ST_58 : Operation 277 [4/5] (8.00ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_8" [top.cpp:249]   --->   Operation 277 'writeresp' 'empty_34' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 55> <Delay = 8.00>
ST_59 : Operation 278 [3/5] (8.00ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_8" [top.cpp:249]   --->   Operation 278 'writeresp' 'empty_34' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 56> <Delay = 8.00>
ST_60 : Operation 279 [2/5] (8.00ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_8" [top.cpp:249]   --->   Operation 279 'writeresp' 'empty_34' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 57> <Delay = 8.00>
ST_61 : Operation 280 [1/5] (8.00ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_8" [top.cpp:249]   --->   Operation 280 'writeresp' 'empty_34' <Predicate = (!icmp_ln230)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc425"   --->   Operation 281 'br' 'br_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_61 : Operation 282 [1/1] (1.58ns)   --->   "%store_ln225 = store i32 %current_skip_row_3, i32 %current_skip_row" [top.cpp:225]   --->   Operation 282 'store' 'store_ln225' <Predicate = true> <Delay = 1.58>
ST_61 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.cond362" [top.cpp:225]   --->   Operation 283 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>

State 62 <SV = 30> <Delay = 8.00>
ST_62 : Operation 284 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i8 %gmem, i64 %add_ln231" [top.cpp:231]   --->   Operation 284 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 285 [1/1] (8.00ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_9, i32 %current_total_num_2" [top.cpp:231]   --->   Operation 285 'writereq' 'empty_30' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 286 [1/1] (2.55ns)   --->   "%add_ln231_1 = add i32 %current_total_num_2, i32 %dst_counter_load_7" [top.cpp:231]   --->   Operation 286 'add' 'add_ln231_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 287 [1/1] (1.70ns)   --->   "%store_ln225 = store i32 %current_total_num_2, i32 %current_total_num" [top.cpp:225]   --->   Operation 287 'store' 'store_ln225' <Predicate = true> <Delay = 1.70>
ST_62 : Operation 288 [1/1] (1.70ns)   --->   "%store_ln225 = store i32 %add_ln231_1, i32 %dst_counter" [top.cpp:225]   --->   Operation 288 'store' 'store_ln225' <Predicate = true> <Delay = 1.70>

State 63 <SV = 31> <Delay = 4.06>
ST_63 : Operation 289 [2/2] (4.06ns)   --->   "%call_ln231 = call void @dut_Pipeline_VITIS_LOOP_231_20, i8 %gmem, i64 %add_ln231, i32 %current_total_num_2, i64 %src_buff_read, i32 %sub387, i7 %select_ln177, i32 %counter_15, i32 %src_counter_22" [top.cpp:231]   --->   Operation 289 'call' 'call_ln231' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 32> <Delay = 0.00>
ST_64 : Operation 290 [1/2] (0.00ns)   --->   "%call_ln231 = call void @dut_Pipeline_VITIS_LOOP_231_20, i8 %gmem, i64 %add_ln231, i32 %current_total_num_2, i64 %src_buff_read, i32 %sub387, i7 %select_ln177, i32 %counter_15, i32 %src_counter_22" [top.cpp:231]   --->   Operation 290 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 33> <Delay = 8.00>
ST_65 : Operation 291 [5/5] (8.00ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_9" [top.cpp:231]   --->   Operation 291 'writeresp' 'empty_31' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 34> <Delay = 8.00>
ST_66 : Operation 292 [4/5] (8.00ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_9" [top.cpp:231]   --->   Operation 292 'writeresp' 'empty_31' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 35> <Delay = 8.00>
ST_67 : Operation 293 [3/5] (8.00ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_9" [top.cpp:231]   --->   Operation 293 'writeresp' 'empty_31' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 36> <Delay = 8.00>
ST_68 : Operation 294 [2/5] (8.00ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_9" [top.cpp:231]   --->   Operation 294 'writeresp' 'empty_31' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 37> <Delay = 8.00>
ST_69 : Operation 295 [1/5] (8.00ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_9" [top.cpp:231]   --->   Operation 295 'writeresp' 'empty_31' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc425" [top.cpp:225]   --->   Operation 296 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>

State 70 <SV = 30> <Delay = 1.70>
ST_70 : Operation 297 [1/1] (1.70ns)   --->   "%store_ln231 = store i32 0, i32 %current_total_num" [top.cpp:231]   --->   Operation 297 'store' 'store_ln231' <Predicate = true> <Delay = 1.70>
ST_70 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln231 = br void %for.inc425" [top.cpp:231]   --->   Operation 298 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 0ns.

 <State 1>: 5.05ns
The critical path consists of the following:
	wire read operation ('src_sz') on port 'src_sz' [6]  (0 ns)
	'icmp' operation ('icmp_ln7_2', top.cpp:7) [33]  (2.47 ns)
	'select' operation ('select_ln50_1', top.cpp:50) [42]  (0.993 ns)
	'store' operation ('store_ln37', top.cpp:37) of variable 'select_ln50_1', top.cpp:50 on local variable 'src_counter' [46]  (1.59 ns)

 <State 2>: 3.52ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4', top.cpp:4) [74]  (0.959 ns)
	'or' operation ('or_ln4', top.cpp:4) [75]  (0.978 ns)
	multiplexor before 'phi' operation ('dst_counter') with incoming values : ('dst_counter_11_loc_load') [89]  (1.59 ns)

 <State 3>: 7.66ns
The critical path consists of the following:
	'load' operation ('src_counter_load') on local variable 'src_counter' [55]  (0 ns)
	'call' operation ('call_ln50', top.cpp:50) to 'dut_Pipeline_VITIS_LOOP_40_2' [58]  (7.66 ns)

 <State 4>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln50', top.cpp:50) to 'dut_Pipeline_VITIS_LOOP_40_2' [58]  (1.55 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'load' operation ('skip_row_loc_load') on local variable 'skip_row_loc' [61]  (0 ns)
	'add' operation ('add_ln48', top.cpp:48) [64]  (2.55 ns)
	'store' operation ('store_ln48', top.cpp:48) of variable 'add_ln48', top.cpp:48 on array 'skip_row_arr', top.cpp:15 [66]  (3.25 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.59ns
The critical path consists of the following:
	'load' operation ('dst_counter_1_loc_load') on local variable 'dst_counter_1_loc' [80]  (0 ns)
	'call' operation ('call_ln31', top.cpp:31) to 'dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6' [81]  (1.59 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.59ns
The critical path consists of the following:
	'load' operation ('dst_counter_4_loc_load') on local variable 'dst_counter_4_loc' [82]  (0 ns)
	'call' operation ('call_ln31', top.cpp:31) to 'dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8' [83]  (1.59 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.59ns
The critical path consists of the following:
	'load' operation ('dst_counter_8_loc_load') on local variable 'dst_counter_8_loc' [84]  (0 ns)
	'call' operation ('call_ln31', top.cpp:31) to 'dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10' [85]  (1.59 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 3.18ns
The critical path consists of the following:
	'load' operation ('dst_counter_11_loc_load') on local variable 'dst_counter_11_loc' [86]  (0 ns)
	multiplexor before 'phi' operation ('dst_counter') with incoming values : ('dst_counter_11_loc_load') [89]  (1.59 ns)
	'phi' operation ('dst_counter') with incoming values : ('dst_counter_11_loc_load') [89]  (0 ns)
	'call' operation ('call_ln0') to 'dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12' [98]  (1.59 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.59ns
The critical path consists of the following:
	'load' operation ('dst_counter_15_loc_load') on local variable 'dst_counter_15_loc' [99]  (0 ns)
	'call' operation ('call_ln0') to 'dut_Pipeline_VITIS_LOOP_164_13' [100]  (1.59 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 3.52ns
The critical path consists of the following:
	'load' operation ('dst_counter_18_loc_load') on local variable 'dst_counter_18_loc' [101]  (0 ns)
	'add' operation ('add_ln177', top.cpp:177) [104]  (3.52 ns)

 <State 18>: 8ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', top.cpp:177) [105]  (0 ns)
	bus request operation ('empty_27', top.cpp:177) on port 'gmem' (top.cpp:177) [106]  (8 ns)

 <State 19>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln22', top.cpp:22) [102]  (1.19 ns)
	'call' operation ('call_ln22', top.cpp:22) to 'dut_Pipeline_VITIS_LOOP_177_14' [108]  (1.59 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 8ns
The critical path consists of the following:
	bus response operation ('empty_28', top.cpp:177) on port 'gmem' (top.cpp:177) [109]  (8 ns)

 <State 22>: 8ns
The critical path consists of the following:
	bus response operation ('empty_28', top.cpp:177) on port 'gmem' (top.cpp:177) [109]  (8 ns)

 <State 23>: 8ns
The critical path consists of the following:
	bus response operation ('empty_28', top.cpp:177) on port 'gmem' (top.cpp:177) [109]  (8 ns)

 <State 24>: 8ns
The critical path consists of the following:
	bus response operation ('empty_28', top.cpp:177) on port 'gmem' (top.cpp:177) [109]  (8 ns)

 <State 25>: 8ns
The critical path consists of the following:
	bus response operation ('empty_28', top.cpp:177) on port 'gmem' (top.cpp:177) [109]  (8 ns)

 <State 26>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln177_1', top.cpp:177) [110]  (2.55 ns)
	'call' operation ('call_ln177', top.cpp:177) to 'dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16' [111]  (1.59 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.59ns
The critical path consists of the following:
	'load' operation ('dst_counter_20_loc_load') on local variable 'dst_counter_20_loc' [112]  (0 ns)
	'call' operation ('call_ln0') to 'dut_Pipeline_VITIS_LOOP_204_17' [113]  (1.59 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 2.69ns
The critical path consists of the following:
	'load' operation ('dst_counter_23_loc_load') on local variable 'dst_counter_23_loc' [114]  (0 ns)
	'select' operation ('dst_counter', top.cpp:211) [118]  (0.978 ns)
	'store' operation ('store_ln223', top.cpp:223) of variable 'dst_counter', top.cpp:211 on local variable 'dst_counter' [124]  (1.71 ns)

 <State 31>: 1.77ns
The critical path consists of the following:
	'load' operation ('i', top.cpp:223) on local variable 'i' [128]  (0 ns)
	'icmp' operation ('icmp_ln223', top.cpp:223) [129]  (1.77 ns)

 <State 32>: 6.61ns
The critical path consists of the following:
	'load' operation ('current_skip_row', top.cpp:225) on local variable 'current_skip_row' [138]  (0 ns)
	'add' operation ('add_ln225', top.cpp:225) [139]  (2.55 ns)
	'icmp' operation ('icmp_ln225', top.cpp:225) [140]  (2.47 ns)
	blocking operation 1.59 ns on control path)

 <State 33>: 7.4ns
The critical path consists of the following:
	'load' operation ('current_total_num', top.cpp:228) on array 'var_string_length', top.cpp:14 [152]  (3.25 ns)
	'select' operation ('current_total_num', top.cpp:226) [153]  (0.698 ns)
	'add' operation ('sub387', top.cpp:226) [194]  (2.55 ns)
	blocking operation 0.899 ns on control path)

 <State 34>: 8ns
The critical path consists of the following:
	bus request operation ('empty_32', top.cpp:247) on port 'gmem' (top.cpp:247) [164]  (8 ns)

 <State 35>: 8ns
The critical path consists of the following:
	bus request operation ('empty_32', top.cpp:247) on port 'gmem' (top.cpp:247) [164]  (8 ns)

 <State 36>: 8ns
The critical path consists of the following:
	bus request operation ('empty_32', top.cpp:247) on port 'gmem' (top.cpp:247) [164]  (8 ns)

 <State 37>: 8ns
The critical path consists of the following:
	bus request operation ('empty_32', top.cpp:247) on port 'gmem' (top.cpp:247) [164]  (8 ns)

 <State 38>: 8ns
The critical path consists of the following:
	bus request operation ('empty_32', top.cpp:247) on port 'gmem' (top.cpp:247) [164]  (8 ns)

 <State 39>: 8ns
The critical path consists of the following:
	bus request operation ('empty_32', top.cpp:247) on port 'gmem' (top.cpp:247) [164]  (8 ns)

 <State 40>: 8ns
The critical path consists of the following:
	bus request operation ('empty_32', top.cpp:247) on port 'gmem' (top.cpp:247) [164]  (8 ns)

 <State 41>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', top.cpp:247) on port 'gmem' (top.cpp:247) [165]  (8 ns)

 <State 42>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_1', top.cpp:247) on port 'gmem' (top.cpp:247) [166]  (8 ns)

 <State 43>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_2', top.cpp:247) on port 'gmem' (top.cpp:247) [167]  (8 ns)

 <State 44>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_3', top.cpp:247) on port 'gmem' (top.cpp:247) [168]  (8 ns)

 <State 45>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_4', top.cpp:247) on port 'gmem' (top.cpp:247) [169]  (8 ns)

 <State 46>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_5', top.cpp:247) on port 'gmem' (top.cpp:247) [170]  (8 ns)

 <State 47>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_6', top.cpp:247) on port 'gmem' (top.cpp:247) [171]  (8 ns)

 <State 48>: 8ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_7', top.cpp:247) on port 'gmem' (top.cpp:247) [172]  (8 ns)

 <State 49>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [177]  (8 ns)

 <State 50>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [178]  (8 ns)

 <State 51>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [179]  (8 ns)

 <State 52>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [180]  (8 ns)

 <State 53>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [181]  (8 ns)

 <State 54>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [182]  (8 ns)

 <State 55>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [183]  (8 ns)

 <State 56>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln249', top.cpp:249) on port 'gmem' (top.cpp:249) [184]  (8 ns)

 <State 57>: 8ns
The critical path consists of the following:
	bus response operation ('empty_34', top.cpp:249) on port 'gmem' (top.cpp:249) [185]  (8 ns)

 <State 58>: 8ns
The critical path consists of the following:
	bus response operation ('empty_34', top.cpp:249) on port 'gmem' (top.cpp:249) [185]  (8 ns)

 <State 59>: 8ns
The critical path consists of the following:
	bus response operation ('empty_34', top.cpp:249) on port 'gmem' (top.cpp:249) [185]  (8 ns)

 <State 60>: 8ns
The critical path consists of the following:
	bus response operation ('empty_34', top.cpp:249) on port 'gmem' (top.cpp:249) [185]  (8 ns)

 <State 61>: 8ns
The critical path consists of the following:
	bus response operation ('empty_34', top.cpp:249) on port 'gmem' (top.cpp:249) [185]  (8 ns)

 <State 62>: 8ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_9', top.cpp:231) [201]  (0 ns)
	bus request operation ('empty_30', top.cpp:231) on port 'gmem' (top.cpp:231) [202]  (8 ns)

 <State 63>: 4.06ns
The critical path consists of the following:
	'call' operation ('call_ln231', top.cpp:231) to 'dut_Pipeline_VITIS_LOOP_231_20' [203]  (4.06 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 8ns
The critical path consists of the following:
	bus response operation ('empty_31', top.cpp:231) on port 'gmem' (top.cpp:231) [204]  (8 ns)

 <State 66>: 8ns
The critical path consists of the following:
	bus response operation ('empty_31', top.cpp:231) on port 'gmem' (top.cpp:231) [204]  (8 ns)

 <State 67>: 8ns
The critical path consists of the following:
	bus response operation ('empty_31', top.cpp:231) on port 'gmem' (top.cpp:231) [204]  (8 ns)

 <State 68>: 8ns
The critical path consists of the following:
	bus response operation ('empty_31', top.cpp:231) on port 'gmem' (top.cpp:231) [204]  (8 ns)

 <State 69>: 8ns
The critical path consists of the following:
	bus response operation ('empty_31', top.cpp:231) on port 'gmem' (top.cpp:231) [204]  (8 ns)

 <State 70>: 1.71ns
The critical path consists of the following:
	'store' operation ('store_ln231', top.cpp:231) of constant 0 on local variable 'current_total_num' [210]  (1.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
