vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw4_5/Waveform.vwf
source_file = 1, C:/verilogDesign/hw4_5/half_adder.v
source_file = 1, C:/verilogDesign/hw4_5/db/HALF_ADDER.cbx.xml
design_name = HALF_ADDER
instance = comp, \S~output , S~output, HALF_ADDER, 1
instance = comp, \C~output , C~output, HALF_ADDER, 1
instance = comp, \X~input , X~input, HALF_ADDER, 1
instance = comp, \Y~input , Y~input, HALF_ADDER, 1
instance = comp, \C~0 , C~0, HALF_ADDER, 1
