{"vcs1":{"timestamp_begin":1766471750.937713760, "rt":0.30, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1766471751.285820836, "rt":0.22, "ut":0.15, "st":0.03}}
{"link":{"timestamp_begin":1766471751.541190203, "rt":0.16, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1766471750.702713599}
{"VCS_COMP_START_TIME": 1766471750.702713599}
{"VCS_COMP_END_TIME": 1766471751.798562132}
{"VCS_USER_OPTIONS": "-full64 -sverilog -f file_list.f -top testbench -debug_access+all"}
{"vcs1": {"peak_mem": 299860}}
{"vcselab": {"peak_mem": 157240}}
