--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml csla4.twx csla4.ncd -o csla4.twr csla4.pcf -ucf csla4.ucf

Design file:              csla4.ncd
Physical constraint file: csla4.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |cout           |   11.627|
a<0>           |sum<0>         |    8.422|
a<0>           |sum<1>         |    9.003|
a<0>           |sum<2>         |   10.253|
a<0>           |sum<3>         |   11.355|
a<1>           |cout           |   10.559|
a<1>           |sum<1>         |    8.005|
a<1>           |sum<2>         |    9.185|
a<1>           |sum<3>         |   10.287|
a<2>           |cout           |    9.600|
a<2>           |sum<2>         |    8.121|
a<2>           |sum<3>         |    9.328|
a<3>           |cout           |    8.781|
a<3>           |sum<3>         |    7.774|
b<0>           |cout           |   11.041|
b<0>           |sum<0>         |    8.523|
b<0>           |sum<1>         |    8.417|
b<0>           |sum<2>         |    9.667|
b<0>           |sum<3>         |   10.769|
b<1>           |cout           |   10.346|
b<1>           |sum<1>         |    7.807|
b<1>           |sum<2>         |    8.972|
b<1>           |sum<3>         |   10.074|
b<2>           |cout           |    8.934|
b<2>           |sum<2>         |    7.582|
b<2>           |sum<3>         |    8.662|
b<3>           |cout           |    8.700|
b<3>           |sum<3>         |    7.498|
cin            |cout           |   11.620|
cin            |sum<0>         |    8.916|
cin            |sum<1>         |    8.996|
cin            |sum<2>         |   10.246|
cin            |sum<3>         |   11.348|
---------------+---------------+---------+


Analysis completed Wed Oct 29 12:13:47 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



