{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 17:21:08 2018 " "Info: Processing started: Wed Apr 25 17:21:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock50 -c clock50 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock50 -c clock50" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock50.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock50-dataflow " "Info: Found design unit 1: clock50-dataflow" {  } { { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock50 " "Info: Found entity 1: clock50" {  } { { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" my_counter.vhd(48) " "Error (10500): VHDL syntax error at my_counter.vhd(48) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" my_counter.vhd(58) " "Error (10500): VHDL syntax error at my_counter.vhd(58) near text \"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"end\", or \"begin\", or a declaration statement my_counter.vhd(65) " "Error (10500): VHDL syntax error at my_counter.vhd(65) near text \"PORT\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "my_counter my_counter.vhd(89) " "Error (10396): VHDL syntax error at my_counter.vhd(89): name used in construct must match previously specified name \"my_counter\"" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 89 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "my_counter my_counter.vhd(42) " "Error (10523): Ignored construct my_counter at my_counter.vhd(42) due to previous errors" {  } { { "my_counter.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/my_counter.vhd" 42 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_counter.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file my_counter.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Error: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 25 17:21:10 2018 " "Error: Processing ended: Wed Apr 25 17:21:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
