#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27c3290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27c3420 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x27cd590 .functor NOT 1, L_0x27f7710, C4<0>, C4<0>, C4<0>;
L_0x27f74a0 .functor XOR 1, L_0x27f7340, L_0x27f7400, C4<0>, C4<0>;
L_0x27f7600 .functor XOR 1, L_0x27f74a0, L_0x27f7560, C4<0>, C4<0>;
v0x27f3f30_0 .net *"_ivl_10", 0 0, L_0x27f7560;  1 drivers
v0x27f4030_0 .net *"_ivl_12", 0 0, L_0x27f7600;  1 drivers
v0x27f4110_0 .net *"_ivl_2", 0 0, L_0x27f6c80;  1 drivers
v0x27f41d0_0 .net *"_ivl_4", 0 0, L_0x27f7340;  1 drivers
v0x27f42b0_0 .net *"_ivl_6", 0 0, L_0x27f7400;  1 drivers
v0x27f43e0_0 .net *"_ivl_8", 0 0, L_0x27f74a0;  1 drivers
v0x27f44c0_0 .net "a", 0 0, v0x27f1b00_0;  1 drivers
v0x27f4560_0 .net "b", 0 0, v0x27f1ba0_0;  1 drivers
v0x27f4600_0 .net "c", 0 0, v0x27f1c40_0;  1 drivers
v0x27f46a0_0 .var "clk", 0 0;
v0x27f4740_0 .net "d", 0 0, v0x27f1db0_0;  1 drivers
v0x27f47e0_0 .net "out_dut", 0 0, L_0x27f71e0;  1 drivers
v0x27f4880_0 .net "out_ref", 0 0, L_0x27f5850;  1 drivers
v0x27f4920_0 .var/2u "stats1", 159 0;
v0x27f49c0_0 .var/2u "strobe", 0 0;
v0x27f4a60_0 .net "tb_match", 0 0, L_0x27f7710;  1 drivers
v0x27f4b20_0 .net "tb_mismatch", 0 0, L_0x27cd590;  1 drivers
v0x27f4cf0_0 .net "wavedrom_enable", 0 0, v0x27f1ea0_0;  1 drivers
v0x27f4d90_0 .net "wavedrom_title", 511 0, v0x27f1f40_0;  1 drivers
L_0x27f6c80 .concat [ 1 0 0 0], L_0x27f5850;
L_0x27f7340 .concat [ 1 0 0 0], L_0x27f5850;
L_0x27f7400 .concat [ 1 0 0 0], L_0x27f71e0;
L_0x27f7560 .concat [ 1 0 0 0], L_0x27f5850;
L_0x27f7710 .cmp/eeq 1, L_0x27f6c80, L_0x27f7600;
S_0x27c35b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x27c3420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27c3d30 .functor NOT 1, v0x27f1c40_0, C4<0>, C4<0>, C4<0>;
L_0x27cde50 .functor NOT 1, v0x27f1ba0_0, C4<0>, C4<0>, C4<0>;
L_0x27f4fa0 .functor AND 1, L_0x27c3d30, L_0x27cde50, C4<1>, C4<1>;
L_0x27f5040 .functor NOT 1, v0x27f1db0_0, C4<0>, C4<0>, C4<0>;
L_0x27f5170 .functor NOT 1, v0x27f1b00_0, C4<0>, C4<0>, C4<0>;
L_0x27f5270 .functor AND 1, L_0x27f5040, L_0x27f5170, C4<1>, C4<1>;
L_0x27f5350 .functor OR 1, L_0x27f4fa0, L_0x27f5270, C4<0>, C4<0>;
L_0x27f5410 .functor AND 1, v0x27f1b00_0, v0x27f1c40_0, C4<1>, C4<1>;
L_0x27f54d0 .functor AND 1, L_0x27f5410, v0x27f1db0_0, C4<1>, C4<1>;
L_0x27f5590 .functor OR 1, L_0x27f5350, L_0x27f54d0, C4<0>, C4<0>;
L_0x27f5700 .functor AND 1, v0x27f1ba0_0, v0x27f1c40_0, C4<1>, C4<1>;
L_0x27f5770 .functor AND 1, L_0x27f5700, v0x27f1db0_0, C4<1>, C4<1>;
L_0x27f5850 .functor OR 1, L_0x27f5590, L_0x27f5770, C4<0>, C4<0>;
v0x27cd800_0 .net *"_ivl_0", 0 0, L_0x27c3d30;  1 drivers
v0x27cd8a0_0 .net *"_ivl_10", 0 0, L_0x27f5270;  1 drivers
v0x27f02f0_0 .net *"_ivl_12", 0 0, L_0x27f5350;  1 drivers
v0x27f03b0_0 .net *"_ivl_14", 0 0, L_0x27f5410;  1 drivers
v0x27f0490_0 .net *"_ivl_16", 0 0, L_0x27f54d0;  1 drivers
v0x27f05c0_0 .net *"_ivl_18", 0 0, L_0x27f5590;  1 drivers
v0x27f06a0_0 .net *"_ivl_2", 0 0, L_0x27cde50;  1 drivers
v0x27f0780_0 .net *"_ivl_20", 0 0, L_0x27f5700;  1 drivers
v0x27f0860_0 .net *"_ivl_22", 0 0, L_0x27f5770;  1 drivers
v0x27f0940_0 .net *"_ivl_4", 0 0, L_0x27f4fa0;  1 drivers
v0x27f0a20_0 .net *"_ivl_6", 0 0, L_0x27f5040;  1 drivers
v0x27f0b00_0 .net *"_ivl_8", 0 0, L_0x27f5170;  1 drivers
v0x27f0be0_0 .net "a", 0 0, v0x27f1b00_0;  alias, 1 drivers
v0x27f0ca0_0 .net "b", 0 0, v0x27f1ba0_0;  alias, 1 drivers
v0x27f0d60_0 .net "c", 0 0, v0x27f1c40_0;  alias, 1 drivers
v0x27f0e20_0 .net "d", 0 0, v0x27f1db0_0;  alias, 1 drivers
v0x27f0ee0_0 .net "out", 0 0, L_0x27f5850;  alias, 1 drivers
S_0x27f1040 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x27c3420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27f1b00_0 .var "a", 0 0;
v0x27f1ba0_0 .var "b", 0 0;
v0x27f1c40_0 .var "c", 0 0;
v0x27f1d10_0 .net "clk", 0 0, v0x27f46a0_0;  1 drivers
v0x27f1db0_0 .var "d", 0 0;
v0x27f1ea0_0 .var "wavedrom_enable", 0 0;
v0x27f1f40_0 .var "wavedrom_title", 511 0;
S_0x27f12e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27f1040;
 .timescale -12 -12;
v0x27f1540_0 .var/2s "count", 31 0;
E_0x27be1e0/0 .event negedge, v0x27f1d10_0;
E_0x27be1e0/1 .event posedge, v0x27f1d10_0;
E_0x27be1e0 .event/or E_0x27be1e0/0, E_0x27be1e0/1;
E_0x27be430 .event negedge, v0x27f1d10_0;
E_0x27a89f0 .event posedge, v0x27f1d10_0;
S_0x27f1640 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27f1040;
 .timescale -12 -12;
v0x27f1840_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27f1920 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27f1040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27f20a0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x27c3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27f59b0 .functor NOT 1, v0x27f1c40_0, C4<0>, C4<0>, C4<0>;
L_0x27f5a20 .functor NOT 1, v0x27f1db0_0, C4<0>, C4<0>, C4<0>;
L_0x27f5ab0 .functor AND 1, L_0x27f59b0, L_0x27f5a20, C4<1>, C4<1>;
L_0x27f5bc0 .functor NOT 1, v0x27f1b00_0, C4<0>, C4<0>, C4<0>;
L_0x27f5c60 .functor NOT 1, v0x27f1c40_0, C4<0>, C4<0>, C4<0>;
L_0x27f5de0 .functor AND 1, L_0x27f5bc0, L_0x27f5c60, C4<1>, C4<1>;
L_0x27f5f30 .functor AND 1, L_0x27f5de0, v0x27f1ba0_0, C4<1>, C4<1>;
L_0x27f5ff0 .functor OR 1, L_0x27f5ab0, L_0x27f5f30, C4<0>, C4<0>;
L_0x27f6150 .functor NOT 1, v0x27f1b00_0, C4<0>, C4<0>, C4<0>;
L_0x27f61c0 .functor AND 1, L_0x27f6150, v0x27f1c40_0, C4<1>, C4<1>;
L_0x27f62e0 .functor AND 1, L_0x27f61c0, v0x27f1db0_0, C4<1>, C4<1>;
L_0x27f6460 .functor OR 1, L_0x27f5ff0, L_0x27f62e0, C4<0>, C4<0>;
L_0x27f65e0 .functor AND 1, v0x27f1b00_0, v0x27f1ba0_0, C4<1>, C4<1>;
L_0x27f6760 .functor NOT 1, v0x27f1c40_0, C4<0>, C4<0>, C4<0>;
L_0x27f6570 .functor AND 1, L_0x27f65e0, L_0x27f6760, C4<1>, C4<1>;
L_0x27f68f0 .functor OR 1, L_0x27f6460, L_0x27f6570, C4<0>, C4<0>;
L_0x27f6a90 .functor AND 1, v0x27f1b00_0, v0x27f1ba0_0, C4<1>, C4<1>;
L_0x27f6c10 .functor NOT 1, v0x27f1db0_0, C4<0>, C4<0>, C4<0>;
L_0x27f6d20 .functor AND 1, L_0x27f6a90, L_0x27f6c10, C4<1>, C4<1>;
L_0x27f6e30 .functor OR 1, L_0x27f68f0, L_0x27f6d20, C4<0>, C4<0>;
L_0x27f6ff0 .functor AND 1, v0x27f1b00_0, v0x27f1c40_0, C4<1>, C4<1>;
L_0x27f7060 .functor AND 1, L_0x27f6ff0, v0x27f1db0_0, C4<1>, C4<1>;
L_0x27f71e0 .functor OR 1, L_0x27f6e30, L_0x27f7060, C4<0>, C4<0>;
v0x27f2390_0 .net *"_ivl_0", 0 0, L_0x27f59b0;  1 drivers
v0x27f2470_0 .net *"_ivl_10", 0 0, L_0x27f5de0;  1 drivers
v0x27f2550_0 .net *"_ivl_12", 0 0, L_0x27f5f30;  1 drivers
v0x27f2640_0 .net *"_ivl_14", 0 0, L_0x27f5ff0;  1 drivers
v0x27f2720_0 .net *"_ivl_16", 0 0, L_0x27f6150;  1 drivers
v0x27f2850_0 .net *"_ivl_18", 0 0, L_0x27f61c0;  1 drivers
v0x27f2930_0 .net *"_ivl_2", 0 0, L_0x27f5a20;  1 drivers
v0x27f2a10_0 .net *"_ivl_20", 0 0, L_0x27f62e0;  1 drivers
v0x27f2af0_0 .net *"_ivl_22", 0 0, L_0x27f6460;  1 drivers
v0x27f2bd0_0 .net *"_ivl_24", 0 0, L_0x27f65e0;  1 drivers
v0x27f2cb0_0 .net *"_ivl_26", 0 0, L_0x27f6760;  1 drivers
v0x27f2d90_0 .net *"_ivl_28", 0 0, L_0x27f6570;  1 drivers
v0x27f2e70_0 .net *"_ivl_30", 0 0, L_0x27f68f0;  1 drivers
v0x27f2f50_0 .net *"_ivl_32", 0 0, L_0x27f6a90;  1 drivers
v0x27f3030_0 .net *"_ivl_34", 0 0, L_0x27f6c10;  1 drivers
v0x27f3110_0 .net *"_ivl_36", 0 0, L_0x27f6d20;  1 drivers
v0x27f31f0_0 .net *"_ivl_38", 0 0, L_0x27f6e30;  1 drivers
v0x27f33e0_0 .net *"_ivl_4", 0 0, L_0x27f5ab0;  1 drivers
v0x27f34c0_0 .net *"_ivl_40", 0 0, L_0x27f6ff0;  1 drivers
v0x27f35a0_0 .net *"_ivl_42", 0 0, L_0x27f7060;  1 drivers
v0x27f3680_0 .net *"_ivl_6", 0 0, L_0x27f5bc0;  1 drivers
v0x27f3760_0 .net *"_ivl_8", 0 0, L_0x27f5c60;  1 drivers
v0x27f3840_0 .net "a", 0 0, v0x27f1b00_0;  alias, 1 drivers
v0x27f38e0_0 .net "b", 0 0, v0x27f1ba0_0;  alias, 1 drivers
v0x27f39d0_0 .net "c", 0 0, v0x27f1c40_0;  alias, 1 drivers
v0x27f3ac0_0 .net "d", 0 0, v0x27f1db0_0;  alias, 1 drivers
v0x27f3bb0_0 .net "out", 0 0, L_0x27f71e0;  alias, 1 drivers
S_0x27f3d10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x27c3420;
 .timescale -12 -12;
E_0x27bdf80 .event anyedge, v0x27f49c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27f49c0_0;
    %nor/r;
    %assign/vec4 v0x27f49c0_0, 0;
    %wait E_0x27bdf80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f1040;
T_3 ;
    %fork t_1, S_0x27f12e0;
    %jmp t_0;
    .scope S_0x27f12e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f1540_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f1db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f1c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f1ba0_0, 0;
    %assign/vec4 v0x27f1b00_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27a89f0;
    %load/vec4 v0x27f1540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27f1540_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f1db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f1c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f1ba0_0, 0;
    %assign/vec4 v0x27f1b00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27be430;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27f1920;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27be1e0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27f1b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f1ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f1c40_0, 0;
    %assign/vec4 v0x27f1db0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27f1040;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x27c3420;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f46a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f49c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27c3420;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27f46a0_0;
    %inv;
    %store/vec4 v0x27f46a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27c3420;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f1d10_0, v0x27f4b20_0, v0x27f44c0_0, v0x27f4560_0, v0x27f4600_0, v0x27f4740_0, v0x27f4880_0, v0x27f47e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27c3420;
T_7 ;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27c3420;
T_8 ;
    %wait E_0x27be1e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f4920_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f4920_0, 4, 32;
    %load/vec4 v0x27f4a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f4920_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f4920_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f4920_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27f4880_0;
    %load/vec4 v0x27f4880_0;
    %load/vec4 v0x27f47e0_0;
    %xor;
    %load/vec4 v0x27f4880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f4920_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27f4920_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f4920_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap2/iter5/response2/top_module.sv";
