[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2941097 heartbeat IPC: 3.4 cumulative IPC: 3.4 (Simulation time: 00 hr 00 min 21 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2941097 cumulative IPC: 3.4 (Simulation time: 00 hr 00 min 21 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2941097 cumulative IPC: 3.4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9687455 heartbeat IPC: 1.482 cumulative IPC: 1.482 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 16391389 heartbeat IPC: 1.492 cumulative IPC: 1.487 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23103024 heartbeat IPC: 1.49 cumulative IPC: 1.488 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29801953 heartbeat IPC: 1.493 cumulative IPC: 1.489 (Simulation time: 00 hr 02 min 41 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 36799039 cumulative IPC: 1.359 (Simulation time: 00 hr 03 min 26 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 36799039 cumulative IPC: 1.359 (Simulation time: 00 hr 03 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.359 instructions: 50000000 cycles: 36799039
CPU 0 Branch Prediction Accuracy: 91.79% MPKI: 0.676 Average ROB Occupancy at Mispredict: 251.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.3451
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

cpu0->cpu0_STLB TOTAL        ACCESS:    2215280 HIT:    2212222 MISS:       3058 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2215280 HIT:    2212222 MISS:       3058 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 518.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5433462 HIT:    1304965 MISS:    4128497 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4765702 HIT:    1148904 MISS:    3616798 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     318845 HIT:      56187 MISS:     262658 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     344444 HIT:      99817 MISS:     244627 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4471 HIT:         57 MISS:       4414 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 23.83 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10908892 HIT:    8645187 MISS:    2263705 MSHR_MERGE:    1173951
cpu0->cpu0_L1I LOAD         ACCESS:   10908892 HIT:    8645187 MISS:    2263705 MSHR_MERGE:    1173951
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19040857 HIT:   14395336 MISS:    4645521 MSHR_MERGE:     644249
cpu0->cpu0_L1D LOAD         ACCESS:   14745739 HIT:   10478214 MISS:    4267525 MSHR_MERGE:     589599
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4290508 HIT:    3917010 MISS:     373498 MSHR_MERGE:      54623
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4610 HIT:        112 MISS:       4498 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 31.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8759494 HIT:    8759369 MISS:        125 MSHR_MERGE:         65
cpu0->cpu0_ITLB LOAD         ACCESS:    8759494 HIT:    8759369 MISS:        125 MSHR_MERGE:         65
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 399.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18021463 HIT:   15467285 MISS:    2554178 MSHR_MERGE:     338958
cpu0->cpu0_DTLB LOAD         ACCESS:   18021463 HIT:   15467285 MISS:    2554178 MSHR_MERGE:     338958
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.762 cycles
cpu0->LLC TOTAL        ACCESS:    4191755 HIT:    4014022 MISS:     177733 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3616536 HIT:    3465909 MISS:     150627 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     262148 HIT:     237475 MISS:      24673 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     308657 HIT:     308657 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4414 HIT:       1981 MISS:       2433 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 216.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         87
  ROW_BUFFER_MISS:     177646
  AVG DBUS CONGESTED CYCLE: 9.623
Channel 0 WQ ROW_BUFFER_HIT:       4009
  ROW_BUFFER_MISS:      29860
  FULL:          0
Channel 0 REFRESHES ISSUED:       3066
