-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Thu Sep 16 00:49:22 2021
-- Host        : DESKTOP-5VIDJ10 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_inPlaceNTT_DIF_preco_0_0_sim_netlist.vhdl
-- Design      : top_inPlaceNTT_DIF_preco_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_core_fsm is
  port (
    A : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en : out STD_LOGIC;
    complete_rsc_rdy_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    complete_rsc_rdy_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    COMP_LOOP_5_twiddle_f_lshift_ncse_sva0 : out STD_LOGIC;
    COMP_LOOP_2_twiddle_f_lshift_ncse_sva0 : out STD_LOGIC;
    COMP_LOOP_3_twiddle_f_lshift_ncse_sva0 : out STD_LOGIC;
    \state_var_reg_rep[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[1]_0\ : out STD_LOGIC;
    reg_vec_rsc_triosy_obj_iswt0_cse0 : out STD_LOGIC;
    \state_var_reg_rep[6]_0\ : out STD_LOGIC;
    \state_var_reg_rep[6]_1\ : out STD_LOGIC;
    nl_inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_vec_rsci_oswt_pff : out STD_LOGIC;
    \state_var_reg_rep[0]_0\ : out STD_LOGIC;
    vec_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    COMP_LOOP_1_mult_cmp_ccs_ccore_en : out STD_LOGIC;
    MUX_s_1_2_2_return : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \VEC_LOOP_j_12_0_1_sva_1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    B : out STD_LOGIC_VECTOR ( 10 downto 0 );
    nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : out STD_LOGIC_VECTOR ( 1 downto 0 );
    twiddle_h_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[7]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    reg_complete_rsci_oswt_cse_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_238_in : out STD_LOGIC;
    acc_10_nl : out STD_LOGIC_VECTOR ( 7 downto 0 );
    vec_rsc_adrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \VEC_LOOP_acc_1_cse_10_sva_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[7]_0\ : out STD_LOGIC;
    \state_var_reg_rep[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_complete_rsci_oswt_cse_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    z_out_14 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \STAGE_LOOP_lshift_psp_sva_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \COMP_LOOP_twiddle_help_1_sva_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \COMP_LOOP_twiddle_help_1_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \COMP_LOOP_twiddle_f_1_sva_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \COMP_LOOP_twiddle_f_1_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    nl_z_out_2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    reg_complete_rsci_oswt_cse0 : out STD_LOGIC;
    \state_var_reg_rep[2]_0\ : out STD_LOGIC;
    complete_rsc_rdy_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[4]_2\ : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    COMP_LOOP_k_12_4_sva_7_0 : out STD_LOGIC;
    \state_var_reg_rep[3]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \state_var_reg_rep[3]_2\ : out STD_LOGIC;
    and_132_rmff : out STD_LOGIC;
    \STAGE_LOOP_lshift_psp_sva_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[7]_1\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[0]\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[0]_0\ : out STD_LOGIC;
    \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]\ : out STD_LOGIC;
    twiddle_h_rsc_adrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    \STAGE_LOOP_i_3_0_sva_reg[0]_1\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[0]_2\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[3]\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[3]_0\ : out STD_LOGIC;
    \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[8]\ : out STD_LOGIC;
    \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[9]\ : out STD_LOGIC;
    \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[10]\ : out STD_LOGIC;
    \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_0\ : out STD_LOGIC;
    \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_1\ : out STD_LOGIC;
    \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[8]\ : out STD_LOGIC;
    \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[9]\ : out STD_LOGIC;
    \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_2\ : out STD_LOGIC;
    p_and_1_cse : out STD_LOGIC;
    asn_itm_1_reg : out STD_LOGIC;
    main_stage_0_2_reg : out STD_LOGIC;
    vec_rsc_wea : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    nl_z_out_2_0 : in STD_LOGIC;
    COMP_LOOP_2_twiddle_f_lshift_ncse_sva : in STD_LOGIC_VECTOR ( 11 downto 0 );
    COMP_LOOP_3_twiddle_f_lshift_ncse_sva : in STD_LOGIC_VECTOR ( 10 downto 0 );
    nl_z_out_2_1 : in STD_LOGIC;
    nl_z_out_2_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    nl_z_out_1 : in STD_LOGIC;
    nl_z_out_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_ensig_cgo_1_cse : in STD_LOGIC;
    \vec_rsc_adra[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_adra[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \vec_rsc_adra[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_0_in2_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    reg_ensig_cgo_cse : in STD_LOGIC;
    complete_rsc_rdy : in STD_LOGIC;
    \return_rsci_d_reg[0]\ : in STD_LOGIC;
    reg_twiddle_rsci_oswt_cse_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \twiddle_h_rsc_adra[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \VEC_LOOP_acc_10_cse_1_sva_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \VEC_LOOP_acc_10_cse_1_sva_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_adra[11]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    VEC_LOOP_acc_12_psp_sva_10 : in STD_LOGIC;
    \vec_rsc_adra[11]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    COMP_LOOP_5_twiddle_f_lshift_ncse_sva : in STD_LOGIC_VECTOR ( 9 downto 0 );
    nl_z_out_1_1 : in STD_LOGIC;
    nl_z_out_2_3 : in STD_LOGIC;
    nl_z_out_2_4 : in STD_LOGIC;
    nl_z_out_2_5 : in STD_LOGIC;
    nl_z_out_2_6 : in STD_LOGIC;
    nl_z_out_2_7 : in STD_LOGIC;
    nl_z_out_2_8 : in STD_LOGIC;
    \vector__2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \vector__2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    z_mul_itm_1_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    z_mul_itm_1_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[0]\ : in STD_LOGIC;
    \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[0]_0\ : in STD_LOGIC;
    \twiddle_h_rsc_adra[11]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \VEC_LOOP_j_12_0_1_sva_1_reg[3]\ : in STD_LOGIC;
    \STAGE_LOOP_lshift_psp_sva_reg[12]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vec_rsc_adra[11]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \twiddle_h_rsc_adra[7]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \twiddle_h_rsc_adra[7]_INST_0_i_1_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \twiddle_h_rsc_adra[11]_INST_0_i_5_0\ : in STD_LOGIC;
    \twiddle_h_rsc_adra[11]_INST_0_i_5_1\ : in STD_LOGIC;
    COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    asn_itm_1 : in STD_LOGIC;
    main_stage_0_2 : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \FSM_sequential_state_var_reg[2]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_core_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_core_fsm is
  signal COMP_LOOP_1_acc_nl : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \^comp_loop_1_mult_cmp_ccs_ccore_en\ : STD_LOGIC;
  signal \COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_3_n_0\ : STD_LOGIC;
  signal \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^comp_loop_2_twiddle_f_lshift_ncse_sva0\ : STD_LOGIC;
  signal \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_3_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\ : STD_LOGIC;
  signal \^comp_loop_5_twiddle_f_lshift_ncse_sva0\ : STD_LOGIC;
  signal COMP_LOOP_5_twiddle_f_lshift_ncse_sva4 : STD_LOGIC;
  signal \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_3_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_4_n_0\ : STD_LOGIC;
  signal \^comp_loop_k_12_4_sva_7_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_10_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_6_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_7_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_8_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[3]_i_9_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \^comp_loop_k_12_4_sva_7_0_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^comp_loop_k_12_4_sva_7_0_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^comp_loop_k_12_4_sva_7_0_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^comp_loop_k_12_4_sva_7_0_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_1_sva[31]_i_10_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_1_sva[31]_i_3_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_1_sva[31]_i_4_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_1_sva[31]_i_5_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_1_sva[31]_i_6_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_1_sva[31]_i_8_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_1_sva[31]_i_9_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_9_sva[31]_i_3_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_twiddle_f_9_sva[31]_i_4_n_0\ : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_sequential_state_var_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_sequential_state_var_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_sequential_state_var_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_sequential_state_var_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_state_var_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_sequential_state_var_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_state_var_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_sequential_state_var_reg_n_0_[7]\ : STD_LOGIC;
  signal \^mux_s_1_2_2_return\ : STD_LOGIC;
  signal MUX_v_12_2_20_return : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal MUX_v_4_2_2_return : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^stage_loop_i_3_0_sva_reg[0]\ : STD_LOGIC;
  signal \^stage_loop_i_3_0_sva_reg[0]_2\ : STD_LOGIC;
  signal \^stage_loop_lshift_psp_sva_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^stage_loop_lshift_psp_sva_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_10_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_11_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_12_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_5_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_6_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_7_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_8_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[11]_i_9_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_2_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_3_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_5_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_6_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_7_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_8_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[3]_i_9_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_2_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_3_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_5_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_6_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_7_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_8_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva[7]_i_9_n_0\ : STD_LOGIC;
  signal \^vec_loop_acc_1_cse_10_sva_reg[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_6_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_7_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_8_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[11]_i_9_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_6_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_7_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_8_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[3]_i_9_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_6_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_7_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_8_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1[7]_i_9_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^acc_10_nl\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \acc_10_nl__0\ : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal acc_12_nl : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^complete_rsc_rdy_0\ : STD_LOGIC;
  signal conv_u2u_13_14_return : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal input_037_in : STD_LOGIC;
  signal input_1 : STD_LOGIC;
  signal input_125_in : STD_LOGIC;
  signal input_147_in : STD_LOGIC;
  signal input_2 : STD_LOGIC;
  signal input_46_in : STD_LOGIC;
  signal input_519_in : STD_LOGIC;
  signal input_57_in : STD_LOGIC;
  signal nl_COMP_LOOP_1_mult_cmp_ccs_ccore_start_rsc_dat : STD_LOGIC;
  signal nl_z_mul_nl_i_6_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_7_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_28_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_29_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_30_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_31_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_32_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_33_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_35_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_36_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_37_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_38_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_39_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_40_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_41_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_42_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_43_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_44_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_45_n_0 : STD_LOGIC;
  signal nl_z_out_1_i_46_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_24_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_25_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_26_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_27_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_37_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_38_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in5_in : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal reg_complete_rsci_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal reg_twiddle_rsci_oswt_cse_i_2_n_0 : STD_LOGIC;
  signal sel33_in : STD_LOGIC;
  signal state_var : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state_var_NS : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^state_var_reg_rep[0]_0\ : STD_LOGIC;
  signal \^state_var_reg_rep[3]_2\ : STD_LOGIC;
  signal \^state_var_reg_rep[6]_0\ : STD_LOGIC;
  signal \^state_var_reg_rep[7]_0\ : STD_LOGIC;
  signal \^state_var_reg_rep[7]_1\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_12_n_1\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_12_n_2\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_12_n_3\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_16_n_0\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_16_n_1\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_16_n_2\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_16_n_3\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_22_n_0\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_22_n_1\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_22_n_2\ : STD_LOGIC;
  signal \state_var_reg_rep[7]_i_22_n_3\ : STD_LOGIC;
  signal \state_var_rep[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_var_rep[1]_i_3_n_0\ : STD_LOGIC;
  signal \state_var_rep[1]_i_4_n_0\ : STD_LOGIC;
  signal \state_var_rep[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_var_rep[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_var_rep[2]_i_4_n_0\ : STD_LOGIC;
  signal \state_var_rep[2]_i_5_n_0\ : STD_LOGIC;
  signal \state_var_rep[3]_i_2_n_0\ : STD_LOGIC;
  signal \state_var_rep[3]_i_3_n_0\ : STD_LOGIC;
  signal \state_var_rep[3]_i_4_n_0\ : STD_LOGIC;
  signal \state_var_rep[4]_i_2_n_0\ : STD_LOGIC;
  signal \state_var_rep[4]_i_3_n_0\ : STD_LOGIC;
  signal \state_var_rep[4]_i_4_n_0\ : STD_LOGIC;
  signal \state_var_rep[4]_i_5_n_0\ : STD_LOGIC;
  signal \state_var_rep[4]_i_6_n_0\ : STD_LOGIC;
  signal \state_var_rep[4]_i_7_n_0\ : STD_LOGIC;
  signal \state_var_rep[5]_i_2_n_0\ : STD_LOGIC;
  signal \state_var_rep[5]_i_3_n_0\ : STD_LOGIC;
  signal \state_var_rep[5]_i_4_n_0\ : STD_LOGIC;
  signal \state_var_rep[5]_i_5_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_10_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_11_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_2_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_3_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_4_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_5_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_6_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_7_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_8_n_0\ : STD_LOGIC;
  signal \state_var_rep[6]_i_9_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_10_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_11_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_13_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_14_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_15_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_17_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_18_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_19_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_20_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_21_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_23_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_24_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_25_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_26_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_27_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_28_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_29_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_2_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_30_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_31_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_3_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_4_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_5_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_6_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_7_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_8_n_0\ : STD_LOGIC;
  signal \state_var_rep[7]_i_9_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_4\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_5\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_6\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_3_n_7\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_5_n_7\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_3_n_5\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_3_n_6\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_3_n_7\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_24_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_24_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_7_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_7_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_7_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_7_n_4\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_7_n_5\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_7_n_6\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_7_n_7\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_2_n_7\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_4\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_5\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_6\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_4_n_7\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_4\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_5\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_6\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_6_n_7\ : STD_LOGIC;
  signal \vec_rsc_adra[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_4_n_1\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_4_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_4_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_4_n_7\ : STD_LOGIC;
  signal \vec_rsc_adrb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal vec_rsc_wea_INST_0_i_1_n_0 : STD_LOGIC;
  signal vec_rsc_wea_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^z_out_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \z_out_14__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_VEC_LOOP_j_12_0_1_sva_1_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_VEC_LOOP_j_12_0_1_sva_1_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_var_reg_rep[7]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_var_reg_rep[7]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_state_var_reg_rep[7]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_var_reg_rep[7]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_twiddle_h_rsc_adra[10]_INST_0_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_twiddle_h_rsc_adra[11]_INST_0_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_twiddle_h_rsc_adra[11]_INST_0_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_twiddle_h_rsc_adra[11]_INST_0_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_twiddle_h_rsc_adra[11]_INST_0_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vec_rsc_adra[11]_INST_0_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vec_rsc_adra[11]_INST_0_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vec_rsc_adra[11]_INST_0_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vec_rsc_adra[11]_INST_0_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vec_rsc_adra[11]_INST_0_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vec_rsc_adrb[11]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vec_rsc_adrb[11]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vec_rsc_adrb[11]_INST_0_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vec_rsc_adrb[11]_INST_0_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[11]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_4\ : label is "soft_lutpair21";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_1_sva[31]_i_10\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_1_sva[31]_i_8\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[0]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[1]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[2]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[3]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[4]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[5]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[6]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_var_reg[7]\ : label is "COMP_LOOP_7_VEC_LOOP_C_3:00110111,COMP_LOOP_9_VEC_LOOP_C_1:01000101,COMP_LOOP_7_VEC_LOOP_C_2:00110110,COMP_LOOP_6_VEC_LOOP_C_1:00101101,COMP_LOOP_9_VEC_LOOP_C_0:01000100,COMP_LOOP_6_VEC_LOOP_C_0:00101100,COMP_LOOP_7_VEC_LOOP_C_1:00110101,COMP_LOOP_7_VEC_LOOP_C_0:00110100,COMP_LOOP_C_4:00011011,COMP_LOOP_3_VEC_LOOP_C_6:00011010,COMP_LOOP_3_VEC_LOOP_C_5:00011001,COMP_LOOP_16_VEC_LOOP_C_3:01111111,COMP_LOOP_3_VEC_LOOP_C_4:00011000,COMP_LOOP_16_VEC_LOOP_C_2:01111110,COMP_LOOP_C_9:01000011,COMP_LOOP_8_VEC_LOOP_C_6:01000010,COMP_LOOP_C_6:00101011,COMP_LOOP_5_VEC_LOOP_C_6:00101010,COMP_LOOP_16_VEC_LOOP_C_1:01111101,COMP_LOOP_16_VEC_LOOP_C_0:01111100,COMP_LOOP_C_7:00110011,COMP_LOOP_8_VEC_LOOP_C_5:01000001,COMP_LOOP_6_VEC_LOOP_C_6:00110010,COMP_LOOP_8_VEC_LOOP_C_4:01000000,COMP_LOOP_5_VEC_LOOP_C_5:00101001,COMP_LOOP_5_VEC_LOOP_C_4:00101000,COMP_LOOP_1_VEC_LOOP_C_3:00000111,COMP_LOOP_6_VEC_LOOP_C_5:00110001,COMP_LOOP_1_VEC_LOOP_C_2:00000110,COMP_LOOP_6_VEC_LOOP_C_4:00110000,COMP_LOOP_1_VEC_LOOP_C_1:00000101,COMP_LOOP_1_VEC_LOOP_C_0:00000100,COMP_LOOP_C_16:01111011,COMP_LOOP_15_VEC_LOOP_C_6:01111010,main_C_2:10000110,COMP_LOOP_10_VEC_LOOP_C_3:01001111,COMP_LOOP_10_VEC_LOOP_C_2:01001110,COMP_LOOP_15_VEC_LOOP_C_5:01111001,COMP_LOOP_11_VEC_LOOP_C_3:01010111,COMP_LOOP_15_VEC_LOOP_C_4:01111000,main_C_1:10000101,COMP_LOOP_11_VEC_LOOP_C_2:01010110,COMP_LOOP_8_VEC_LOOP_C_3:00111111,STAGE_LOOP_C_1:10000100,COMP_LOOP_10_VEC_LOOP_C_1:01001101,COMP_LOOP_8_VEC_LOOP_C_2:00111110,COMP_LOOP_10_VEC_LOOP_C_0:01001100,COMP_LOOP_C_1:00000011,COMP_LOOP_11_VEC_LOOP_C_1:01010101,COMP_LOOP_C_0:00000010,COMP_LOOP_8_VEC_LOOP_C_1:00111101,COMP_LOOP_11_VEC_LOOP_C_0:01010100,COMP_LOOP_8_VEC_LOOP_C_0:00111100,STAGE_LOOP_C_0:00000001,iSTATE:00000000,COMP_LOOP_13_VEC_LOOP_C_3:01100111,COMP_LOOP_13_VEC_LOOP_C_2:01100110,COMP_LOOP_C_17:10000011,COMP_LOOP_13_VEC_LOOP_C_1:01100101,COMP_LOOP_16_VEC_LOOP_C_6:10000010,COMP_LOOP_13_VEC_LOOP_C_0:01100100,COMP_LOOP_C_10:01001011,COMP_LOOP_9_VEC_LOOP_C_6:01001010,COMP_LOOP_16_VEC_LOOP_C_5:10000001,COMP_LOOP_C_11:01010011,COMP_LOOP_10_VEC_LOOP_C_6:01010010,COMP_LOOP_16_VEC_LOOP_C_4:10000000,COMP_LOOP_C_8:00111011,COMP_LOOP_9_VEC_LOOP_C_5:01001001,COMP_LOOP_7_VEC_LOOP_C_6:00111010,COMP_LOOP_9_VEC_LOOP_C_4:01001000,COMP_LOOP_10_VEC_LOOP_C_5:01010001,COMP_LOOP_2_VEC_LOOP_C_3:00001111,COMP_LOOP_10_VEC_LOOP_C_4:01010000,COMP_LOOP_7_VEC_LOOP_C_5:00111001,COMP_LOOP_2_VEC_LOOP_C_2:00001110,COMP_LOOP_7_VEC_LOOP_C_4:00111000,COMP_LOOP_3_VEC_LOOP_C_3:00010111,COMP_LOOP_3_VEC_LOOP_C_2:00010110,COMP_LOOP_2_VEC_LOOP_C_1:00001101,COMP_LOOP_C_13:01100011,COMP_LOOP_2_VEC_LOOP_C_0:00001100,COMP_LOOP_12_VEC_LOOP_C_6:01100010,COMP_LOOP_3_VEC_LOOP_C_1:00010101,COMP_LOOP_3_VEC_LOOP_C_0:00010100,COMP_LOOP_12_VEC_LOOP_C_5:01100001,COMP_LOOP_12_VEC_LOOP_C_4:01100000,COMP_LOOP_5_VEC_LOOP_C_3:00100111,COMP_LOOP_5_VEC_LOOP_C_2:00100110,COMP_LOOP_12_VEC_LOOP_C_3:01011111,COMP_LOOP_12_VEC_LOOP_C_2:01011110,COMP_LOOP_5_VEC_LOOP_C_1:00100101,COMP_LOOP_5_VEC_LOOP_C_0:00100100,COMP_LOOP_C_2:00001011,COMP_LOOP_12_VEC_LOOP_C_1:01011101,COMP_LOOP_1_VEC_LOOP_C_6:00001010,COMP_LOOP_12_VEC_LOOP_C_0:01011100,COMP_LOOP_C_3:00010011,COMP_LOOP_2_VEC_LOOP_C_6:00010010,COMP_LOOP_1_VEC_LOOP_C_5:00001001,COMP_LOOP_14_VEC_LOOP_C_3:01101111,COMP_LOOP_1_VEC_LOOP_C_4:00001000,COMP_LOOP_14_VEC_LOOP_C_2:01101110,COMP_LOOP_2_VEC_LOOP_C_5:00010001,COMP_LOOP_15_VEC_LOOP_C_3:01110111,COMP_LOOP_2_VEC_LOOP_C_4:00010000,COMP_LOOP_15_VEC_LOOP_C_2:01110110,COMP_LOOP_14_VEC_LOOP_C_1:01101101,COMP_LOOP_14_VEC_LOOP_C_0:01101100,COMP_LOOP_C_5:00100011,COMP_LOOP_4_VEC_LOOP_C_6:00100010,COMP_LOOP_15_VEC_LOOP_C_1:01110101,COMP_LOOP_15_VEC_LOOP_C_0:01110100,COMP_LOOP_C_12:01011011,COMP_LOOP_11_VEC_LOOP_C_6:01011010,COMP_LOOP_4_VEC_LOOP_C_5:00100001,COMP_LOOP_4_VEC_LOOP_C_4:00100000,COMP_LOOP_11_VEC_LOOP_C_5:01011001,COMP_LOOP_11_VEC_LOOP_C_4:01011000,COMP_LOOP_4_VEC_LOOP_C_3:00011111,COMP_LOOP_4_VEC_LOOP_C_2:00011110,COMP_LOOP_C_14:01101011,COMP_LOOP_13_VEC_LOOP_C_6:01101010,COMP_LOOP_4_VEC_LOOP_C_1:00011101,COMP_LOOP_C_15:01110011,COMP_LOOP_4_VEC_LOOP_C_0:00011100,COMP_LOOP_14_VEC_LOOP_C_6:01110010,COMP_LOOP_13_VEC_LOOP_C_5:01101001,COMP_LOOP_9_VEC_LOOP_C_3:01000111,COMP_LOOP_13_VEC_LOOP_C_4:01101000,COMP_LOOP_9_VEC_LOOP_C_2:01000110,COMP_LOOP_6_VEC_LOOP_C_3:00101111,COMP_LOOP_14_VEC_LOOP_C_5:01110001,COMP_LOOP_6_VEC_LOOP_C_2:00101110,COMP_LOOP_14_VEC_LOOP_C_4:01110000";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[12]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_10_cse_1_sva[11]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[9]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_12_psp_sva_9_0[9]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_1_cse_10_sva[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_1_cse_10_sva[11]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_1_cse_10_sva[11]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \VEC_LOOP_acc_psp_sva[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \VEC_LOOP_j_12_0_1_sva_1[12]_i_1\ : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD of \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \VEC_LOOP_j_12_0_1_sva_1_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of asn_itm_1_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of main_stage_0_2_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of nl_z_mul_nl_i_6 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of nl_z_out_1_i_25 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of nl_z_out_1_i_26 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of nl_z_out_1_i_27 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of nl_z_out_1_i_32 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of nl_z_out_1_i_33 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of nl_z_out_1_i_34 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of nl_z_out_2_i_38 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of reg_ensig_cgo_1_cse_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of reg_twiddle_rsci_oswt_1_cse_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of reg_twiddle_rsci_oswt_cse_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \return_rsci_d[31]_i_1\ : label is "soft_lutpair46";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \state_var_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \state_var_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \state_var_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \state_var_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \state_var_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \state_var_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \state_var_reg_rep[6]\ : label is "no";
  attribute equivalent_register_removal of \state_var_reg_rep[7]\ : label is "no";
  attribute ADDER_THRESHOLD of \state_var_reg_rep[7]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \state_var_reg_rep[7]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \state_var_reg_rep[7]_i_22\ : label is 35;
  attribute SOFT_HLUTNM of \state_var_rep[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \state_var_rep[4]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \state_var_rep[4]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \state_var_rep[4]_i_6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \state_var_rep[4]_i_7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \state_var_rep[5]_i_4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \state_var_rep[6]_i_10\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \state_var_rep[6]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state_var_rep[6]_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \state_var_rep[6]_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \state_var_rep[6]_i_7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \state_var_rep[6]_i_8\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state_var_rep[6]_i_9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \state_var_rep[7]_i_10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \state_var_rep[7]_i_11\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \state_var_rep[7]_i_13\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \state_var_rep[7]_i_21\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \state_var_rep[7]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \state_var_rep[7]_i_7\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \state_var_rep[7]_i_9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[0]_INST_0_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_27\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_28\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_29\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_32\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_33\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_34\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_36\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[10]_INST_0_i_37\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[11]_INST_0_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[11]_INST_0_i_8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[1]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adra[2]_INST_0_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \twiddle_h_rsc_adrb[0]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \vec_rsc_adra[11]_INST_0_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \vec_rsc_adra[11]_INST_0_i_11\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD of \vec_rsc_adra[11]_INST_0_i_14\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adra[11]_INST_0_i_16\ : label is "soft_lutpair33";
  attribute ADDER_THRESHOLD of \vec_rsc_adra[11]_INST_0_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adra[11]_INST_0_i_41\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adra[11]_INST_0_i_7\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adra[1]_INST_0_i_1\ : label is "soft_lutpair23";
  attribute ADDER_THRESHOLD of \vec_rsc_adra[1]_INST_0_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adra[1]_INST_0_i_9\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \vec_rsc_adra[2]_INST_0_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \vec_rsc_adra[2]_INST_0_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \vec_rsc_adra[3]_INST_0_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \vec_rsc_adra[3]_INST_0_i_4\ : label is "soft_lutpair49";
  attribute ADDER_THRESHOLD of \vec_rsc_adra[7]_INST_0_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adra[7]_INST_0_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adra[7]_INST_0_i_6\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adrb[0]_INST_0_i_3\ : label is "soft_lutpair25";
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[0]_INST_0_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[11]_INST_0_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adrb[11]_INST_0_i_12\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \vec_rsc_adrb[11]_INST_0_i_16\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \vec_rsc_adrb[11]_INST_0_i_22\ : label is "soft_lutpair31";
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[11]_INST_0_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adrb[1]_INST_0_i_3\ : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[1]_INST_0_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adrb[1]_INST_0_i_5\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[4]_INST_0_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adrb[4]_INST_0_i_12\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \vec_rsc_adrb[4]_INST_0_i_13\ : label is "soft_lutpair65";
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[5]_INST_0_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adrb[5]_INST_0_i_21\ : label is "soft_lutpair31";
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[8]_INST_0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[9]_INST_0_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \vec_rsc_adrb[9]_INST_0_i_22\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of vec_rsc_wea_INST_0_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of vec_rsc_wea_INST_0_i_3 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of vec_rsc_wea_INST_0_i_4 : label is "soft_lutpair38";
begin
  COMP_LOOP_1_mult_cmp_ccs_ccore_en <= \^comp_loop_1_mult_cmp_ccs_ccore_en\;
  \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[2]\(0) <= \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0);
  COMP_LOOP_2_twiddle_f_lshift_ncse_sva0 <= \^comp_loop_2_twiddle_f_lshift_ncse_sva0\;
  COMP_LOOP_5_twiddle_f_lshift_ncse_sva0 <= \^comp_loop_5_twiddle_f_lshift_ncse_sva0\;
  COMP_LOOP_k_12_4_sva_7_0 <= \^comp_loop_k_12_4_sva_7_0\;
  \COMP_LOOP_k_12_4_sva_7_0_reg[2]\(1 downto 0) <= \^comp_loop_k_12_4_sva_7_0_reg[2]\(1 downto 0);
  \COMP_LOOP_k_12_4_sva_7_0_reg[3]\(3 downto 0) <= \^comp_loop_k_12_4_sva_7_0_reg[3]\(3 downto 0);
  \COMP_LOOP_k_12_4_sva_7_0_reg[4]\(3 downto 0) <= \^comp_loop_k_12_4_sva_7_0_reg[4]\(3 downto 0);
  \COMP_LOOP_k_12_4_sva_7_0_reg[6]\(3 downto 0) <= \^comp_loop_k_12_4_sva_7_0_reg[6]\(3 downto 0);
  DI(2 downto 0) <= \^di\(2 downto 0);
  MUX_s_1_2_2_return <= \^mux_s_1_2_2_return\;
  \STAGE_LOOP_i_3_0_sva_reg[0]\ <= \^stage_loop_i_3_0_sva_reg[0]\;
  \STAGE_LOOP_i_3_0_sva_reg[0]_2\ <= \^stage_loop_i_3_0_sva_reg[0]_2\;
  \STAGE_LOOP_lshift_psp_sva_reg[12]\(12 downto 0) <= \^stage_loop_lshift_psp_sva_reg[12]\(12 downto 0);
  \STAGE_LOOP_lshift_psp_sva_reg[4]\(3 downto 0) <= \^stage_loop_lshift_psp_sva_reg[4]\(3 downto 0);
  \VEC_LOOP_acc_1_cse_10_sva_reg[10]\(0) <= \^vec_loop_acc_1_cse_10_sva_reg[10]\(0);
  acc_10_nl(7 downto 0) <= \^acc_10_nl\(7 downto 0);
  complete_rsc_rdy_0 <= \^complete_rsc_rdy_0\;
  \state_var_reg_rep[0]_0\ <= \^state_var_reg_rep[0]_0\;
  \state_var_reg_rep[3]_2\ <= \^state_var_reg_rep[3]_2\;
  \state_var_reg_rep[6]_0\ <= \^state_var_reg_rep[6]_0\;
  \state_var_reg_rep[7]_0\ <= \^state_var_reg_rep[7]_0\;
  \state_var_reg_rep[7]_1\ <= \^state_var_reg_rep[7]_1\;
  z_out_14(7 downto 0) <= \^z_out_14\(7 downto 0);
\COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888888F8"
    )
        port map (
      I0 => \^complete_rsc_rdy_0\,
      I1 => p_0_in(3),
      I2 => nl_z_mul_nl_i_6_n_0,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => \COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_3_n_0\,
      O => complete_rsc_rdy_1(0)
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAAB0000"
    )
        port map (
      I0 => input_147_in,
      I1 => \vec_rsc_adra[1]_INST_0_i_10_n_0\,
      I2 => sel33_in,
      I3 => p_0_in(1),
      I4 => \^complete_rsc_rdy_0\,
      I5 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva4,
      O => \COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_3_n_0\
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0080"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(4),
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I3 => state_var(7),
      I4 => state_var(5),
      O => COMP_LOOP_5_twiddle_f_lshift_ncse_sva4
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^comp_loop_2_twiddle_f_lshift_ncse_sva0\,
      I1 => Q(3),
      O => \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]\
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \^comp_loop_2_twiddle_f_lshift_ncse_sva0\,
      O => \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_1\
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAF00AB00"
    )
        port map (
      I0 => input_147_in,
      I1 => p_0_in(0),
      I2 => \vec_rsc_adrb[0]_INST_0_i_3_n_0\,
      I3 => \^complete_rsc_rdy_0\,
      I4 => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\,
      I5 => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      O => \^comp_loop_2_twiddle_f_lshift_ncse_sva0\
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5007F3F"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I1 => state_var(1),
      I2 => state_var(0),
      I3 => state_var(7),
      I4 => state_var(2),
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540000000000"
    )
        port map (
      I0 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I1 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I2 => state_var(3),
      I3 => state_var(6),
      I4 => state_var(7),
      I5 => \^complete_rsc_rdy_0\,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABA8AAA8A8"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(2),
      I1 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\,
      I2 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I3 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I4 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_3_n_0\,
      I5 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(10),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[10]\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \return_rsci_d_reg[0]\,
      I1 => complete_rsc_rdy,
      I2 => state_var(7),
      I3 => state_var(6),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_3_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
        port map (
      I0 => Q(3),
      I1 => p_0_in(3),
      I2 => \^complete_rsc_rdy_0\,
      I3 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I4 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I5 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\,
      O => \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEEEEEEEE"
    )
        port map (
      I0 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\,
      I1 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I2 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I3 => \^complete_rsc_rdy_0\,
      I4 => state_var(7),
      I5 => state_var(6),
      O => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      I2 => state_var(5),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000000A0000000A"
    )
        port map (
      I0 => nl_z_mul_nl_i_6_n_0,
      I1 => \^complete_rsc_rdy_0\,
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0F0B0B0B0B0"
    )
        port map (
      I0 => input_147_in,
      I1 => \vec_rsc_adrb[0]_INST_0_i_3_n_0\,
      I2 => \^complete_rsc_rdy_0\,
      I3 => sel33_in,
      I4 => \vec_rsc_adra[1]_INST_0_i_10_n_0\,
      I5 => \vec_rsc_adrb[5]_INST_0_i_21_n_0\,
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABA8AAA8A8"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(0),
      I1 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\,
      I2 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I3 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I4 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_3_n_0\,
      I5 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(8),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[8]\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABA8AAA8A8"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(1),
      I1 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\,
      I2 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I3 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I4 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_3_n_0\,
      I5 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(9),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[9]\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001010101F"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I1 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(0),
      I2 => \^state_var_reg_rep[7]_1\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      O => \^stage_loop_i_3_0_sva_reg[0]\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808F8080"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I1 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(0),
      I2 => \^state_var_reg_rep[7]_1\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      O => \^stage_loop_i_3_0_sva_reg[0]_2\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I1 => \^state_var_reg_rep[7]_1\,
      I2 => Q(0),
      I3 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(0),
      I4 => Q(1),
      I5 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      O => \STAGE_LOOP_i_3_0_sva_reg[0]_1\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030B80088"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I1 => \^state_var_reg_rep[7]_1\,
      I2 => Q(0),
      I3 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(0),
      I4 => Q(1),
      I5 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      O => \STAGE_LOOP_i_3_0_sva_reg[0]_0\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^comp_loop_5_twiddle_f_lshift_ncse_sva0\,
      O => \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_2\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(7),
      I2 => state_var(3),
      O => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10_n_0\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF99A900000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I3 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\,
      I4 => input_147_in,
      I5 => \^complete_rsc_rdy_0\,
      O => \^comp_loop_5_twiddle_f_lshift_ncse_sva0\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[0]\,
      I1 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I4 => p_0_in(3),
      I5 => Q(3),
      O => MUX_v_4_2_2_return(3)
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7AAA3222"
    )
        port map (
      I0 => state_var(2),
      I1 => state_var(7),
      I2 => state_var(0),
      I3 => state_var(1),
      I4 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      O => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(7),
      I2 => state_var(4),
      O => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_6_n_0\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[0]_0\,
      I1 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I4 => p_0_in(3),
      I5 => Q(2),
      O => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0)
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => state_var(7),
      I3 => state_var(3),
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I5 => state_var(6),
      O => \^state_var_reg_rep[7]_1\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^stage_loop_i_3_0_sva_reg[0]\,
      I2 => \^comp_loop_5_twiddle_f_lshift_ncse_sva0\,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(8),
      O => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[8]\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^stage_loop_i_3_0_sva_reg[0]_2\,
      I2 => \^comp_loop_5_twiddle_f_lshift_ncse_sva0\,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(9),
      O => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[9]\
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(0),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(0),
      O => nl_z_out_2(0)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(1),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(1),
      O => nl_z_out_2(1)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(2),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(2),
      O => nl_z_out_2(2)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(3),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(3),
      O => nl_z_out_2(3)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(4),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(4),
      O => nl_z_out_2(4)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(5),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(5),
      O => nl_z_out_2(5)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(6),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(6),
      O => nl_z_out_2(6)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(7),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \^acc_10_nl\(7),
      O => nl_z_out_2(7)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFEAAAAAA"
    )
        port map (
      I0 => \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_3_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \^complete_rsc_rdy_0\,
      I4 => p_0_in(3),
      I5 => \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_4_n_0\,
      O => \state_var_reg_rep[4]_0\(0)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => P(8),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => \acc_10_nl__0\(9),
      O => nl_z_out_2(8)
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0A0A0E0E0F0A0"
    )
        port map (
      I0 => input_147_in,
      I1 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_5_n_0\,
      I2 => \^complete_rsc_rdy_0\,
      I3 => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\,
      I4 => p_0_in(2),
      I5 => input_037_in,
      O => \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_3_n_0\
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DFF"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(7),
      I2 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I3 => state_var(2),
      I4 => state_var(1),
      O => \COMP_LOOP_9_twiddle_f_mul_psp_sva[8]_i_4_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => state_var(1),
      I1 => state_var(7),
      I2 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I3 => state_var(2),
      I4 => state_var(0),
      I5 => \^state_var_reg_rep[6]_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_10_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_z_out_1_0(3),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => nl_z_out_1_0(2),
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_2_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_z_out_1_0(2),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => nl_z_out_1_0(1),
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_3_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_z_out_1_0(1),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => nl_z_out_1_0(0),
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_4_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => nl_z_out_1_0(0),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_5_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC55555AAA"
    )
        port map (
      I0 => nl_z_out_1_0(2),
      I1 => nl_z_out_1_0(3),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => p_0_in2_in(7),
      I4 => p_0_in2_in(6),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_6_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC55555AAA"
    )
        port map (
      I0 => nl_z_out_1_0(1),
      I1 => nl_z_out_1_0(2),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => p_0_in2_in(6),
      I4 => p_0_in2_in(5),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_7_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC55555AAA"
    )
        port map (
      I0 => nl_z_out_1_0(0),
      I1 => nl_z_out_1_0(1),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => p_0_in2_in(5),
      I4 => p_0_in2_in(4),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_8_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556A556A0000003F"
    )
        port map (
      I0 => nl_z_out_1_0(0),
      I1 => p_0_in2_in(4),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => \COMP_LOOP_k_12_4_sva_7_0[3]_i_10_n_0\,
      I4 => p_0_in2_in(3),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[3]_i_9_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC00C8040804"
    )
        port map (
      I0 => \^state_var_reg_rep[6]_0\,
      I1 => \^complete_rsc_rdy_0\,
      I2 => vec_rsc_wea_INST_0_i_1_n_0,
      I3 => input_147_in,
      I4 => \vec_rsc_adra[0]_INST_0_i_3_n_0\,
      I5 => sel33_in,
      O => \state_var_reg_rep[6]_2\(0)
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC55555AAA"
    )
        port map (
      I0 => nl_z_out_1_0(3),
      I1 => nl_z_out_1_0(4),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => p_0_in2_in(8),
      I4 => p_0_in2_in(7),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_10_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_z_out_1_0(7),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => nl_z_out_1_0(6),
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_3_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_z_out_1_0(6),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => nl_z_out_1_0(5),
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_4_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_z_out_1_0(5),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => nl_z_out_1_0(4),
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_5_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_z_out_1_0(4),
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => nl_z_out_1_0(3),
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_6_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC55555AAA"
    )
        port map (
      I0 => nl_z_out_1_0(6),
      I1 => nl_z_out_1_0(7),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => p_0_in2_in(11),
      I4 => p_0_in2_in(10),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_7_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC55555AAA"
    )
        port map (
      I0 => nl_z_out_1_0(5),
      I1 => nl_z_out_1_0(6),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => p_0_in2_in(10),
      I4 => p_0_in2_in(9),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_8_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC55555AAA"
    )
        port map (
      I0 => nl_z_out_1_0(4),
      I1 => nl_z_out_1_0(5),
      I2 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I3 => p_0_in2_in(9),
      I4 => p_0_in2_in(8),
      I5 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0[7]_i_9_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_0\,
      CO(2) => \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_1\,
      CO(1) => \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_2\,
      CO(0) => \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_2_n_0\,
      DI(2) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_3_n_0\,
      DI(1) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_4_n_0\,
      DI(0) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_5_n_0\,
      O(3 downto 0) => \^z_out_14\(3 downto 0),
      S(3) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_6_n_0\,
      S(2) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_7_n_0\,
      S(1) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_8_n_0\,
      S(0) => \COMP_LOOP_k_12_4_sva_7_0[3]_i_9_n_0\
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \COMP_LOOP_k_12_4_sva_7_0_reg[3]_i_1_n_0\,
      CO(3) => \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_0\,
      CO(2) => \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_1\,
      CO(1) => \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_2\,
      CO(0) => \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_3_n_0\,
      DI(2) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_4_n_0\,
      DI(1) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_5_n_0\,
      DI(0) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_6_n_0\,
      O(3 downto 0) => \^z_out_14\(7 downto 4),
      S(3) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_7_n_0\,
      S(2) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_8_n_0\,
      S(1) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_9_n_0\,
      S(0) => \COMP_LOOP_k_12_4_sva_7_0[7]_i_10_n_0\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_1_sva[31]_i_3_n_0\,
      I1 => \COMP_LOOP_twiddle_f_1_sva[31]_i_4_n_0\,
      I2 => \COMP_LOOP_twiddle_f_1_sva[31]_i_5_n_0\,
      I3 => p_0_in(0),
      I4 => sel33_in,
      I5 => \COMP_LOOP_twiddle_f_1_sva[31]_i_6_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1_reg[12]\(0)
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sel33_in,
      I1 => state_var(7),
      I2 => state_var(3),
      O => \COMP_LOOP_twiddle_f_1_sva[31]_i_10_n_0\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3FFA0A000000000"
    )
        port map (
      I0 => input_147_in,
      I1 => p_0_in(0),
      I2 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I3 => p_0_in(3),
      I4 => \COMP_LOOP_twiddle_f_1_sva[31]_i_8_n_0\,
      I5 => \^complete_rsc_rdy_0\,
      O => \COMP_LOOP_twiddle_f_1_sva[31]_i_3_n_0\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008000C00080C"
    )
        port map (
      I0 => \COMP_LOOP_twiddle_f_1_sva[31]_i_9_n_0\,
      I1 => \^complete_rsc_rdy_0\,
      I2 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I3 => p_0_in(3),
      I4 => input_147_in,
      I5 => \COMP_LOOP_twiddle_f_1_sva[31]_i_10_n_0\,
      O => \COMP_LOOP_twiddle_f_1_sva[31]_i_4_n_0\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_2_n_0,
      I1 => p_0_in(3),
      I2 => reg_twiddle_rsci_oswt_cse_reg(12),
      I3 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I4 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_5_n_0\,
      I5 => \^complete_rsc_rdy_0\,
      O => \COMP_LOOP_twiddle_f_1_sva[31]_i_5_n_0\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \return_rsci_d_reg[0]\,
      I1 => complete_rsc_rdy,
      I2 => input_147_in,
      O => \COMP_LOOP_twiddle_f_1_sva[31]_i_6_n_0\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(5),
      I2 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I3 => state_var(6),
      I4 => state_var(7),
      I5 => state_var(3),
      O => \state_var_reg_rep[4]_2\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220000"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(2),
      I2 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I3 => state_var(7),
      I4 => state_var(1),
      O => \COMP_LOOP_twiddle_f_1_sva[31]_i_8_n_0\
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0015152A00AAAA"
    )
        port map (
      I0 => state_var(2),
      I1 => state_var(0),
      I2 => state_var(1),
      I3 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I4 => state_var(7),
      I5 => state_var(3),
      O => \COMP_LOOP_twiddle_f_1_sva[31]_i_9_n_0\
    );
\COMP_LOOP_twiddle_f_9_sva[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA88A8"
    )
        port map (
      I0 => \^complete_rsc_rdy_0\,
      I1 => input_147_in,
      I2 => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_8_n_0\,
      I4 => \COMP_LOOP_twiddle_f_9_sva[31]_i_3_n_0\,
      I5 => \COMP_LOOP_twiddle_f_9_sva[31]_i_4_n_0\,
      O => E(0)
    );
\COMP_LOOP_twiddle_f_9_sva[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010001000"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(7),
      I2 => state_var(3),
      I3 => sel33_in,
      I4 => vec_rsc_wea_INST_0_i_2_n_0,
      I5 => vec_rsc_wea_INST_0_i_1_n_0,
      O => \COMP_LOOP_twiddle_f_9_sva[31]_i_3_n_0\
    );
\COMP_LOOP_twiddle_f_9_sva[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF0000FDF30000"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(6),
      I2 => state_var(7),
      I3 => state_var(5),
      I4 => \^complete_rsc_rdy_0\,
      I5 => state_var(4),
      O => \COMP_LOOP_twiddle_f_9_sva[31]_i_4_n_0\
    );
\FSM_sequential_state_var_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(0),
      Q => \FSM_sequential_state_var_reg_n_0_[0]\,
      R => rst
    );
\FSM_sequential_state_var_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(1),
      Q => \FSM_sequential_state_var_reg_n_0_[1]\,
      R => rst
    );
\FSM_sequential_state_var_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(2),
      Q => \FSM_sequential_state_var_reg_n_0_[2]\,
      R => rst
    );
\FSM_sequential_state_var_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(3),
      Q => \FSM_sequential_state_var_reg_n_0_[3]\,
      R => rst
    );
\FSM_sequential_state_var_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(4),
      Q => \FSM_sequential_state_var_reg_n_0_[4]\,
      R => rst
    );
\FSM_sequential_state_var_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(5),
      Q => \FSM_sequential_state_var_reg_n_0_[5]\,
      R => rst
    );
\FSM_sequential_state_var_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(6),
      Q => \FSM_sequential_state_var_reg_n_0_[6]\,
      R => rst
    );
\FSM_sequential_state_var_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(7),
      Q => \FSM_sequential_state_var_reg_n_0_[7]\,
      R => rst
    );
\STAGE_LOOP_i_3_0_sva[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000B"
    )
        port map (
      I0 => complete_rsc_rdy,
      I1 => \return_rsci_d_reg[0]\,
      I2 => sel33_in,
      I3 => vec_rsc_wea_INST_0_i_1_n_0,
      I4 => input_147_in,
      I5 => \vec_rsc_adra[0]_INST_0_i_3_n_0\,
      O => SR(0)
    );
\STAGE_LOOP_i_3_0_sva[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B00B"
    )
        port map (
      I0 => complete_rsc_rdy,
      I1 => \return_rsci_d_reg[0]\,
      I2 => input_147_in,
      I3 => sel33_in,
      I4 => vec_rsc_wea_INST_0_i_1_n_0,
      I5 => \vec_rsc_adra[0]_INST_0_i_3_n_0\,
      O => complete_rsc_rdy_2(0)
    );
\STAGE_LOOP_lshift_psp_sva[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0\,
      I1 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(2),
      O => \STAGE_LOOP_i_3_0_sva_reg[3]\
    );
\STAGE_LOOP_lshift_psp_sva[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(2),
      I1 => \^comp_loop_k_12_4_sva_7_0\,
      O => \STAGE_LOOP_i_3_0_sva_reg[3]_0\
    );
\STAGE_LOOP_lshift_psp_sva[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB00BB00BB00000B"
    )
        port map (
      I0 => complete_rsc_rdy,
      I1 => \return_rsci_d_reg[0]\,
      I2 => vec_rsc_wea_INST_0_i_1_n_0,
      I3 => input_147_in,
      I4 => \^state_var_reg_rep[6]_0\,
      I5 => sel33_in,
      O => \^comp_loop_k_12_4_sva_7_0\
    );
\VEC_LOOP_acc_10_cse_1_sva[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adrb[1]_INST_0_i_4_n_7\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[1]_INST_0_i_2_n_7\,
      I4 => O(0),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(0)
    );
\VEC_LOOP_acc_10_cse_1_sva[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_7_n_5\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_14_n_5\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(2),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(10)
    );
\VEC_LOOP_acc_10_cse_1_sva[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_7_n_4\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_14_n_4\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(3),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(11)
    );
\VEC_LOOP_acc_10_cse_1_sva[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      I1 => \vec_rsc_adra[1]_INST_0_i_10_n_0\,
      I2 => state_var(6),
      I3 => state_var(4),
      I4 => state_var(7),
      I5 => state_var(5),
      O => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\
    );
\VEC_LOOP_acc_10_cse_1_sva[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CDED"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => state_var(6),
      I4 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      O => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\
    );
\VEC_LOOP_acc_10_cse_1_sva[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05000104FFFFFFFF"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      I1 => state_var(4),
      I2 => state_var(7),
      I3 => state_var(5),
      I4 => state_var(6),
      I5 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\
    );
\VEC_LOOP_acc_10_cse_1_sva[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => input_1,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => input_46_in,
      I4 => O(1),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(1)
    );
\VEC_LOOP_acc_10_cse_1_sva[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => input_2,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => input_57_in,
      I4 => O(2),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(2)
    );
\VEC_LOOP_acc_10_cse_1_sva[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => input_519_in,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => input_125_in,
      I4 => O(3),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(3)
    );
\VEC_LOOP_acc_10_cse_1_sva[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[7]_INST_0_i_4_n_7\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_6_n_7\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(0),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(4)
    );
\VEC_LOOP_acc_10_cse_1_sva[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[7]_INST_0_i_4_n_6\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_6_n_6\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(1),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(5)
    );
\VEC_LOOP_acc_10_cse_1_sva[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[7]_INST_0_i_4_n_5\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_6_n_5\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(2),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(6)
    );
\VEC_LOOP_acc_10_cse_1_sva[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[7]_INST_0_i_4_n_4\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_6_n_4\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(3),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(7)
    );
\VEC_LOOP_acc_10_cse_1_sva[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_7_n_7\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_14_n_7\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(0),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(8)
    );
\VEC_LOOP_acc_10_cse_1_sva[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_7_n_6\,
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_3_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_14_n_6\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(1),
      I5 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_4_n_0\,
      O => D(9)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(1),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(0),
      O => \state_var_reg_rep[3]_1\(0)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(2),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(1),
      O => \state_var_reg_rep[3]_1\(1)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(3),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(2),
      O => \state_var_reg_rep[3]_1\(2)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(4),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(3),
      O => \state_var_reg_rep[3]_1\(3)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(5),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(4),
      O => \state_var_reg_rep[3]_1\(4)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(6),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(5),
      O => \state_var_reg_rep[3]_1\(5)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(7),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(6),
      O => \state_var_reg_rep[3]_1\(6)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(8),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \^acc_10_nl\(7),
      O => \state_var_reg_rep[3]_1\(7)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(9),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \acc_10_nl__0\(9),
      O => \state_var_reg_rep[3]_1\(8)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032003232"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => complete_rsc_rdy,
      I4 => \return_rsci_d_reg[0]\,
      I5 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      O => \state_var_reg_rep[4]_1\(0)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_12_nl(10),
      I1 => \^state_var_reg_rep[3]_2\,
      I2 => \acc_10_nl__0\(10),
      O => \state_var_reg_rep[3]_1\(9)
    );
\VEC_LOOP_acc_12_psp_sva_9_0[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(7),
      I2 => state_var(4),
      I3 => state_var(5),
      I4 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      O => \^state_var_reg_rep[3]_2\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \return_rsci_d_reg[0]\,
      I1 => complete_rsc_rdy,
      I2 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      O => reg_complete_rsci_oswt_cse_reg_2(0)
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(6),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(2),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(10),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(10),
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_10_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(5),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(1),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(9),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(9),
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_11_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(4),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(0),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(8),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(8),
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_12_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444CCCC4"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => \^complete_rsc_rdy_0\,
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => \^state_var_reg_rep[6]_0\,
      I4 => input_147_in,
      I5 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_5_n_0\,
      O => \state_var_reg_rep[3]_0\(0)
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(7),
      I2 => state_var(2),
      I3 => state_var(1),
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => state_var(1),
      I1 => state_var(7),
      I2 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I3 => state_var(2),
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_5_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(10),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => nl_z_out_1_0(6),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_6_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(9),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => nl_z_out_1_0(5),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_7_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(8),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => nl_z_out_1_0(4),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_8_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(7),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(3),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(11),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(11),
      O => \VEC_LOOP_acc_1_cse_10_sva[11]_i_9_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_var(7),
      I1 => state_var(6),
      I2 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_2_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_var(7),
      I1 => state_var(5),
      I2 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_3_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_var(7),
      I1 => state_var(4),
      I2 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_4_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_5_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF56A6000056A6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^stage_loop_lshift_psp_sva_reg[4]\(3),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(3),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(3),
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_6_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF56A6000056A6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \^stage_loop_lshift_psp_sva_reg[4]\(2),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(2),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(2),
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_7_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF56A6000056A6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^stage_loop_lshift_psp_sva_reg[4]\(1),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(1),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(1),
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_8_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1D001D"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(0),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \vec_rsc_adra[11]_0\(0),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I4 => reg_twiddle_rsci_oswt_cse_reg(0),
      O => \VEC_LOOP_acc_1_cse_10_sva[3]_i_9_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(7),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => nl_z_out_1_0(3),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_2_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(6),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => nl_z_out_1_0(2),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_3_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(5),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => nl_z_out_1_0(1),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_4_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(4),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => nl_z_out_1_0(0),
      I3 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_5_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(3),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(3),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(7),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(7),
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_6_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(2),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(2),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(6),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(6),
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_7_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(1),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(1),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(5),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(5),
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_8_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => nl_z_out_1_0(0),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(0),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => \vec_rsc_adra[11]_0\(4),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => reg_twiddle_rsci_oswt_cse_reg(4),
      O => \VEC_LOOP_acc_1_cse_10_sva[7]_i_9_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_0\,
      CO(3) => \NLW_VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_n_1\,
      CO(1) => \VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_n_2\,
      CO(0) => \VEC_LOOP_acc_1_cse_10_sva_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \VEC_LOOP_acc_1_cse_10_sva[11]_i_6_n_0\,
      DI(1) => \VEC_LOOP_acc_1_cse_10_sva[11]_i_7_n_0\,
      DI(0) => \VEC_LOOP_acc_1_cse_10_sva[11]_i_8_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \VEC_LOOP_acc_1_cse_10_sva[11]_i_9_n_0\,
      S(2) => \VEC_LOOP_acc_1_cse_10_sva[11]_i_10_n_0\,
      S(1) => \VEC_LOOP_acc_1_cse_10_sva[11]_i_11_n_0\,
      S(0) => \VEC_LOOP_acc_1_cse_10_sva[11]_i_12_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_0\,
      CO(2) => \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_1\,
      CO(1) => \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_2\,
      CO(0) => \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_2_n_0\,
      DI(2) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_3_n_0\,
      DI(1) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_4_n_0\,
      DI(0) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_5_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_6_n_0\,
      S(2) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_7_n_0\,
      S(1) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_8_n_0\,
      S(0) => \VEC_LOOP_acc_1_cse_10_sva[3]_i_9_n_0\
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VEC_LOOP_acc_1_cse_10_sva_reg[3]_i_1_n_0\,
      CO(3) => \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_0\,
      CO(2) => \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_1\,
      CO(1) => \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_2\,
      CO(0) => \VEC_LOOP_acc_1_cse_10_sva_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_2_n_0\,
      DI(2) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_3_n_0\,
      DI(1) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_4_n_0\,
      DI(0) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_5_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_6_n_0\,
      S(2) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_7_n_0\,
      S(1) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_8_n_0\,
      S(0) => \VEC_LOOP_acc_1_cse_10_sva[7]_i_9_n_0\
    );
\VEC_LOOP_acc_psp_sva[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \return_rsci_d_reg[0]\,
      I2 => complete_rsc_rdy,
      O => reg_complete_rsci_oswt_cse_reg_1(0)
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCCFF01"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(4),
      I2 => state_var(6),
      I3 => state_var(7),
      I4 => state_var(3),
      I5 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(11),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_2_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(10),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_3_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(9),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_4_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(8),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_5_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => p_0_in2_in(10),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(7),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(11),
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_6_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => p_0_in2_in(9),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(6),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(10),
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_7_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => p_0_in2_in(8),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(5),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(9),
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_8_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => p_0_in2_in(7),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(4),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(8),
      O => \VEC_LOOP_j_12_0_1_sva_1[11]_i_9_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \return_rsci_d_reg[0]\,
      I1 => complete_rsc_rdy,
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      O => reg_complete_rsci_oswt_cse_reg_0(0)
    );
\VEC_LOOP_j_12_0_1_sva_1[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(7),
      I2 => state_var(2),
      I3 => state_var(1),
      O => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I1 => p_0_in2_in(11),
      O => \VEC_LOOP_j_12_0_1_sva_1[12]_i_4_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005F005E"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(6),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(5),
      I5 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EAEB2A2A"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \vec_rsc_adra[11]_0\(3),
      I5 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      O => conv_u2u_13_14_return(4)
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE04FE04EE44EF44"
    )
        port map (
      I0 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \vec_rsc_adra[11]_0\(2),
      I4 => p_0_in(3),
      I5 => p_0_in(0),
      O => conv_u2u_13_14_return(3)
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA0202FAFB0202"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I3 => p_0_in(2),
      I4 => \vec_rsc_adra[11]_0\(1),
      I5 => p_0_in(3),
      O => conv_u2u_13_14_return(2)
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(3),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_2_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(2),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_3_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(1),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_4_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1_reg[3]\,
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(0),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_5_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDDF222"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I1 => p_0_in2_in(3),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I3 => p_0_in2_in(2),
      I4 => conv_u2u_13_14_return(4),
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_6_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDDF222"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I1 => p_0_in2_in(2),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I3 => p_0_in2_in(1),
      I4 => conv_u2u_13_14_return(3),
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_7_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDDF222"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I1 => p_0_in2_in(1),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I3 => p_0_in2_in(0),
      I4 => conv_u2u_13_14_return(2),
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_8_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AA55AA56A655A6"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[3]_i_5_n_0\,
      I1 => p_0_in(0),
      I2 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I3 => \vec_rsc_adra[11]_0\(0),
      I4 => \vec_rsc_adrb[0]_INST_0_i_3_n_0\,
      I5 => p_0_in(1),
      O => \VEC_LOOP_j_12_0_1_sva_1[3]_i_9_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_2_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(6),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_3_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(5),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_4_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I2 => p_0_in2_in(4),
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_5_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_0_in2_in(6),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(3),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(7),
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_6_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(2),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(6),
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_7_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(1),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(5),
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_8_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323A0502CDCA050"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_5_n_0\,
      I3 => nl_z_out_1_0(0),
      I4 => \VEC_LOOP_j_12_0_1_sva_1[11]_i_10_n_0\,
      I5 => \vec_rsc_adra[11]_0\(4),
      O => \VEC_LOOP_j_12_0_1_sva_1[7]_i_9_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_0\,
      CO(3) => \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_0\,
      CO(2) => \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_1\,
      CO(1) => \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_2\,
      CO(0) => \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_2_n_0\,
      DI(2) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_3_n_0\,
      DI(1) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_4_n_0\,
      DI(0) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_5_n_0\,
      O(3 downto 0) => \^stage_loop_lshift_psp_sva_reg[12]\(11 downto 8),
      S(3) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_6_n_0\,
      S(2) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_7_n_0\,
      S(1) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_8_n_0\,
      S(0) => \VEC_LOOP_j_12_0_1_sva_1[11]_i_9_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VEC_LOOP_j_12_0_1_sva_1_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_VEC_LOOP_j_12_0_1_sva_1_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_VEC_LOOP_j_12_0_1_sva_1_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^stage_loop_lshift_psp_sva_reg[12]\(12),
      S(3 downto 1) => B"000",
      S(0) => \VEC_LOOP_j_12_0_1_sva_1[12]_i_4_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_0\,
      CO(2) => \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_1\,
      CO(1) => \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_2\,
      CO(0) => \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_3\,
      CYINIT => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      DI(3) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_2_n_0\,
      DI(2) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_3_n_0\,
      DI(1) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_4_n_0\,
      DI(0) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_5_n_0\,
      O(3 downto 0) => \^stage_loop_lshift_psp_sva_reg[12]\(3 downto 0),
      S(3) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_6_n_0\,
      S(2) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_7_n_0\,
      S(1) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_8_n_0\,
      S(0) => \VEC_LOOP_j_12_0_1_sva_1[3]_i_9_n_0\
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VEC_LOOP_j_12_0_1_sva_1_reg[3]_i_1_n_0\,
      CO(3) => \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_0\,
      CO(2) => \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_1\,
      CO(1) => \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_2\,
      CO(0) => \VEC_LOOP_j_12_0_1_sva_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_2_n_0\,
      DI(2) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_3_n_0\,
      DI(1) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_4_n_0\,
      DI(0) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_5_n_0\,
      O(3 downto 0) => \^stage_loop_lshift_psp_sva_reg[12]\(7 downto 4),
      S(3) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_6_n_0\,
      S(2) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_7_n_0\,
      S(1) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_8_n_0\,
      S(0) => \VEC_LOOP_j_12_0_1_sva_1[7]_i_9_n_0\
    );
asn_itm_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => nl_COMP_LOOP_1_mult_cmp_ccs_ccore_start_rsc_dat,
      I1 => \^comp_loop_1_mult_cmp_ccs_ccore_en\,
      I2 => asn_itm_1,
      O => asn_itm_1_reg
    );
main_stage_0_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^comp_loop_1_mult_cmp_ccs_ccore_en\,
      I1 => main_stage_0_2,
      O => main_stage_0_2_reg
    );
nl_z_mul_itm_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(16),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(16),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(16)
    );
nl_z_mul_itm_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(7),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(7),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(7)
    );
nl_z_mul_itm_1_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(6),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(6),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(6)
    );
nl_z_mul_itm_1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(5),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(5),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(5)
    );
nl_z_mul_itm_1_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(4),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(4),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(4)
    );
nl_z_mul_itm_1_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(3),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(3),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(3)
    );
nl_z_mul_itm_1_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(2),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(2),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(2)
    );
nl_z_mul_itm_1_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(1),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(1),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(1)
    );
nl_z_mul_itm_1_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(0),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(0),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(0)
    );
nl_z_mul_itm_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(15),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(15),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(15)
    );
nl_z_mul_itm_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(14),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(14),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(14)
    );
nl_z_mul_itm_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(13),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(13),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(13)
    );
nl_z_mul_itm_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(12),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(12),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(12)
    );
nl_z_mul_itm_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(11),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(11),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(11)
    );
nl_z_mul_itm_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(10),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(10),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(10)
    );
nl_z_mul_itm_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(9),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(9),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(9)
    );
nl_z_mul_itm_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(8),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(8),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[16]\(8)
    );
nl_z_mul_nl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0082"
    )
        port map (
      I0 => nl_z_mul_nl_i_6_n_0,
      I1 => input_147_in,
      I2 => \^state_var_reg_rep[6]_0\,
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => nl_z_mul_nl_i_7_n_0,
      O => reg_complete_rsci_oswt_cse_reg(0)
    );
nl_z_mul_nl_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \return_rsci_d_reg[0]\,
      I1 => complete_rsc_rdy,
      I2 => sel33_in,
      I3 => vec_rsc_wea_INST_0_i_1_n_0,
      O => nl_z_mul_nl_i_6_n_0
    );
nl_z_mul_nl_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFEE000000000"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_1_n_0,
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => p_0_in(0),
      I3 => sel33_in,
      I4 => \vec_rsc_adrb[0]_INST_0_i_3_n_0\,
      I5 => \COMP_LOOP_twiddle_f_1_sva[31]_i_6_n_0\,
      O => nl_z_mul_nl_i_7_n_0
    );
nl_z_out_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FEFF00000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => nl_z_out_1_0(7),
      O => B(10)
    );
nl_z_out_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFFFCCCFCCC"
    )
        port map (
      I0 => nl_z_out_1_i_32_n_0,
      I1 => nl_z_out_1_i_30_n_0,
      I2 => p_0_in(2),
      I3 => nl_z_out_1_i_33_n_0,
      I4 => input_037_in,
      I5 => nl_z_out_1_0(0),
      O => B(1)
    );
nl_z_out_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFCFFFFFFF9"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(4),
      I2 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      I3 => state_var(6),
      I4 => state_var(7),
      I5 => state_var(5),
      O => B(0)
    );
nl_z_out_1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(11),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => Q(3),
      I3 => nl_z_out_1,
      I4 => nl_z_out_1_i_36_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(11)
    );
nl_z_out_1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC080C080C080"
    )
        port map (
      I0 => nl_z_out_1_i_36_n_0,
      I1 => nl_z_out_1_1,
      I2 => Q(3),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I4 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(10),
      I5 => nl_z_out_1_i_35_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(10)
    );
nl_z_out_1_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(9),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(9),
      I4 => nl_z_out_1_i_37_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(9)
    );
nl_z_out_1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(8),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(8),
      I4 => nl_z_out_1_i_38_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(8)
    );
nl_z_out_1_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(7),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(7),
      I4 => nl_z_out_1_i_39_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(7)
    );
nl_z_out_1_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(6),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(6),
      I4 => nl_z_out_1_i_40_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(6)
    );
nl_z_out_1_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(5),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(5),
      I4 => nl_z_out_1_i_41_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(5)
    );
nl_z_out_1_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(4),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(4),
      I4 => nl_z_out_1_i_42_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(4)
    );
nl_z_out_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => nl_z_out_1_0(6),
      I1 => nl_z_out_1_i_28_n_0,
      I2 => nl_z_out_1_0(7),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      O => B(9)
    );
nl_z_out_1_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(3),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(3),
      I4 => nl_z_out_1_i_43_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(3)
    );
nl_z_out_1_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(2),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(2),
      I4 => nl_z_out_1_i_44_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(2)
    );
nl_z_out_1_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(1),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(1),
      I4 => nl_z_out_1_i_45_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(1)
    );
nl_z_out_1_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(0),
      I1 => nl_z_out_1_i_35_n_0,
      I2 => nl_z_out_1_i_29_n_0,
      I3 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(0),
      I4 => nl_z_out_1_i_46_n_0,
      O => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(0)
    );
nl_z_out_1_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      O => p_0_in(3)
    );
nl_z_out_1_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(7),
      O => p_0_in(0)
    );
nl_z_out_1_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(7),
      O => p_0_in(2)
    );
nl_z_out_1_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      O => p_0_in(1)
    );
nl_z_out_1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFF9"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(5),
      I2 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      I3 => state_var(3),
      I4 => state_var(7),
      I5 => state_var(6),
      O => nl_z_out_1_i_28_n_0
    );
nl_z_out_1_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      I1 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => nl_z_out_1_i_29_n_0
    );
nl_z_out_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => nl_z_out_1_0(6),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => nl_z_out_1_0(5),
      I4 => nl_z_out_1_0(7),
      I5 => nl_z_out_1_i_29_n_0,
      O => B(8)
    );
nl_z_out_1_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I1 => state_var(3),
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_8_n_0\,
      O => nl_z_out_1_i_30_n_0
    );
nl_z_out_1_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0000FFFE0000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      I4 => nl_z_out_1_0(1),
      I5 => p_0_in(0),
      O => nl_z_out_1_i_31_n_0
    );
nl_z_out_1_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(0),
      I2 => state_var(7),
      I3 => state_var(2),
      I4 => state_var(1),
      O => nl_z_out_1_i_32_n_0
    );
nl_z_out_1_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => state_var(6),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I2 => state_var(3),
      I3 => state_var(7),
      I4 => vec_rsc_wea_INST_0_i_2_n_0,
      O => nl_z_out_1_i_33_n_0
    );
nl_z_out_1_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(7),
      I2 => state_var(4),
      O => input_037_in
    );
nl_z_out_1_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0040"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I4 => p_0_in(0),
      I5 => vec_rsc_wea_INST_0_i_2_n_0,
      O => nl_z_out_1_i_35_n_0
    );
nl_z_out_1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => state_var(3),
      I3 => state_var(6),
      I4 => state_var(7),
      I5 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      O => nl_z_out_1_i_36_n_0
    );
nl_z_out_1_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000800"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_37_n_0
    );
nl_z_out_1_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C00000008"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_38_n_0
    );
nl_z_out_1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C00000008000"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_39_n_0
    );
nl_z_out_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => nl_z_out_1_0(5),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => nl_z_out_1_0(4),
      I4 => nl_z_out_1_0(6),
      I5 => nl_z_out_1_i_29_n_0,
      O => B(7)
    );
nl_z_out_1_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000800"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_40_n_0
    );
nl_z_out_1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000800"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_41_n_0
    );
nl_z_out_1_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030000000200"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_42_n_0
    );
nl_z_out_1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300000002000"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_43_n_0
    );
nl_z_out_1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000020"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_44_n_0
    );
nl_z_out_1_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000020"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_45_n_0
    );
nl_z_out_1_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300000002"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => nl_z_out_1_i_36_n_0,
      O => nl_z_out_1_i_46_n_0
    );
nl_z_out_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => nl_z_out_1_0(4),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => nl_z_out_1_0(3),
      I4 => nl_z_out_1_0(5),
      I5 => nl_z_out_1_i_29_n_0,
      O => B(6)
    );
nl_z_out_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => nl_z_out_1_0(3),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => nl_z_out_1_0(2),
      I4 => nl_z_out_1_0(4),
      I5 => nl_z_out_1_i_29_n_0,
      O => B(5)
    );
nl_z_out_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => nl_z_out_1_0(2),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => nl_z_out_1_0(1),
      I4 => nl_z_out_1_0(3),
      I5 => nl_z_out_1_i_29_n_0,
      O => B(4)
    );
nl_z_out_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => nl_z_out_1_0(1),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => nl_z_out_1_0(0),
      I4 => nl_z_out_1_0(2),
      I5 => nl_z_out_1_i_29_n_0,
      O => B(3)
    );
nl_z_out_1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => nl_z_out_1_i_30_n_0,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I2 => nl_z_out_1_0(0),
      I3 => nl_z_out_1_i_31_n_0,
      O => B(2)
    );
nl_z_out_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF7FFF600000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => nl_z_out_1_0(7),
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(10)
    );
nl_z_out_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEAEAEEEA"
    )
        port map (
      I0 => nl_z_out_2_i_26_n_0,
      I1 => nl_z_out_1_0(1),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I3 => state_var(3),
      I4 => state_var(7),
      I5 => vec_rsc_wea_INST_0_i_2_n_0,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(1)
    );
nl_z_out_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFBAAAA"
    )
        port map (
      I0 => nl_z_out_2_i_27_n_0,
      I1 => state_var(6),
      I2 => state_var(7),
      I3 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I4 => nl_z_out_1_0(0),
      I5 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(0)
    );
nl_z_out_2_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF7FFF600000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(11),
      O => A(11)
    );
nl_z_out_2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(10),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(10),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(10)
    );
nl_z_out_2_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(9),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(9),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(9)
    );
nl_z_out_2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_2,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(8),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(8),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(8)
    );
nl_z_out_2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_8,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(7),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(7),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(7)
    );
nl_z_out_2_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_7,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(6),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(6),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(6)
    );
nl_z_out_2_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_6,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(5),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(5),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(5)
    );
nl_z_out_2_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_0,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(4),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(4),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(4)
    );
nl_z_out_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => nl_z_out_1_0(6),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => nl_z_out_1_0(7),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(9)
    );
nl_z_out_2_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_5,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(3),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(3),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(3)
    );
nl_z_out_2_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_4,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(2),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(2),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(2)
    );
nl_z_out_2_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_3,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(1),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(1),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(1)
    );
nl_z_out_2_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_2_1,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(0),
      I4 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(0),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => A(0)
    );
nl_z_out_2_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAAFFAAAAAA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => reg_twiddle_rsci_oswt_cse_i_2_n_0,
      I3 => nl_z_out_2_i_37_n_0,
      I4 => nl_z_out_1_0(0),
      I5 => p_0_in(1),
      O => nl_z_out_2_i_24_n_0
    );
nl_z_out_2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAF70000FFF70000"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(6),
      I2 => state_var(7),
      I3 => state_var(4),
      I4 => nl_z_out_1_0(2),
      I5 => state_var(5),
      O => nl_z_out_2_i_25_n_0
    );
nl_z_out_2_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE22F2323222F2"
    )
        port map (
      I0 => nl_z_out_2_i_37_n_0,
      I1 => p_0_in(1),
      I2 => nl_z_out_1_0(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      I5 => nl_z_out_2_i_38_n_0,
      O => nl_z_out_2_i_26_n_0
    );
nl_z_out_2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002000C8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I4 => p_0_in(0),
      I5 => vec_rsc_wea_INST_0_i_2_n_0,
      O => nl_z_out_2_i_27_n_0
    );
nl_z_out_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => nl_z_out_1_0(5),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => nl_z_out_1_0(6),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(8)
    );
nl_z_out_2_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => state_var(3),
      I3 => state_var(7),
      I4 => state_var(6),
      O => nl_z_out_2_i_37_n_0
    );
nl_z_out_2_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => state_var(3),
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      O => nl_z_out_2_i_38_n_0
    );
nl_z_out_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_1_0(7),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => nl_z_out_1_0(4),
      I4 => nl_z_out_1_0(5),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(7)
    );
nl_z_out_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_1_0(6),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => nl_z_out_1_0(3),
      I4 => nl_z_out_1_0(4),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(6)
    );
nl_z_out_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_1_0(5),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => nl_z_out_1_0(2),
      I4 => nl_z_out_1_0(3),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(5)
    );
nl_z_out_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_1_0(4),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => nl_z_out_1_0(1),
      I4 => nl_z_out_1_0(2),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(4)
    );
nl_z_out_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => nl_z_out_1_0(3),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I3 => nl_z_out_1_0(0),
      I4 => nl_z_out_1_0(1),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(3)
    );
nl_z_out_2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => nl_z_out_2_i_24_n_0,
      I1 => nl_z_out_2_i_25_n_0,
      I2 => nl_z_out_1_0(2),
      I3 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      O => \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(2)
    );
\p_buf_sva_1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^comp_loop_1_mult_cmp_ccs_ccore_en\,
      I1 => nl_COMP_LOOP_1_mult_cmp_ccs_ccore_start_rsc_dat,
      O => p_and_1_cse
    );
reg_complete_rsci_oswt_cse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \vec_rsc_adra[0]_INST_0_i_3_n_0\,
      I1 => reg_complete_rsci_oswt_cse_i_2_n_0,
      I2 => sel33_in,
      I3 => vec_rsc_wea_INST_0_i_1_n_0,
      O => reg_complete_rsci_oswt_cse0
    );
reg_complete_rsci_oswt_cse_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(1),
      I1 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(0),
      I2 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(2),
      I3 => input_147_in,
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      O => reg_complete_rsci_oswt_cse_i_2_n_0
    );
reg_ensig_cgo_1_cse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => state_var(1),
      I1 => state_var(0),
      I2 => state_var(7),
      I3 => state_var(2),
      O => and_132_rmff
    );
reg_ensig_cgo_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AAF0F001AA0202"
    )
        port map (
      I0 => \^state_var_reg_rep[6]_0\,
      I1 => state_var(0),
      I2 => state_var(2),
      I3 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I4 => state_var(7),
      I5 => state_var(1),
      O => \^mux_s_1_2_2_return\
    );
reg_run_rsci_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5550303"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I1 => state_var(2),
      I2 => state_var(1),
      I3 => state_var(0),
      I4 => state_var(7),
      I5 => \vec_rsc_adra[0]_INST_0_i_3_n_0\,
      O => \state_var_reg_rep[2]_0\
    );
reg_twiddle_rsci_oswt_1_cse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      I1 => reg_twiddle_rsci_oswt_cse_reg(12),
      O => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(1)
    );
reg_twiddle_rsci_oswt_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F0F7F0FFF0F7F0"
    )
        port map (
      I0 => nl_z_out_1_i_32_n_0,
      I1 => reg_twiddle_rsci_oswt_cse_i_2_n_0,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I3 => reg_twiddle_rsci_oswt_cse_reg(12),
      I4 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I5 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      O => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(0)
    );
reg_twiddle_rsci_oswt_cse_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(7),
      I2 => state_var(1),
      I3 => state_var(2),
      I4 => state_var(0),
      O => reg_twiddle_rsci_oswt_cse_i_2_n_0
    );
reg_vec_rsc_triosy_obj_iswt0_cse_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(7),
      I2 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I3 => state_var(2),
      I4 => state_var(1),
      I5 => \^state_var_reg_rep[6]_0\,
      O => reg_vec_rsc_triosy_obj_iswt0_cse0
    );
reg_vec_rsci_oswt_1_cse_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      O => p_238_in
    );
reg_vec_rsci_oswt_cse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_2_n_0,
      I1 => input_147_in,
      I2 => sel33_in,
      I3 => \^state_var_reg_rep[0]_0\,
      O => nl_inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_vec_rsci_oswt_pff
    );
\return_rsci_d[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF8A"
    )
        port map (
      I0 => reg_ensig_cgo_cse,
      I1 => complete_rsc_rdy,
      I2 => \return_rsci_d_reg[0]\,
      I3 => \^mux_s_1_2_2_return\,
      O => \^comp_loop_1_mult_cmp_ccs_ccore_en\
    );
run_ac_sync_tmp_dobj_sva_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^complete_rsc_rdy_0\,
      I1 => state_var(1),
      I2 => state_var(2),
      I3 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I4 => state_var(7),
      I5 => state_var(0),
      O => \state_var_reg_rep[1]_0\
    );
\state_var_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(0),
      Q => state_var(0),
      R => rst
    );
\state_var_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(1),
      Q => state_var(1),
      R => rst
    );
\state_var_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(2),
      Q => state_var(2),
      R => rst
    );
\state_var_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(3),
      Q => state_var(3),
      R => rst
    );
\state_var_reg_rep[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(4),
      Q => state_var(4),
      R => rst
    );
\state_var_reg_rep[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(5),
      Q => state_var(5),
      R => rst
    );
\state_var_reg_rep[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(6),
      Q => state_var(6),
      R => rst
    );
\state_var_reg_rep[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^complete_rsc_rdy_0\,
      D => state_var_NS(7),
      Q => state_var(7),
      R => rst
    );
\state_var_reg_rep[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_var_reg_rep[7]_i_16_n_0\,
      CO(3) => \NLW_state_var_reg_rep[7]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \state_var_reg_rep[7]_i_12_n_1\,
      CO(1) => \state_var_reg_rep[7]_i_12_n_2\,
      CO(0) => \state_var_reg_rep[7]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^z_out_14\(7 downto 5),
      O(3) => COMP_LOOP_1_acc_nl(12),
      O(2 downto 0) => \NLW_state_var_reg_rep[7]_i_12_O_UNCONNECTED\(2 downto 0),
      S(3) => \state_var_rep[7]_i_17_n_0\,
      S(2) => \state_var_rep[7]_i_18_n_0\,
      S(1) => \state_var_rep[7]_i_19_n_0\,
      S(0) => \state_var_rep[7]_i_20_n_0\
    );
\state_var_reg_rep[7]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_var_reg_rep[7]_i_22_n_0\,
      CO(3) => \state_var_reg_rep[7]_i_16_n_0\,
      CO(2) => \state_var_reg_rep[7]_i_16_n_1\,
      CO(1) => \state_var_reg_rep[7]_i_16_n_2\,
      CO(0) => \state_var_reg_rep[7]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^z_out_14\(4 downto 1),
      O(3 downto 0) => \NLW_state_var_reg_rep[7]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \state_var_rep[7]_i_23_n_0\,
      S(2) => \state_var_rep[7]_i_24_n_0\,
      S(1) => \state_var_rep[7]_i_25_n_0\,
      S(0) => \state_var_rep[7]_i_26_n_0\
    );
\state_var_reg_rep[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_var_reg_rep[7]_i_22_n_0\,
      CO(2) => \state_var_reg_rep[7]_i_22_n_1\,
      CO(1) => \state_var_reg_rep[7]_i_22_n_2\,
      CO(0) => \state_var_reg_rep[7]_i_22_n_3\,
      CYINIT => \state_var_rep[7]_i_27_n_0\,
      DI(3) => \^z_out_14\(0),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_state_var_reg_rep[7]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \state_var_rep[7]_i_28_n_0\,
      S(2) => \state_var_rep[7]_i_29_n_0\,
      S(1) => \state_var_rep[7]_i_30_n_0\,
      S(0) => \state_var_rep[7]_i_31_n_0\
    );
\state_var_rep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00AA00BAFDFFFF"
    )
        port map (
      I0 => \state_var_rep[1]_i_2_n_0\,
      I1 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I2 => reg_twiddle_rsci_oswt_cse_reg(12),
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[0]\,
      O => state_var_NS(0)
    );
\state_var_rep[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFDCFCCCCCDCFC"
    )
        port map (
      I0 => \state_var_rep[1]_i_2_n_0\,
      I1 => \state_var_rep[1]_i_3_n_0\,
      I2 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => state_var_NS(1)
    );
\state_var_rep[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[3]\,
      O => \state_var_rep[1]_i_2_n_0\
    );
\state_var_rep[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0000"
    )
        port map (
      I0 => reg_twiddle_rsci_oswt_cse_reg(12),
      I1 => \state_var_rep[1]_i_2_n_0\,
      I2 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I5 => \state_var_rep[1]_i_4_n_0\,
      O => \state_var_rep[1]_i_3_n_0\
    );
\state_var_rep[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => \state_var_rep[7]_i_4_n_0\,
      I1 => COMP_LOOP_1_acc_nl(12),
      I2 => \state_var_rep[1]_i_2_n_0\,
      I3 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I4 => reg_twiddle_rsci_oswt_cse_reg(12),
      I5 => \state_var_rep[7]_i_10_n_0\,
      O => \state_var_rep[1]_i_4_n_0\
    );
\state_var_rep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
        port map (
      I0 => \state_var_rep[2]_i_2_n_0\,
      I1 => \state_var_rep[7]_i_5_n_0\,
      I2 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I5 => \state_var_rep[2]_i_3_n_0\,
      O => state_var_NS(2)
    );
\state_var_rep[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAEFFAAAAAA"
    )
        port map (
      I0 => \state_var_rep[2]_i_4_n_0\,
      I1 => \state_var_rep[2]_i_5_n_0\,
      I2 => \state_var_rep[1]_i_2_n_0\,
      I3 => \state_var_rep[7]_i_9_n_0\,
      I4 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[2]_i_2_n_0\
    );
\state_var_rep[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F020200000000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I1 => reg_twiddle_rsci_oswt_cse_reg(12),
      I2 => \state_var_rep[1]_i_2_n_0\,
      I3 => COMP_LOOP_1_acc_nl(12),
      I4 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I5 => \state_var_rep[7]_i_10_n_0\,
      O => \state_var_rep[2]_i_3_n_0\
    );
\state_var_rep[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000008190000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I1 => \state_var_rep[1]_i_2_n_0\,
      I2 => reg_twiddle_rsci_oswt_cse_reg(12),
      I3 => \FSM_sequential_state_var_reg[2]_0\,
      I4 => \state_var_rep[6]_i_4_n_0\,
      I5 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[2]_i_4_n_0\
    );
\state_var_rep[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(0),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I2 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(2),
      I3 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(1),
      I4 => \FSM_sequential_state_var_reg_n_0_[0]\,
      O => \state_var_rep[2]_i_5_n_0\
    );
\state_var_rep[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \state_var_rep[6]_i_4_n_0\,
      I1 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I3 => \state_var_rep[3]_i_2_n_0\,
      I4 => \state_var_rep[3]_i_3_n_0\,
      I5 => \state_var_rep[3]_i_4_n_0\,
      O => state_var_NS(3)
    );
\state_var_rep[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800C8000800080"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I1 => \state_var_rep[7]_i_9_n_0\,
      I2 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I5 => \^stage_loop_lshift_psp_sva_reg[12]\(12),
      O => \state_var_rep[3]_i_2_n_0\
    );
\state_var_rep[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA003CAAAA0000"
    )
        port map (
      I0 => \state_var_rep[6]_i_9_n_0\,
      I1 => \state_var_rep[7]_i_11_n_0\,
      I2 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I5 => \state_var_rep[5]_i_4_n_0\,
      O => \state_var_rep[3]_i_3_n_0\
    );
\state_var_rep[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8888888"
    )
        port map (
      I0 => \state_var_rep[4]_i_7_n_0\,
      I1 => \state_var_rep[7]_i_7_n_0\,
      I2 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I3 => \acc_10_nl__0\(9),
      I4 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[3]_i_4_n_0\
    );
\state_var_rep[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => \state_var_rep[4]_i_2_n_0\,
      I1 => \state_var_rep[6]_i_4_n_0\,
      I2 => \state_var_rep[4]_i_3_n_0\,
      I3 => \state_var_rep[4]_i_4_n_0\,
      I4 => \state_var_rep[4]_i_5_n_0\,
      I5 => \state_var_rep[6]_i_2_n_0\,
      O => state_var_NS(4)
    );
\state_var_rep[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF808033008080"
    )
        port map (
      I0 => \state_var_rep[7]_i_9_n_0\,
      I1 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I2 => \state_var_rep[4]_i_6_n_0\,
      I3 => \state_var_rep[6]_i_8_n_0\,
      I4 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I5 => \state_var_rep[6]_i_9_n_0\,
      O => \state_var_rep[4]_i_2_n_0\
    );
\state_var_rep[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[4]\,
      O => \state_var_rep[4]_i_3_n_0\
    );
\state_var_rep[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I4 => \state_var_rep[4]_i_7_n_0\,
      O => \state_var_rep[4]_i_4_n_0\
    );
\state_var_rep[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000000000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I2 => \state_var_rep[6]_i_4_n_0\,
      I3 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I5 => \state_var_rep[5]_i_4_n_0\,
      O => \state_var_rep[4]_i_5_n_0\
    );
\state_var_rep[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[4]_i_6_n_0\
    );
\state_var_rep[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \acc_10_nl__0\(10),
      I1 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I3 => \^vec_loop_acc_1_cse_10_sva_reg[10]\(0),
      O => \state_var_rep[4]_i_7_n_0\
    );
\state_var_rep[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \state_var_rep[6]_i_2_n_0\,
      I1 => \state_var_rep[5]_i_2_n_0\,
      I2 => \state_var_rep[5]_i_3_n_0\,
      I3 => \state_var_rep[5]_i_4_n_0\,
      I4 => \state_var_rep[6]_i_3_n_0\,
      I5 => \FSM_sequential_state_var_reg_n_0_[5]\,
      O => state_var_NS(5)
    );
\state_var_rep[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00880F0000880000"
    )
        port map (
      I0 => \state_var_rep[7]_i_7_n_0\,
      I1 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I5 => \state_var_rep[5]_i_5_n_0\,
      O => \state_var_rep[5]_i_2_n_0\
    );
\state_var_rep[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[3]\,
      O => \state_var_rep[5]_i_3_n_0\
    );
\state_var_rep[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I2 => reg_twiddle_rsci_oswt_cse_reg(12),
      O => \state_var_rep[5]_i_4_n_0\
    );
\state_var_rep[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I1 => \acc_10_nl__0\(10),
      I2 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[3]\,
      O => \state_var_rep[5]_i_5_n_0\
    );
\state_var_rep[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAAEEAA"
    )
        port map (
      I0 => \state_var_rep[6]_i_2_n_0\,
      I1 => \state_var_rep[6]_i_3_n_0\,
      I2 => \state_var_rep[6]_i_4_n_0\,
      I3 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I5 => \state_var_rep[6]_i_5_n_0\,
      O => state_var_NS(6)
    );
\state_var_rep[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[5]\,
      O => \state_var_rep[6]_i_10_n_0\
    );
\state_var_rep[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002020200"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I4 => \^vec_loop_acc_1_cse_10_sva_reg[10]\(0),
      I5 => \state_var_rep[4]_i_3_n_0\,
      O => \state_var_rep[6]_i_11_n_0\
    );
\state_var_rep[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => \state_var_rep[6]_i_6_n_0\,
      I1 => \state_var_rep[6]_i_7_n_0\,
      I2 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I4 => \state_var_rep[4]_i_3_n_0\,
      I5 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[6]_i_2_n_0\
    );
\state_var_rep[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A2A2AFE"
    )
        port map (
      I0 => \state_var_rep[6]_i_8_n_0\,
      I1 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I5 => \state_var_rep[6]_i_9_n_0\,
      O => \state_var_rep[6]_i_3_n_0\
    );
\state_var_rep[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[7]\,
      O => \state_var_rep[6]_i_4_n_0\
    );
\state_var_rep[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \state_var_rep[6]_i_10_n_0\,
      I1 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I4 => \state_var_rep[6]_i_11_n_0\,
      O => \state_var_rep[6]_i_5_n_0\
    );
\state_var_rep[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I1 => reg_twiddle_rsci_oswt_cse_reg(12),
      I2 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I4 => \state_var_rep[1]_i_2_n_0\,
      O => \state_var_rep[6]_i_6_n_0\
    );
\state_var_rep[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I1 => \acc_10_nl__0\(9),
      O => \state_var_rep[6]_i_7_n_0\
    );
\state_var_rep[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I1 => \^stage_loop_lshift_psp_sva_reg[12]\(12),
      I2 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      O => \state_var_rep[6]_i_8_n_0\
    );
\state_var_rep[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I1 => reg_twiddle_rsci_oswt_cse_reg(12),
      I2 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[7]\,
      O => \state_var_rep[6]_i_9_n_0\
    );
\state_var_rep[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \state_var_rep[7]_i_2_n_0\,
      I1 => \state_var_rep[7]_i_3_n_0\,
      I2 => \state_var_rep[7]_i_4_n_0\,
      I3 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I4 => \state_var_rep[7]_i_5_n_0\,
      I5 => \state_var_rep[7]_i_6_n_0\,
      O => state_var_NS(7)
    );
\state_var_rep[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[7]_i_10_n_0\
    );
\state_var_rep[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[4]\,
      O => \state_var_rep[7]_i_11_n_0\
    );
\state_var_rep[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[4]\,
      O => \state_var_rep[7]_i_13_n_0\
    );
\state_var_rep[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAABAA"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I1 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(1),
      I2 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(2),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I4 => \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(0),
      I5 => \FSM_sequential_state_var_reg_n_0_[1]\,
      O => \state_var_rep[7]_i_14_n_0\
    );
\state_var_rep[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888888F8"
    )
        port map (
      I0 => \state_var_rep[7]_i_4_n_0\,
      I1 => reg_twiddle_rsci_oswt_cse_reg(12),
      I2 => \state_var_rep[7]_i_21_n_0\,
      I3 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I4 => \FSM_sequential_state_var_reg[2]_0\,
      I5 => \FSM_sequential_state_var_reg_n_0_[0]\,
      O => \state_var_rep[7]_i_15_n_0\
    );
\state_var_rep[7]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \z_out_14__0\(8),
      O => \state_var_rep[7]_i_17_n_0\
    );
\state_var_rep[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(7),
      I1 => p_0_in2_in(11),
      O => \state_var_rep[7]_i_18_n_0\
    );
\state_var_rep[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(6),
      I1 => p_0_in2_in(10),
      O => \state_var_rep[7]_i_19_n_0\
    );
\state_var_rep[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \state_var_rep[7]_i_7_n_0\,
      I1 => \^vec_loop_acc_1_cse_10_sva_reg[10]\(0),
      I2 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[1]\,
      I5 => \state_var_rep[7]_i_8_n_0\,
      O => \state_var_rep[7]_i_2_n_0\
    );
\state_var_rep[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(5),
      I1 => p_0_in2_in(9),
      O => \state_var_rep[7]_i_20_n_0\
    );
\state_var_rep[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[1]\,
      O => \state_var_rep[7]_i_21_n_0\
    );
\state_var_rep[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(4),
      I1 => p_0_in2_in(8),
      O => \state_var_rep[7]_i_23_n_0\
    );
\state_var_rep[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(3),
      I1 => p_0_in2_in(7),
      O => \state_var_rep[7]_i_24_n_0\
    );
\state_var_rep[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(2),
      I1 => p_0_in2_in(6),
      O => \state_var_rep[7]_i_25_n_0\
    );
\state_var_rep[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(1),
      I1 => p_0_in2_in(5),
      O => \state_var_rep[7]_i_26_n_0\
    );
\state_var_rep[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in2_in(0),
      O => \state_var_rep[7]_i_27_n_0\
    );
\state_var_rep[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^z_out_14\(0),
      I1 => p_0_in2_in(4),
      O => \state_var_rep[7]_i_28_n_0\
    );
\state_var_rep[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in2_in(3),
      O => \state_var_rep[7]_i_29_n_0\
    );
\state_var_rep[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008080800"
    )
        port map (
      I0 => \state_var_rep[7]_i_9_n_0\,
      I1 => \state_var_rep[7]_i_10_n_0\,
      I2 => \^stage_loop_lshift_psp_sva_reg[12]\(12),
      I3 => \state_var_rep[7]_i_11_n_0\,
      I4 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[4]\,
      O => \state_var_rep[7]_i_3_n_0\
    );
\state_var_rep[7]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in2_in(2),
      O => \state_var_rep[7]_i_30_n_0\
    );
\state_var_rep[7]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in2_in(1),
      O => \state_var_rep[7]_i_31_n_0\
    );
\state_var_rep[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[5]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[3]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[7]_i_4_n_0\
    );
\state_var_rep[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg[2]_0\,
      I1 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I2 => \state_var_rep[1]_i_2_n_0\,
      I3 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[2]\,
      O => \state_var_rep[7]_i_5_n_0\
    );
\state_var_rep[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF000400"
    )
        port map (
      I0 => COMP_LOOP_1_acc_nl(12),
      I1 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I3 => \state_var_rep[7]_i_13_n_0\,
      I4 => \state_var_rep[7]_i_14_n_0\,
      I5 => \state_var_rep[7]_i_15_n_0\,
      O => \state_var_rep[7]_i_6_n_0\
    );
\state_var_rep[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[7]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I2 => \FSM_sequential_state_var_reg_n_0_[4]\,
      I3 => \FSM_sequential_state_var_reg_n_0_[3]\,
      O => \state_var_rep[7]_i_7_n_0\
    );
\state_var_rep[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00440C00000000"
    )
        port map (
      I0 => \acc_10_nl__0\(9),
      I1 => \state_var_rep[6]_i_10_n_0\,
      I2 => \acc_10_nl__0\(10),
      I3 => \FSM_sequential_state_var_reg_n_0_[6]\,
      I4 => \FSM_sequential_state_var_reg_n_0_[2]\,
      I5 => \FSM_sequential_state_var_reg_n_0_[1]\,
      O => \state_var_rep[7]_i_8_n_0\
    );
\state_var_rep[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_state_var_reg_n_0_[0]\,
      I1 => \FSM_sequential_state_var_reg_n_0_[7]\,
      O => \state_var_rep[7]_i_9_n_0\
    );
\twiddle_h_rsc_adra[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => P(0),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(0),
      I4 => \twiddle_h_rsc_adra[0]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(0)
    );
\twiddle_h_rsc_adra[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(7),
      I2 => state_var(2),
      I3 => state_var(1),
      O => \twiddle_h_rsc_adra[0]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F000002000000"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(4),
      I2 => state_var(7),
      I3 => state_var(6),
      I4 => \twiddle_h_rsc_adra[11]\(0),
      I5 => state_var(3),
      O => \twiddle_h_rsc_adra[0]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[10]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(10),
      I3 => \twiddle_h_rsc_adra[10]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(10)
    );
\twiddle_h_rsc_adra[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_4\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(9),
      I4 => \vec_rsc_adra[11]_1\(7),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \twiddle_h_rsc_adra[10]_INST_0_i_10_n_0\,
      CO(2) => \twiddle_h_rsc_adra[10]_INST_0_i_10_n_1\,
      CO(1) => \twiddle_h_rsc_adra[10]_INST_0_i_10_n_2\,
      CO(0) => \twiddle_h_rsc_adra[10]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \twiddle_h_rsc_adra[10]_INST_0_i_18_n_0\,
      DI(2) => \twiddle_h_rsc_adra[10]_INST_0_i_19_n_0\,
      DI(1) => \twiddle_h_rsc_adra[10]_INST_0_i_20_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^comp_loop_k_12_4_sva_7_0_reg[4]\(3 downto 0),
      S(3) => \twiddle_h_rsc_adra[10]_INST_0_i_21_n_0\,
      S(2) => \twiddle_h_rsc_adra[10]_INST_0_i_22_n_0\,
      S(1) => \twiddle_h_rsc_adra[10]_INST_0_i_23_n_0\,
      S(0) => \twiddle_h_rsc_adra[10]_INST_0_i_24_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0800080008000"
    )
        port map (
      I0 => nl_z_out_1_0(2),
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_25_n_0\,
      I2 => nl_z_out_1_0(0),
      I3 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I4 => nl_z_out_1_0(1),
      I5 => \twiddle_h_rsc_adra[10]_INST_0_i_26_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_11_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => nl_z_out_1_0(2),
      I1 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      I2 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I3 => nl_z_out_1_0(1),
      I4 => \twiddle_h_rsc_adra[10]_INST_0_i_26_n_0\,
      I5 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_12_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => nl_z_out_1_0(2),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I2 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I3 => nl_z_out_1_0(1),
      I4 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      I5 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_13_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E817E817"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[10]_INST_0_i_27_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_28_n_0\,
      I2 => \twiddle_h_rsc_adra[10]_INST_0_i_29_n_0\,
      I3 => \twiddle_h_rsc_adra[10]_INST_0_i_30_n_0\,
      I4 => nl_z_out_1_0(0),
      I5 => \twiddle_h_rsc_adra[10]_INST_0_i_31_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_14_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CA7F358"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[10]_INST_0_i_32_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_33_n_0\,
      I2 => \twiddle_h_rsc_adra[10]_INST_0_i_28_n_0\,
      I3 => \twiddle_h_rsc_adra[10]_INST_0_i_29_n_0\,
      I4 => \twiddle_h_rsc_adra[10]_INST_0_i_27_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_15_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE3131CE"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[10]_INST_0_i_33_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_32_n_0\,
      I2 => \twiddle_h_rsc_adra[10]_INST_0_i_34_n_0\,
      I3 => \twiddle_h_rsc_adra[10]_INST_0_i_35_n_0\,
      I4 => \twiddle_h_rsc_adra[10]_INST_0_i_36_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_16_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[10]_INST_0_i_37_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_32_n_0\,
      I2 => \twiddle_h_rsc_adra[10]_INST_0_i_34_n_0\,
      I3 => \twiddle_h_rsc_adra[10]_INST_0_i_33_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_17_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => nl_z_out_1_0(4),
      I1 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      I2 => nl_z_out_1_0(5),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I4 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I5 => nl_z_out_1_0(3),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_18_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I1 => nl_z_out_1_0(4),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => nl_z_out_1_0(5),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_19_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(9),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(10),
      I4 => \twiddle_h_rsc_adra[11]\(8),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I1 => nl_z_out_1_0(3),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_20_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      I1 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I2 => nl_z_out_1_0(3),
      I3 => \twiddle_h_rsc_adra[10]_INST_0_i_38_n_0\,
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I5 => nl_z_out_1_0(4),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_21_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => nl_z_out_1_0(5),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I2 => nl_z_out_1_0(4),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I4 => nl_z_out_1_0(3),
      I5 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_22_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nl_z_out_1_0(3),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => nl_z_out_1_0(4),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_23_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => nl_z_out_1_0(3),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_24_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => Q(0),
      I1 => \^state_var_reg_rep[7]_1\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I3 => MUX_v_4_2_2_return(1),
      I4 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_25_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001D0000"
    )
        port map (
      I0 => Q(0),
      I1 => \^state_var_reg_rep[7]_1\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I3 => MUX_v_4_2_2_return(1),
      I4 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_26_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I2 => MUX_v_4_2_2_return(0),
      I3 => MUX_v_4_2_2_return(1),
      I4 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_27_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => MUX_v_4_2_2_return(0),
      I4 => nl_z_out_1_0(1),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_28_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => MUX_v_4_2_2_return(0),
      I4 => nl_z_out_1_0(2),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_29_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_0\,
      CO(2) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_1\,
      CO(1) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_2\,
      CO(0) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \twiddle_h_rsc_adra[7]_INST_0_i_1_0\(0),
      DI(2 downto 0) => \^di\(2 downto 0),
      O(3) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_4\,
      O(2) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_5\,
      O(1) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_6\,
      O(0) => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_7\,
      S(3) => \twiddle_h_rsc_adra[10]_INST_0_i_6_n_0\,
      S(2 downto 0) => \twiddle_h_rsc_adra[7]_INST_0_i_1_1\(2 downto 0)
    );
\twiddle_h_rsc_adra[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030200000002000"
    )
        port map (
      I0 => nl_z_out_1_0(1),
      I1 => MUX_v_4_2_2_return(3),
      I2 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I3 => MUX_v_4_2_2_return(1),
      I4 => MUX_v_4_2_2_return(0),
      I5 => nl_z_out_1_0(2),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_30_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8080000"
    )
        port map (
      I0 => MUX_v_4_2_2_return(1),
      I1 => Q(0),
      I2 => \^state_var_reg_rep[7]_1\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I4 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_31_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => MUX_v_4_2_2_return(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I4 => nl_z_out_1_0(1),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_32_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => MUX_v_4_2_2_return(0),
      I4 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_33_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => MUX_v_4_2_2_return(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I4 => nl_z_out_1_0(2),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_34_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300800000008"
    )
        port map (
      I0 => nl_z_out_1_0(1),
      I1 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => MUX_v_4_2_2_return(0),
      I4 => MUX_v_4_2_2_return(3),
      I5 => nl_z_out_1_0(2),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_35_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => MUX_v_4_2_2_return(0),
      I4 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_36_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => MUX_v_4_2_2_return(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I4 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_37_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => MUX_v_4_2_2_return(1),
      I2 => MUX_v_4_2_2_return(0),
      I3 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I4 => nl_z_out_1_0(5),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_38_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_0\,
      CO(3) => \NLW_twiddle_h_rsc_adra[10]_INST_0_i_5_CO_UNCONNECTED\(3),
      CO(2) => \twiddle_h_rsc_adra[10]_INST_0_i_5_n_1\,
      CO(1) => \twiddle_h_rsc_adra[10]_INST_0_i_5_n_2\,
      CO(0) => \twiddle_h_rsc_adra[10]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \twiddle_h_rsc_adra[10]_INST_0_i_11_n_0\,
      DI(1) => \twiddle_h_rsc_adra[10]_INST_0_i_12_n_0\,
      DI(0) => \twiddle_h_rsc_adra[10]_INST_0_i_13_n_0\,
      O(3 downto 2) => \^comp_loop_k_12_4_sva_7_0_reg[2]\(1 downto 0),
      O(1 downto 0) => \^di\(2 downto 1),
      S(3) => \twiddle_h_rsc_adra[10]_INST_0_i_14_n_0\,
      S(2) => \twiddle_h_rsc_adra[10]_INST_0_i_15_n_0\,
      S(1) => \twiddle_h_rsc_adra[10]_INST_0_i_16_n_0\,
      S(0) => \twiddle_h_rsc_adra[10]_INST_0_i_17_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[4]\(3),
      I1 => \^comp_loop_k_12_4_sva_7_0_reg[2]\(0),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => nl_z_out_1_0(6),
      O => \twiddle_h_rsc_adra[10]_INST_0_i_6_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(11),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_3_n_0\,
      O => twiddle_h_rsc_adra(11)
    );
\twiddle_h_rsc_adra[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_5_n_7\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(10),
      I4 => \vec_rsc_adra[11]_1\(8),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030004"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_8_n_0\,
      I1 => state_var(6),
      I2 => state_var(7),
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => state_var(3),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_5_0\,
      I1 => nl_z_out_1_0(7),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I4 => nl_z_out_1_0(6),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_5_1\,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_11_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000151"
    )
        port map (
      I0 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I1 => Q(0),
      I2 => \^state_var_reg_rep[7]_1\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I4 => MUX_v_4_2_2_return(1),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I1 => Q(0),
      I2 => \^state_var_reg_rep[7]_1\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I4 => MUX_v_4_2_2_return(1),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \twiddle_h_rsc_adra[10]_INST_0_i_10_n_0\,
      CO(3 downto 0) => \NLW_twiddle_h_rsc_adra[11]_INST_0_i_16_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_twiddle_h_rsc_adra[11]_INST_0_i_16_O_UNCONNECTED\(3 downto 1),
      O(0) => \COMP_LOOP_k_12_4_sva_7_0_reg[3]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \twiddle_h_rsc_adra[11]_INST_0_i_18_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(1),
      I1 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I4 => p_0_in(3),
      I5 => Q(1),
      O => MUX_v_4_2_2_return(1)
    );
\twiddle_h_rsc_adra[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD4D42BFC03FC03"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_19_n_0\,
      I2 => \twiddle_h_rsc_adra[10]_INST_0_i_38_n_0\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_20_n_0\,
      I4 => \twiddle_h_rsc_adra[10]_INST_0_i_26_n_0\,
      I5 => nl_z_out_1_0(3),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_18_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => MUX_v_4_2_2_return(0),
      I2 => MUX_v_4_2_2_return(1),
      I3 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I4 => nl_z_out_1_0(4),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_19_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I1 => state_var(3),
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_8_n_0\,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A000C00"
    )
        port map (
      I0 => nl_z_out_1_0(4),
      I1 => nl_z_out_1_0(5),
      I2 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I3 => MUX_v_4_2_2_return(1),
      I4 => MUX_v_4_2_2_return(0),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_20_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(10),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(11),
      I4 => \twiddle_h_rsc_adra[11]\(9),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_3_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440045"
    )
        port map (
      I0 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I1 => state_var(7),
      I2 => state_var(6),
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => state_var(3),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_0\,
      CO(3 downto 0) => \NLW_twiddle_h_rsc_adra[11]_INST_0_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_twiddle_h_rsc_adra[11]_INST_0_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \twiddle_h_rsc_adra[11]_INST_0_i_5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \twiddle_h_rsc_adra[11]_INST_0_i_11_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \vec_rsc_adra[1]_INST_0_i_10_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I2 => state_var(6),
      I3 => state_var(4),
      I4 => state_var(7),
      I5 => state_var(5),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => state_var(7),
      I1 => state_var(1),
      I2 => state_var(2),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      I2 => state_var(5),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_8_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000000008"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\
    );
\twiddle_h_rsc_adra[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => P(1),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => \twiddle_h_rsc_adra[1]_INST_0_i_1_n_0\,
      O => twiddle_h_rsc_adra(1)
    );
\twiddle_h_rsc_adra[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => \twiddle_h_rsc_adra[11]\(0),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(1),
      I4 => P(0),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \twiddle_h_rsc_adra[1]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[2]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      I2 => \twiddle_h_rsc_adra[11]\(0),
      I3 => P(2),
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(2)
    );
\twiddle_h_rsc_adra[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => \twiddle_h_rsc_adra[11]\(1),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(2),
      I4 => P(1),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \twiddle_h_rsc_adra[2]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => state_var(3),
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      O => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[2]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(7),
      I2 => state_var(4),
      O => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\
    );
\twiddle_h_rsc_adra[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[3]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[3]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(3)
    );
\twiddle_h_rsc_adra[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I1 => \twiddle_h_rsc_adra[11]\(3),
      I2 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(1),
      I4 => P(3),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[3]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => \twiddle_h_rsc_adra[11]\(2),
      I2 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[11]_1\(0),
      I4 => P(2),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \twiddle_h_rsc_adra[3]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[4]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(4),
      I3 => \twiddle_h_rsc_adra[4]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(4)
    );
\twiddle_h_rsc_adra[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_7\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(3),
      I4 => \vec_rsc_adra[11]_1\(1),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[4]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(3),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(4),
      I4 => \twiddle_h_rsc_adra[11]\(2),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[4]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[5]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(5),
      I3 => \twiddle_h_rsc_adra[5]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(5)
    );
\twiddle_h_rsc_adra[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_6\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(4),
      I4 => \vec_rsc_adra[11]_1\(2),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[5]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(4),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(5),
      I4 => \twiddle_h_rsc_adra[11]\(3),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[5]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[6]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(6),
      I3 => \twiddle_h_rsc_adra[6]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(6)
    );
\twiddle_h_rsc_adra[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_5\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(5),
      I4 => \vec_rsc_adra[11]_1\(3),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[6]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => nl_z_out_1_0(0),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      O => \twiddle_h_rsc_adra[6]_INST_0_i_10_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I1 => MUX_v_4_2_2_return(1),
      I2 => Q(0),
      I3 => \^state_var_reg_rep[7]_1\,
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400040"
    )
        port map (
      I0 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I1 => MUX_v_4_2_2_return(1),
      I2 => Q(0),
      I3 => \^state_var_reg_rep[7]_1\,
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I5 => MUX_v_4_2_2_return(3),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => MUX_v_4_2_2_return(3),
      I1 => MUX_v_4_2_2_return(1),
      I2 => MUX_v_4_2_2_return(0),
      I3 => \^comp_loop_1_twiddle_f_acc_cse_sva_reg[2]\(0),
      I4 => nl_z_out_1_0(2),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_13_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0),
      I1 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I4 => p_0_in(3),
      I5 => Q(0),
      O => MUX_v_4_2_2_return(0)
    );
\twiddle_h_rsc_adra[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(5),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(6),
      I4 => \twiddle_h_rsc_adra[11]\(4),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[6]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_0\,
      CO(2) => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_1\,
      CO(1) => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_2\,
      CO(0) => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \twiddle_h_rsc_adra[6]_INST_0_i_4_n_0\,
      DI(2) => \twiddle_h_rsc_adra[6]_INST_0_i_5_n_0\,
      DI(1) => \twiddle_h_rsc_adra[6]_INST_0_i_6_n_0\,
      DI(0) => '0',
      O(3) => \^di\(0),
      O(2) => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_5\,
      O(1) => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_6\,
      O(0) => \twiddle_h_rsc_adra[6]_INST_0_i_3_n_7\,
      S(3) => \twiddle_h_rsc_adra[6]_INST_0_i_7_n_0\,
      S(2) => \twiddle_h_rsc_adra[6]_INST_0_i_8_n_0\,
      S(1) => \twiddle_h_rsc_adra[6]_INST_0_i_9_n_0\,
      S(0) => \twiddle_h_rsc_adra[6]_INST_0_i_10_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      I1 => nl_z_out_1_0(1),
      I2 => nl_z_out_1_0(2),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I4 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I5 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_4_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I1 => nl_z_out_1_0(1),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => nl_z_out_1_0(2),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_5_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I1 => nl_z_out_1_0(0),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_6_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      I1 => \twiddle_h_rsc_adra[6]_INST_0_i_12_n_0\,
      I2 => nl_z_out_1_0(0),
      I3 => \twiddle_h_rsc_adra[6]_INST_0_i_13_n_0\,
      I4 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I5 => nl_z_out_1_0(1),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_7_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => nl_z_out_1_0(2),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I2 => nl_z_out_1_0(1),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I4 => nl_z_out_1_0(0),
      I5 => \twiddle_h_rsc_adra[6]_INST_0_i_11_n_0\,
      O => \twiddle_h_rsc_adra[6]_INST_0_i_8_n_0\
    );
\twiddle_h_rsc_adra[6]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => nl_z_out_1_0(0),
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_14_n_0\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => nl_z_out_1_0(1),
      O => \twiddle_h_rsc_adra[6]_INST_0_i_9_n_0\
    );
\twiddle_h_rsc_adra[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[7]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(7),
      I3 => \twiddle_h_rsc_adra[7]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(7)
    );
\twiddle_h_rsc_adra[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_7\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(6),
      I4 => \vec_rsc_adra[11]_1\(4),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[7]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(6),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(7),
      I4 => \twiddle_h_rsc_adra[11]\(5),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[7]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[8]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(8),
      I3 => \twiddle_h_rsc_adra[8]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(8)
    );
\twiddle_h_rsc_adra[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_6\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(7),
      I4 => \vec_rsc_adra[11]_1\(5),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[8]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(7),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(8),
      I4 => \twiddle_h_rsc_adra[11]\(6),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[8]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adra[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[9]_INST_0_i_1_n_0\,
      I1 => \twiddle_h_rsc_adra[11]_INST_0_i_2_n_0\,
      I2 => P(9),
      I3 => \twiddle_h_rsc_adra[9]_INST_0_i_2_n_0\,
      O => twiddle_h_rsc_adra(9)
    );
\twiddle_h_rsc_adra[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_4_n_0\,
      I1 => \twiddle_h_rsc_adra[10]_INST_0_i_3_n_5\,
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(8),
      I4 => \vec_rsc_adra[11]_1\(6),
      I5 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      O => \twiddle_h_rsc_adra[9]_INST_0_i_1_n_0\
    );
\twiddle_h_rsc_adra[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \twiddle_h_rsc_adra[11]_INST_0_i_9_n_0\,
      I1 => P(8),
      I2 => \twiddle_h_rsc_adra[11]_INST_0_i_10_n_0\,
      I3 => \twiddle_h_rsc_adra[11]\(9),
      I4 => \twiddle_h_rsc_adra[11]\(7),
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_2_n_0\,
      O => \twiddle_h_rsc_adra[9]_INST_0_i_2_n_0\
    );
\twiddle_h_rsc_adrb[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\,
      I1 => reg_twiddle_rsci_oswt_cse_reg(12),
      I2 => complete_rsc_rdy,
      I3 => \return_rsci_d_reg[0]\,
      O => twiddle_h_rsc_adrb(0)
    );
\twiddle_h_rsc_adrb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440045"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_2_n_0,
      I1 => state_var(7),
      I2 => state_var(3),
      I3 => \twiddle_h_rsc_adra[11]_INST_0_i_7_n_0\,
      I4 => state_var(6),
      I5 => \twiddle_h_rsc_adra[11]_INST_0_i_8_n_0\,
      O => \twiddle_h_rsc_adrb[0]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \vec_rsc_adra[0]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      I2 => \vec_rsc_adra[1]_INST_0_i_2_n_7\,
      I3 => \vec_rsc_adra[0]_INST_0_i_2_n_0\,
      O => vec_rsc_adra(0)
    );
\vec_rsc_adra[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => \vec_rsc_adrb[1]_INST_0_i_4_n_7\,
      I2 => \vec_rsc_adra[11]\(0),
      I3 => \^state_var_reg_rep[0]_0\,
      I4 => O(0),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[0]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F000000"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_1_n_0,
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => \vec_rsc_adra[0]_INST_0_i_3_n_0\,
      I3 => \vec_rsc_adra[11]_0\(0),
      I4 => sel33_in,
      I5 => input_147_in,
      O => \vec_rsc_adra[0]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFCCFE"
    )
        port map (
      I0 => state_var(3),
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => state_var(6),
      I3 => state_var(7),
      I4 => state_var(4),
      I5 => state_var(5),
      O => \vec_rsc_adra[0]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[10]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(10),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[10]_INST_0_i_2_n_0\,
      I4 => \vec_rsc_adra[10]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(10)
    );
\vec_rsc_adra[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(7),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_7_n_5\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(2),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[10]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(6),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(6),
      I4 => \vec_rsc_adra[11]_INST_0_i_14_n_5\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[10]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(8),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(9),
      I4 => \vec_rsc_adra[11]_0\(10),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[10]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(11),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_3_n_0\,
      I4 => \vec_rsc_adra[11]_INST_0_i_4_n_0\,
      O => vec_rsc_adra(11)
    );
\vec_rsc_adra[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(8),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_7_n_4\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(3),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(4),
      I2 => state_var(5),
      I3 => state_var(7),
      I4 => state_var(3),
      O => \^state_var_reg_rep[6]_0\
    );
\vec_rsc_adra[11]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(3),
      I2 => state_var(4),
      I3 => state_var(6),
      O => \vec_rsc_adra[11]_INST_0_i_11_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505051"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      I1 => state_var(6),
      I2 => state_var(7),
      I3 => state_var(4),
      I4 => state_var(5),
      O => \vec_rsc_adra[11]_INST_0_i_12_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440045"
    )
        port map (
      I0 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I1 => state_var(7),
      I2 => state_var(6),
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => state_var(3),
      I5 => \vec_rsc_adra[3]_INST_0_i_4_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_13_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adra[7]_INST_0_i_6_n_0\,
      CO(3) => \NLW_vec_rsc_adra[11]_INST_0_i_14_CO_UNCONNECTED\(3),
      CO(2) => \vec_rsc_adra[11]_INST_0_i_14_n_1\,
      CO(1) => \vec_rsc_adra[11]_INST_0_i_14_n_2\,
      CO(0) => \vec_rsc_adra[11]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \vec_rsc_adra[11]_0\(10 downto 8),
      O(3) => \vec_rsc_adra[11]_INST_0_i_14_n_4\,
      O(2) => \vec_rsc_adra[11]_INST_0_i_14_n_5\,
      O(1) => \vec_rsc_adra[11]_INST_0_i_14_n_6\,
      O(0) => \vec_rsc_adra[11]_INST_0_i_14_n_7\,
      S(3) => \vec_rsc_adra[11]_INST_0_i_29_n_0\,
      S(2) => \vec_rsc_adra[11]_INST_0_i_30_n_0\,
      S(1) => \vec_rsc_adra[11]_INST_0_i_31_n_0\,
      S(0) => \vec_rsc_adra[11]_INST_0_i_32_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_2_n_0,
      I1 => state_var(3),
      I2 => \vec_rsc_adra[3]_INST_0_i_4_n_0\,
      I3 => state_var(5),
      I4 => state_var(7),
      I5 => state_var(4),
      O => \vec_rsc_adra[11]_INST_0_i_15_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(0),
      I2 => state_var(2),
      I3 => state_var(7),
      I4 => state_var(1),
      O => \vec_rsc_adra[11]_INST_0_i_16_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(10),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(2),
      O => MUX_v_12_2_20_return(10)
    );
\vec_rsc_adra[11]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(9),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(1),
      O => MUX_v_12_2_20_return(9)
    );
\vec_rsc_adra[11]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(8),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(0),
      O => MUX_v_12_2_20_return(8)
    );
\vec_rsc_adra[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB7F7"
    )
        port map (
      I0 => \^state_var_reg_rep[6]_0\,
      I1 => state_var(0),
      I2 => state_var(7),
      I3 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I4 => state_var(2),
      I5 => state_var(1),
      O => \^state_var_reg_rep[0]_0\
    );
\vec_rsc_adra[11]_INST_0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(3),
      I1 => \vec_rsc_adra[11]_0\(11),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(7),
      O => \vec_rsc_adra[11]_INST_0_i_20_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(2),
      I1 => \vec_rsc_adra[11]_0\(10),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(6),
      O => \vec_rsc_adra[11]_INST_0_i_21_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(1),
      I1 => \vec_rsc_adra[11]_0\(9),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(5),
      O => \vec_rsc_adra[11]_INST_0_i_22_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(0),
      I1 => \vec_rsc_adra[11]_0\(8),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(4),
      O => \vec_rsc_adra[11]_INST_0_i_23_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adra[7]_INST_0_i_15_n_0\,
      CO(3) => \NLW_vec_rsc_adra[11]_INST_0_i_24_CO_UNCONNECTED\(3),
      CO(2) => \vec_rsc_adra[11]_INST_0_i_24_n_1\,
      CO(1) => \vec_rsc_adra[11]_INST_0_i_24_n_2\,
      CO(0) => \vec_rsc_adra[11]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => nl_z_out_1_0(6 downto 4),
      O(3 downto 0) => \^comp_loop_k_12_4_sva_7_0_reg[6]\(3 downto 0),
      S(3 downto 0) => \vec_rsc_adra[11]_INST_0_i_8\(3 downto 0)
    );
\vec_rsc_adra[11]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(3),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[11]_INST_0_i_37_n_0\,
      I4 => \vec_rsc_adra[11]_0\(11),
      O => \vec_rsc_adra[11]_INST_0_i_29_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(7),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(7),
      I4 => \vec_rsc_adra[11]_INST_0_i_14_n_4\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(2),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[11]_INST_0_i_38_n_0\,
      I4 => \vec_rsc_adra[11]_0\(10),
      O => \vec_rsc_adra[11]_INST_0_i_30_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(1),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[11]_INST_0_i_39_n_0\,
      I4 => \vec_rsc_adra[11]_0\(9),
      O => \vec_rsc_adra[11]_INST_0_i_31_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[6]\(0),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[11]_INST_0_i_40_n_0\,
      I4 => \vec_rsc_adra[11]_0\(8),
      O => \vec_rsc_adra[11]_INST_0_i_32_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \z_out_14__0\(8),
      I3 => \^z_out_14\(7),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_37_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(7),
      I3 => \^z_out_14\(6),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_38_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(6),
      I3 => \^z_out_14\(5),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_39_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(9),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => VEC_LOOP_acc_12_psp_sva_10,
      I4 => \vec_rsc_adra[11]_0\(11),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_4_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(5),
      I3 => \^z_out_14\(4),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_40_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \COMP_LOOP_k_12_4_sva_7_0_reg[7]_i_2_n_0\,
      CO(3 downto 0) => \NLW_vec_rsc_adra[11]_INST_0_i_41_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vec_rsc_adra[11]_INST_0_i_41_O_UNCONNECTED\(3 downto 1),
      O(0) => \z_out_14__0\(8),
      S(3 downto 1) => B"000",
      S(0) => \vec_rsc_adra[11]_INST_0_i_42_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_43_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I2 => p_0_in2_in(11),
      O => \vec_rsc_adra[11]_INST_0_i_42_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BF00FE00FF00"
    )
        port map (
      I0 => \^state_var_reg_rep[6]_0\,
      I1 => vec_rsc_wea_INST_0_i_1_n_0,
      I2 => input_147_in,
      I3 => nl_z_out_1_0(7),
      I4 => sel33_in,
      I5 => vec_rsc_wea_INST_0_i_2_n_0,
      O => \vec_rsc_adra[11]_INST_0_i_43_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \vec_rsc_adra[3]_INST_0_i_4_n_0\,
      I1 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I2 => state_var(3),
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => state_var(7),
      I5 => state_var(6),
      O => \vec_rsc_adra[11]_INST_0_i_5_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010040"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => vec_rsc_wea_INST_0_i_2_n_0,
      I4 => p_0_in(0),
      I5 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[11]_INST_0_i_6_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adra[7]_INST_0_i_4_n_0\,
      CO(3) => \NLW_vec_rsc_adra[11]_INST_0_i_7_CO_UNCONNECTED\(3),
      CO(2) => \vec_rsc_adra[11]_INST_0_i_7_n_1\,
      CO(1) => \vec_rsc_adra[11]_INST_0_i_7_n_2\,
      CO(0) => \vec_rsc_adra[11]_INST_0_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => MUX_v_12_2_20_return(10 downto 8),
      O(3) => \vec_rsc_adra[11]_INST_0_i_7_n_4\,
      O(2) => \vec_rsc_adra[11]_INST_0_i_7_n_5\,
      O(1) => \vec_rsc_adra[11]_INST_0_i_7_n_6\,
      O(0) => \vec_rsc_adra[11]_INST_0_i_7_n_7\,
      S(3) => \vec_rsc_adra[11]_INST_0_i_20_n_0\,
      S(2) => \vec_rsc_adra[11]_INST_0_i_21_n_0\,
      S(1) => \vec_rsc_adra[11]_INST_0_i_22_n_0\,
      S(0) => \vec_rsc_adra[11]_INST_0_i_23_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500FFFF45504550"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => p_0_in(3),
      O => \vec_rsc_adra[11]_INST_0_i_9_n_0\
    );
\vec_rsc_adra[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEAFFEA"
    )
        port map (
      I0 => \vec_rsc_adra[1]_INST_0_i_1_n_0\,
      I1 => input_46_in,
      I2 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      I3 => \vec_rsc_adra[1]_INST_0_i_4_n_0\,
      I4 => \^state_var_reg_rep[0]_0\,
      I5 => \vec_rsc_adra[11]\(1),
      O => vec_rsc_adra(1)
    );
\vec_rsc_adra[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0A0E0E0"
    )
        port map (
      I0 => \vec_rsc_adra[3]_INST_0_i_5_n_0\,
      I1 => nl_COMP_LOOP_1_mult_cmp_ccs_ccore_start_rsc_dat,
      I2 => \vec_rsc_adra[11]_0\(1),
      I3 => state_var(7),
      I4 => state_var(4),
      O => \vec_rsc_adra[1]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FFFF0888AAAA"
    )
        port map (
      I0 => state_var(0),
      I1 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I2 => state_var(2),
      I3 => state_var(1),
      I4 => state_var(7),
      I5 => state_var(3),
      O => \vec_rsc_adra[1]_INST_0_i_10_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(0),
      I3 => p_0_in2_in(3),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[1]_INST_0_i_11_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vec_rsc_adra[1]_INST_0_i_2_n_0\,
      CO(2) => \vec_rsc_adra[1]_INST_0_i_2_n_1\,
      CO(1) => \vec_rsc_adra[1]_INST_0_i_2_n_2\,
      CO(0) => \vec_rsc_adra[1]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \vec_rsc_adra[11]_0\(3 downto 0),
      O(3) => input_125_in,
      O(2) => input_57_in,
      O(1) => input_46_in,
      O(0) => \vec_rsc_adra[1]_INST_0_i_2_n_7\,
      S(3) => \vec_rsc_adra[1]_INST_0_i_5_n_0\,
      S(2) => \vec_rsc_adra[1]_INST_0_i_6_n_0\,
      S(1) => \vec_rsc_adra[1]_INST_0_i_7_n_0\,
      S(0) => \vec_rsc_adra[1]_INST_0_i_8_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000004"
    )
        port map (
      I0 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      I1 => state_var(6),
      I2 => \vec_rsc_adra[1]_INST_0_i_10_n_0\,
      I3 => state_var(5),
      I4 => state_var(7),
      I5 => state_var(4),
      O => \vec_rsc_adra[1]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => input_1,
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(0),
      I4 => O(1),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[1]_INST_0_i_4_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(3),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[1]_INST_0_i_11_n_0\,
      I4 => \vec_rsc_adra[11]_0\(3),
      O => \vec_rsc_adra[1]_INST_0_i_5_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(2),
      I1 => state_var(5),
      I2 => state_var(7),
      I3 => p_0_in2_in(2),
      I4 => \vec_rsc_adra[11]_0\(2),
      O => \vec_rsc_adra[1]_INST_0_i_6_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FB08"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(1),
      I1 => state_var(5),
      I2 => state_var(7),
      I3 => p_0_in2_in(1),
      I4 => \vec_rsc_adra[11]_0\(1),
      O => \vec_rsc_adra[1]_INST_0_i_7_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D2FF2D0"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(7),
      I2 => p_0_in2_in(0),
      I3 => \^stage_loop_lshift_psp_sva_reg[4]\(0),
      I4 => \vec_rsc_adra[11]_0\(0),
      O => \vec_rsc_adra[1]_INST_0_i_8_n_0\
    );
\vec_rsc_adra[1]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => state_var(1),
      I1 => state_var(7),
      I2 => state_var(2),
      O => \vec_rsc_adra[1]_INST_0_i_9_n_0\
    );
\vec_rsc_adra[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[10]\(1),
      I2 => \vec_rsc_adra[11]\(2),
      I3 => \^state_var_reg_rep[0]_0\,
      I4 => \vec_rsc_adra[2]_INST_0_i_1_n_0\,
      I5 => \vec_rsc_adra[2]_INST_0_i_2_n_0\,
      O => vec_rsc_adra(2)
    );
\vec_rsc_adra[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCC40CC40CC40"
    )
        port map (
      I0 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I1 => \vec_rsc_adra[11]_0\(2),
      I2 => nl_COMP_LOOP_1_mult_cmp_ccs_ccore_start_rsc_dat,
      I3 => \vec_rsc_adra[3]_INST_0_i_5_n_0\,
      I4 => input_57_in,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[2]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => input_2,
      I2 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I3 => \vec_rsc_adra[10]\(0),
      I4 => O(2),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[2]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[2]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      I2 => state_var(5),
      O => \vec_rsc_adra[2]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[2]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(7),
      I2 => state_var(2),
      I3 => state_var(1),
      O => nl_COMP_LOOP_1_mult_cmp_ccs_ccore_start_rsc_dat
    );
\vec_rsc_adra[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[10]\(2),
      I2 => \vec_rsc_adra[11]\(3),
      I3 => \^state_var_reg_rep[0]_0\,
      I4 => \vec_rsc_adra[3]_INST_0_i_2_n_0\,
      I5 => \vec_rsc_adra[3]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(3)
    );
\vec_rsc_adra[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_2_n_0,
      I1 => state_var(3),
      I2 => \vec_rsc_adra[3]_INST_0_i_4_n_0\,
      I3 => state_var(7),
      I4 => state_var(4),
      O => \vec_rsc_adra[3]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[3]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(3),
      I2 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      I3 => input_125_in,
      I4 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adra[11]_1\(0),
      O => \vec_rsc_adra[3]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I1 => input_519_in,
      I2 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I3 => \vec_rsc_adra[10]\(1),
      I4 => O(3),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[3]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[3]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_var(1),
      I1 => state_var(7),
      I2 => state_var(2),
      O => \vec_rsc_adra[3]_INST_0_i_4_n_0\
    );
\vec_rsc_adra[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000404"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_3_n_0\,
      I1 => sel33_in,
      I2 => input_147_in,
      I3 => vec_rsc_wea_INST_0_i_1_n_0,
      I4 => vec_rsc_wea_INST_0_i_2_n_0,
      I5 => p_0_in(0),
      O => \vec_rsc_adra[3]_INST_0_i_5_n_0\
    );
\vec_rsc_adra[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[4]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(4),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[4]_INST_0_i_2_n_0\,
      I4 => \vec_rsc_adra[4]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(4)
    );
\vec_rsc_adra[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(1),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_4_n_7\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(0),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[4]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(0),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(0),
      I4 => \vec_rsc_adra[7]_INST_0_i_6_n_7\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[4]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(2),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(3),
      I4 => \vec_rsc_adra[11]_0\(4),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[4]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[5]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(5),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[5]_INST_0_i_2_n_0\,
      I4 => \vec_rsc_adra[5]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(5)
    );
\vec_rsc_adra[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(2),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_4_n_6\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(1),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[5]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(1),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(1),
      I4 => \vec_rsc_adra[7]_INST_0_i_6_n_6\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[5]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(3),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(4),
      I4 => \vec_rsc_adra[11]_0\(5),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[5]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[6]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(6),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[6]_INST_0_i_2_n_0\,
      I4 => \vec_rsc_adra[6]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(6)
    );
\vec_rsc_adra[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(3),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_4_n_5\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(2),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[6]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(2),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(2),
      I4 => \vec_rsc_adra[7]_INST_0_i_6_n_5\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[6]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(4),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(5),
      I4 => \vec_rsc_adra[11]_0\(6),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[6]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[7]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(7),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_2_n_0\,
      I4 => \vec_rsc_adra[7]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(7)
    );
\vec_rsc_adra[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(4),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[7]_INST_0_i_4_n_4\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(3),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[7]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(4),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(0),
      O => MUX_v_12_2_20_return(4)
    );
\vec_rsc_adra[7]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(3),
      I1 => \vec_rsc_adra[11]_0\(7),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(3),
      O => \vec_rsc_adra[7]_INST_0_i_11_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(2),
      I1 => \vec_rsc_adra[11]_0\(6),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(2),
      O => \vec_rsc_adra[7]_INST_0_i_12_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(1),
      I1 => \vec_rsc_adra[11]_0\(5),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(1),
      O => \vec_rsc_adra[7]_INST_0_i_13_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C6"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(0),
      I1 => \vec_rsc_adra[11]_0\(4),
      I2 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I3 => nl_z_out_1_0(0),
      O => \vec_rsc_adra[7]_INST_0_i_14_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adrb[0]_INST_0_i_5_n_0\,
      CO(3) => \vec_rsc_adra[7]_INST_0_i_15_n_0\,
      CO(2) => \vec_rsc_adra[7]_INST_0_i_15_n_1\,
      CO(1) => \vec_rsc_adra[7]_INST_0_i_15_n_2\,
      CO(0) => \vec_rsc_adra[7]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_z_out_1_0(3 downto 0),
      O(3 downto 0) => \^comp_loop_k_12_4_sva_7_0_reg[3]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\vec_rsc_adra[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(3),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(3),
      I4 => \vec_rsc_adra[7]_INST_0_i_6_n_4\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[7]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(3),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[7]_INST_0_i_28_n_0\,
      I4 => \vec_rsc_adra[11]_0\(7),
      O => \vec_rsc_adra[7]_INST_0_i_20_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(2),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[7]_INST_0_i_29_n_0\,
      I4 => \vec_rsc_adra[11]_0\(6),
      O => \vec_rsc_adra[7]_INST_0_i_21_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(1),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[7]_INST_0_i_30_n_0\,
      I4 => \vec_rsc_adra[11]_0\(5),
      O => \vec_rsc_adra[7]_INST_0_i_22_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFFF20"
    )
        port map (
      I0 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(0),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adra[7]_INST_0_i_31_n_0\,
      I4 => \vec_rsc_adra[11]_0\(4),
      O => \vec_rsc_adra[7]_INST_0_i_23_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(4),
      I3 => \^z_out_14\(3),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[7]_INST_0_i_28_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(3),
      I3 => \^z_out_14\(2),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[7]_INST_0_i_29_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(5),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(6),
      I4 => \vec_rsc_adra[11]_0\(7),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[7]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(2),
      I3 => \^z_out_14\(1),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[7]_INST_0_i_30_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \^z_out_14\(1),
      I3 => \^z_out_14\(0),
      I4 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adra[7]_INST_0_i_31_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adrb[1]_INST_0_i_4_n_0\,
      CO(3) => \vec_rsc_adra[7]_INST_0_i_4_n_0\,
      CO(2) => \vec_rsc_adra[7]_INST_0_i_4_n_1\,
      CO(1) => \vec_rsc_adra[7]_INST_0_i_4_n_2\,
      CO(0) => \vec_rsc_adra[7]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_12_2_20_return(7 downto 4),
      O(3) => \vec_rsc_adra[7]_INST_0_i_4_n_4\,
      O(2) => \vec_rsc_adra[7]_INST_0_i_4_n_5\,
      O(1) => \vec_rsc_adra[7]_INST_0_i_4_n_6\,
      O(0) => \vec_rsc_adra[7]_INST_0_i_4_n_7\,
      S(3) => \vec_rsc_adra[7]_INST_0_i_11_n_0\,
      S(2) => \vec_rsc_adra[7]_INST_0_i_12_n_0\,
      S(1) => \vec_rsc_adra[7]_INST_0_i_13_n_0\,
      S(0) => \vec_rsc_adra[7]_INST_0_i_14_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adra[1]_INST_0_i_2_n_0\,
      CO(3) => \vec_rsc_adra[7]_INST_0_i_6_n_0\,
      CO(2) => \vec_rsc_adra[7]_INST_0_i_6_n_1\,
      CO(1) => \vec_rsc_adra[7]_INST_0_i_6_n_2\,
      CO(0) => \vec_rsc_adra[7]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \vec_rsc_adra[11]_0\(7 downto 4),
      O(3) => \vec_rsc_adra[7]_INST_0_i_6_n_4\,
      O(2) => \vec_rsc_adra[7]_INST_0_i_6_n_5\,
      O(1) => \vec_rsc_adra[7]_INST_0_i_6_n_6\,
      O(0) => \vec_rsc_adra[7]_INST_0_i_6_n_7\,
      S(3) => \vec_rsc_adra[7]_INST_0_i_20_n_0\,
      S(2) => \vec_rsc_adra[7]_INST_0_i_21_n_0\,
      S(1) => \vec_rsc_adra[7]_INST_0_i_22_n_0\,
      S(0) => \vec_rsc_adra[7]_INST_0_i_23_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(7),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(3),
      O => MUX_v_12_2_20_return(7)
    );
\vec_rsc_adra[7]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(6),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(2),
      O => MUX_v_12_2_20_return(6)
    );
\vec_rsc_adra[7]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(5),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^comp_loop_k_12_4_sva_7_0_reg[3]\(1),
      O => MUX_v_12_2_20_return(5)
    );
\vec_rsc_adra[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[8]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(8),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[8]_INST_0_i_2_n_0\,
      I4 => \vec_rsc_adra[8]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(8)
    );
\vec_rsc_adra[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(5),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_7_n_7\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(0),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[8]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(4),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(4),
      I4 => \vec_rsc_adra[11]_INST_0_i_14_n_7\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[8]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(6),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(7),
      I4 => \vec_rsc_adra[11]_0\(8),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[8]_INST_0_i_3_n_0\
    );
\vec_rsc_adra[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \vec_rsc_adra[9]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adra[11]\(9),
      I2 => \^state_var_reg_rep[0]_0\,
      I3 => \vec_rsc_adra[9]_INST_0_i_2_n_0\,
      I4 => \vec_rsc_adra[9]_INST_0_i_3_n_0\,
      O => vec_rsc_adra(9)
    );
\vec_rsc_adra[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \vec_rsc_adra[11]_1\(6),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_INST_0_i_6_n_0\,
      I3 => \vec_rsc_adra[11]_INST_0_i_7_n_6\,
      I4 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(1),
      I5 => \vec_rsc_adra[11]_INST_0_i_9_n_0\,
      O => \vec_rsc_adra[9]_INST_0_i_1_n_0\
    );
\vec_rsc_adra[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \^acc_10_nl\(5),
      I2 => \vec_rsc_adra[11]_INST_0_i_13_n_0\,
      I3 => \vec_rsc_adra[11]_2\(5),
      I4 => \vec_rsc_adra[11]_INST_0_i_14_n_6\,
      I5 => \vec_rsc_adra[1]_INST_0_i_3_n_0\,
      O => \vec_rsc_adra[9]_INST_0_i_2_n_0\
    );
\vec_rsc_adra[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adra[10]\(7),
      I2 => \vec_rsc_adra[3]_INST_0_i_1_n_0\,
      I3 => \vec_rsc_adra[10]\(8),
      I4 => \vec_rsc_adra[11]_0\(9),
      I5 => \vec_rsc_adra[11]_INST_0_i_16_n_0\,
      O => \vec_rsc_adra[9]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFAEE"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_1_n_0\,
      I1 => O(0),
      I2 => \vec_rsc_adrb[1]_INST_0_i_4_n_7\,
      I3 => \vec_rsc_adrb[0]_INST_0_i_3_n_0\,
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => vec_rsc_adrb(0)
    );
\vec_rsc_adrb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333223200002202"
    )
        port map (
      I0 => \vec_rsc_adra[1]_INST_0_i_2_n_7\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      I2 => state_var(6),
      I3 => state_var(7),
      I4 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I5 => \vec_rsc_adra[11]_0\(0),
      O => \vec_rsc_adrb[0]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDD00202222"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I3 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => p_0_in2_in(3),
      O => \vec_rsc_adrb[0]_INST_0_i_10_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      I1 => state_var(5),
      I2 => state_var(7),
      I3 => p_0_in2_in(2),
      O => \vec_rsc_adrb[0]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \VEC_LOOP_j_12_0_1_sva_1[12]_i_3_n_0\,
      I1 => state_var(4),
      I2 => state_var(7),
      I3 => p_0_in2_in(1),
      O => \vec_rsc_adrb[0]_INST_0_i_12_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => p_0_in2_in(0),
      O => \vec_rsc_adrb[0]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(4),
      I2 => state_var(7),
      I3 => state_var(6),
      O => \vec_rsc_adrb[0]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(0),
      I2 => state_var(2),
      I3 => state_var(7),
      I4 => state_var(1),
      O => \vec_rsc_adrb[0]_INST_0_i_4_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vec_rsc_adrb[0]_INST_0_i_5_n_0\,
      CO(2) => \vec_rsc_adrb[0]_INST_0_i_5_n_1\,
      CO(1) => \vec_rsc_adrb[0]_INST_0_i_5_n_2\,
      CO(0) => \vec_rsc_adrb[0]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in2_in(3 downto 0),
      O(3 downto 0) => \^stage_loop_lshift_psp_sva_reg[4]\(3 downto 0),
      S(3) => \vec_rsc_adrb[0]_INST_0_i_10_n_0\,
      S(2) => \vec_rsc_adrb[0]_INST_0_i_11_n_0\,
      S(1) => \vec_rsc_adrb[0]_INST_0_i_12_n_0\,
      S(0) => \vec_rsc_adrb[0]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(10),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[10]_INST_0_i_1_n_0\,
      I3 => \acc_10_nl__0\(9),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[10]_INST_0_i_2_n_0\,
      O => vec_rsc_adrb(10)
    );
\vec_rsc_adrb[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[11]_INST_0_i_7_n_5\,
      O => \vec_rsc_adrb[10]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_INST_0_i_14_n_5\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(2),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(7),
      O => \vec_rsc_adrb[10]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => \^vec_loop_acc_1_cse_10_sva_reg[10]\(0),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_3_n_0\,
      I3 => \acc_10_nl__0\(10),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[11]_INST_0_i_6_n_0\,
      O => vec_rsc_adrb(11)
    );
\vec_rsc_adrb[11]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adrb[8]_INST_0_i_1_n_0\,
      CO(3 downto 2) => \NLW_vec_rsc_adrb[11]_INST_0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vec_rsc_adrb[11]_INST_0_i_1_n_2\,
      CO(0) => \vec_rsc_adrb[11]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in5_in(10 downto 9),
      O(3) => \NLW_vec_rsc_adrb[11]_INST_0_i_1_O_UNCONNECTED\(3),
      O(2) => \^vec_loop_acc_1_cse_10_sva_reg[10]\(0),
      O(1 downto 0) => acc_12_nl(10 downto 9),
      S(3) => '0',
      S(2) => \vec_rsc_adrb[11]_INST_0_i_9_n_0\,
      S(1) => \vec_rsc_adrb[11]_INST_0_i_10_n_0\,
      S(0) => \vec_rsc_adrb[11]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A5CCA5"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => \vec_rsc_adra[11]_0\(10),
      I2 => nl_z_out_1_0(7),
      I3 => p_0_in4_in(1),
      I4 => nl_z_out_1_0(6),
      O => \vec_rsc_adrb[11]_INST_0_i_10_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A5CCA5"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => \vec_rsc_adra[11]_0\(9),
      I2 => nl_z_out_1_0(6),
      I3 => p_0_in4_in(1),
      I4 => nl_z_out_1_0(5),
      O => \vec_rsc_adrb[11]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(0),
      I2 => state_var(2),
      I3 => state_var(7),
      I4 => state_var(1),
      O => \vec_rsc_adrb[11]_INST_0_i_12_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAFFEAEA"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_18_n_0\,
      I1 => \vec_rsc_adra[11]_0\(10),
      I2 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => \vec_rsc_adra[11]_0\(11),
      I5 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      O => \vec_rsc_adrb[11]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AD5"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I2 => \vec_rsc_adra[11]_0\(11),
      I3 => \vec_rsc_adrb[11]_INST_0_i_21_n_0\,
      O => \vec_rsc_adrb[11]_INST_0_i_14_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555566656665666"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_13_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_22_n_0\,
      I2 => nl_z_out_1_0(6),
      I3 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I4 => \vec_rsc_adrb[11]_INST_0_i_23_n_0\,
      I5 => nl_z_out_1_0(7),
      O => \vec_rsc_adrb[11]_INST_0_i_15_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505051"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(6),
      I2 => state_var(7),
      I3 => state_var(4),
      I4 => state_var(5),
      O => \vec_rsc_adrb[11]_INST_0_i_16_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      I1 => state_var(3),
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      O => \vec_rsc_adrb[11]_INST_0_i_17_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I4 => state_var(3),
      I5 => p_0_in2_in(11),
      O => \vec_rsc_adrb[11]_INST_0_i_18_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(4),
      I2 => state_var(7),
      I3 => state_var(5),
      I4 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I5 => state_var(3),
      O => \vec_rsc_adrb[11]_INST_0_i_19_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      I1 => state_var(7),
      I2 => state_var(4),
      O => \^state_var_reg_rep[7]_0\
    );
\vec_rsc_adrb[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(5),
      I2 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I3 => state_var(3),
      I4 => state_var(7),
      I5 => state_var(6),
      O => \vec_rsc_adrb[11]_INST_0_i_20_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00005B5D0000"
    )
        port map (
      I0 => sel33_in,
      I1 => state_var(5),
      I2 => state_var(7),
      I3 => state_var(4),
      I4 => nl_z_out_1_0(7),
      I5 => \vec_rsc_adrb[4]_INST_0_i_12_n_0\,
      O => \vec_rsc_adrb[11]_INST_0_i_21_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400C4CC"
    )
        port map (
      I0 => state_var(5),
      I1 => nl_z_out_1_0(7),
      I2 => state_var(7),
      I3 => state_var(6),
      I4 => sel33_in,
      O => \vec_rsc_adrb[11]_INST_0_i_22_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFEF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => sel33_in,
      I3 => vec_rsc_wea_INST_0_i_1_n_0,
      I4 => p_0_in(0),
      I5 => input_147_in,
      O => \vec_rsc_adrb[11]_INST_0_i_23_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[11]_INST_0_i_7_n_4\,
      O => \vec_rsc_adrb[11]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adrb[9]_INST_0_i_2_n_0\,
      CO(3 downto 1) => \NLW_vec_rsc_adrb[11]_INST_0_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \vec_rsc_adrb[11]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \vec_rsc_adrb[11]_INST_0_i_13_n_0\,
      O(3 downto 2) => \NLW_vec_rsc_adrb[11]_INST_0_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \acc_10_nl__0\(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \vec_rsc_adrb[11]_INST_0_i_14_n_0\,
      S(0) => \vec_rsc_adrb[11]_INST_0_i_15_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      I1 => state_var(5),
      I2 => state_var(7),
      I3 => state_var(4),
      O => \vec_rsc_adrb[11]_INST_0_i_5_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_INST_0_i_14_n_4\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(3),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \acc_10_nl__0\(9),
      O => \vec_rsc_adrb[11]_INST_0_i_6_n_0\
    );
\vec_rsc_adrb[11]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(10),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(11),
      O => p_1_in5_in(10)
    );
\vec_rsc_adrb[11]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(9),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(10),
      O => p_1_in5_in(9)
    );
\vec_rsc_adrb[11]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(11),
      I1 => nl_z_out_1_0(7),
      I2 => p_0_in4_in(1),
      O => \vec_rsc_adrb[11]_INST_0_i_9_n_0\
    );
\vec_rsc_adrb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEEFEEE"
    )
        port map (
      I0 => \vec_rsc_adrb[1]_INST_0_i_1_n_0\,
      I1 => \vec_rsc_adrb[1]_INST_0_i_2_n_0\,
      I2 => \vec_rsc_adrb[1]_INST_0_i_3_n_0\,
      I3 => input_1,
      I4 => \^state_var_reg_rep[7]_0\,
      I5 => acc_12_nl(1),
      O => vec_rsc_adrb(1)
    );
\vec_rsc_adrb[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => O(1),
      I1 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I2 => input_46_in,
      I3 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adrb[1]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111E1EE22222D22"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(3),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => state_var(7),
      I3 => state_var(6),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => \vec_rsc_adra[11]_0\(3),
      O => \vec_rsc_adrb[1]_INST_0_i_10_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111E1EE22222D22"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(2),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => state_var(7),
      I3 => state_var(5),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => \vec_rsc_adra[11]_0\(2),
      O => \vec_rsc_adrb[1]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111E1EE22222D22"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(1),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => state_var(7),
      I3 => state_var(4),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I5 => \vec_rsc_adra[11]_0\(1),
      O => \vec_rsc_adrb[1]_INST_0_i_12_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"112D"
    )
        port map (
      I0 => \^stage_loop_lshift_psp_sva_reg[4]\(0),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I3 => \vec_rsc_adra[11]_0\(0),
      O => \vec_rsc_adrb[1]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB0000"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adrb[1]_INST_0_i_5_n_0\,
      I2 => state_var(7),
      I3 => state_var(4),
      I4 => \vec_rsc_adra[11]_0\(1),
      O => \vec_rsc_adrb[1]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003332"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => state_var(4),
      I3 => state_var(5),
      I4 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      O => \vec_rsc_adrb[1]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vec_rsc_adrb[1]_INST_0_i_4_n_0\,
      CO(2) => \vec_rsc_adrb[1]_INST_0_i_4_n_1\,
      CO(1) => \vec_rsc_adrb[1]_INST_0_i_4_n_2\,
      CO(0) => \vec_rsc_adrb[1]_INST_0_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_12_2_20_return(3 downto 0),
      O(3) => input_519_in,
      O(2) => input_2,
      O(1) => input_1,
      O(0) => \vec_rsc_adrb[1]_INST_0_i_4_n_7\,
      S(3) => \vec_rsc_adrb[1]_INST_0_i_10_n_0\,
      S(2) => \vec_rsc_adrb[1]_INST_0_i_11_n_0\,
      S(1) => \vec_rsc_adrb[1]_INST_0_i_12_n_0\,
      S(0) => \vec_rsc_adrb[1]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => state_var(6),
      I1 => state_var(7),
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => state_var(3),
      I4 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      O => \vec_rsc_adrb[1]_INST_0_i_5_n_0\
    );
\vec_rsc_adrb[1]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(3),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^stage_loop_lshift_psp_sva_reg[4]\(3),
      O => MUX_v_12_2_20_return(3)
    );
\vec_rsc_adrb[1]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(2),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^stage_loop_lshift_psp_sva_reg[4]\(2),
      O => MUX_v_12_2_20_return(2)
    );
\vec_rsc_adrb[1]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(1),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^stage_loop_lshift_psp_sva_reg[4]\(1),
      O => MUX_v_12_2_20_return(1)
    );
\vec_rsc_adrb[1]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(0),
      I1 => \VEC_LOOP_acc_10_cse_1_sva[11]_i_2_n_0\,
      I2 => \^stage_loop_lshift_psp_sva_reg[4]\(0),
      O => MUX_v_12_2_20_return(0)
    );
\vec_rsc_adrb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(2),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[2]_INST_0_i_1_n_0\,
      I3 => \^acc_10_nl\(0),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[2]_INST_0_i_2_n_0\,
      O => vec_rsc_adrb(2)
    );
\vec_rsc_adrb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => input_2,
      O => \vec_rsc_adrb[2]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => input_57_in,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => O(2),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \vec_rsc_adra[11]_0\(2),
      O => \vec_rsc_adrb[2]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(3),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[3]_INST_0_i_1_n_0\,
      I3 => \^acc_10_nl\(1),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[3]_INST_0_i_2_n_0\,
      O => vec_rsc_adrb(3)
    );
\vec_rsc_adrb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => input_519_in,
      O => \vec_rsc_adrb[3]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => input_125_in,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => O(3),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(0),
      O => \vec_rsc_adrb[3]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(4),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[4]_INST_0_i_2_n_0\,
      I3 => \^acc_10_nl\(2),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[4]_INST_0_i_3_n_0\,
      O => vec_rsc_adrb(4)
    );
\vec_rsc_adrb[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vec_rsc_adrb[4]_INST_0_i_1_n_0\,
      CO(2) => \vec_rsc_adrb[4]_INST_0_i_1_n_1\,
      CO(1) => \vec_rsc_adrb[4]_INST_0_i_1_n_2\,
      CO(0) => \vec_rsc_adrb[4]_INST_0_i_1_n_3\,
      CYINIT => \^state_var_reg_rep[7]_0\,
      DI(3 downto 1) => p_1_in5_in(4 downto 2),
      DI(0) => p_0_in4_in(1),
      O(3 downto 0) => acc_12_nl(4 downto 1),
      S(3) => \vec_rsc_adrb[4]_INST_0_i_8_n_0\,
      S(2) => \vec_rsc_adrb[4]_INST_0_i_9_n_0\,
      S(1) => \vec_rsc_adrb[4]_INST_0_i_10_n_0\,
      S(0) => \vec_rsc_adrb[4]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2E2E2E2ED1"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in4_in(1),
      I2 => \vec_rsc_adra[11]_0\(2),
      I3 => \vec_rsc_adrb[4]_INST_0_i_12_n_0\,
      I4 => \vec_rsc_adrb[4]_INST_0_i_13_n_0\,
      I5 => \twiddle_h_rsc_adra[2]_INST_0_i_3_n_0\,
      O => \vec_rsc_adrb[4]_INST_0_i_10_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => \vec_rsc_adra[11]_0\(1),
      I2 => p_0_in4_in(1),
      O => \vec_rsc_adrb[4]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEDFFF"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(7),
      I2 => state_var(1),
      I3 => state_var(0),
      I4 => state_var(2),
      O => \vec_rsc_adrb[4]_INST_0_i_12_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state_var(7),
      I1 => state_var(6),
      I2 => sel33_in,
      O => \vec_rsc_adrb[4]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[7]_INST_0_i_4_n_7\,
      O => \vec_rsc_adrb[4]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[7]_INST_0_i_6_n_7\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(0),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(1),
      O => \vec_rsc_adrb[4]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(4),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(5),
      O => p_1_in5_in(4)
    );
\vec_rsc_adrb[4]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(3),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(4),
      O => p_1_in5_in(3)
    );
\vec_rsc_adrb[4]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(2),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(3),
      O => p_1_in5_in(2)
    );
\vec_rsc_adrb[4]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => state_var(3),
      I1 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(5),
      O => p_0_in4_in(1)
    );
\vec_rsc_adrb[4]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A5CCA5"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => \vec_rsc_adra[11]_0\(4),
      I2 => nl_z_out_1_0(1),
      I3 => p_0_in4_in(1),
      I4 => nl_z_out_1_0(0),
      O => \vec_rsc_adrb[4]_INST_0_i_8_n_0\
    );
\vec_rsc_adrb[4]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA9AAA9AAA9A"
    )
        port map (
      I0 => p_1_in5_in(3),
      I1 => state_var(7),
      I2 => state_var(4),
      I3 => \vec_rsc_adrb[1]_INST_0_i_5_n_0\,
      I4 => \^state_var_reg_rep[7]_0\,
      I5 => nl_z_out_1_0(0),
      O => \vec_rsc_adrb[4]_INST_0_i_9_n_0\
    );
\vec_rsc_adrb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(5),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[5]_INST_0_i_1_n_0\,
      I3 => \^acc_10_nl\(3),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[5]_INST_0_i_3_n_0\,
      O => vec_rsc_adrb(5)
    );
\vec_rsc_adrb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[7]_INST_0_i_4_n_6\,
      O => \vec_rsc_adrb[5]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007077FFFF8F88"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(4),
      I2 => p_0_in2_in(6),
      I3 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I4 => \vec_rsc_adrb[5]_INST_0_i_14_n_0\,
      I5 => \vec_rsc_adrb[5]_INST_0_i_19_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_10_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555556565666"
    )
        port map (
      I0 => \vec_rsc_adrb[5]_INST_0_i_7_n_0\,
      I1 => \vec_rsc_adrb[5]_INST_0_i_20_n_0\,
      I2 => nl_z_out_1_0(1),
      I3 => \vec_rsc_adrb[5]_INST_0_i_21_n_0\,
      I4 => \vec_rsc_adrb[11]_INST_0_i_23_n_0\,
      I5 => \vec_rsc_adrb[5]_INST_0_i_22_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007077FFFF8F88"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(2),
      I2 => p_0_in2_in(4),
      I3 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I4 => \vec_rsc_adrb[5]_INST_0_i_17_n_0\,
      I5 => \vec_rsc_adrb[5]_INST_0_i_23_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_12_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_0\(7),
      I2 => \vec_rsc_adra[11]_0\(6),
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => p_0_in2_in(6),
      I5 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_0\(6),
      I2 => \vec_rsc_adra[11]_0\(5),
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => p_0_in2_in(5),
      I5 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_14_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(4),
      I1 => \vec_rsc_adra[11]_0\(5),
      I2 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      I3 => \vec_rsc_adra[1]_INST_0_i_10_n_0\,
      I4 => p_0_in(3),
      I5 => \vec_rsc_adra[2]_INST_0_i_3_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_15_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => state_var(3),
      I1 => state_var(7),
      I2 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I3 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_4_n_0\,
      I4 => state_var(6),
      I5 => p_0_in2_in(5),
      O => \vec_rsc_adrb[5]_INST_0_i_16_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_0\(4),
      I2 => \vec_rsc_adra[11]_0\(3),
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => p_0_in2_in(3),
      I5 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_17_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_20_n_0\,
      I1 => nl_z_out_1_0(3),
      I2 => \vec_rsc_adrb[9]_INST_0_i_21_n_0\,
      I3 => nl_z_out_1_0(2),
      I4 => nl_z_out_1_0(1),
      I5 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_18_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_20_n_0\,
      I1 => nl_z_out_1_0(2),
      I2 => \vec_rsc_adrb[9]_INST_0_i_21_n_0\,
      I3 => nl_z_out_1_0(1),
      I4 => nl_z_out_1_0(0),
      I5 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_19_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vec_rsc_adrb[5]_INST_0_i_2_n_0\,
      CO(2) => \vec_rsc_adrb[5]_INST_0_i_2_n_1\,
      CO(1) => \vec_rsc_adrb[5]_INST_0_i_2_n_2\,
      CO(0) => \vec_rsc_adrb[5]_INST_0_i_2_n_3\,
      CYINIT => \vec_rsc_adrb[5]_INST_0_i_4_n_0\,
      DI(3) => \vec_rsc_adrb[5]_INST_0_i_5_n_0\,
      DI(2) => \vec_rsc_adrb[5]_INST_0_i_6_n_0\,
      DI(1) => \vec_rsc_adrb[5]_INST_0_i_7_n_0\,
      DI(0) => \vec_rsc_adrb[5]_INST_0_i_8_n_0\,
      O(3 downto 0) => \^acc_10_nl\(3 downto 0),
      S(3) => \vec_rsc_adrb[5]_INST_0_i_9_n_0\,
      S(2) => \vec_rsc_adrb[5]_INST_0_i_10_n_0\,
      S(1) => \vec_rsc_adrb[5]_INST_0_i_11_n_0\,
      S(0) => \vec_rsc_adrb[5]_INST_0_i_12_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => state_var(4),
      I1 => state_var(7),
      I2 => state_var(5),
      I3 => \vec_rsc_adrb[1]_INST_0_i_5_n_0\,
      I4 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      I5 => nl_z_out_1_0(0),
      O => \vec_rsc_adrb[5]_INST_0_i_20_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => state_var(5),
      I1 => state_var(7),
      I2 => state_var(6),
      O => \vec_rsc_adrb[5]_INST_0_i_21_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => nl_z_out_1_0(1),
      I1 => p_0_in(3),
      I2 => sel33_in,
      I3 => \vec_rsc_adrb[1]_INST_0_i_5_n_0\,
      I4 => nl_z_out_1_0(0),
      I5 => p_0_in(1),
      O => \vec_rsc_adrb[5]_INST_0_i_22_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F8F8FFF8FF"
    )
        port map (
      I0 => nl_z_out_1_0(0),
      I1 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I3 => \vec_rsc_adrb[1]_INST_0_i_5_n_0\,
      I4 => state_var(7),
      I5 => state_var(4),
      O => \vec_rsc_adrb[5]_INST_0_i_23_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[7]_INST_0_i_6_n_6\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(1),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(2),
      O => \vec_rsc_adrb[5]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      I1 => state_var(7),
      I2 => state_var(4),
      O => \vec_rsc_adrb[5]_INST_0_i_4_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \vec_rsc_adrb[5]_INST_0_i_13_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \vec_rsc_adra[11]_0\(5),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_5_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \vec_rsc_adrb[5]_INST_0_i_14_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I2 => p_0_in2_in(6),
      I3 => \vec_rsc_adra[11]_0\(4),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_6_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFABFFABFFAB"
    )
        port map (
      I0 => \vec_rsc_adrb[5]_INST_0_i_15_n_0\,
      I1 => p_0_in2_in(4),
      I2 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      I3 => \vec_rsc_adrb[5]_INST_0_i_16_n_0\,
      I4 => \vec_rsc_adra[11]_0\(3),
      I5 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_7_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \vec_rsc_adrb[5]_INST_0_i_17_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I2 => p_0_in2_in(4),
      I3 => \vec_rsc_adra[11]_0\(2),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_8_n_0\
    );
\vec_rsc_adrb[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007077FFFF8F88"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(5),
      I2 => p_0_in2_in(7),
      I3 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I4 => \vec_rsc_adrb[5]_INST_0_i_13_n_0\,
      I5 => \vec_rsc_adrb[5]_INST_0_i_18_n_0\,
      O => \vec_rsc_adrb[5]_INST_0_i_9_n_0\
    );
\vec_rsc_adrb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(6),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[6]_INST_0_i_1_n_0\,
      I3 => \^acc_10_nl\(4),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[6]_INST_0_i_2_n_0\,
      O => vec_rsc_adrb(6)
    );
\vec_rsc_adrb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[7]_INST_0_i_4_n_5\,
      O => \vec_rsc_adrb[6]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[7]_INST_0_i_6_n_5\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(2),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(3),
      O => \vec_rsc_adrb[6]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(7),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[7]_INST_0_i_1_n_0\,
      I3 => \^acc_10_nl\(5),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[7]_INST_0_i_2_n_0\,
      O => vec_rsc_adrb(7)
    );
\vec_rsc_adrb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[7]_INST_0_i_4_n_4\,
      O => \vec_rsc_adrb[7]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[7]_INST_0_i_6_n_4\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(3),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(4),
      O => \vec_rsc_adrb[7]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(8),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[8]_INST_0_i_2_n_0\,
      I3 => \^acc_10_nl\(6),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[8]_INST_0_i_3_n_0\,
      O => vec_rsc_adrb(8)
    );
\vec_rsc_adrb[8]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adrb[4]_INST_0_i_1_n_0\,
      CO(3) => \vec_rsc_adrb[8]_INST_0_i_1_n_0\,
      CO(2) => \vec_rsc_adrb[8]_INST_0_i_1_n_1\,
      CO(1) => \vec_rsc_adrb[8]_INST_0_i_1_n_2\,
      CO(0) => \vec_rsc_adrb[8]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in5_in(8 downto 5),
      O(3 downto 0) => acc_12_nl(8 downto 5),
      S(3) => \vec_rsc_adrb[8]_INST_0_i_8_n_0\,
      S(2) => \vec_rsc_adrb[8]_INST_0_i_9_n_0\,
      S(1) => \vec_rsc_adrb[8]_INST_0_i_10_n_0\,
      S(0) => \vec_rsc_adrb[8]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[8]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A5CCA5"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => \vec_rsc_adra[11]_0\(6),
      I2 => nl_z_out_1_0(3),
      I3 => p_0_in4_in(1),
      I4 => nl_z_out_1_0(2),
      O => \vec_rsc_adrb[8]_INST_0_i_10_n_0\
    );
\vec_rsc_adrb[8]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A5CCA5"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => \vec_rsc_adra[11]_0\(5),
      I2 => nl_z_out_1_0(2),
      I3 => p_0_in4_in(1),
      I4 => nl_z_out_1_0(1),
      O => \vec_rsc_adrb[8]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[11]_INST_0_i_7_n_7\,
      O => \vec_rsc_adrb[8]_INST_0_i_2_n_0\
    );
\vec_rsc_adrb[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_INST_0_i_14_n_7\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(0),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(5),
      O => \vec_rsc_adrb[8]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[8]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(8),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(9),
      O => p_1_in5_in(8)
    );
\vec_rsc_adrb[8]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(7),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(8),
      O => p_1_in5_in(7)
    );
\vec_rsc_adrb[8]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(6),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(7),
      O => p_1_in5_in(6)
    );
\vec_rsc_adrb[8]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vec_rsc_adra[11]_0\(5),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(6),
      O => p_1_in5_in(5)
    );
\vec_rsc_adrb[8]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A5CCA5"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => \vec_rsc_adra[11]_0\(8),
      I2 => nl_z_out_1_0(5),
      I3 => p_0_in4_in(1),
      I4 => nl_z_out_1_0(4),
      O => \vec_rsc_adrb[8]_INST_0_i_8_n_0\
    );
\vec_rsc_adrb[8]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33A5CCA5"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => \vec_rsc_adra[11]_0\(7),
      I2 => nl_z_out_1_0(4),
      I3 => p_0_in4_in(1),
      I4 => nl_z_out_1_0(3),
      O => \vec_rsc_adrb[8]_INST_0_i_9_n_0\
    );
\vec_rsc_adrb[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => acc_12_nl(9),
      I1 => \^state_var_reg_rep[7]_0\,
      I2 => \vec_rsc_adrb[9]_INST_0_i_1_n_0\,
      I3 => \^acc_10_nl\(7),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I5 => \vec_rsc_adrb[9]_INST_0_i_3_n_0\,
      O => vec_rsc_adrb(9)
    );
\vec_rsc_adrb[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005400000000"
    )
        port map (
      I0 => \vec_rsc_adrb[0]_INST_0_i_4_n_0\,
      I1 => state_var(5),
      I2 => state_var(4),
      I3 => state_var(7),
      I4 => state_var(6),
      I5 => \vec_rsc_adra[11]_INST_0_i_7_n_6\,
      O => \vec_rsc_adrb[9]_INST_0_i_1_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007077FFFF8F88"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(7),
      I2 => p_0_in2_in(9),
      I3 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I4 => \vec_rsc_adrb[9]_INST_0_i_14_n_0\,
      I5 => \vec_rsc_adrb[9]_INST_0_i_18_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_10_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007077FFFF8F88"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(6),
      I2 => p_0_in2_in(8),
      I3 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I4 => \vec_rsc_adrb[9]_INST_0_i_15_n_0\,
      I5 => \vec_rsc_adrb[9]_INST_0_i_19_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_0\(11),
      I2 => \vec_rsc_adra[11]_0\(10),
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => p_0_in2_in(10),
      I5 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_12_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_0\(10),
      I2 => \vec_rsc_adra[11]_0\(9),
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => p_0_in2_in(9),
      I5 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_13_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_0\(9),
      I2 => \vec_rsc_adra[11]_0\(8),
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => p_0_in2_in(8),
      I5 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_14_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8FFFF"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_0\(8),
      I2 => \vec_rsc_adra[11]_0\(7),
      I3 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I4 => p_0_in2_in(7),
      I5 => \vec_rsc_adrb[11]_INST_0_i_20_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_15_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_20_n_0\,
      I1 => nl_z_out_1_0(7),
      I2 => \vec_rsc_adrb[9]_INST_0_i_21_n_0\,
      I3 => nl_z_out_1_0(6),
      I4 => nl_z_out_1_0(5),
      I5 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_16_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_20_n_0\,
      I1 => nl_z_out_1_0(6),
      I2 => \vec_rsc_adrb[9]_INST_0_i_21_n_0\,
      I3 => nl_z_out_1_0(5),
      I4 => nl_z_out_1_0(4),
      I5 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_17_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_20_n_0\,
      I1 => nl_z_out_1_0(5),
      I2 => \vec_rsc_adrb[9]_INST_0_i_21_n_0\,
      I3 => nl_z_out_1_0(4),
      I4 => nl_z_out_1_0(3),
      I5 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_18_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_20_n_0\,
      I1 => nl_z_out_1_0(4),
      I2 => \vec_rsc_adrb[9]_INST_0_i_21_n_0\,
      I3 => nl_z_out_1_0(3),
      I4 => nl_z_out_1_0(2),
      I5 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_19_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adrb[5]_INST_0_i_2_n_0\,
      CO(3) => \vec_rsc_adrb[9]_INST_0_i_2_n_0\,
      CO(2) => \vec_rsc_adrb[9]_INST_0_i_2_n_1\,
      CO(1) => \vec_rsc_adrb[9]_INST_0_i_2_n_2\,
      CO(0) => \vec_rsc_adrb[9]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \vec_rsc_adrb[9]_INST_0_i_4_n_0\,
      DI(2) => \vec_rsc_adrb[9]_INST_0_i_5_n_0\,
      DI(1) => \vec_rsc_adrb[9]_INST_0_i_6_n_0\,
      DI(0) => \vec_rsc_adrb[9]_INST_0_i_7_n_0\,
      O(3 downto 0) => \^acc_10_nl\(7 downto 4),
      S(3) => \vec_rsc_adrb[9]_INST_0_i_8_n_0\,
      S(2) => \vec_rsc_adrb[9]_INST_0_i_9_n_0\,
      S(1) => \vec_rsc_adrb[9]_INST_0_i_10_n_0\,
      S(0) => \vec_rsc_adrb[9]_INST_0_i_11_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000002000000F"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \VEC_LOOP_acc_1_cse_10_sva[11]_i_4_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => \vec_rsc_adrb[11]_INST_0_i_12_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_20_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505000000000030"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_22_n_0\,
      I1 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      I2 => p_0_in(3),
      I3 => \vec_rsc_adra[1]_INST_0_i_10_n_0\,
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \vec_rsc_adrb[9]_INST_0_i_21_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => state_var(1),
      I1 => state_var(2),
      I2 => state_var(0),
      I3 => state_var(7),
      I4 => state_var(3),
      O => \vec_rsc_adrb[9]_INST_0_i_22_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adra[11]_INST_0_i_14_n_6\,
      I2 => \vec_rsc_adrb[11]_INST_0_i_16_n_0\,
      I3 => \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(1),
      I4 => \vec_rsc_adrb[11]_INST_0_i_17_n_0\,
      I5 => \^acc_10_nl\(6),
      O => \vec_rsc_adrb[9]_INST_0_i_3_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_12_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I2 => p_0_in2_in(11),
      I3 => \vec_rsc_adra[11]_0\(9),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_4_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_13_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I2 => p_0_in2_in(10),
      I3 => \vec_rsc_adra[11]_0\(8),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_5_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_14_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I2 => p_0_in2_in(9),
      I3 => \vec_rsc_adra[11]_0\(7),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_6_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \vec_rsc_adrb[9]_INST_0_i_15_n_0\,
      I1 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I2 => p_0_in2_in(8),
      I3 => \vec_rsc_adra[11]_0\(6),
      I4 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_7_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007077FFFF8F88"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(9),
      I2 => p_0_in2_in(11),
      I3 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I4 => \vec_rsc_adrb[9]_INST_0_i_12_n_0\,
      I5 => \vec_rsc_adrb[9]_INST_0_i_16_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_8_n_0\
    );
\vec_rsc_adrb[9]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007077FFFF8F88"
    )
        port map (
      I0 => \vec_rsc_adrb[11]_INST_0_i_5_n_0\,
      I1 => \vec_rsc_adra[11]_0\(8),
      I2 => p_0_in2_in(10),
      I3 => \vec_rsc_adrb[11]_INST_0_i_19_n_0\,
      I4 => \vec_rsc_adrb[9]_INST_0_i_13_n_0\,
      I5 => \vec_rsc_adrb[9]_INST_0_i_17_n_0\,
      O => \vec_rsc_adrb[9]_INST_0_i_9_n_0\
    );
vec_rsc_wea_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF00000000"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_1_n_0,
      I1 => vec_rsc_wea_INST_0_i_2_n_0,
      I2 => input_147_in,
      I3 => sel33_in,
      I4 => \^state_var_reg_rep[0]_0\,
      I5 => \^complete_rsc_rdy_0\,
      O => vec_rsc_wea
    );
vec_rsc_wea_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF0000"
    )
        port map (
      I0 => state_var(0),
      I1 => state_var(2),
      I2 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I3 => state_var(7),
      I4 => state_var(1),
      O => vec_rsc_wea_INST_0_i_1_n_0
    );
vec_rsc_wea_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF0000"
    )
        port map (
      I0 => state_var(1),
      I1 => state_var(2),
      I2 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I3 => state_var(7),
      I4 => state_var(0),
      O => vec_rsc_wea_INST_0_i_2_n_0
    );
vec_rsc_wea_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA0000"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I1 => state_var(2),
      I2 => state_var(1),
      I3 => state_var(0),
      I4 => state_var(7),
      O => input_147_in
    );
vec_rsc_wea_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF0000"
    )
        port map (
      I0 => \vec_rsc_adra[11]_INST_0_i_11_n_0\,
      I1 => state_var(1),
      I2 => state_var(0),
      I3 => state_var(7),
      I4 => state_var(2),
      O => sel33_in
    );
vec_rsc_wea_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => complete_rsc_rdy,
      I1 => \return_rsci_d_reg[0]\,
      O => \^complete_rsc_rdy_0\
    );
\vector__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(31),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(31),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(14)
    );
\vector__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(22),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(22),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(5)
    );
\vector__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(21),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(21),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(4)
    );
\vector__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(20),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(20),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(3)
    );
\vector__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(19),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(19),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(2)
    );
\vector__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(18),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(18),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(1)
    );
\vector__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(17),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(17),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(0)
    );
\vector__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(30),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(30),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(13)
    );
\vector__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(29),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(29),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(12)
    );
\vector__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(28),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(28),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(11)
    );
\vector__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(27),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(27),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(10)
    );
\vector__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(26),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(26),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(9)
    );
\vector__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(25),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(25),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(8)
    );
\vector__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(24),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(24),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(7)
    );
\vector__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(23),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(23),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[31]\(6)
    );
vector_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888CC88888"
    )
        port map (
      I0 => reg_ensig_cgo_1_cse,
      I1 => \^complete_rsc_rdy_0\,
      I2 => vec_rsc_wea_INST_0_i_2_n_0,
      I3 => vec_rsc_wea_INST_0_i_1_n_0,
      I4 => sel33_in,
      I5 => input_147_in,
      O => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en
    );
vector_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(12),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(12),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(12)
    );
vector_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(11),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(11),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(11)
    );
vector_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(10),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(10),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(10)
    );
vector_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(9),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(9),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(9)
    );
vector_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(8),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(8),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(8)
    );
vector_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(7),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(7),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(7)
    );
vector_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(6),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(6),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(6)
    );
vector_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(5),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(5),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(5)
    );
vector_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(4),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(4),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(4)
    );
vector_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(3),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(3),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(3)
    );
vector_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(2),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(2),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(2)
    );
vector_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(1),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(1),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(1)
    );
vector_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(0),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(0),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(0)
    );
vector_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(16),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(16),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(16)
    );
vector_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(15),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(15),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(15)
    );
vector_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDDFFDDFFDF"
    )
        port map (
      I0 => vec_rsc_wea_INST_0_i_2_n_0,
      I1 => \vec_rsc_adra[1]_INST_0_i_9_n_0\,
      I2 => state_var(6),
      I3 => state_var(7),
      I4 => state_var(4),
      I5 => state_var(5),
      O => \state_var_reg_rep[6]_1\
    );
vector_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(14),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(14),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(14)
    );
vector_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vector__2\(13),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => \vector__2_0\(13),
      O => \COMP_LOOP_twiddle_help_1_sva_reg[16]\(13)
    );
z_mul_itm_1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(31),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(31),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(14)
    );
z_mul_itm_1_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(22),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(22),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(5)
    );
z_mul_itm_1_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(21),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(21),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(4)
    );
z_mul_itm_1_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(20),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(20),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(3)
    );
z_mul_itm_1_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(19),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(19),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(2)
    );
z_mul_itm_1_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(18),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(18),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(1)
    );
z_mul_itm_1_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(17),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(17),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(0)
    );
z_mul_itm_1_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(30),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(30),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(13)
    );
z_mul_itm_1_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(29),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(29),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(12)
    );
z_mul_itm_1_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(28),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(28),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(11)
    );
z_mul_itm_1_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(27),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(27),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(10)
    );
z_mul_itm_1_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(26),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(26),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(9)
    );
z_mul_itm_1_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(25),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(25),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(8)
    );
z_mul_itm_1_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(24),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(24),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(7)
    );
z_mul_itm_1_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => z_mul_itm_1_reg(23),
      I1 => \vec_rsc_adra[11]_INST_0_i_5_n_0\,
      I2 => z_mul_itm_1_reg_0(23),
      O => \COMP_LOOP_twiddle_f_1_sva_reg[31]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp is
  port (
    run_rsci_bcwt : out STD_LOGIC;
    run_rsci_ivld_bfwt : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsci_ivld_bfwt_reg_0 : in STD_LOGIC;
    complete_rsc_rdy : in STD_LOGIC;
    run_rsci_bcwt_reg_0 : in STD_LOGIC;
    reg_run_rsci_oswt_cse : in STD_LOGIC;
    run_rsci_bcwt_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp is
  signal \^run_rsci_bcwt\ : STD_LOGIC;
  signal run_rsci_bcwt_i_1_n_0 : STD_LOGIC;
begin
  run_rsci_bcwt <= \^run_rsci_bcwt\;
run_rsci_bcwt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AA30AA"
    )
        port map (
      I0 => \^run_rsci_bcwt\,
      I1 => complete_rsc_rdy,
      I2 => run_rsci_bcwt_reg_0,
      I3 => reg_run_rsci_oswt_cse,
      I4 => run_rsci_bcwt_reg_1,
      O => run_rsci_bcwt_i_1_n_0
    );
run_rsci_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => run_rsci_bcwt_i_1_n_0,
      Q => \^run_rsci_bcwt\,
      R => rst
    );
run_rsci_ivld_bfwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => run_rsci_ivld_bfwt_reg_0,
      Q => run_rsci_ivld_bfwt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_staller is
  port (
    core_wten_reg_reg_0 : out STD_LOGIC;
    run_rsc_rdy : out STD_LOGIC;
    vec_rsc_triosy_lz : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_vec_rsci_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_twiddle_rsci_oswt_1_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_twiddle_rsci_oswt_cse_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_wten_reg_reg_1 : out STD_LOGIC;
    core_wten_reg_reg_2 : out STD_LOGIC;
    core_wten_reg_reg_3 : out STD_LOGIC;
    core_wten_reg_reg_4 : out STD_LOGIC;
    core_wten_reg_reg_5 : out STD_LOGIC;
    core_wten_reg_reg_6 : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    vec_rsci_bcwt_reg : in STD_LOGIC;
    complete_rsc_rdy : in STD_LOGIC;
    reg_run_rsci_oswt_cse : in STD_LOGIC;
    reg_vec_rsc_triosy_obj_iswt0_cse : in STD_LOGIC;
    reg_vec_rsci_oswt_1_cse : in STD_LOGIC;
    reg_vec_rsci_oswt_cse : in STD_LOGIC;
    reg_twiddle_rsci_oswt_1_cse : in STD_LOGIC;
    reg_twiddle_rsci_oswt_cse : in STD_LOGIC;
    twiddle_h_rsci_bcwt : in STD_LOGIC;
    twiddle_h_rsci_bcwt_1 : in STD_LOGIC;
    twiddle_rsci_bcwt : in STD_LOGIC;
    twiddle_rsci_bcwt_1 : in STD_LOGIC;
    vec_rsci_bcwt : in STD_LOGIC;
    vec_rsci_bcwt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_staller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_staller is
  signal core_wten_iff : STD_LOGIC;
  signal \^core_wten_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of core_wten_reg_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt_10\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt_10\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of run_rsc_rdy_INST_0 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of twiddle_h_rsc_triosy_lz_INST_0 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \twiddle_rsci_qa_d_bfwt_31_0[31]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \twiddle_rsci_qa_d_bfwt_63_32[31]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \vec_rsci_qa_d_bfwt_31_0[31]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \vec_rsci_qa_d_bfwt_63_32[31]_i_1\ : label is "soft_lutpair77";
begin
  core_wten_reg_reg_0 <= \^core_wten_reg_reg_0\;
core_wten_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vec_rsci_bcwt_reg,
      I1 => complete_rsc_rdy,
      O => core_wten_iff
    );
core_wten_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wten_iff,
      Q => \^core_wten_reg_reg_0\,
      R => rst
    );
\inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00CCCC"
    )
        port map (
      I0 => \^core_wten_reg_reg_0\,
      I1 => twiddle_h_rsci_bcwt,
      I2 => complete_rsc_rdy,
      I3 => vec_rsci_bcwt_reg,
      I4 => reg_twiddle_rsci_oswt_cse,
      O => core_wten_reg_reg_1
    );
\inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00CCCC"
    )
        port map (
      I0 => \^core_wten_reg_reg_0\,
      I1 => twiddle_h_rsci_bcwt_1,
      I2 => complete_rsc_rdy,
      I3 => vec_rsci_bcwt_reg,
      I4 => reg_twiddle_rsci_oswt_1_cse,
      O => core_wten_reg_reg_2
    );
\inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00CCCC"
    )
        port map (
      I0 => \^core_wten_reg_reg_0\,
      I1 => twiddle_rsci_bcwt,
      I2 => complete_rsc_rdy,
      I3 => vec_rsci_bcwt_reg,
      I4 => reg_twiddle_rsci_oswt_cse,
      O => core_wten_reg_reg_3
    );
\inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00CCCC"
    )
        port map (
      I0 => \^core_wten_reg_reg_0\,
      I1 => twiddle_rsci_bcwt_1,
      I2 => complete_rsc_rdy,
      I3 => vec_rsci_bcwt_reg,
      I4 => reg_twiddle_rsci_oswt_1_cse,
      O => core_wten_reg_reg_4
    );
\inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00CCCC"
    )
        port map (
      I0 => \^core_wten_reg_reg_0\,
      I1 => vec_rsci_bcwt,
      I2 => complete_rsc_rdy,
      I3 => vec_rsci_bcwt_reg,
      I4 => reg_vec_rsci_oswt_cse,
      O => core_wten_reg_reg_5
    );
\inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D00CCCC"
    )
        port map (
      I0 => \^core_wten_reg_reg_0\,
      I1 => vec_rsci_bcwt_1,
      I2 => complete_rsc_rdy,
      I3 => vec_rsci_bcwt_reg,
      I4 => reg_vec_rsci_oswt_1_cse,
      O => core_wten_reg_reg_6
    );
run_rsc_rdy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_run_rsci_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => run_rsc_rdy
    );
twiddle_h_rsc_triosy_lz_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsc_triosy_obj_iswt0_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => vec_rsc_triosy_lz
    );
\twiddle_rsci_qa_d_bfwt_31_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_twiddle_rsci_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_twiddle_rsci_oswt_cse_reg(0)
    );
\twiddle_rsci_qa_d_bfwt_63_32[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_twiddle_rsci_oswt_1_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_twiddle_rsci_oswt_1_cse_reg(0)
    );
\vec_rsci_qa_d_bfwt_31_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsci_oswt_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => reg_vec_rsci_oswt_cse_reg(0)
    );
\vec_rsci_qa_d_bfwt_63_32[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_vec_rsci_oswt_1_cse,
      I1 => \^core_wten_reg_reg_0\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp is
  port (
    twiddle_h_rsci_bcwt_reg_0 : out STD_LOGIC;
    twiddle_h_rsci_bcwt_1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    twiddle_h_rsci_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsci_bcwt_1_reg_1 : in STD_LOGIC;
    \COMP_LOOP_twiddle_help_1_sva_reg[31]\ : in STD_LOGIC;
    twiddle_h_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    twiddle_h_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp is
  signal \^twiddle_h_rsci_bcwt_1_reg_0\ : STD_LOGIC;
  signal \^twiddle_h_rsci_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_h_rsci_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal twiddle_h_rsci_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[12]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[16]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[18]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[19]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[20]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[21]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[22]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[23]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[24]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[25]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[26]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[27]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[28]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[29]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[31]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_help_9_sva[9]_i_1\ : label is "soft_lutpair83";
begin
  twiddle_h_rsci_bcwt_1_reg_0 <= \^twiddle_h_rsci_bcwt_1_reg_0\;
  twiddle_h_rsci_bcwt_reg_0 <= \^twiddle_h_rsci_bcwt_reg_0\;
  \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(31 downto 0) <= \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(31 downto 0);
\COMP_LOOP_twiddle_help_1_sva[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(0),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(0),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(0),
      O => D(0)
    );
\COMP_LOOP_twiddle_help_1_sva[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(10),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(10),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(10),
      O => D(10)
    );
\COMP_LOOP_twiddle_help_1_sva[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(11),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(11),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(11),
      O => D(11)
    );
\COMP_LOOP_twiddle_help_1_sva[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(12),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(12),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(12),
      O => D(12)
    );
\COMP_LOOP_twiddle_help_1_sva[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(13),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(13),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(13),
      O => D(13)
    );
\COMP_LOOP_twiddle_help_1_sva[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(14),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(14),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(14),
      O => D(14)
    );
\COMP_LOOP_twiddle_help_1_sva[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(15),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(15),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(15),
      O => D(15)
    );
\COMP_LOOP_twiddle_help_1_sva[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(16),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(16),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(16),
      O => D(16)
    );
\COMP_LOOP_twiddle_help_1_sva[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(17),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(17),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(17),
      O => D(17)
    );
\COMP_LOOP_twiddle_help_1_sva[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(18),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(18),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(18),
      O => D(18)
    );
\COMP_LOOP_twiddle_help_1_sva[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(19),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(19),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(19),
      O => D(19)
    );
\COMP_LOOP_twiddle_help_1_sva[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(1),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(1),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(1),
      O => D(1)
    );
\COMP_LOOP_twiddle_help_1_sva[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(20),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(20),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(20),
      O => D(20)
    );
\COMP_LOOP_twiddle_help_1_sva[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(21),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(21),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(21),
      O => D(21)
    );
\COMP_LOOP_twiddle_help_1_sva[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(22),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(22),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(22),
      O => D(22)
    );
\COMP_LOOP_twiddle_help_1_sva[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(23),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(23),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(23),
      O => D(23)
    );
\COMP_LOOP_twiddle_help_1_sva[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(24),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(24),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(24),
      O => D(24)
    );
\COMP_LOOP_twiddle_help_1_sva[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(25),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(25),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(25),
      O => D(25)
    );
\COMP_LOOP_twiddle_help_1_sva[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(26),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(26),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(26),
      O => D(26)
    );
\COMP_LOOP_twiddle_help_1_sva[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(27),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(27),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(27),
      O => D(27)
    );
\COMP_LOOP_twiddle_help_1_sva[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(28),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(28),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(28),
      O => D(28)
    );
\COMP_LOOP_twiddle_help_1_sva[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(29),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(29),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(29),
      O => D(29)
    );
\COMP_LOOP_twiddle_help_1_sva[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(2),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(2),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(2),
      O => D(2)
    );
\COMP_LOOP_twiddle_help_1_sva[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(30),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(30),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(30),
      O => D(30)
    );
\COMP_LOOP_twiddle_help_1_sva[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(31),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(31),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(31),
      O => D(31)
    );
\COMP_LOOP_twiddle_help_1_sva[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(3),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(3),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(3),
      O => D(3)
    );
\COMP_LOOP_twiddle_help_1_sva[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(4),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(4),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(4),
      O => D(4)
    );
\COMP_LOOP_twiddle_help_1_sva[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(5),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(5),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(5),
      O => D(5)
    );
\COMP_LOOP_twiddle_help_1_sva[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(6),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(6),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(6),
      O => D(6)
    );
\COMP_LOOP_twiddle_help_1_sva[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(7),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(7),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(7),
      O => D(7)
    );
\COMP_LOOP_twiddle_help_1_sva[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(8),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(8),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(8),
      O => D(8)
    );
\COMP_LOOP_twiddle_help_1_sva[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(9),
      I1 => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      I2 => twiddle_h_rsci_qa_d_bfwt_63_32(9),
      I3 => \^twiddle_h_rsci_bcwt_1_reg_0\,
      I4 => twiddle_h_rsc_qb(9),
      O => D(9)
    );
\COMP_LOOP_twiddle_help_9_sva[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(0),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(0)
    );
\COMP_LOOP_twiddle_help_9_sva[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(10),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(10)
    );
\COMP_LOOP_twiddle_help_9_sva[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(11),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(11)
    );
\COMP_LOOP_twiddle_help_9_sva[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(12),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(12)
    );
\COMP_LOOP_twiddle_help_9_sva[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(13),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(13)
    );
\COMP_LOOP_twiddle_help_9_sva[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(14),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(14)
    );
\COMP_LOOP_twiddle_help_9_sva[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(15),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(15)
    );
\COMP_LOOP_twiddle_help_9_sva[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(16),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(16)
    );
\COMP_LOOP_twiddle_help_9_sva[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(17),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(17)
    );
\COMP_LOOP_twiddle_help_9_sva[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(18),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(18)
    );
\COMP_LOOP_twiddle_help_9_sva[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(19),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(19)
    );
\COMP_LOOP_twiddle_help_9_sva[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(1),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(1)
    );
\COMP_LOOP_twiddle_help_9_sva[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(20),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(20)
    );
\COMP_LOOP_twiddle_help_9_sva[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(21),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(21)
    );
\COMP_LOOP_twiddle_help_9_sva[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(22),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(22)
    );
\COMP_LOOP_twiddle_help_9_sva[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(23),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(23)
    );
\COMP_LOOP_twiddle_help_9_sva[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(24),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(24)
    );
\COMP_LOOP_twiddle_help_9_sva[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(25),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(25)
    );
\COMP_LOOP_twiddle_help_9_sva[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(26),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(26)
    );
\COMP_LOOP_twiddle_help_9_sva[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(27),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(27)
    );
\COMP_LOOP_twiddle_help_9_sva[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(28),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(28)
    );
\COMP_LOOP_twiddle_help_9_sva[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(29),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(29)
    );
\COMP_LOOP_twiddle_help_9_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(2),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(2)
    );
\COMP_LOOP_twiddle_help_9_sva[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(30),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(30)
    );
\COMP_LOOP_twiddle_help_9_sva[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(31),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(31)
    );
\COMP_LOOP_twiddle_help_9_sva[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(3),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(3)
    );
\COMP_LOOP_twiddle_help_9_sva[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(4),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(4)
    );
\COMP_LOOP_twiddle_help_9_sva[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(5),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(5)
    );
\COMP_LOOP_twiddle_help_9_sva[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(6),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(6)
    );
\COMP_LOOP_twiddle_help_9_sva[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(7),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(7)
    );
\COMP_LOOP_twiddle_help_9_sva[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(8),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(8)
    );
\COMP_LOOP_twiddle_help_9_sva[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_h_rsci_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_h_rsci_bcwt_reg_0\,
      I2 => twiddle_h_rsc_qa(9),
      O => \^twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(9)
    );
twiddle_h_rsci_bcwt_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_h_rsci_bcwt_1_reg_1,
      Q => \^twiddle_h_rsci_bcwt_1_reg_0\,
      R => rst
    );
twiddle_h_rsci_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_h_rsci_bcwt_reg_1,
      Q => \^twiddle_h_rsci_bcwt_reg_0\,
      R => rst
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(0),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(10),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(11),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(12),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(13),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(14),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(15),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(16),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(17),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(18),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(19),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(1),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(20),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(21),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(22),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(23),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(24),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(25),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(26),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(27),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(28),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(29),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(2),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(30),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(31),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(3),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(4),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(5),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(6),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(7),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(8),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_h_rsc_qa(9),
      Q => twiddle_h_rsci_qa_d_bfwt_31_0(9),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(0),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(0),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(10),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(10),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(11),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(11),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(12),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(12),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(13),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(13),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(14),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(14),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(15),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(15),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(16),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(16),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(17),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(17),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(18),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(18),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(19),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(19),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(1),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(1),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(20),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(20),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(21),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(21),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(22),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(22),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(23),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(23),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(24),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(24),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(25),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(25),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(26),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(26),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(27),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(27),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(28),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(28),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(29),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(29),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(2),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(2),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(30),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(30),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(31),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(31),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(3),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(3),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(4),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(4),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(5),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(5),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(6),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(6),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(7),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(7),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(8),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(8),
      R => '0'
    );
\twiddle_h_rsci_qa_d_bfwt_63_32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0),
      D => twiddle_h_rsc_qb(9),
      Q => twiddle_h_rsci_qa_d_bfwt_63_32(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp is
  port (
    twiddle_rsci_bcwt_reg_0 : out STD_LOGIC;
    twiddle_rsci_bcwt_1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    twiddle_rsci_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsci_bcwt_1_reg_1 : in STD_LOGIC;
    \COMP_LOOP_twiddle_f_1_sva_reg[31]\ : in STD_LOGIC;
    twiddle_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    twiddle_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp is
  signal \^twiddle_rsci_bcwt_1_reg_0\ : STD_LOGIC;
  signal \^twiddle_rsci_bcwt_reg_0\ : STD_LOGIC;
  signal twiddle_rsci_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal twiddle_rsci_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[10]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[13]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[17]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[18]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[20]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[21]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[22]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[23]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[24]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[25]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[26]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[28]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[29]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[30]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[31]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \COMP_LOOP_twiddle_f_9_sva[9]_i_1\ : label is "soft_lutpair99";
begin
  twiddle_rsci_bcwt_1_reg_0 <= \^twiddle_rsci_bcwt_1_reg_0\;
  twiddle_rsci_bcwt_reg_0 <= \^twiddle_rsci_bcwt_reg_0\;
  \twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(31 downto 0) <= \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(31 downto 0);
\COMP_LOOP_twiddle_f_1_sva[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(0),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(0),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(0),
      O => D(0)
    );
\COMP_LOOP_twiddle_f_1_sva[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(10),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(10),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(10),
      O => D(10)
    );
\COMP_LOOP_twiddle_f_1_sva[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(11),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(11),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(11),
      O => D(11)
    );
\COMP_LOOP_twiddle_f_1_sva[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(12),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(12),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(12),
      O => D(12)
    );
\COMP_LOOP_twiddle_f_1_sva[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(13),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(13),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(13),
      O => D(13)
    );
\COMP_LOOP_twiddle_f_1_sva[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(14),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(14),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(14),
      O => D(14)
    );
\COMP_LOOP_twiddle_f_1_sva[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(15),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(15),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(15),
      O => D(15)
    );
\COMP_LOOP_twiddle_f_1_sva[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(16),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(16),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(16),
      O => D(16)
    );
\COMP_LOOP_twiddle_f_1_sva[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(17),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(17),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(17),
      O => D(17)
    );
\COMP_LOOP_twiddle_f_1_sva[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(18),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(18),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(18),
      O => D(18)
    );
\COMP_LOOP_twiddle_f_1_sva[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(19),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(19),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(19),
      O => D(19)
    );
\COMP_LOOP_twiddle_f_1_sva[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(1),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(1),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(1),
      O => D(1)
    );
\COMP_LOOP_twiddle_f_1_sva[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(20),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(20),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(20),
      O => D(20)
    );
\COMP_LOOP_twiddle_f_1_sva[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(21),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(21),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(21),
      O => D(21)
    );
\COMP_LOOP_twiddle_f_1_sva[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(22),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(22),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(22),
      O => D(22)
    );
\COMP_LOOP_twiddle_f_1_sva[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(23),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(23),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(23),
      O => D(23)
    );
\COMP_LOOP_twiddle_f_1_sva[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(24),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(24),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(24),
      O => D(24)
    );
\COMP_LOOP_twiddle_f_1_sva[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(25),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(25),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(25),
      O => D(25)
    );
\COMP_LOOP_twiddle_f_1_sva[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(26),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(26),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(26),
      O => D(26)
    );
\COMP_LOOP_twiddle_f_1_sva[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(27),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(27),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(27),
      O => D(27)
    );
\COMP_LOOP_twiddle_f_1_sva[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(28),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(28),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(28),
      O => D(28)
    );
\COMP_LOOP_twiddle_f_1_sva[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(29),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(29),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(29),
      O => D(29)
    );
\COMP_LOOP_twiddle_f_1_sva[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(2),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(2),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(2),
      O => D(2)
    );
\COMP_LOOP_twiddle_f_1_sva[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(30),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(30),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(30),
      O => D(30)
    );
\COMP_LOOP_twiddle_f_1_sva[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(31),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(31),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(31),
      O => D(31)
    );
\COMP_LOOP_twiddle_f_1_sva[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(3),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(3),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(3),
      O => D(3)
    );
\COMP_LOOP_twiddle_f_1_sva[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(4),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(4),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(4),
      O => D(4)
    );
\COMP_LOOP_twiddle_f_1_sva[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(5),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(5),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(5),
      O => D(5)
    );
\COMP_LOOP_twiddle_f_1_sva[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(6),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(6),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(6),
      O => D(6)
    );
\COMP_LOOP_twiddle_f_1_sva[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(7),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(7),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(7),
      O => D(7)
    );
\COMP_LOOP_twiddle_f_1_sva[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(8),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(8),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(8),
      O => D(8)
    );
\COMP_LOOP_twiddle_f_1_sva[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(9),
      I1 => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      I2 => twiddle_rsci_qa_d_bfwt_63_32(9),
      I3 => \^twiddle_rsci_bcwt_1_reg_0\,
      I4 => twiddle_rsc_qb(9),
      O => D(9)
    );
\COMP_LOOP_twiddle_f_9_sva[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(0),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(0),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(0)
    );
\COMP_LOOP_twiddle_f_9_sva[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(10),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(10),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(10)
    );
\COMP_LOOP_twiddle_f_9_sva[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(11),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(11),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(11)
    );
\COMP_LOOP_twiddle_f_9_sva[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(12),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(12),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(12)
    );
\COMP_LOOP_twiddle_f_9_sva[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(13),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(13),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(13)
    );
\COMP_LOOP_twiddle_f_9_sva[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(14),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(14),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(14)
    );
\COMP_LOOP_twiddle_f_9_sva[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(15),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(15),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(15)
    );
\COMP_LOOP_twiddle_f_9_sva[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(16),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(16),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(16)
    );
\COMP_LOOP_twiddle_f_9_sva[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(17),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(17),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(17)
    );
\COMP_LOOP_twiddle_f_9_sva[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(18),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(18),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(18)
    );
\COMP_LOOP_twiddle_f_9_sva[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(19),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(19),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(19)
    );
\COMP_LOOP_twiddle_f_9_sva[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(1),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(1),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(1)
    );
\COMP_LOOP_twiddle_f_9_sva[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(20),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(20),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(20)
    );
\COMP_LOOP_twiddle_f_9_sva[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(21),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(21),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(21)
    );
\COMP_LOOP_twiddle_f_9_sva[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(22),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(22),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(22)
    );
\COMP_LOOP_twiddle_f_9_sva[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(23),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(23),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(23)
    );
\COMP_LOOP_twiddle_f_9_sva[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(24),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(24),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(24)
    );
\COMP_LOOP_twiddle_f_9_sva[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(25),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(25),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(25)
    );
\COMP_LOOP_twiddle_f_9_sva[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(26),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(26),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(26)
    );
\COMP_LOOP_twiddle_f_9_sva[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(27),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(27),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(27)
    );
\COMP_LOOP_twiddle_f_9_sva[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(28),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(28),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(28)
    );
\COMP_LOOP_twiddle_f_9_sva[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(29),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(29),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(29)
    );
\COMP_LOOP_twiddle_f_9_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(2),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(2),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(2)
    );
\COMP_LOOP_twiddle_f_9_sva[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(30),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(30),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(30)
    );
\COMP_LOOP_twiddle_f_9_sva[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(31),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(31),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(31)
    );
\COMP_LOOP_twiddle_f_9_sva[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(3),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(3),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(3)
    );
\COMP_LOOP_twiddle_f_9_sva[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(4),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(4),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(4)
    );
\COMP_LOOP_twiddle_f_9_sva[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(5),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(5),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(5)
    );
\COMP_LOOP_twiddle_f_9_sva[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(6),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(6),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(6)
    );
\COMP_LOOP_twiddle_f_9_sva[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(7),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(7),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(7)
    );
\COMP_LOOP_twiddle_f_9_sva[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(8),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(8),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(8)
    );
\COMP_LOOP_twiddle_f_9_sva[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => twiddle_rsci_qa_d_bfwt_31_0(9),
      I1 => \^twiddle_rsci_bcwt_reg_0\,
      I2 => twiddle_rsc_qa(9),
      O => \^twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(9)
    );
twiddle_rsci_bcwt_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_rsci_bcwt_1_reg_1,
      Q => \^twiddle_rsci_bcwt_1_reg_0\,
      R => rst
    );
twiddle_rsci_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => twiddle_rsci_bcwt_reg_1,
      Q => \^twiddle_rsci_bcwt_reg_0\,
      R => rst
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(0),
      Q => twiddle_rsci_qa_d_bfwt_31_0(0),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(10),
      Q => twiddle_rsci_qa_d_bfwt_31_0(10),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(11),
      Q => twiddle_rsci_qa_d_bfwt_31_0(11),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(12),
      Q => twiddle_rsci_qa_d_bfwt_31_0(12),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(13),
      Q => twiddle_rsci_qa_d_bfwt_31_0(13),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(14),
      Q => twiddle_rsci_qa_d_bfwt_31_0(14),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(15),
      Q => twiddle_rsci_qa_d_bfwt_31_0(15),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(16),
      Q => twiddle_rsci_qa_d_bfwt_31_0(16),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(17),
      Q => twiddle_rsci_qa_d_bfwt_31_0(17),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(18),
      Q => twiddle_rsci_qa_d_bfwt_31_0(18),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(19),
      Q => twiddle_rsci_qa_d_bfwt_31_0(19),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(1),
      Q => twiddle_rsci_qa_d_bfwt_31_0(1),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(20),
      Q => twiddle_rsci_qa_d_bfwt_31_0(20),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(21),
      Q => twiddle_rsci_qa_d_bfwt_31_0(21),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(22),
      Q => twiddle_rsci_qa_d_bfwt_31_0(22),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(23),
      Q => twiddle_rsci_qa_d_bfwt_31_0(23),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(24),
      Q => twiddle_rsci_qa_d_bfwt_31_0(24),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(25),
      Q => twiddle_rsci_qa_d_bfwt_31_0(25),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(26),
      Q => twiddle_rsci_qa_d_bfwt_31_0(26),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(27),
      Q => twiddle_rsci_qa_d_bfwt_31_0(27),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(28),
      Q => twiddle_rsci_qa_d_bfwt_31_0(28),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(29),
      Q => twiddle_rsci_qa_d_bfwt_31_0(29),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(2),
      Q => twiddle_rsci_qa_d_bfwt_31_0(2),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(30),
      Q => twiddle_rsci_qa_d_bfwt_31_0(30),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(31),
      Q => twiddle_rsci_qa_d_bfwt_31_0(31),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(3),
      Q => twiddle_rsci_qa_d_bfwt_31_0(3),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(4),
      Q => twiddle_rsci_qa_d_bfwt_31_0(4),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(5),
      Q => twiddle_rsci_qa_d_bfwt_31_0(5),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(6),
      Q => twiddle_rsci_qa_d_bfwt_31_0(6),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(7),
      Q => twiddle_rsci_qa_d_bfwt_31_0(7),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(8),
      Q => twiddle_rsci_qa_d_bfwt_31_0(8),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => twiddle_rsc_qa(9),
      Q => twiddle_rsci_qa_d_bfwt_31_0(9),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(0),
      Q => twiddle_rsci_qa_d_bfwt_63_32(0),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(10),
      Q => twiddle_rsci_qa_d_bfwt_63_32(10),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(11),
      Q => twiddle_rsci_qa_d_bfwt_63_32(11),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(12),
      Q => twiddle_rsci_qa_d_bfwt_63_32(12),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(13),
      Q => twiddle_rsci_qa_d_bfwt_63_32(13),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(14),
      Q => twiddle_rsci_qa_d_bfwt_63_32(14),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(15),
      Q => twiddle_rsci_qa_d_bfwt_63_32(15),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(16),
      Q => twiddle_rsci_qa_d_bfwt_63_32(16),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(17),
      Q => twiddle_rsci_qa_d_bfwt_63_32(17),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(18),
      Q => twiddle_rsci_qa_d_bfwt_63_32(18),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(19),
      Q => twiddle_rsci_qa_d_bfwt_63_32(19),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(1),
      Q => twiddle_rsci_qa_d_bfwt_63_32(1),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(20),
      Q => twiddle_rsci_qa_d_bfwt_63_32(20),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(21),
      Q => twiddle_rsci_qa_d_bfwt_63_32(21),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(22),
      Q => twiddle_rsci_qa_d_bfwt_63_32(22),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(23),
      Q => twiddle_rsci_qa_d_bfwt_63_32(23),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(24),
      Q => twiddle_rsci_qa_d_bfwt_63_32(24),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(25),
      Q => twiddle_rsci_qa_d_bfwt_63_32(25),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(26),
      Q => twiddle_rsci_qa_d_bfwt_63_32(26),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(27),
      Q => twiddle_rsci_qa_d_bfwt_63_32(27),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(28),
      Q => twiddle_rsci_qa_d_bfwt_63_32(28),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(29),
      Q => twiddle_rsci_qa_d_bfwt_63_32(29),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(2),
      Q => twiddle_rsci_qa_d_bfwt_63_32(2),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(30),
      Q => twiddle_rsci_qa_d_bfwt_63_32(30),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(31),
      Q => twiddle_rsci_qa_d_bfwt_63_32(31),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(3),
      Q => twiddle_rsci_qa_d_bfwt_63_32(3),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(4),
      Q => twiddle_rsci_qa_d_bfwt_63_32(4),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(5),
      Q => twiddle_rsci_qa_d_bfwt_63_32(5),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(6),
      Q => twiddle_rsci_qa_d_bfwt_63_32(6),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(7),
      Q => twiddle_rsci_qa_d_bfwt_63_32(7),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(8),
      Q => twiddle_rsci_qa_d_bfwt_63_32(8),
      R => '0'
    );
\twiddle_rsci_qa_d_bfwt_63_32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => twiddle_rsc_qb(9),
      Q => twiddle_rsci_qa_d_bfwt_63_32(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp is
  port (
    vec_rsci_bcwt_reg_0 : out STD_LOGIC;
    vec_rsci_bcwt_1_reg_0 : out STD_LOGIC;
    nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    vec_rsci_bcwt_reg_1 : in STD_LOGIC;
    clk : in STD_LOGIC;
    vec_rsci_bcwt_1_reg_1 : in STD_LOGIC;
    \vector__1_i_20_0\ : in STD_LOGIC;
    vec_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp is
  signal MUX_v_32_2_2_return0_in : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal acc_13_nl : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal input_0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \return_rsci_d[11]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d[11]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[11]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[11]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[11]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[11]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[11]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[11]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[15]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[19]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[23]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[27]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_10_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_16_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_15_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d[3]_i_7_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_11_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_12_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_13_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_14_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_4_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_5_n_0\ : STD_LOGIC;
  signal \return_rsci_d[7]_i_6_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^vec_rsci_bcwt_1_reg_0\ : STD_LOGIC;
  signal \^vec_rsci_bcwt_reg_0\ : STD_LOGIC;
  signal vec_rsci_qa_d_bfwt_31_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vec_rsci_qa_d_bfwt_63_32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \vector__1_i_10_n_0\ : STD_LOGIC;
  signal \vector__1_i_10_n_1\ : STD_LOGIC;
  signal \vector__1_i_10_n_2\ : STD_LOGIC;
  signal \vector__1_i_10_n_3\ : STD_LOGIC;
  signal \vector__1_i_11_n_0\ : STD_LOGIC;
  signal \vector__1_i_12_n_0\ : STD_LOGIC;
  signal \vector__1_i_13_n_0\ : STD_LOGIC;
  signal \vector__1_i_14_n_0\ : STD_LOGIC;
  signal \vector__1_i_15_n_0\ : STD_LOGIC;
  signal \vector__1_i_15_n_1\ : STD_LOGIC;
  signal \vector__1_i_15_n_2\ : STD_LOGIC;
  signal \vector__1_i_15_n_3\ : STD_LOGIC;
  signal \vector__1_i_16_n_0\ : STD_LOGIC;
  signal \vector__1_i_17_n_0\ : STD_LOGIC;
  signal \vector__1_i_18_n_0\ : STD_LOGIC;
  signal \vector__1_i_19_n_0\ : STD_LOGIC;
  signal \vector__1_i_1_n_0\ : STD_LOGIC;
  signal \vector__1_i_1_n_1\ : STD_LOGIC;
  signal \vector__1_i_1_n_2\ : STD_LOGIC;
  signal \vector__1_i_1_n_3\ : STD_LOGIC;
  signal \vector__1_i_20_n_0\ : STD_LOGIC;
  signal \vector__1_i_20_n_1\ : STD_LOGIC;
  signal \vector__1_i_20_n_2\ : STD_LOGIC;
  signal \vector__1_i_20_n_3\ : STD_LOGIC;
  signal \vector__1_i_21_n_0\ : STD_LOGIC;
  signal \vector__1_i_22_n_0\ : STD_LOGIC;
  signal \vector__1_i_23_n_0\ : STD_LOGIC;
  signal \vector__1_i_24_n_0\ : STD_LOGIC;
  signal \vector__1_i_25_n_0\ : STD_LOGIC;
  signal \vector__1_i_26_n_0\ : STD_LOGIC;
  signal \vector__1_i_27_n_0\ : STD_LOGIC;
  signal \vector__1_i_28_n_0\ : STD_LOGIC;
  signal \vector__1_i_29_n_0\ : STD_LOGIC;
  signal \vector__1_i_2_n_0\ : STD_LOGIC;
  signal \vector__1_i_2_n_1\ : STD_LOGIC;
  signal \vector__1_i_2_n_2\ : STD_LOGIC;
  signal \vector__1_i_2_n_3\ : STD_LOGIC;
  signal \vector__1_i_30_n_0\ : STD_LOGIC;
  signal \vector__1_i_31_n_0\ : STD_LOGIC;
  signal \vector__1_i_32_n_0\ : STD_LOGIC;
  signal \vector__1_i_33_n_0\ : STD_LOGIC;
  signal \vector__1_i_34_n_0\ : STD_LOGIC;
  signal \vector__1_i_35_n_0\ : STD_LOGIC;
  signal \vector__1_i_36_n_0\ : STD_LOGIC;
  signal \vector__1_i_37_n_0\ : STD_LOGIC;
  signal \vector__1_i_38_n_0\ : STD_LOGIC;
  signal \vector__1_i_39_n_0\ : STD_LOGIC;
  signal \vector__1_i_3_n_0\ : STD_LOGIC;
  signal \vector__1_i_3_n_1\ : STD_LOGIC;
  signal \vector__1_i_3_n_2\ : STD_LOGIC;
  signal \vector__1_i_3_n_3\ : STD_LOGIC;
  signal \vector__1_i_40_n_0\ : STD_LOGIC;
  signal \vector__1_i_41_n_0\ : STD_LOGIC;
  signal \vector__1_i_42_n_0\ : STD_LOGIC;
  signal \vector__1_i_43_n_0\ : STD_LOGIC;
  signal \vector__1_i_44_n_0\ : STD_LOGIC;
  signal \vector__1_i_45_n_0\ : STD_LOGIC;
  signal \vector__1_i_46_n_0\ : STD_LOGIC;
  signal \vector__1_i_47_n_0\ : STD_LOGIC;
  signal \vector__1_i_48_n_0\ : STD_LOGIC;
  signal \vector__1_i_49_n_0\ : STD_LOGIC;
  signal \vector__1_i_4_n_0\ : STD_LOGIC;
  signal \vector__1_i_4_n_1\ : STD_LOGIC;
  signal \vector__1_i_4_n_2\ : STD_LOGIC;
  signal \vector__1_i_4_n_3\ : STD_LOGIC;
  signal \vector__1_i_50_n_0\ : STD_LOGIC;
  signal \vector__1_i_51_n_0\ : STD_LOGIC;
  signal \vector__1_i_52_n_0\ : STD_LOGIC;
  signal \vector__1_i_53_n_0\ : STD_LOGIC;
  signal \vector__1_i_54_n_0\ : STD_LOGIC;
  signal \vector__1_i_55_n_0\ : STD_LOGIC;
  signal \vector__1_i_56_n_0\ : STD_LOGIC;
  signal \vector__1_i_57_n_0\ : STD_LOGIC;
  signal \vector__1_i_58_n_0\ : STD_LOGIC;
  signal \vector__1_i_59_n_0\ : STD_LOGIC;
  signal \vector__1_i_5_n_0\ : STD_LOGIC;
  signal \vector__1_i_5_n_1\ : STD_LOGIC;
  signal \vector__1_i_5_n_2\ : STD_LOGIC;
  signal \vector__1_i_5_n_3\ : STD_LOGIC;
  signal \vector__1_i_64_n_0\ : STD_LOGIC;
  signal \vector__1_i_65_n_0\ : STD_LOGIC;
  signal \vector__1_i_66_n_0\ : STD_LOGIC;
  signal \vector__1_i_67_n_0\ : STD_LOGIC;
  signal \vector__1_i_6_n_0\ : STD_LOGIC;
  signal \vector__1_i_72_n_0\ : STD_LOGIC;
  signal \vector__1_i_73_n_0\ : STD_LOGIC;
  signal \vector__1_i_74_n_0\ : STD_LOGIC;
  signal \vector__1_i_75_n_0\ : STD_LOGIC;
  signal \vector__1_i_7_n_0\ : STD_LOGIC;
  signal \vector__1_i_80_n_0\ : STD_LOGIC;
  signal \vector__1_i_81_n_0\ : STD_LOGIC;
  signal \vector__1_i_8_n_0\ : STD_LOGIC;
  signal \vector__1_i_9_n_0\ : STD_LOGIC;
  signal vector_i_100_n_0 : STD_LOGIC;
  signal vector_i_101_n_0 : STD_LOGIC;
  signal vector_i_102_n_0 : STD_LOGIC;
  signal vector_i_103_n_0 : STD_LOGIC;
  signal vector_i_23_n_1 : STD_LOGIC;
  signal vector_i_23_n_2 : STD_LOGIC;
  signal vector_i_23_n_3 : STD_LOGIC;
  signal vector_i_25_n_0 : STD_LOGIC;
  signal vector_i_26_n_0 : STD_LOGIC;
  signal vector_i_27_n_0 : STD_LOGIC;
  signal vector_i_28_n_0 : STD_LOGIC;
  signal vector_i_28_n_1 : STD_LOGIC;
  signal vector_i_28_n_2 : STD_LOGIC;
  signal vector_i_28_n_3 : STD_LOGIC;
  signal vector_i_29_n_0 : STD_LOGIC;
  signal vector_i_2_n_1 : STD_LOGIC;
  signal vector_i_2_n_2 : STD_LOGIC;
  signal vector_i_2_n_3 : STD_LOGIC;
  signal vector_i_30_n_0 : STD_LOGIC;
  signal vector_i_31_n_0 : STD_LOGIC;
  signal vector_i_32_n_0 : STD_LOGIC;
  signal vector_i_33_n_0 : STD_LOGIC;
  signal vector_i_33_n_1 : STD_LOGIC;
  signal vector_i_33_n_2 : STD_LOGIC;
  signal vector_i_33_n_3 : STD_LOGIC;
  signal vector_i_34_n_0 : STD_LOGIC;
  signal vector_i_35_n_0 : STD_LOGIC;
  signal vector_i_36_n_0 : STD_LOGIC;
  signal vector_i_37_n_0 : STD_LOGIC;
  signal vector_i_38_n_0 : STD_LOGIC;
  signal vector_i_38_n_1 : STD_LOGIC;
  signal vector_i_38_n_2 : STD_LOGIC;
  signal vector_i_38_n_3 : STD_LOGIC;
  signal vector_i_39_n_0 : STD_LOGIC;
  signal vector_i_3_n_0 : STD_LOGIC;
  signal vector_i_3_n_1 : STD_LOGIC;
  signal vector_i_3_n_2 : STD_LOGIC;
  signal vector_i_3_n_3 : STD_LOGIC;
  signal vector_i_40_n_0 : STD_LOGIC;
  signal vector_i_41_n_0 : STD_LOGIC;
  signal vector_i_42_n_0 : STD_LOGIC;
  signal vector_i_43_n_0 : STD_LOGIC;
  signal vector_i_44_n_0 : STD_LOGIC;
  signal vector_i_45_n_0 : STD_LOGIC;
  signal vector_i_46_n_0 : STD_LOGIC;
  signal vector_i_47_n_0 : STD_LOGIC;
  signal vector_i_48_n_0 : STD_LOGIC;
  signal vector_i_49_n_0 : STD_LOGIC;
  signal vector_i_4_n_0 : STD_LOGIC;
  signal vector_i_4_n_1 : STD_LOGIC;
  signal vector_i_4_n_2 : STD_LOGIC;
  signal vector_i_4_n_3 : STD_LOGIC;
  signal vector_i_50_n_0 : STD_LOGIC;
  signal vector_i_51_n_0 : STD_LOGIC;
  signal vector_i_52_n_0 : STD_LOGIC;
  signal vector_i_53_n_0 : STD_LOGIC;
  signal vector_i_54_n_0 : STD_LOGIC;
  signal vector_i_55_n_0 : STD_LOGIC;
  signal vector_i_56_n_0 : STD_LOGIC;
  signal vector_i_57_n_0 : STD_LOGIC;
  signal vector_i_58_n_0 : STD_LOGIC;
  signal vector_i_59_n_0 : STD_LOGIC;
  signal vector_i_5_n_0 : STD_LOGIC;
  signal vector_i_5_n_1 : STD_LOGIC;
  signal vector_i_5_n_2 : STD_LOGIC;
  signal vector_i_5_n_3 : STD_LOGIC;
  signal vector_i_60_n_0 : STD_LOGIC;
  signal vector_i_61_n_0 : STD_LOGIC;
  signal vector_i_62_n_0 : STD_LOGIC;
  signal vector_i_63_n_0 : STD_LOGIC;
  signal vector_i_64_n_0 : STD_LOGIC;
  signal vector_i_65_n_0 : STD_LOGIC;
  signal vector_i_66_n_0 : STD_LOGIC;
  signal vector_i_67_n_0 : STD_LOGIC;
  signal vector_i_68_n_0 : STD_LOGIC;
  signal vector_i_69_n_0 : STD_LOGIC;
  signal vector_i_70_n_0 : STD_LOGIC;
  signal vector_i_71_n_0 : STD_LOGIC;
  signal vector_i_72_n_0 : STD_LOGIC;
  signal vector_i_73_n_0 : STD_LOGIC;
  signal vector_i_75_n_0 : STD_LOGIC;
  signal vector_i_76_n_0 : STD_LOGIC;
  signal vector_i_77_n_0 : STD_LOGIC;
  signal vector_i_78_n_0 : STD_LOGIC;
  signal vector_i_79_n_0 : STD_LOGIC;
  signal vector_i_84_n_0 : STD_LOGIC;
  signal vector_i_85_n_0 : STD_LOGIC;
  signal vector_i_86_n_0 : STD_LOGIC;
  signal vector_i_87_n_0 : STD_LOGIC;
  signal vector_i_92_n_0 : STD_LOGIC;
  signal vector_i_93_n_0 : STD_LOGIC;
  signal vector_i_94_n_0 : STD_LOGIC;
  signal vector_i_95_n_0 : STD_LOGIC;
  signal \NLW_return_rsci_d_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_return_rsci_d_reg[31]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_return_rsci_d_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vector_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vector_i_23_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \return_rsci_d_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__1_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__1_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__1_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \vector__1_i_5\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \vector__1_i_56\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vector__1_i_57\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vector__1_i_58\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \vector__1_i_59\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \vector__1_i_60\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \vector__1_i_61\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \vector__1_i_62\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \vector__1_i_63\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \vector__1_i_64\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vector__1_i_65\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vector__1_i_66\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \vector__1_i_67\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \vector__1_i_68\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \vector__1_i_69\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \vector__1_i_70\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \vector__1_i_71\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \vector__1_i_72\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \vector__1_i_73\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \vector__1_i_74\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \vector__1_i_75\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \vector__1_i_76\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \vector__1_i_77\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \vector__1_i_78\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \vector__1_i_79\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \vector__1_i_80\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \vector__1_i_81\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \vector__1_i_82\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \vector__1_i_83\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \vector__1_i_84\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of vector_i_100 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of vector_i_101 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of vector_i_102 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of vector_i_103 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of vector_i_104 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of vector_i_105 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of vector_i_106 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of vector_i_107 : label is "soft_lutpair133";
  attribute ADDER_THRESHOLD of vector_i_23 : label is 35;
  attribute ADDER_THRESHOLD of vector_i_28 : label is 35;
  attribute ADDER_THRESHOLD of vector_i_33 : label is 35;
  attribute ADDER_THRESHOLD of vector_i_38 : label is 35;
  attribute SOFT_HLUTNM of vector_i_75 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of vector_i_76 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of vector_i_77 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of vector_i_78 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of vector_i_80 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of vector_i_82 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of vector_i_83 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of vector_i_84 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of vector_i_85 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of vector_i_86 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of vector_i_87 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of vector_i_88 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of vector_i_89 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of vector_i_90 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of vector_i_91 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of vector_i_92 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of vector_i_93 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of vector_i_94 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of vector_i_95 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of vector_i_96 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of vector_i_97 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of vector_i_98 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of vector_i_99 : label is "soft_lutpair135";
begin
  O(0) <= \^o\(0);
  nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0) <= \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(31 downto 0);
  vec_rsci_bcwt_1_reg_0 <= \^vec_rsci_bcwt_1_reg_0\;
  vec_rsci_bcwt_reg_0 <= \^vec_rsci_bcwt_reg_0\;
\return_rsci_d[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(8),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(8),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(8),
      O => MUX_v_32_2_2_return0_in(8)
    );
\return_rsci_d[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_59_n_0\,
      I1 => vec_rsc_qb(11),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(11),
      O => \return_rsci_d[11]_i_11_n_0\
    );
\return_rsci_d[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_64_n_0\,
      I1 => vec_rsc_qb(10),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(10),
      O => \return_rsci_d[11]_i_12_n_0\
    );
\return_rsci_d[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_65_n_0\,
      I1 => vec_rsc_qb(9),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(9),
      O => \return_rsci_d[11]_i_13_n_0\
    );
\return_rsci_d[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_66_n_0\,
      I1 => vec_rsc_qb(8),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(8),
      O => \return_rsci_d[11]_i_14_n_0\
    );
\return_rsci_d[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(11),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(11),
      O => \return_rsci_d[11]_i_3_n_0\
    );
\return_rsci_d[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(10),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(10),
      O => \return_rsci_d[11]_i_4_n_0\
    );
\return_rsci_d[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(9),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(9),
      O => \return_rsci_d[11]_i_5_n_0\
    );
\return_rsci_d[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(8),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(8),
      O => \return_rsci_d[11]_i_6_n_0\
    );
\return_rsci_d[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(11),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(11),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(11),
      O => MUX_v_32_2_2_return0_in(11)
    );
\return_rsci_d[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(10),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(10),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(10),
      O => MUX_v_32_2_2_return0_in(10)
    );
\return_rsci_d[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(9),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(9),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(9),
      O => MUX_v_32_2_2_return0_in(9)
    );
\return_rsci_d[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(12),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(12),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(12),
      O => MUX_v_32_2_2_return0_in(12)
    );
\return_rsci_d[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_103_n_0,
      I1 => vec_rsc_qb(15),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(15),
      O => \return_rsci_d[15]_i_11_n_0\
    );
\return_rsci_d[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_56_n_0\,
      I1 => vec_rsc_qb(14),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(14),
      O => \return_rsci_d[15]_i_12_n_0\
    );
\return_rsci_d[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_57_n_0\,
      I1 => vec_rsc_qb(13),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(13),
      O => \return_rsci_d[15]_i_13_n_0\
    );
\return_rsci_d[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_58_n_0\,
      I1 => vec_rsc_qb(12),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(12),
      O => \return_rsci_d[15]_i_14_n_0\
    );
\return_rsci_d[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(15),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(15),
      O => \return_rsci_d[15]_i_3_n_0\
    );
\return_rsci_d[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(14),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(14),
      O => \return_rsci_d[15]_i_4_n_0\
    );
\return_rsci_d[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(13),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(13),
      O => \return_rsci_d[15]_i_5_n_0\
    );
\return_rsci_d[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(12),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(12),
      O => \return_rsci_d[15]_i_6_n_0\
    );
\return_rsci_d[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(15),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(15),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(15),
      O => MUX_v_32_2_2_return0_in(15)
    );
\return_rsci_d[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(14),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(14),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(14),
      O => MUX_v_32_2_2_return0_in(14)
    );
\return_rsci_d[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(13),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(13),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(13),
      O => MUX_v_32_2_2_return0_in(13)
    );
\return_rsci_d[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(16),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(16),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(16),
      O => MUX_v_32_2_2_return0_in(16)
    );
\return_rsci_d[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_95_n_0,
      I1 => vec_rsc_qb(19),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(19),
      O => \return_rsci_d[19]_i_11_n_0\
    );
\return_rsci_d[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_100_n_0,
      I1 => vec_rsc_qb(18),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(18),
      O => \return_rsci_d[19]_i_12_n_0\
    );
\return_rsci_d[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_101_n_0,
      I1 => vec_rsc_qb(17),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(17),
      O => \return_rsci_d[19]_i_13_n_0\
    );
\return_rsci_d[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_102_n_0,
      I1 => vec_rsc_qb(16),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(16),
      O => \return_rsci_d[19]_i_14_n_0\
    );
\return_rsci_d[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(19),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(19),
      O => \return_rsci_d[19]_i_3_n_0\
    );
\return_rsci_d[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(18),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(18),
      O => \return_rsci_d[19]_i_4_n_0\
    );
\return_rsci_d[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(17),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(17),
      O => \return_rsci_d[19]_i_5_n_0\
    );
\return_rsci_d[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(16),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(16),
      O => \return_rsci_d[19]_i_6_n_0\
    );
\return_rsci_d[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(19),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(19),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(19),
      O => MUX_v_32_2_2_return0_in(19)
    );
\return_rsci_d[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(18),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(18),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(18),
      O => MUX_v_32_2_2_return0_in(18)
    );
\return_rsci_d[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(17),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(17),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(17),
      O => MUX_v_32_2_2_return0_in(17)
    );
\return_rsci_d[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(20),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(20),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(20),
      O => MUX_v_32_2_2_return0_in(20)
    );
\return_rsci_d[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_87_n_0,
      I1 => vec_rsc_qb(23),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(23),
      O => \return_rsci_d[23]_i_11_n_0\
    );
\return_rsci_d[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_92_n_0,
      I1 => vec_rsc_qb(22),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(22),
      O => \return_rsci_d[23]_i_12_n_0\
    );
\return_rsci_d[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_93_n_0,
      I1 => vec_rsc_qb(21),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(21),
      O => \return_rsci_d[23]_i_13_n_0\
    );
\return_rsci_d[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_94_n_0,
      I1 => vec_rsc_qb(20),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(20),
      O => \return_rsci_d[23]_i_14_n_0\
    );
\return_rsci_d[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(23),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(23),
      O => \return_rsci_d[23]_i_3_n_0\
    );
\return_rsci_d[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(22),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(22),
      O => \return_rsci_d[23]_i_4_n_0\
    );
\return_rsci_d[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(21),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(21),
      O => \return_rsci_d[23]_i_5_n_0\
    );
\return_rsci_d[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(20),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(20),
      O => \return_rsci_d[23]_i_6_n_0\
    );
\return_rsci_d[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(23),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(23),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(23),
      O => MUX_v_32_2_2_return0_in(23)
    );
\return_rsci_d[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(22),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(22),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(22),
      O => MUX_v_32_2_2_return0_in(22)
    );
\return_rsci_d[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(21),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(21),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(21),
      O => MUX_v_32_2_2_return0_in(21)
    );
\return_rsci_d[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(24),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(24),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(24),
      O => MUX_v_32_2_2_return0_in(24)
    );
\return_rsci_d[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_77_n_0,
      I1 => vec_rsc_qb(27),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(27),
      O => \return_rsci_d[27]_i_11_n_0\
    );
\return_rsci_d[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_84_n_0,
      I1 => vec_rsc_qb(26),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(26),
      O => \return_rsci_d[27]_i_12_n_0\
    );
\return_rsci_d[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_85_n_0,
      I1 => vec_rsc_qb(25),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(25),
      O => \return_rsci_d[27]_i_13_n_0\
    );
\return_rsci_d[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_86_n_0,
      I1 => vec_rsc_qb(24),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(24),
      O => \return_rsci_d[27]_i_14_n_0\
    );
\return_rsci_d[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(27),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(27),
      O => \return_rsci_d[27]_i_3_n_0\
    );
\return_rsci_d[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(26),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(26),
      O => \return_rsci_d[27]_i_4_n_0\
    );
\return_rsci_d[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(25),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(25),
      O => \return_rsci_d[27]_i_5_n_0\
    );
\return_rsci_d[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(24),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(24),
      O => \return_rsci_d[27]_i_6_n_0\
    );
\return_rsci_d[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(27),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(27),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(27),
      O => MUX_v_32_2_2_return0_in(27)
    );
\return_rsci_d[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(26),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(26),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(26),
      O => MUX_v_32_2_2_return0_in(26)
    );
\return_rsci_d[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(25),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(25),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(25),
      O => MUX_v_32_2_2_return0_in(25)
    );
\return_rsci_d[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474747B8B8B847B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(31),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(31),
      I3 => vec_rsc_qb(31),
      I4 => \^vec_rsci_bcwt_1_reg_0\,
      I5 => vec_rsci_qa_d_bfwt_63_32(31),
      O => \return_rsci_d[31]_i_10_n_0\
    );
\return_rsci_d[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_78_n_0,
      I1 => vec_rsc_qb(30),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(30),
      O => \return_rsci_d[31]_i_11_n_0\
    );
\return_rsci_d[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_75_n_0,
      I1 => vec_rsc_qb(29),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(29),
      O => \return_rsci_d[31]_i_12_n_0\
    );
\return_rsci_d[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => vector_i_76_n_0,
      I1 => vec_rsc_qb(28),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(28),
      O => \return_rsci_d[31]_i_13_n_0\
    );
\return_rsci_d[31]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(31),
      O => \return_rsci_d[31]_i_16_n_0\
    );
\return_rsci_d[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(31),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(31),
      O => \return_rsci_d[31]_i_3_n_0\
    );
\return_rsci_d[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(30),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(30),
      O => \return_rsci_d[31]_i_4_n_0\
    );
\return_rsci_d[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(29),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(29),
      O => \return_rsci_d[31]_i_5_n_0\
    );
\return_rsci_d[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(28),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(28),
      O => \return_rsci_d[31]_i_6_n_0\
    );
\return_rsci_d[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(30),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(30),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(30),
      O => MUX_v_32_2_2_return0_in(30)
    );
\return_rsci_d[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(29),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(29),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(29),
      O => MUX_v_32_2_2_return0_in(29)
    );
\return_rsci_d[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(28),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(28),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(28),
      O => MUX_v_32_2_2_return0_in(28)
    );
\return_rsci_d[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(1),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(1),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(1),
      O => MUX_v_32_2_2_return0_in(1)
    );
\return_rsci_d[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(0),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(0),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(0),
      O => MUX_v_32_2_2_return0_in(0)
    );
\return_rsci_d[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_75_n_0\,
      I1 => vec_rsc_qb(3),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(3),
      O => \return_rsci_d[3]_i_12_n_0\
    );
\return_rsci_d[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_80_n_0\,
      I1 => vec_rsc_qb(2),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(2),
      O => \return_rsci_d[3]_i_13_n_0\
    );
\return_rsci_d[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_81_n_0\,
      I1 => vec_rsc_qb(1),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(1),
      O => \return_rsci_d[3]_i_14_n_0\
    );
\return_rsci_d[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474747B8B8B847B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(0),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(0),
      I3 => vec_rsc_qb(0),
      I4 => \^vec_rsci_bcwt_1_reg_0\,
      I5 => vec_rsci_qa_d_bfwt_63_32(0),
      O => \return_rsci_d[3]_i_15_n_0\
    );
\return_rsci_d[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      O => \return_rsci_d[3]_i_2_n_0\
    );
\return_rsci_d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(3),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(3),
      O => \return_rsci_d[3]_i_4_n_0\
    );
\return_rsci_d[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(2),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(2),
      O => \return_rsci_d[3]_i_5_n_0\
    );
\return_rsci_d[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(1),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(1),
      O => \return_rsci_d[3]_i_6_n_0\
    );
\return_rsci_d[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(0),
      O => \return_rsci_d[3]_i_7_n_0\
    );
\return_rsci_d[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(3),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(3),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(3),
      O => MUX_v_32_2_2_return0_in(3)
    );
\return_rsci_d[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(2),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(2),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(2),
      O => MUX_v_32_2_2_return0_in(2)
    );
\return_rsci_d[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(4),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(4),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(4),
      O => MUX_v_32_2_2_return0_in(4)
    );
\return_rsci_d[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_67_n_0\,
      I1 => vec_rsc_qb(7),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(7),
      O => \return_rsci_d[7]_i_11_n_0\
    );
\return_rsci_d[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_72_n_0\,
      I1 => vec_rsc_qb(6),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(6),
      O => \return_rsci_d[7]_i_12_n_0\
    );
\return_rsci_d[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_73_n_0\,
      I1 => vec_rsc_qb(5),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(5),
      O => \return_rsci_d[7]_i_13_n_0\
    );
\return_rsci_d[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \vector__1_i_74_n_0\,
      I1 => vec_rsc_qb(4),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(4),
      O => \return_rsci_d[7]_i_14_n_0\
    );
\return_rsci_d[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(7),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(7),
      O => \return_rsci_d[7]_i_3_n_0\
    );
\return_rsci_d[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(6),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(6),
      O => \return_rsci_d[7]_i_4_n_0\
    );
\return_rsci_d[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(5),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(5),
      O => \return_rsci_d[7]_i_5_n_0\
    );
\return_rsci_d[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \return_rsci_d_reg[31]_i_14_n_3\,
      I1 => Q(4),
      I2 => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(4),
      O => \return_rsci_d[7]_i_6_n_0\
    );
\return_rsci_d[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(7),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(7),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(7),
      O => MUX_v_32_2_2_return0_in(7)
    );
\return_rsci_d[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(6),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(6),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(6),
      O => MUX_v_32_2_2_return0_in(6)
    );
\return_rsci_d[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(5),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(5),
      I3 => \vector__1_i_20_0\,
      I4 => input_0(5),
      O => MUX_v_32_2_2_return0_in(5)
    );
\return_rsci_d_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[7]_i_1_n_0\,
      CO(3) => \return_rsci_d_reg[11]_i_1_n_0\,
      CO(2) => \return_rsci_d_reg[11]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[11]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(11 downto 8),
      O(3 downto 0) => \p_sva_reg[31]\(11 downto 8),
      S(3) => \return_rsci_d[11]_i_3_n_0\,
      S(2) => \return_rsci_d[11]_i_4_n_0\,
      S(1) => \return_rsci_d[11]_i_5_n_0\,
      S(0) => \return_rsci_d[11]_i_6_n_0\
    );
\return_rsci_d_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[7]_i_2_n_0\,
      CO(3) => \return_rsci_d_reg[11]_i_2_n_0\,
      CO(2) => \return_rsci_d_reg[11]_i_2_n_1\,
      CO(1) => \return_rsci_d_reg[11]_i_2_n_2\,
      CO(0) => \return_rsci_d_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_32_2_2_return0_in(11 downto 8),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(11 downto 8),
      S(3) => \return_rsci_d[11]_i_11_n_0\,
      S(2) => \return_rsci_d[11]_i_12_n_0\,
      S(1) => \return_rsci_d[11]_i_13_n_0\,
      S(0) => \return_rsci_d[11]_i_14_n_0\
    );
\return_rsci_d_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[11]_i_1_n_0\,
      CO(3) => \return_rsci_d_reg[15]_i_1_n_0\,
      CO(2) => \return_rsci_d_reg[15]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[15]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(15 downto 12),
      O(3 downto 0) => \p_sva_reg[31]\(15 downto 12),
      S(3) => \return_rsci_d[15]_i_3_n_0\,
      S(2) => \return_rsci_d[15]_i_4_n_0\,
      S(1) => \return_rsci_d[15]_i_5_n_0\,
      S(0) => \return_rsci_d[15]_i_6_n_0\
    );
\return_rsci_d_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[11]_i_2_n_0\,
      CO(3) => \return_rsci_d_reg[15]_i_2_n_0\,
      CO(2) => \return_rsci_d_reg[15]_i_2_n_1\,
      CO(1) => \return_rsci_d_reg[15]_i_2_n_2\,
      CO(0) => \return_rsci_d_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_32_2_2_return0_in(15 downto 12),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(15 downto 12),
      S(3) => \return_rsci_d[15]_i_11_n_0\,
      S(2) => \return_rsci_d[15]_i_12_n_0\,
      S(1) => \return_rsci_d[15]_i_13_n_0\,
      S(0) => \return_rsci_d[15]_i_14_n_0\
    );
\return_rsci_d_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[15]_i_1_n_0\,
      CO(3) => \return_rsci_d_reg[19]_i_1_n_0\,
      CO(2) => \return_rsci_d_reg[19]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[19]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(19 downto 16),
      O(3 downto 0) => \p_sva_reg[31]\(19 downto 16),
      S(3) => \return_rsci_d[19]_i_3_n_0\,
      S(2) => \return_rsci_d[19]_i_4_n_0\,
      S(1) => \return_rsci_d[19]_i_5_n_0\,
      S(0) => \return_rsci_d[19]_i_6_n_0\
    );
\return_rsci_d_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[15]_i_2_n_0\,
      CO(3) => \return_rsci_d_reg[19]_i_2_n_0\,
      CO(2) => \return_rsci_d_reg[19]_i_2_n_1\,
      CO(1) => \return_rsci_d_reg[19]_i_2_n_2\,
      CO(0) => \return_rsci_d_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_32_2_2_return0_in(19 downto 16),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(19 downto 16),
      S(3) => \return_rsci_d[19]_i_11_n_0\,
      S(2) => \return_rsci_d[19]_i_12_n_0\,
      S(1) => \return_rsci_d[19]_i_13_n_0\,
      S(0) => \return_rsci_d[19]_i_14_n_0\
    );
\return_rsci_d_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[19]_i_1_n_0\,
      CO(3) => \return_rsci_d_reg[23]_i_1_n_0\,
      CO(2) => \return_rsci_d_reg[23]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[23]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(23 downto 20),
      O(3 downto 0) => \p_sva_reg[31]\(23 downto 20),
      S(3) => \return_rsci_d[23]_i_3_n_0\,
      S(2) => \return_rsci_d[23]_i_4_n_0\,
      S(1) => \return_rsci_d[23]_i_5_n_0\,
      S(0) => \return_rsci_d[23]_i_6_n_0\
    );
\return_rsci_d_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[19]_i_2_n_0\,
      CO(3) => \return_rsci_d_reg[23]_i_2_n_0\,
      CO(2) => \return_rsci_d_reg[23]_i_2_n_1\,
      CO(1) => \return_rsci_d_reg[23]_i_2_n_2\,
      CO(0) => \return_rsci_d_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_32_2_2_return0_in(23 downto 20),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(23 downto 20),
      S(3) => \return_rsci_d[23]_i_11_n_0\,
      S(2) => \return_rsci_d[23]_i_12_n_0\,
      S(1) => \return_rsci_d[23]_i_13_n_0\,
      S(0) => \return_rsci_d[23]_i_14_n_0\
    );
\return_rsci_d_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[23]_i_1_n_0\,
      CO(3) => \return_rsci_d_reg[27]_i_1_n_0\,
      CO(2) => \return_rsci_d_reg[27]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[27]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(27 downto 24),
      O(3 downto 0) => \p_sva_reg[31]\(27 downto 24),
      S(3) => \return_rsci_d[27]_i_3_n_0\,
      S(2) => \return_rsci_d[27]_i_4_n_0\,
      S(1) => \return_rsci_d[27]_i_5_n_0\,
      S(0) => \return_rsci_d[27]_i_6_n_0\
    );
\return_rsci_d_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[23]_i_2_n_0\,
      CO(3) => \return_rsci_d_reg[27]_i_2_n_0\,
      CO(2) => \return_rsci_d_reg[27]_i_2_n_1\,
      CO(1) => \return_rsci_d_reg[27]_i_2_n_2\,
      CO(0) => \return_rsci_d_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_32_2_2_return0_in(27 downto 24),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(27 downto 24),
      S(3) => \return_rsci_d[27]_i_11_n_0\,
      S(2) => \return_rsci_d[27]_i_12_n_0\,
      S(1) => \return_rsci_d[27]_i_13_n_0\,
      S(0) => \return_rsci_d[27]_i_14_n_0\
    );
\return_rsci_d_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[27]_i_1_n_0\,
      CO(3) => \NLW_return_rsci_d_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \return_rsci_d_reg[31]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(30 downto 28),
      O(3 downto 0) => \p_sva_reg[31]\(31 downto 28),
      S(3) => \return_rsci_d[31]_i_3_n_0\,
      S(2) => \return_rsci_d[31]_i_4_n_0\,
      S(1) => \return_rsci_d[31]_i_5_n_0\,
      S(0) => \return_rsci_d[31]_i_6_n_0\
    );
\return_rsci_d_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 1) => \NLW_return_rsci_d_reg[31]_i_14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \return_rsci_d_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(31),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \return_rsci_d[31]_i_16_n_0\
    );
\return_rsci_d_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[27]_i_2_n_0\,
      CO(3) => \NLW_return_rsci_d_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \return_rsci_d_reg[31]_i_2_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_2_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => MUX_v_32_2_2_return0_in(30 downto 28),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(31 downto 28),
      S(3) => \return_rsci_d[31]_i_10_n_0\,
      S(2) => \return_rsci_d[31]_i_11_n_0\,
      S(1) => \return_rsci_d[31]_i_12_n_0\,
      S(0) => \return_rsci_d[31]_i_13_n_0\
    );
\return_rsci_d_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \return_rsci_d_reg[3]_i_1_n_0\,
      CO(2) => \return_rsci_d_reg[3]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[3]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[3]_i_1_n_3\,
      CYINIT => \return_rsci_d[3]_i_2_n_0\,
      DI(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(3 downto 0),
      O(3 downto 0) => \p_sva_reg[31]\(3 downto 0),
      S(3) => \return_rsci_d[3]_i_4_n_0\,
      S(2) => \return_rsci_d[3]_i_5_n_0\,
      S(1) => \return_rsci_d[3]_i_6_n_0\,
      S(0) => \return_rsci_d[3]_i_7_n_0\
    );
\return_rsci_d_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \return_rsci_d_reg[3]_i_3_n_0\,
      CO(2) => \return_rsci_d_reg[3]_i_3_n_1\,
      CO(1) => \return_rsci_d_reg[3]_i_3_n_2\,
      CO(0) => \return_rsci_d_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_32_2_2_return0_in(3 downto 0),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(3 downto 0),
      S(3) => \return_rsci_d[3]_i_12_n_0\,
      S(2) => \return_rsci_d[3]_i_13_n_0\,
      S(1) => \return_rsci_d[3]_i_14_n_0\,
      S(0) => \return_rsci_d[3]_i_15_n_0\
    );
\return_rsci_d_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[3]_i_1_n_0\,
      CO(3) => \return_rsci_d_reg[7]_i_1_n_0\,
      CO(2) => \return_rsci_d_reg[7]_i_1_n_1\,
      CO(1) => \return_rsci_d_reg[7]_i_1_n_2\,
      CO(0) => \return_rsci_d_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(7 downto 4),
      O(3 downto 0) => \p_sva_reg[31]\(7 downto 4),
      S(3) => \return_rsci_d[7]_i_3_n_0\,
      S(2) => \return_rsci_d[7]_i_4_n_0\,
      S(1) => \return_rsci_d[7]_i_5_n_0\,
      S(0) => \return_rsci_d[7]_i_6_n_0\
    );
\return_rsci_d_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[3]_i_3_n_0\,
      CO(3) => \return_rsci_d_reg[7]_i_2_n_0\,
      CO(2) => \return_rsci_d_reg[7]_i_2_n_1\,
      CO(1) => \return_rsci_d_reg[7]_i_2_n_2\,
      CO(0) => \return_rsci_d_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => MUX_v_32_2_2_return0_in(7 downto 4),
      O(3 downto 0) => \^nl_comp_loop_1_modulo_add_cmp_base_rsc_dat\(7 downto 4),
      S(3) => \return_rsci_d[7]_i_11_n_0\,
      S(2) => \return_rsci_d[7]_i_12_n_0\,
      S(1) => \return_rsci_d[7]_i_13_n_0\,
      S(0) => \return_rsci_d[7]_i_14_n_0\
    );
vec_rsci_bcwt_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsci_bcwt_1_reg_1,
      Q => \^vec_rsci_bcwt_1_reg_0\,
      R => rst
    );
vec_rsci_bcwt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vec_rsci_bcwt_reg_1,
      Q => \^vec_rsci_bcwt_reg_0\,
      R => rst
    );
\vec_rsci_qa_d_bfwt_31_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(0),
      Q => vec_rsci_qa_d_bfwt_31_0(0),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(10),
      Q => vec_rsci_qa_d_bfwt_31_0(10),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(11),
      Q => vec_rsci_qa_d_bfwt_31_0(11),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(12),
      Q => vec_rsci_qa_d_bfwt_31_0(12),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(13),
      Q => vec_rsci_qa_d_bfwt_31_0(13),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(14),
      Q => vec_rsci_qa_d_bfwt_31_0(14),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(15),
      Q => vec_rsci_qa_d_bfwt_31_0(15),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(16),
      Q => vec_rsci_qa_d_bfwt_31_0(16),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(17),
      Q => vec_rsci_qa_d_bfwt_31_0(17),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(18),
      Q => vec_rsci_qa_d_bfwt_31_0(18),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(19),
      Q => vec_rsci_qa_d_bfwt_31_0(19),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(1),
      Q => vec_rsci_qa_d_bfwt_31_0(1),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(20),
      Q => vec_rsci_qa_d_bfwt_31_0(20),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(21),
      Q => vec_rsci_qa_d_bfwt_31_0(21),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(22),
      Q => vec_rsci_qa_d_bfwt_31_0(22),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(23),
      Q => vec_rsci_qa_d_bfwt_31_0(23),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(24),
      Q => vec_rsci_qa_d_bfwt_31_0(24),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(25),
      Q => vec_rsci_qa_d_bfwt_31_0(25),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(26),
      Q => vec_rsci_qa_d_bfwt_31_0(26),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(27),
      Q => vec_rsci_qa_d_bfwt_31_0(27),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(28),
      Q => vec_rsci_qa_d_bfwt_31_0(28),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(29),
      Q => vec_rsci_qa_d_bfwt_31_0(29),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(2),
      Q => vec_rsci_qa_d_bfwt_31_0(2),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(30),
      Q => vec_rsci_qa_d_bfwt_31_0(30),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(31),
      Q => vec_rsci_qa_d_bfwt_31_0(31),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(3),
      Q => vec_rsci_qa_d_bfwt_31_0(3),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(4),
      Q => vec_rsci_qa_d_bfwt_31_0(4),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(5),
      Q => vec_rsci_qa_d_bfwt_31_0(5),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(6),
      Q => vec_rsci_qa_d_bfwt_31_0(6),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(7),
      Q => vec_rsci_qa_d_bfwt_31_0(7),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(8),
      Q => vec_rsci_qa_d_bfwt_31_0(8),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_31_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => vec_rsc_qa(9),
      Q => vec_rsci_qa_d_bfwt_31_0(9),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(0),
      Q => vec_rsci_qa_d_bfwt_63_32(0),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(10),
      Q => vec_rsci_qa_d_bfwt_63_32(10),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(11),
      Q => vec_rsci_qa_d_bfwt_63_32(11),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(12),
      Q => vec_rsci_qa_d_bfwt_63_32(12),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(13),
      Q => vec_rsci_qa_d_bfwt_63_32(13),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(14),
      Q => vec_rsci_qa_d_bfwt_63_32(14),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(15),
      Q => vec_rsci_qa_d_bfwt_63_32(15),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(16),
      Q => vec_rsci_qa_d_bfwt_63_32(16),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(17),
      Q => vec_rsci_qa_d_bfwt_63_32(17),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(18),
      Q => vec_rsci_qa_d_bfwt_63_32(18),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(19),
      Q => vec_rsci_qa_d_bfwt_63_32(19),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(1),
      Q => vec_rsci_qa_d_bfwt_63_32(1),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(20),
      Q => vec_rsci_qa_d_bfwt_63_32(20),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(21),
      Q => vec_rsci_qa_d_bfwt_63_32(21),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(22),
      Q => vec_rsci_qa_d_bfwt_63_32(22),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(23),
      Q => vec_rsci_qa_d_bfwt_63_32(23),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(24),
      Q => vec_rsci_qa_d_bfwt_63_32(24),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(25),
      Q => vec_rsci_qa_d_bfwt_63_32(25),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(26),
      Q => vec_rsci_qa_d_bfwt_63_32(26),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(27),
      Q => vec_rsci_qa_d_bfwt_63_32(27),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(28),
      Q => vec_rsci_qa_d_bfwt_63_32(28),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(29),
      Q => vec_rsci_qa_d_bfwt_63_32(29),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(2),
      Q => vec_rsci_qa_d_bfwt_63_32(2),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(30),
      Q => vec_rsci_qa_d_bfwt_63_32(30),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(31),
      Q => vec_rsci_qa_d_bfwt_63_32(31),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(3),
      Q => vec_rsci_qa_d_bfwt_63_32(3),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(4),
      Q => vec_rsci_qa_d_bfwt_63_32(4),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(5),
      Q => vec_rsci_qa_d_bfwt_63_32(5),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(6),
      Q => vec_rsci_qa_d_bfwt_63_32(6),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(7),
      Q => vec_rsci_qa_d_bfwt_63_32(7),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(8),
      Q => vec_rsci_qa_d_bfwt_63_32(8),
      R => '0'
    );
\vec_rsci_qa_d_bfwt_63_32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0),
      D => vec_rsc_qb(9),
      Q => vec_rsci_qa_d_bfwt_63_32(9),
      R => '0'
    );
\vector__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_2_n_0\,
      CO(3) => \vector__1_i_1_n_0\,
      CO(2) => \vector__1_i_1_n_1\,
      CO(1) => \vector__1_i_1_n_2\,
      CO(0) => \vector__1_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => acc_13_nl(16 downto 13),
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \vector__1_i_6_n_0\,
      S(2) => \vector__1_i_7_n_0\,
      S(1) => \vector__1_i_8_n_0\,
      S(0) => \vector__1_i_9_n_0\
    );
\vector__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_15_n_0\,
      CO(3) => \vector__1_i_10_n_0\,
      CO(2) => \vector__1_i_10_n_1\,
      CO(1) => \vector__1_i_10_n_2\,
      CO(0) => \vector__1_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \vector__1_i_33_n_0\,
      DI(2) => \vector__1_i_34_n_0\,
      DI(1) => \vector__1_i_35_n_0\,
      DI(0) => \vector__1_i_36_n_0\,
      O(3 downto 0) => acc_13_nl(12 downto 9),
      S(3) => \vector__1_i_37_n_0\,
      S(2) => \vector__1_i_38_n_0\,
      S(1) => \vector__1_i_39_n_0\,
      S(0) => \vector__1_i_40_n_0\
    );
\vector__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(11),
      I2 => acc_13_nl(12),
      O => \vector__1_i_11_n_0\
    );
\vector__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(10),
      I2 => acc_13_nl(11),
      O => \vector__1_i_12_n_0\
    );
\vector__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(9),
      I2 => acc_13_nl(10),
      O => \vector__1_i_13_n_0\
    );
\vector__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(8),
      I2 => acc_13_nl(9),
      O => \vector__1_i_14_n_0\
    );
\vector__1_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_20_n_0\,
      CO(3) => \vector__1_i_15_n_0\,
      CO(2) => \vector__1_i_15_n_1\,
      CO(1) => \vector__1_i_15_n_2\,
      CO(0) => \vector__1_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \vector__1_i_41_n_0\,
      DI(2) => \vector__1_i_42_n_0\,
      DI(1) => \vector__1_i_43_n_0\,
      DI(0) => \vector__1_i_44_n_0\,
      O(3 downto 0) => acc_13_nl(8 downto 5),
      S(3) => \vector__1_i_45_n_0\,
      S(2) => \vector__1_i_46_n_0\,
      S(1) => \vector__1_i_47_n_0\,
      S(0) => \vector__1_i_48_n_0\
    );
\vector__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(7),
      I2 => acc_13_nl(8),
      O => \vector__1_i_16_n_0\
    );
\vector__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(6),
      I2 => acc_13_nl(7),
      O => \vector__1_i_17_n_0\
    );
\vector__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(5),
      I2 => acc_13_nl(6),
      O => \vector__1_i_18_n_0\
    );
\vector__1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(4),
      I2 => acc_13_nl(5),
      O => \vector__1_i_19_n_0\
    );
\vector__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_3_n_0\,
      CO(3) => \vector__1_i_2_n_0\,
      CO(2) => \vector__1_i_2_n_1\,
      CO(1) => \vector__1_i_2_n_2\,
      CO(0) => \vector__1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => acc_13_nl(12 downto 9),
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \vector__1_i_11_n_0\,
      S(2) => \vector__1_i_12_n_0\,
      S(1) => \vector__1_i_13_n_0\,
      S(0) => \vector__1_i_14_n_0\
    );
\vector__1_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vector__1_i_20_n_0\,
      CO(2) => \vector__1_i_20_n_1\,
      CO(1) => \vector__1_i_20_n_2\,
      CO(0) => \vector__1_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \vector__1_i_49_n_0\,
      DI(2) => \vector__1_i_50_n_0\,
      DI(1) => \vector__1_i_51_n_0\,
      DI(0) => '0',
      O(3 downto 0) => acc_13_nl(4 downto 1),
      S(3) => \vector__1_i_52_n_0\,
      S(2) => \vector__1_i_53_n_0\,
      S(1) => \vector__1_i_54_n_0\,
      S(0) => \vector__1_i_55_n_0\
    );
\vector__1_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(3),
      I2 => acc_13_nl(4),
      O => \vector__1_i_21_n_0\
    );
\vector__1_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(2),
      I2 => acc_13_nl(3),
      O => \vector__1_i_22_n_0\
    );
\vector__1_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(1),
      I2 => acc_13_nl(2),
      O => \vector__1_i_23_n_0\
    );
\vector__1_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(0),
      I2 => acc_13_nl(1),
      O => \vector__1_i_24_n_0\
    );
\vector__1_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(14),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(14),
      I4 => \vector__1_i_56_n_0\,
      O => \vector__1_i_25_n_0\
    );
\vector__1_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(13),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(13),
      I4 => \vector__1_i_57_n_0\,
      O => \vector__1_i_26_n_0\
    );
\vector__1_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(12),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(12),
      I4 => \vector__1_i_58_n_0\,
      O => \vector__1_i_27_n_0\
    );
\vector__1_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(11),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(11),
      I4 => \vector__1_i_59_n_0\,
      O => \vector__1_i_28_n_0\
    );
\vector__1_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_56_n_0\,
      I1 => input_0(14),
      I2 => input_0(15),
      I3 => vector_i_103_n_0,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_29_n_0\
    );
\vector__1_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_4_n_0\,
      CO(3) => \vector__1_i_3_n_0\,
      CO(2) => \vector__1_i_3_n_1\,
      CO(1) => \vector__1_i_3_n_2\,
      CO(0) => \vector__1_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => acc_13_nl(8 downto 5),
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \vector__1_i_16_n_0\,
      S(2) => \vector__1_i_17_n_0\,
      S(1) => \vector__1_i_18_n_0\,
      S(0) => \vector__1_i_19_n_0\
    );
\vector__1_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_57_n_0\,
      I1 => input_0(13),
      I2 => input_0(14),
      I3 => \vector__1_i_56_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_30_n_0\
    );
\vector__1_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_58_n_0\,
      I1 => input_0(12),
      I2 => input_0(13),
      I3 => \vector__1_i_57_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_31_n_0\
    );
\vector__1_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_59_n_0\,
      I1 => input_0(11),
      I2 => input_0(12),
      I3 => \vector__1_i_58_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_32_n_0\
    );
\vector__1_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(10),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(10),
      I4 => \vector__1_i_64_n_0\,
      O => \vector__1_i_33_n_0\
    );
\vector__1_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(9),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(9),
      I4 => \vector__1_i_65_n_0\,
      O => \vector__1_i_34_n_0\
    );
\vector__1_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(8),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(8),
      I4 => \vector__1_i_66_n_0\,
      O => \vector__1_i_35_n_0\
    );
\vector__1_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(7),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(7),
      I4 => \vector__1_i_67_n_0\,
      O => \vector__1_i_36_n_0\
    );
\vector__1_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_64_n_0\,
      I1 => input_0(10),
      I2 => input_0(11),
      I3 => \vector__1_i_59_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_37_n_0\
    );
\vector__1_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_65_n_0\,
      I1 => input_0(9),
      I2 => input_0(10),
      I3 => \vector__1_i_64_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_38_n_0\
    );
\vector__1_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_66_n_0\,
      I1 => input_0(8),
      I2 => input_0(9),
      I3 => \vector__1_i_65_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_39_n_0\
    );
\vector__1_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vector__1_i_4_n_0\,
      CO(2) => \vector__1_i_4_n_1\,
      CO(1) => \vector__1_i_4_n_2\,
      CO(0) => \vector__1_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => acc_13_nl(4 downto 1),
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \vector__1_i_21_n_0\,
      S(2) => \vector__1_i_22_n_0\,
      S(1) => \vector__1_i_23_n_0\,
      S(0) => \vector__1_i_24_n_0\
    );
\vector__1_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_67_n_0\,
      I1 => input_0(7),
      I2 => input_0(8),
      I3 => \vector__1_i_66_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_40_n_0\
    );
\vector__1_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(6),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(6),
      I4 => \vector__1_i_72_n_0\,
      O => \vector__1_i_41_n_0\
    );
\vector__1_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(5),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(5),
      I4 => \vector__1_i_73_n_0\,
      O => \vector__1_i_42_n_0\
    );
\vector__1_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(4),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(4),
      I4 => \vector__1_i_74_n_0\,
      O => \vector__1_i_43_n_0\
    );
\vector__1_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(3),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(3),
      I4 => \vector__1_i_75_n_0\,
      O => \vector__1_i_44_n_0\
    );
\vector__1_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_72_n_0\,
      I1 => input_0(6),
      I2 => input_0(7),
      I3 => \vector__1_i_67_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_45_n_0\
    );
\vector__1_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_73_n_0\,
      I1 => input_0(5),
      I2 => input_0(6),
      I3 => \vector__1_i_72_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_46_n_0\
    );
\vector__1_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_74_n_0\,
      I1 => input_0(4),
      I2 => input_0(5),
      I3 => \vector__1_i_73_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_47_n_0\
    );
\vector__1_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_75_n_0\,
      I1 => input_0(3),
      I2 => input_0(4),
      I3 => \vector__1_i_74_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_48_n_0\
    );
\vector__1_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(2),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(2),
      I4 => \vector__1_i_80_n_0\,
      O => \vector__1_i_49_n_0\
    );
\vector__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_10_n_0\,
      CO(3) => \vector__1_i_5_n_0\,
      CO(2) => \vector__1_i_5_n_1\,
      CO(1) => \vector__1_i_5_n_2\,
      CO(0) => \vector__1_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \vector__1_i_25_n_0\,
      DI(2) => \vector__1_i_26_n_0\,
      DI(1) => \vector__1_i_27_n_0\,
      DI(0) => \vector__1_i_28_n_0\,
      O(3 downto 0) => acc_13_nl(16 downto 13),
      S(3) => \vector__1_i_29_n_0\,
      S(2) => \vector__1_i_30_n_0\,
      S(1) => \vector__1_i_31_n_0\,
      S(0) => \vector__1_i_32_n_0\
    );
\vector__1_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(1),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(1),
      I4 => \vector__1_i_81_n_0\,
      O => \vector__1_i_50_n_0\
    );
\vector__1_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE777E7"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => input_0(0),
      I2 => vec_rsc_qa(0),
      I3 => \^vec_rsci_bcwt_reg_0\,
      I4 => vec_rsci_qa_d_bfwt_31_0(0),
      O => \vector__1_i_51_n_0\
    );
\vector__1_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_80_n_0\,
      I1 => input_0(2),
      I2 => input_0(3),
      I3 => \vector__1_i_75_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_52_n_0\
    );
\vector__1_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => \vector__1_i_81_n_0\,
      I1 => input_0(1),
      I2 => input_0(2),
      I3 => \vector__1_i_80_n_0\,
      I4 => \vector__1_i_20_0\,
      O => \vector__1_i_53_n_0\
    );
\vector__1_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \vector__1_i_51_n_0\,
      I1 => vec_rsci_qa_d_bfwt_63_32(1),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsc_qb(1),
      I4 => \vector__1_i_81_n_0\,
      O => \vector__1_i_54_n_0\
    );
\vector__1_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => input_0(0),
      I1 => vec_rsc_qa(0),
      I2 => \^vec_rsci_bcwt_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_31_0(0),
      O => \vector__1_i_55_n_0\
    );
\vector__1_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(14),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(14),
      O => \vector__1_i_56_n_0\
    );
\vector__1_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(13),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(13),
      O => \vector__1_i_57_n_0\
    );
\vector__1_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(12),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(12),
      O => \vector__1_i_58_n_0\
    );
\vector__1_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(11),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(11),
      O => \vector__1_i_59_n_0\
    );
\vector__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(15),
      I2 => acc_13_nl(16),
      O => \vector__1_i_6_n_0\
    );
\vector__1_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(14),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(14),
      O => input_0(14)
    );
\vector__1_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(13),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(13),
      O => input_0(13)
    );
\vector__1_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(12),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(12),
      O => input_0(12)
    );
\vector__1_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(11),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(11),
      O => input_0(11)
    );
\vector__1_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(10),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(10),
      O => \vector__1_i_64_n_0\
    );
\vector__1_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(9),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(9),
      O => \vector__1_i_65_n_0\
    );
\vector__1_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(8),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(8),
      O => \vector__1_i_66_n_0\
    );
\vector__1_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(7),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(7),
      O => \vector__1_i_67_n_0\
    );
\vector__1_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(10),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(10),
      O => input_0(10)
    );
\vector__1_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(9),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(9),
      O => input_0(9)
    );
\vector__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(14),
      I2 => acc_13_nl(15),
      O => \vector__1_i_7_n_0\
    );
\vector__1_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(8),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(8),
      O => input_0(8)
    );
\vector__1_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(7),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(7),
      O => input_0(7)
    );
\vector__1_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(6),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(6),
      O => \vector__1_i_72_n_0\
    );
\vector__1_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(5),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(5),
      O => \vector__1_i_73_n_0\
    );
\vector__1_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(4),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(4),
      O => \vector__1_i_74_n_0\
    );
\vector__1_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(3),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(3),
      O => \vector__1_i_75_n_0\
    );
\vector__1_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(6),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(6),
      O => input_0(6)
    );
\vector__1_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(5),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(5),
      O => input_0(5)
    );
\vector__1_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(4),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(4),
      O => input_0(4)
    );
\vector__1_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(3),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(3),
      O => input_0(3)
    );
\vector__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(13),
      I2 => acc_13_nl(14),
      O => \vector__1_i_8_n_0\
    );
\vector__1_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(2),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(2),
      O => \vector__1_i_80_n_0\
    );
\vector__1_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(1),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(1),
      O => \vector__1_i_81_n_0\
    );
\vector__1_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(0),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(0),
      O => input_0(0)
    );
\vector__1_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(2),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(2),
      O => input_0(2)
    );
\vector__1_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(1),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(1),
      O => input_0(1)
    );
\vector__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(12),
      I2 => acc_13_nl(13),
      O => \vector__1_i_9_n_0\
    );
vector_i_100: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(18),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(18),
      O => vector_i_100_n_0
    );
vector_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(17),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(17),
      O => vector_i_101_n_0
    );
vector_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(16),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(16),
      O => vector_i_102_n_0
    );
vector_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(15),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(15),
      O => vector_i_103_n_0
    );
vector_i_104: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(18),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(18),
      O => input_0(18)
    );
vector_i_105: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(17),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(17),
      O => input_0(17)
    );
vector_i_106: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(16),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(16),
      O => input_0(16)
    );
vector_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(15),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(15),
      O => input_0(15)
    );
vector_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => vector_i_3_n_0,
      CO(3) => NLW_vector_i_2_CO_UNCONNECTED(3),
      CO(2) => vector_i_2_n_1,
      CO(1) => vector_i_2_n_2,
      CO(0) => vector_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => acc_13_nl(31 downto 29),
      O(3 downto 0) => \out\(31 downto 28),
      S(3) => S(0),
      S(2) => vector_i_25_n_0,
      S(1) => vector_i_26_n_0,
      S(0) => vector_i_27_n_0
    );
vector_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => vector_i_28_n_0,
      CO(3) => NLW_vector_i_23_CO_UNCONNECTED(3),
      CO(2) => vector_i_23_n_1,
      CO(1) => vector_i_23_n_2,
      CO(0) => vector_i_23_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => vector_i_43_n_0,
      DI(1) => vector_i_44_n_0,
      DI(0) => vector_i_45_n_0,
      O(3) => \^o\(0),
      O(2 downto 0) => acc_13_nl(31 downto 29),
      S(3) => vector_i_46_n_0,
      S(2) => vector_i_47_n_0,
      S(1) => vector_i_48_n_0,
      S(0) => vector_i_49_n_0
    );
vector_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(30),
      I2 => acc_13_nl(31),
      O => vector_i_25_n_0
    );
vector_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(29),
      I2 => acc_13_nl(30),
      O => vector_i_26_n_0
    );
vector_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(28),
      I2 => acc_13_nl(29),
      O => vector_i_27_n_0
    );
vector_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => vector_i_33_n_0,
      CO(3) => vector_i_28_n_0,
      CO(2) => vector_i_28_n_1,
      CO(1) => vector_i_28_n_2,
      CO(0) => vector_i_28_n_3,
      CYINIT => '0',
      DI(3) => vector_i_50_n_0,
      DI(2) => vector_i_51_n_0,
      DI(1) => vector_i_52_n_0,
      DI(0) => vector_i_53_n_0,
      O(3 downto 0) => acc_13_nl(28 downto 25),
      S(3) => vector_i_54_n_0,
      S(2) => vector_i_55_n_0,
      S(1) => vector_i_56_n_0,
      S(0) => vector_i_57_n_0
    );
vector_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(27),
      I2 => acc_13_nl(28),
      O => vector_i_29_n_0
    );
vector_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => vector_i_4_n_0,
      CO(3) => vector_i_3_n_0,
      CO(2) => vector_i_3_n_1,
      CO(1) => vector_i_3_n_2,
      CO(0) => vector_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => acc_13_nl(28 downto 25),
      O(3 downto 0) => \out\(27 downto 24),
      S(3) => vector_i_29_n_0,
      S(2) => vector_i_30_n_0,
      S(1) => vector_i_31_n_0,
      S(0) => vector_i_32_n_0
    );
vector_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(26),
      I2 => acc_13_nl(27),
      O => vector_i_30_n_0
    );
vector_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(25),
      I2 => acc_13_nl(26),
      O => vector_i_31_n_0
    );
vector_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(24),
      I2 => acc_13_nl(25),
      O => vector_i_32_n_0
    );
vector_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => vector_i_38_n_0,
      CO(3) => vector_i_33_n_0,
      CO(2) => vector_i_33_n_1,
      CO(1) => vector_i_33_n_2,
      CO(0) => vector_i_33_n_3,
      CYINIT => '0',
      DI(3) => vector_i_58_n_0,
      DI(2) => vector_i_59_n_0,
      DI(1) => vector_i_60_n_0,
      DI(0) => vector_i_61_n_0,
      O(3 downto 0) => acc_13_nl(24 downto 21),
      S(3) => vector_i_62_n_0,
      S(2) => vector_i_63_n_0,
      S(1) => vector_i_64_n_0,
      S(0) => vector_i_65_n_0
    );
vector_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(23),
      I2 => acc_13_nl(24),
      O => vector_i_34_n_0
    );
vector_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(22),
      I2 => acc_13_nl(23),
      O => vector_i_35_n_0
    );
vector_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(21),
      I2 => acc_13_nl(22),
      O => vector_i_36_n_0
    );
vector_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(20),
      I2 => acc_13_nl(21),
      O => vector_i_37_n_0
    );
vector_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_5_n_0\,
      CO(3) => vector_i_38_n_0,
      CO(2) => vector_i_38_n_1,
      CO(1) => vector_i_38_n_2,
      CO(0) => vector_i_38_n_3,
      CYINIT => '0',
      DI(3) => vector_i_66_n_0,
      DI(2) => vector_i_67_n_0,
      DI(1) => vector_i_68_n_0,
      DI(0) => vector_i_69_n_0,
      O(3 downto 0) => acc_13_nl(20 downto 17),
      S(3) => vector_i_70_n_0,
      S(2) => vector_i_71_n_0,
      S(1) => vector_i_72_n_0,
      S(0) => vector_i_73_n_0
    );
vector_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(19),
      I2 => acc_13_nl(20),
      O => vector_i_39_n_0
    );
vector_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => vector_i_5_n_0,
      CO(3) => vector_i_4_n_0,
      CO(2) => vector_i_4_n_1,
      CO(1) => vector_i_4_n_2,
      CO(0) => vector_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => acc_13_nl(24 downto 21),
      O(3 downto 0) => \out\(23 downto 20),
      S(3) => vector_i_34_n_0,
      S(2) => vector_i_35_n_0,
      S(1) => vector_i_36_n_0,
      S(0) => vector_i_37_n_0
    );
vector_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(18),
      I2 => acc_13_nl(19),
      O => vector_i_40_n_0
    );
vector_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(17),
      I2 => acc_13_nl(18),
      O => vector_i_41_n_0
    );
vector_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(16),
      I2 => acc_13_nl(17),
      O => vector_i_42_n_0
    );
vector_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(29),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(29),
      I4 => vector_i_75_n_0,
      O => vector_i_43_n_0
    );
vector_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(28),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(28),
      I4 => vector_i_76_n_0,
      O => vector_i_44_n_0
    );
vector_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(27),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(27),
      I4 => vector_i_77_n_0,
      O => vector_i_45_n_0
    );
vector_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A4540DFD5BABF"
    )
        port map (
      I0 => vector_i_78_n_0,
      I1 => vec_rsci_qa_d_bfwt_63_32(30),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsc_qb(30),
      I4 => \vector__1_i_20_0\,
      I5 => vector_i_79_n_0,
      O => vector_i_46_n_0
    );
vector_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_75_n_0,
      I1 => input_0(29),
      I2 => input_0(30),
      I3 => vector_i_78_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_47_n_0
    );
vector_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_76_n_0,
      I1 => input_0(28),
      I2 => input_0(29),
      I3 => vector_i_75_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_48_n_0
    );
vector_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_77_n_0,
      I1 => input_0(27),
      I2 => input_0(28),
      I3 => vector_i_76_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_49_n_0
    );
vector_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => \vector__1_i_1_n_0\,
      CO(3) => vector_i_5_n_0,
      CO(2) => vector_i_5_n_1,
      CO(1) => vector_i_5_n_2,
      CO(0) => vector_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => acc_13_nl(20 downto 17),
      O(3 downto 0) => \out\(19 downto 16),
      S(3) => vector_i_39_n_0,
      S(2) => vector_i_40_n_0,
      S(1) => vector_i_41_n_0,
      S(0) => vector_i_42_n_0
    );
vector_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(26),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(26),
      I4 => vector_i_84_n_0,
      O => vector_i_50_n_0
    );
vector_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(25),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(25),
      I4 => vector_i_85_n_0,
      O => vector_i_51_n_0
    );
vector_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(24),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(24),
      I4 => vector_i_86_n_0,
      O => vector_i_52_n_0
    );
vector_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(23),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(23),
      I4 => vector_i_87_n_0,
      O => vector_i_53_n_0
    );
vector_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_84_n_0,
      I1 => input_0(26),
      I2 => input_0(27),
      I3 => vector_i_77_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_54_n_0
    );
vector_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_85_n_0,
      I1 => input_0(25),
      I2 => input_0(26),
      I3 => vector_i_84_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_55_n_0
    );
vector_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_86_n_0,
      I1 => input_0(24),
      I2 => input_0(25),
      I3 => vector_i_85_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_56_n_0
    );
vector_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_87_n_0,
      I1 => input_0(23),
      I2 => input_0(24),
      I3 => vector_i_86_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_57_n_0
    );
vector_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(22),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(22),
      I4 => vector_i_92_n_0,
      O => vector_i_58_n_0
    );
vector_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(21),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(21),
      I4 => vector_i_93_n_0,
      O => vector_i_59_n_0
    );
vector_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(20),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(20),
      I4 => vector_i_94_n_0,
      O => vector_i_60_n_0
    );
vector_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(19),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(19),
      I4 => vector_i_95_n_0,
      O => vector_i_61_n_0
    );
vector_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_92_n_0,
      I1 => input_0(22),
      I2 => input_0(23),
      I3 => vector_i_87_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_62_n_0
    );
vector_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_93_n_0,
      I1 => input_0(21),
      I2 => input_0(22),
      I3 => vector_i_92_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_63_n_0
    );
vector_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_94_n_0,
      I1 => input_0(20),
      I2 => input_0(21),
      I3 => vector_i_93_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_64_n_0
    );
vector_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_95_n_0,
      I1 => input_0(19),
      I2 => input_0(20),
      I3 => vector_i_94_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_65_n_0
    );
vector_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(18),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(18),
      I4 => vector_i_100_n_0,
      O => vector_i_66_n_0
    );
vector_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(17),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(17),
      I4 => vector_i_101_n_0,
      O => vector_i_67_n_0
    );
vector_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(16),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(16),
      I4 => vector_i_102_n_0,
      O => vector_i_68_n_0
    );
vector_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A25404"
    )
        port map (
      I0 => \vector__1_i_20_0\,
      I1 => vec_rsc_qb(15),
      I2 => \^vec_rsci_bcwt_1_reg_0\,
      I3 => vec_rsci_qa_d_bfwt_63_32(15),
      I4 => vector_i_103_n_0,
      O => vector_i_69_n_0
    );
vector_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_100_n_0,
      I1 => input_0(18),
      I2 => input_0(19),
      I3 => vector_i_95_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_70_n_0
    );
vector_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_101_n_0,
      I1 => input_0(17),
      I2 => input_0(18),
      I3 => vector_i_100_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_71_n_0
    );
vector_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_102_n_0,
      I1 => input_0(16),
      I2 => input_0(17),
      I3 => vector_i_101_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_72_n_0
    );
vector_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22DB44B"
    )
        port map (
      I0 => vector_i_103_n_0,
      I1 => input_0(15),
      I2 => input_0(16),
      I3 => vector_i_102_n_0,
      I4 => \vector__1_i_20_0\,
      O => vector_i_73_n_0
    );
vector_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(29),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(29),
      O => vector_i_75_n_0
    );
vector_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(28),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(28),
      O => vector_i_76_n_0
    );
vector_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(27),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(27),
      O => vector_i_77_n_0
    );
vector_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(30),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(30),
      O => vector_i_78_n_0
    );
vector_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474747B8B8B847B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(31),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(31),
      I3 => vec_rsc_qb(31),
      I4 => \^vec_rsci_bcwt_1_reg_0\,
      I5 => vec_rsci_qa_d_bfwt_63_32(31),
      O => vector_i_79_n_0
    );
vector_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(29),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(29),
      O => input_0(29)
    );
vector_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(30),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(30),
      O => input_0(30)
    );
vector_i_82: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(28),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(28),
      O => input_0(28)
    );
vector_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(27),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(27),
      O => input_0(27)
    );
vector_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(26),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(26),
      O => vector_i_84_n_0
    );
vector_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(25),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(25),
      O => vector_i_85_n_0
    );
vector_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(24),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(24),
      O => vector_i_86_n_0
    );
vector_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(23),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(23),
      O => vector_i_87_n_0
    );
vector_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(26),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(26),
      O => input_0(26)
    );
vector_i_89: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(25),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(25),
      O => input_0(25)
    );
vector_i_90: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(24),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(24),
      O => input_0(24)
    );
vector_i_91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(23),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(23),
      O => input_0(23)
    );
vector_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(22),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(22),
      O => vector_i_92_n_0
    );
vector_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(21),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(21),
      O => vector_i_93_n_0
    );
vector_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(20),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(20),
      O => vector_i_94_n_0
    );
vector_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_31_0(19),
      I1 => \^vec_rsci_bcwt_reg_0\,
      I2 => vec_rsc_qa(19),
      O => vector_i_95_n_0
    );
vector_i_96: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(22),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(22),
      O => input_0(22)
    );
vector_i_97: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(21),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(21),
      O => input_0(21)
    );
vector_i_98: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(20),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(20),
      O => input_0(20)
    );
vector_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vec_rsci_qa_d_bfwt_63_32(19),
      I1 => \^vec_rsci_bcwt_1_reg_0\,
      I2 => vec_rsc_qb(19),
      O => input_0(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5 is
  port (
    \STAGE_LOOP_i_3_0_sva_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[4]_i_2\ : label is "soft_lutpair16";
begin
\STAGE_LOOP_i_3_0_sva[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => D(0)
    );
\STAGE_LOOP_lshift_psp_sva[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \STAGE_LOOP_i_3_0_sva_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5__parameterized3\ is
  port (
    \STAGE_LOOP_i_3_0_sva_reg[0]\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[0]_0\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[0]_1\ : out STD_LOGIC;
    \STAGE_LOOP_i_3_0_sva_reg[0]_2\ : out STD_LOGIC;
    MUX_v_4_2_2_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[4]\ : in STD_LOGIC;
    \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5__parameterized3\ : entity is "mgc_shift_l_v5";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5__parameterized3\ is
begin
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => MUX_v_4_2_2_return(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[4]\,
      I4 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(1),
      I5 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(0),
      O => \STAGE_LOOP_i_3_0_sva_reg[0]\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800080AA80008000"
    )
        port map (
      I0 => MUX_v_4_2_2_return(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[4]\,
      I4 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(1),
      I5 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(0),
      O => \STAGE_LOOP_i_3_0_sva_reg[0]_1\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => MUX_v_4_2_2_return(0),
      I1 => Q(0),
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[4]\,
      I3 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(0),
      I4 => Q(1),
      I5 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(1),
      O => \STAGE_LOOP_i_3_0_sva_reg[0]_2\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A008A8000008080"
    )
        port map (
      I0 => MUX_v_4_2_2_return(0),
      I1 => Q(0),
      I2 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[4]\,
      I3 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(0),
      I4 => Q(1),
      I5 => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(1),
      O => \STAGE_LOOP_i_3_0_sva_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add_core is
  port (
    vec_rsc_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_da_31_sp_1 : in STD_LOGIC;
    return_rsc_z : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add_core is
  signal COMP_LOOP_1_modulo_add_cmp_return_rsc_z : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \return_rsci_d[31]_i_18_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_19_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_20_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_21_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_23_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_24_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_25_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_26_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_28_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_29_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_30_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_31_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_33_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_34_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_35_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_36_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_38_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_39_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_40_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_41_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_43_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_44_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_45_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_46_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_48_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_49_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_50_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_51_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_52_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_53_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_54_n_0\ : STD_LOGIC;
  signal \return_rsci_d[31]_i_55_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_15_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_15_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_15_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_17_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_22_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_27_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_27_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_27_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_32_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_32_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_32_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_32_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_37_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_37_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_42_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_42_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_42_n_3\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_47_n_0\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_47_n_1\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_47_n_2\ : STD_LOGIC;
  signal \return_rsci_d_reg[31]_i_47_n_3\ : STD_LOGIC;
  signal vec_rsc_da_31_sn_1 : STD_LOGIC;
  signal \NLW_return_rsci_d_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_return_rsci_d_reg[31]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \vec_rsc_da[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \vec_rsc_da[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \vec_rsc_da[11]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \vec_rsc_da[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \vec_rsc_da[13]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \vec_rsc_da[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \vec_rsc_da[15]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \vec_rsc_da[16]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \vec_rsc_da[17]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \vec_rsc_da[18]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \vec_rsc_da[19]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \vec_rsc_da[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \vec_rsc_da[20]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \vec_rsc_da[21]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \vec_rsc_da[22]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \vec_rsc_da[23]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \vec_rsc_da[24]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vec_rsc_da[25]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vec_rsc_da[26]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vec_rsc_da[27]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vec_rsc_da[28]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vec_rsc_da[29]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vec_rsc_da[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \vec_rsc_da[30]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vec_rsc_da[31]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vec_rsc_da[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \vec_rsc_da[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \vec_rsc_da[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \vec_rsc_da[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \vec_rsc_da[7]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \vec_rsc_da[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \vec_rsc_da[9]_INST_0\ : label is "soft_lutpair4";
begin
  vec_rsc_da_31_sn_1 <= vec_rsc_da_31_sp_1;
\return_rsci_d[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31),
      I1 => Q(31),
      O => \return_rsci_d[31]_i_18_n_0\
    );
\return_rsci_d[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(30),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(30),
      O => \return_rsci_d[31]_i_19_n_0\
    );
\return_rsci_d[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(29),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(29),
      O => \return_rsci_d[31]_i_20_n_0\
    );
\return_rsci_d[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(28),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(28),
      O => \return_rsci_d[31]_i_21_n_0\
    );
\return_rsci_d[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(27),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(27),
      O => \return_rsci_d[31]_i_23_n_0\
    );
\return_rsci_d[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(26),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(26),
      O => \return_rsci_d[31]_i_24_n_0\
    );
\return_rsci_d[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(25),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(25),
      O => \return_rsci_d[31]_i_25_n_0\
    );
\return_rsci_d[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(24),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(24),
      O => \return_rsci_d[31]_i_26_n_0\
    );
\return_rsci_d[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(23),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(23),
      O => \return_rsci_d[31]_i_28_n_0\
    );
\return_rsci_d[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(22),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(22),
      O => \return_rsci_d[31]_i_29_n_0\
    );
\return_rsci_d[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(21),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(21),
      O => \return_rsci_d[31]_i_30_n_0\
    );
\return_rsci_d[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(20),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(20),
      O => \return_rsci_d[31]_i_31_n_0\
    );
\return_rsci_d[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(19),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(19),
      O => \return_rsci_d[31]_i_33_n_0\
    );
\return_rsci_d[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(18),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(18),
      O => \return_rsci_d[31]_i_34_n_0\
    );
\return_rsci_d[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(17),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(17),
      O => \return_rsci_d[31]_i_35_n_0\
    );
\return_rsci_d[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(16),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(16),
      O => \return_rsci_d[31]_i_36_n_0\
    );
\return_rsci_d[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(15),
      O => \return_rsci_d[31]_i_38_n_0\
    );
\return_rsci_d[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(14),
      O => \return_rsci_d[31]_i_39_n_0\
    );
\return_rsci_d[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(13),
      O => \return_rsci_d[31]_i_40_n_0\
    );
\return_rsci_d[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(12),
      O => \return_rsci_d[31]_i_41_n_0\
    );
\return_rsci_d[31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(11),
      O => \return_rsci_d[31]_i_43_n_0\
    );
\return_rsci_d[31]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(10),
      O => \return_rsci_d[31]_i_44_n_0\
    );
\return_rsci_d[31]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(9),
      O => \return_rsci_d[31]_i_45_n_0\
    );
\return_rsci_d[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(8),
      O => \return_rsci_d[31]_i_46_n_0\
    );
\return_rsci_d[31]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(7),
      O => \return_rsci_d[31]_i_48_n_0\
    );
\return_rsci_d[31]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(6),
      O => \return_rsci_d[31]_i_49_n_0\
    );
\return_rsci_d[31]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(5),
      O => \return_rsci_d[31]_i_50_n_0\
    );
\return_rsci_d[31]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(4),
      O => \return_rsci_d[31]_i_51_n_0\
    );
\return_rsci_d[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(3),
      O => \return_rsci_d[31]_i_52_n_0\
    );
\return_rsci_d[31]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(2),
      O => \return_rsci_d[31]_i_53_n_0\
    );
\return_rsci_d[31]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(1),
      O => \return_rsci_d[31]_i_54_n_0\
    );
\return_rsci_d[31]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(0),
      O => \return_rsci_d[31]_i_55_n_0\
    );
\return_rsci_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(0),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(0),
      R => '0'
    );
\return_rsci_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(10),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(10),
      R => '0'
    );
\return_rsci_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(11),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(11),
      R => '0'
    );
\return_rsci_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(12),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(12),
      R => '0'
    );
\return_rsci_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(13),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(13),
      R => '0'
    );
\return_rsci_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(14),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(14),
      R => '0'
    );
\return_rsci_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(15),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(15),
      R => '0'
    );
\return_rsci_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(16),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(16),
      R => '0'
    );
\return_rsci_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(17),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(17),
      R => '0'
    );
\return_rsci_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(18),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(18),
      R => '0'
    );
\return_rsci_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(19),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(19),
      R => '0'
    );
\return_rsci_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(1),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(1),
      R => '0'
    );
\return_rsci_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(20),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(20),
      R => '0'
    );
\return_rsci_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(21),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(21),
      R => '0'
    );
\return_rsci_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(22),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(22),
      R => '0'
    );
\return_rsci_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(23),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(23),
      R => '0'
    );
\return_rsci_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(24),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(24),
      R => '0'
    );
\return_rsci_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(25),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(25),
      R => '0'
    );
\return_rsci_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(26),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(26),
      R => '0'
    );
\return_rsci_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(27),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(27),
      R => '0'
    );
\return_rsci_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(28),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(28),
      R => '0'
    );
\return_rsci_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(29),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(29),
      R => '0'
    );
\return_rsci_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(2),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(2),
      R => '0'
    );
\return_rsci_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(30),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(30),
      R => '0'
    );
\return_rsci_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(31),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(31),
      R => '0'
    );
\return_rsci_d_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[31]_i_17_n_0\,
      CO(3) => CO(0),
      CO(2) => \return_rsci_d_reg[31]_i_15_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_15_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_18_n_0\,
      S(2) => \return_rsci_d[31]_i_19_n_0\,
      S(1) => \return_rsci_d[31]_i_20_n_0\,
      S(0) => \return_rsci_d[31]_i_21_n_0\
    );
\return_rsci_d_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[31]_i_22_n_0\,
      CO(3) => \return_rsci_d_reg[31]_i_17_n_0\,
      CO(2) => \return_rsci_d_reg[31]_i_17_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_17_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_23_n_0\,
      S(2) => \return_rsci_d[31]_i_24_n_0\,
      S(1) => \return_rsci_d[31]_i_25_n_0\,
      S(0) => \return_rsci_d[31]_i_26_n_0\
    );
\return_rsci_d_reg[31]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[31]_i_27_n_0\,
      CO(3) => \return_rsci_d_reg[31]_i_22_n_0\,
      CO(2) => \return_rsci_d_reg[31]_i_22_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_22_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_28_n_0\,
      S(2) => \return_rsci_d[31]_i_29_n_0\,
      S(1) => \return_rsci_d[31]_i_30_n_0\,
      S(0) => \return_rsci_d[31]_i_31_n_0\
    );
\return_rsci_d_reg[31]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[31]_i_32_n_0\,
      CO(3) => \return_rsci_d_reg[31]_i_27_n_0\,
      CO(2) => \return_rsci_d_reg[31]_i_27_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_27_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_33_n_0\,
      S(2) => \return_rsci_d[31]_i_34_n_0\,
      S(1) => \return_rsci_d[31]_i_35_n_0\,
      S(0) => \return_rsci_d[31]_i_36_n_0\
    );
\return_rsci_d_reg[31]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[31]_i_37_n_0\,
      CO(3) => \return_rsci_d_reg[31]_i_32_n_0\,
      CO(2) => \return_rsci_d_reg[31]_i_32_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_32_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_38_n_0\,
      S(2) => \return_rsci_d[31]_i_39_n_0\,
      S(1) => \return_rsci_d[31]_i_40_n_0\,
      S(0) => \return_rsci_d[31]_i_41_n_0\
    );
\return_rsci_d_reg[31]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[31]_i_42_n_0\,
      CO(3) => \return_rsci_d_reg[31]_i_37_n_0\,
      CO(2) => \return_rsci_d_reg[31]_i_37_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_37_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_43_n_0\,
      S(2) => \return_rsci_d[31]_i_44_n_0\,
      S(1) => \return_rsci_d[31]_i_45_n_0\,
      S(0) => \return_rsci_d[31]_i_46_n_0\
    );
\return_rsci_d_reg[31]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \return_rsci_d_reg[31]_i_47_n_0\,
      CO(3) => \return_rsci_d_reg[31]_i_42_n_0\,
      CO(2) => \return_rsci_d_reg[31]_i_42_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_42_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_48_n_0\,
      S(2) => \return_rsci_d[31]_i_49_n_0\,
      S(1) => \return_rsci_d[31]_i_50_n_0\,
      S(0) => \return_rsci_d[31]_i_51_n_0\
    );
\return_rsci_d_reg[31]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \return_rsci_d_reg[31]_i_47_n_0\,
      CO(2) => \return_rsci_d_reg[31]_i_47_n_1\,
      CO(1) => \return_rsci_d_reg[31]_i_47_n_2\,
      CO(0) => \return_rsci_d_reg[31]_i_47_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \NLW_return_rsci_d_reg[31]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \return_rsci_d[31]_i_52_n_0\,
      S(2) => \return_rsci_d[31]_i_53_n_0\,
      S(1) => \return_rsci_d[31]_i_54_n_0\,
      S(0) => \return_rsci_d[31]_i_55_n_0\
    );
\return_rsci_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(3),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(3),
      R => '0'
    );
\return_rsci_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(4),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(4),
      R => '0'
    );
\return_rsci_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(5),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(5),
      R => '0'
    );
\return_rsci_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(6),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(6),
      R => '0'
    );
\return_rsci_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(7),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(7),
      R => '0'
    );
\return_rsci_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(8),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(8),
      R => '0'
    );
\return_rsci_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      D => \out\(9),
      Q => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(9),
      R => '0'
    );
\vec_rsc_da[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(0),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(0),
      O => vec_rsc_da(0)
    );
\vec_rsc_da[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(10),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(10),
      O => vec_rsc_da(10)
    );
\vec_rsc_da[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(11),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(11),
      O => vec_rsc_da(11)
    );
\vec_rsc_da[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(12),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(12),
      O => vec_rsc_da(12)
    );
\vec_rsc_da[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(13),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(13),
      O => vec_rsc_da(13)
    );
\vec_rsc_da[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(14),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(14),
      O => vec_rsc_da(14)
    );
\vec_rsc_da[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(15),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(15),
      O => vec_rsc_da(15)
    );
\vec_rsc_da[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(16),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(16),
      O => vec_rsc_da(16)
    );
\vec_rsc_da[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(17),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(17),
      O => vec_rsc_da(17)
    );
\vec_rsc_da[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(18),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(18),
      O => vec_rsc_da(18)
    );
\vec_rsc_da[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(19),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(19),
      O => vec_rsc_da(19)
    );
\vec_rsc_da[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(1),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(1),
      O => vec_rsc_da(1)
    );
\vec_rsc_da[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(20),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(20),
      O => vec_rsc_da(20)
    );
\vec_rsc_da[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(21),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(21),
      O => vec_rsc_da(21)
    );
\vec_rsc_da[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(22),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(22),
      O => vec_rsc_da(22)
    );
\vec_rsc_da[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(23),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(23),
      O => vec_rsc_da(23)
    );
\vec_rsc_da[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(24),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(24),
      O => vec_rsc_da(24)
    );
\vec_rsc_da[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(25),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(25),
      O => vec_rsc_da(25)
    );
\vec_rsc_da[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(26),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(26),
      O => vec_rsc_da(26)
    );
\vec_rsc_da[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(27),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(27),
      O => vec_rsc_da(27)
    );
\vec_rsc_da[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(28),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(28),
      O => vec_rsc_da(28)
    );
\vec_rsc_da[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(29),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(29),
      O => vec_rsc_da(29)
    );
\vec_rsc_da[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(2),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(2),
      O => vec_rsc_da(2)
    );
\vec_rsc_da[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(30),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(30),
      O => vec_rsc_da(30)
    );
\vec_rsc_da[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(31),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(31),
      O => vec_rsc_da(31)
    );
\vec_rsc_da[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(3),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(3),
      O => vec_rsc_da(3)
    );
\vec_rsc_da[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(4),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(4),
      O => vec_rsc_da(4)
    );
\vec_rsc_da[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(5),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(5),
      O => vec_rsc_da(5)
    );
\vec_rsc_da[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(6),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(6),
      O => vec_rsc_da(6)
    );
\vec_rsc_da[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(7),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(7),
      O => vec_rsc_da(7)
    );
\vec_rsc_da[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(8),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(8),
      O => vec_rsc_da(8)
    );
\vec_rsc_da[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => COMP_LOOP_1_modulo_add_cmp_return_rsc_z(9),
      I1 => vec_rsc_da_31_sn_1,
      I2 => return_rsc_z(9),
      O => vec_rsc_da(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_core is
  port (
    asn_itm_1 : out STD_LOGIC;
    main_stage_0_2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \return_rsci_d_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \vector__2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_sva0 : in STD_LOGIC;
    p_and_1_cse : in STD_LOGIC;
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nl_z_mul_itm_1__0_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    z_mul_itm_1_reg_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rst : in STD_LOGIC;
    asn_itm_1_reg_0 : in STD_LOGIC;
    main_stage_0_2_reg_0 : in STD_LOGIC;
    COMP_LOOP_1_mult_cmp_ccs_ccore_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_core is
  signal \^asn_itm_1\ : STD_LOGIC;
  signal if_acc_1_nl : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^main_stage_0_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_n_1\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_n_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__0_n_3\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_n_1\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_n_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__1_n_3\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_n_1\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_n_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__2_n_3\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_n_1\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_n_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__3_n_3\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_n_1\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_n_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__4_n_3\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_n_1\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_n_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__5_n_3\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_n_0\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_n_1\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_n_2\ : STD_LOGIC;
  signal \nl_if_acc_1_nl_carry__6_n_3\ : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_i_1_n_0 : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_i_2_n_0 : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_i_3_n_0 : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_i_4_n_0 : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_n_0 : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_n_1 : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_n_2 : STD_LOGIC;
  signal nl_if_acc_1_nl_carry_n_3 : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__0_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__1_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__2_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__3_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__4_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__5_n_3\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__6_n_1\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__6_n_2\ : STD_LOGIC;
  signal \nl_if_acc_nl_carry__6_n_3\ : STD_LOGIC;
  signal nl_if_acc_nl_carry_i_1_n_0 : STD_LOGIC;
  signal nl_if_acc_nl_carry_i_2_n_0 : STD_LOGIC;
  signal nl_if_acc_nl_carry_i_3_n_0 : STD_LOGIC;
  signal nl_if_acc_nl_carry_i_4_n_0 : STD_LOGIC;
  signal nl_if_acc_nl_carry_i_5_n_0 : STD_LOGIC;
  signal nl_if_acc_nl_carry_n_0 : STD_LOGIC;
  signal nl_if_acc_nl_carry_n_1 : STD_LOGIC;
  signal nl_if_acc_nl_carry_n_2 : STD_LOGIC;
  signal nl_if_acc_nl_carry_n_3 : STD_LOGIC;
  signal nl_res_sva_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nl_res_sva_3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__0_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__0_n_1\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__0_n_2\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__0_n_3\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_n_1\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_n_2\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__1_n_3\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_n_1\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_n_2\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__2_n_3\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_n_1\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_n_2\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__3_n_3\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_n_1\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_n_2\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__4_n_3\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_n_1\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_n_2\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__5_n_3\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__6_n_1\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__6_n_2\ : STD_LOGIC;
  signal \nl_res_sva_3_carry__6_n_3\ : STD_LOGIC;
  signal nl_res_sva_3_carry_i_1_n_0 : STD_LOGIC;
  signal nl_res_sva_3_carry_i_2_n_0 : STD_LOGIC;
  signal nl_res_sva_3_carry_i_3_n_0 : STD_LOGIC;
  signal nl_res_sva_3_carry_i_4_n_0 : STD_LOGIC;
  signal nl_res_sva_3_carry_n_0 : STD_LOGIC;
  signal nl_res_sva_3_carry_n_1 : STD_LOGIC;
  signal nl_res_sva_3_carry_n_2 : STD_LOGIC;
  signal nl_res_sva_3_carry_n_3 : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_100\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_101\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_102\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_103\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_104\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_105\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_106\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_107\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_108\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_109\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_110\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_111\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_112\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_113\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_114\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_115\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_116\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_117\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_118\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_119\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_120\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_121\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_122\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_123\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_124\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_125\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_126\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_127\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_128\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_129\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_130\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_131\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_132\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_133\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_134\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_135\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_136\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_137\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_138\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_139\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_140\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_141\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_142\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_143\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_144\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_145\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_146\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_147\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_148\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_149\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_150\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_151\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_152\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_153\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_58\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_59\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_60\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_61\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_62\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_63\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_64\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_65\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_66\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_67\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_68\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_69\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_70\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_71\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_72\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_73\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_74\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_75\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_76\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_77\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_78\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_79\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_80\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_81\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_82\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_83\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_84\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_85\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_86\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_87\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_88\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_89\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_90\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_91\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_92\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_93\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_94\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_95\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_96\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_97\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_98\ : STD_LOGIC;
  signal \nl_z_mul_itm_1__0_n_99\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_n_1\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_n_2\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__0_n_3\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_n_1\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_n_2\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__1_n_3\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__2_n_1\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__2_n_2\ : STD_LOGIC;
  signal \nl_z_mul_itm_1_carry__2_n_3\ : STD_LOGIC;
  signal nl_z_mul_itm_1_carry_i_1_n_0 : STD_LOGIC;
  signal nl_z_mul_itm_1_carry_i_2_n_0 : STD_LOGIC;
  signal nl_z_mul_itm_1_carry_i_3_n_0 : STD_LOGIC;
  signal nl_z_mul_itm_1_carry_n_0 : STD_LOGIC;
  signal nl_z_mul_itm_1_carry_n_1 : STD_LOGIC;
  signal nl_z_mul_itm_1_carry_n_2 : STD_LOGIC;
  signal nl_z_mul_itm_1_carry_n_3 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_100 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_101 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_102 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_103 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_104 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_105 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_106 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_107 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_108 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_109 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_110 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_111 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_112 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_113 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_114 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_115 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_116 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_117 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_118 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_119 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_120 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_121 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_122 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_123 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_124 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_125 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_126 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_127 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_128 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_129 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_130 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_131 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_132 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_133 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_134 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_135 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_136 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_137 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_138 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_139 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_140 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_141 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_142 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_143 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_144 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_145 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_146 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_147 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_148 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_149 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_150 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_151 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_152 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_153 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_58 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_59 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_60 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_61 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_62 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_63 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_64 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_65 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_66 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_67 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_68 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_69 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_70 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_71 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_72 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_73 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_74 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_75 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_76 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_77 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_78 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_79 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_80 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_81 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_82 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_83 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_84 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_85 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_86 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_87 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_88 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_89 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_90 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_91 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_92 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_93 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_94 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_95 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_96 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_97 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_98 : STD_LOGIC;
  signal nl_z_mul_itm_1_n_99 : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_10_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_11_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_12_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_13_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_14_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_15_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_16_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_17_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_17_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_17_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_17_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_18_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_19_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_1_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_1_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_1_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_20_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_21_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_22_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_22_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_22_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_22_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_23_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_24_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_25_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_26_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_27_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_27_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_27_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_27_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_28_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_29_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_2_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_2_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_2_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_30_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_31_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_32_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_32_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_32_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_32_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_33_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_34_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_35_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_36_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_37_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_38_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_39_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_3_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_3_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_3_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_3_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_4_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_4_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_4_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_4_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_5_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_6_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_7_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_8_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_i_9_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_100\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_101\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_102\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_103\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_104\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_105\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_106\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_107\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_108\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_109\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_110\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_111\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_112\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_113\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_114\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_115\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_116\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_117\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_118\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_119\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_120\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_121\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_122\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_123\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_124\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_125\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_126\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_127\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_128\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_129\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_130\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_131\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_132\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_133\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_134\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_135\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_136\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_137\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_138\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_139\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_140\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_141\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_142\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_143\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_144\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_145\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_146\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_147\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_148\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_149\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_150\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_151\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_152\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_153\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_24\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_25\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_26\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_27\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_28\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_29\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_30\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_31\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_32\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_33\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_34\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_35\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_36\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_37\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_38\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_39\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_40\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_41\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_42\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_43\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_44\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_45\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_46\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_47\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_48\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_49\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_50\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_51\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_52\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_53\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_58\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_59\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_60\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_61\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_62\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_63\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_64\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_65\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_66\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_67\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_68\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_69\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_70\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_71\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_72\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_73\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_74\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_75\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_76\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_77\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_78\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_79\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_80\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_81\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_82\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_83\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_84\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_85\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_86\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_87\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_88\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_89\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_90\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_91\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_92\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_93\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_94\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_95\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_96\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_97\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_98\ : STD_LOGIC;
  signal \nl_z_mul_nl__0_n_99\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_100\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_101\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_102\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_103\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_104\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_105\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_58\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_59\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_60\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_61\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_62\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_63\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_64\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_65\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_66\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_67\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_68\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_69\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_70\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_71\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_72\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_73\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_74\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_75\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_76\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_77\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_78\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_79\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_80\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_81\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_82\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_83\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_84\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_85\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_86\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_87\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_88\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_89\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_90\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_91\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_92\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_93\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_94\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_95\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_96\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_97\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_98\ : STD_LOGIC;
  signal \nl_z_mul_nl__1_n_99\ : STD_LOGIC;
  signal \nl_z_mul_nl__2\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \nl_z_mul_nl_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__0_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__0_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__0_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__0_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__1_n_3\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__2_n_1\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__2_n_2\ : STD_LOGIC;
  signal \nl_z_mul_nl_carry__2_n_3\ : STD_LOGIC;
  signal nl_z_mul_nl_carry_i_1_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_carry_i_2_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_carry_i_3_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_carry_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_carry_n_1 : STD_LOGIC;
  signal nl_z_mul_nl_carry_n_2 : STD_LOGIC;
  signal nl_z_mul_nl_carry_n_3 : STD_LOGIC;
  signal nl_z_mul_nl_i_10_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_11_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_12_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_13_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_14_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_15_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_16_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_17_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_18_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_19_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_20_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_21_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_22_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_23_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_2_n_1 : STD_LOGIC;
  signal nl_z_mul_nl_i_2_n_2 : STD_LOGIC;
  signal nl_z_mul_nl_i_2_n_3 : STD_LOGIC;
  signal nl_z_mul_nl_i_3_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_3_n_1 : STD_LOGIC;
  signal nl_z_mul_nl_i_3_n_2 : STD_LOGIC;
  signal nl_z_mul_nl_i_3_n_3 : STD_LOGIC;
  signal nl_z_mul_nl_i_4_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_4_n_1 : STD_LOGIC;
  signal nl_z_mul_nl_i_4_n_2 : STD_LOGIC;
  signal nl_z_mul_nl_i_4_n_3 : STD_LOGIC;
  signal nl_z_mul_nl_i_5_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_5_n_1 : STD_LOGIC;
  signal nl_z_mul_nl_i_5_n_2 : STD_LOGIC;
  signal nl_z_mul_nl_i_5_n_3 : STD_LOGIC;
  signal nl_z_mul_nl_i_8_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_i_9_n_0 : STD_LOGIC;
  signal nl_z_mul_nl_n_100 : STD_LOGIC;
  signal nl_z_mul_nl_n_101 : STD_LOGIC;
  signal nl_z_mul_nl_n_102 : STD_LOGIC;
  signal nl_z_mul_nl_n_103 : STD_LOGIC;
  signal nl_z_mul_nl_n_104 : STD_LOGIC;
  signal nl_z_mul_nl_n_105 : STD_LOGIC;
  signal nl_z_mul_nl_n_106 : STD_LOGIC;
  signal nl_z_mul_nl_n_107 : STD_LOGIC;
  signal nl_z_mul_nl_n_108 : STD_LOGIC;
  signal nl_z_mul_nl_n_109 : STD_LOGIC;
  signal nl_z_mul_nl_n_110 : STD_LOGIC;
  signal nl_z_mul_nl_n_111 : STD_LOGIC;
  signal nl_z_mul_nl_n_112 : STD_LOGIC;
  signal nl_z_mul_nl_n_113 : STD_LOGIC;
  signal nl_z_mul_nl_n_114 : STD_LOGIC;
  signal nl_z_mul_nl_n_115 : STD_LOGIC;
  signal nl_z_mul_nl_n_116 : STD_LOGIC;
  signal nl_z_mul_nl_n_117 : STD_LOGIC;
  signal nl_z_mul_nl_n_118 : STD_LOGIC;
  signal nl_z_mul_nl_n_119 : STD_LOGIC;
  signal nl_z_mul_nl_n_120 : STD_LOGIC;
  signal nl_z_mul_nl_n_121 : STD_LOGIC;
  signal nl_z_mul_nl_n_122 : STD_LOGIC;
  signal nl_z_mul_nl_n_123 : STD_LOGIC;
  signal nl_z_mul_nl_n_124 : STD_LOGIC;
  signal nl_z_mul_nl_n_125 : STD_LOGIC;
  signal nl_z_mul_nl_n_126 : STD_LOGIC;
  signal nl_z_mul_nl_n_127 : STD_LOGIC;
  signal nl_z_mul_nl_n_128 : STD_LOGIC;
  signal nl_z_mul_nl_n_129 : STD_LOGIC;
  signal nl_z_mul_nl_n_130 : STD_LOGIC;
  signal nl_z_mul_nl_n_131 : STD_LOGIC;
  signal nl_z_mul_nl_n_132 : STD_LOGIC;
  signal nl_z_mul_nl_n_133 : STD_LOGIC;
  signal nl_z_mul_nl_n_134 : STD_LOGIC;
  signal nl_z_mul_nl_n_135 : STD_LOGIC;
  signal nl_z_mul_nl_n_136 : STD_LOGIC;
  signal nl_z_mul_nl_n_137 : STD_LOGIC;
  signal nl_z_mul_nl_n_138 : STD_LOGIC;
  signal nl_z_mul_nl_n_139 : STD_LOGIC;
  signal nl_z_mul_nl_n_140 : STD_LOGIC;
  signal nl_z_mul_nl_n_141 : STD_LOGIC;
  signal nl_z_mul_nl_n_142 : STD_LOGIC;
  signal nl_z_mul_nl_n_143 : STD_LOGIC;
  signal nl_z_mul_nl_n_144 : STD_LOGIC;
  signal nl_z_mul_nl_n_145 : STD_LOGIC;
  signal nl_z_mul_nl_n_146 : STD_LOGIC;
  signal nl_z_mul_nl_n_147 : STD_LOGIC;
  signal nl_z_mul_nl_n_148 : STD_LOGIC;
  signal nl_z_mul_nl_n_149 : STD_LOGIC;
  signal nl_z_mul_nl_n_150 : STD_LOGIC;
  signal nl_z_mul_nl_n_151 : STD_LOGIC;
  signal nl_z_mul_nl_n_152 : STD_LOGIC;
  signal nl_z_mul_nl_n_153 : STD_LOGIC;
  signal nl_z_mul_nl_n_58 : STD_LOGIC;
  signal nl_z_mul_nl_n_59 : STD_LOGIC;
  signal nl_z_mul_nl_n_60 : STD_LOGIC;
  signal nl_z_mul_nl_n_61 : STD_LOGIC;
  signal nl_z_mul_nl_n_62 : STD_LOGIC;
  signal nl_z_mul_nl_n_63 : STD_LOGIC;
  signal nl_z_mul_nl_n_64 : STD_LOGIC;
  signal nl_z_mul_nl_n_65 : STD_LOGIC;
  signal nl_z_mul_nl_n_66 : STD_LOGIC;
  signal nl_z_mul_nl_n_67 : STD_LOGIC;
  signal nl_z_mul_nl_n_68 : STD_LOGIC;
  signal nl_z_mul_nl_n_69 : STD_LOGIC;
  signal nl_z_mul_nl_n_70 : STD_LOGIC;
  signal nl_z_mul_nl_n_71 : STD_LOGIC;
  signal nl_z_mul_nl_n_72 : STD_LOGIC;
  signal nl_z_mul_nl_n_73 : STD_LOGIC;
  signal nl_z_mul_nl_n_74 : STD_LOGIC;
  signal nl_z_mul_nl_n_75 : STD_LOGIC;
  signal nl_z_mul_nl_n_76 : STD_LOGIC;
  signal nl_z_mul_nl_n_77 : STD_LOGIC;
  signal nl_z_mul_nl_n_78 : STD_LOGIC;
  signal nl_z_mul_nl_n_79 : STD_LOGIC;
  signal nl_z_mul_nl_n_80 : STD_LOGIC;
  signal nl_z_mul_nl_n_81 : STD_LOGIC;
  signal nl_z_mul_nl_n_82 : STD_LOGIC;
  signal nl_z_mul_nl_n_83 : STD_LOGIC;
  signal nl_z_mul_nl_n_84 : STD_LOGIC;
  signal nl_z_mul_nl_n_85 : STD_LOGIC;
  signal nl_z_mul_nl_n_86 : STD_LOGIC;
  signal nl_z_mul_nl_n_87 : STD_LOGIC;
  signal nl_z_mul_nl_n_88 : STD_LOGIC;
  signal nl_z_mul_nl_n_89 : STD_LOGIC;
  signal nl_z_mul_nl_n_90 : STD_LOGIC;
  signal nl_z_mul_nl_n_91 : STD_LOGIC;
  signal nl_z_mul_nl_n_92 : STD_LOGIC;
  signal nl_z_mul_nl_n_93 : STD_LOGIC;
  signal nl_z_mul_nl_n_94 : STD_LOGIC;
  signal nl_z_mul_nl_n_95 : STD_LOGIC;
  signal nl_z_mul_nl_n_96 : STD_LOGIC;
  signal nl_z_mul_nl_n_97 : STD_LOGIC;
  signal nl_z_mul_nl_n_98 : STD_LOGIC;
  signal nl_z_mul_nl_n_99 : STD_LOGIC;
  signal p_buf_sva_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_buf_sva_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_buf_sva_20 : STD_LOGIC;
  signal readslicef_64_32_32_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \res_and_cse__1\ : STD_LOGIC;
  signal res_sva_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slc_32_svs_1 : STD_LOGIC;
  signal \vector__0_n_100\ : STD_LOGIC;
  signal \vector__0_n_101\ : STD_LOGIC;
  signal \vector__0_n_102\ : STD_LOGIC;
  signal \vector__0_n_103\ : STD_LOGIC;
  signal \vector__0_n_104\ : STD_LOGIC;
  signal \vector__0_n_105\ : STD_LOGIC;
  signal \vector__0_n_58\ : STD_LOGIC;
  signal \vector__0_n_59\ : STD_LOGIC;
  signal \vector__0_n_60\ : STD_LOGIC;
  signal \vector__0_n_61\ : STD_LOGIC;
  signal \vector__0_n_62\ : STD_LOGIC;
  signal \vector__0_n_63\ : STD_LOGIC;
  signal \vector__0_n_64\ : STD_LOGIC;
  signal \vector__0_n_65\ : STD_LOGIC;
  signal \vector__0_n_66\ : STD_LOGIC;
  signal \vector__0_n_67\ : STD_LOGIC;
  signal \vector__0_n_68\ : STD_LOGIC;
  signal \vector__0_n_69\ : STD_LOGIC;
  signal \vector__0_n_70\ : STD_LOGIC;
  signal \vector__0_n_71\ : STD_LOGIC;
  signal \vector__0_n_72\ : STD_LOGIC;
  signal \vector__0_n_73\ : STD_LOGIC;
  signal \vector__0_n_74\ : STD_LOGIC;
  signal \vector__0_n_75\ : STD_LOGIC;
  signal \vector__0_n_76\ : STD_LOGIC;
  signal \vector__0_n_77\ : STD_LOGIC;
  signal \vector__0_n_78\ : STD_LOGIC;
  signal \vector__0_n_79\ : STD_LOGIC;
  signal \vector__0_n_80\ : STD_LOGIC;
  signal \vector__0_n_81\ : STD_LOGIC;
  signal \vector__0_n_82\ : STD_LOGIC;
  signal \vector__0_n_83\ : STD_LOGIC;
  signal \vector__0_n_84\ : STD_LOGIC;
  signal \vector__0_n_85\ : STD_LOGIC;
  signal \vector__0_n_86\ : STD_LOGIC;
  signal \vector__0_n_87\ : STD_LOGIC;
  signal \vector__0_n_88\ : STD_LOGIC;
  signal \vector__0_n_89\ : STD_LOGIC;
  signal \vector__0_n_90\ : STD_LOGIC;
  signal \vector__0_n_91\ : STD_LOGIC;
  signal \vector__0_n_92\ : STD_LOGIC;
  signal \vector__0_n_93\ : STD_LOGIC;
  signal \vector__0_n_94\ : STD_LOGIC;
  signal \vector__0_n_95\ : STD_LOGIC;
  signal \vector__0_n_96\ : STD_LOGIC;
  signal \vector__0_n_97\ : STD_LOGIC;
  signal \vector__0_n_98\ : STD_LOGIC;
  signal \vector__0_n_99\ : STD_LOGIC;
  signal \vector__1_n_100\ : STD_LOGIC;
  signal \vector__1_n_101\ : STD_LOGIC;
  signal \vector__1_n_102\ : STD_LOGIC;
  signal \vector__1_n_103\ : STD_LOGIC;
  signal \vector__1_n_104\ : STD_LOGIC;
  signal \vector__1_n_105\ : STD_LOGIC;
  signal \vector__1_n_106\ : STD_LOGIC;
  signal \vector__1_n_107\ : STD_LOGIC;
  signal \vector__1_n_108\ : STD_LOGIC;
  signal \vector__1_n_109\ : STD_LOGIC;
  signal \vector__1_n_110\ : STD_LOGIC;
  signal \vector__1_n_111\ : STD_LOGIC;
  signal \vector__1_n_112\ : STD_LOGIC;
  signal \vector__1_n_113\ : STD_LOGIC;
  signal \vector__1_n_114\ : STD_LOGIC;
  signal \vector__1_n_115\ : STD_LOGIC;
  signal \vector__1_n_116\ : STD_LOGIC;
  signal \vector__1_n_117\ : STD_LOGIC;
  signal \vector__1_n_118\ : STD_LOGIC;
  signal \vector__1_n_119\ : STD_LOGIC;
  signal \vector__1_n_120\ : STD_LOGIC;
  signal \vector__1_n_121\ : STD_LOGIC;
  signal \vector__1_n_122\ : STD_LOGIC;
  signal \vector__1_n_123\ : STD_LOGIC;
  signal \vector__1_n_124\ : STD_LOGIC;
  signal \vector__1_n_125\ : STD_LOGIC;
  signal \vector__1_n_126\ : STD_LOGIC;
  signal \vector__1_n_127\ : STD_LOGIC;
  signal \vector__1_n_128\ : STD_LOGIC;
  signal \vector__1_n_129\ : STD_LOGIC;
  signal \vector__1_n_130\ : STD_LOGIC;
  signal \vector__1_n_131\ : STD_LOGIC;
  signal \vector__1_n_132\ : STD_LOGIC;
  signal \vector__1_n_133\ : STD_LOGIC;
  signal \vector__1_n_134\ : STD_LOGIC;
  signal \vector__1_n_135\ : STD_LOGIC;
  signal \vector__1_n_136\ : STD_LOGIC;
  signal \vector__1_n_137\ : STD_LOGIC;
  signal \vector__1_n_138\ : STD_LOGIC;
  signal \vector__1_n_139\ : STD_LOGIC;
  signal \vector__1_n_140\ : STD_LOGIC;
  signal \vector__1_n_141\ : STD_LOGIC;
  signal \vector__1_n_142\ : STD_LOGIC;
  signal \vector__1_n_143\ : STD_LOGIC;
  signal \vector__1_n_144\ : STD_LOGIC;
  signal \vector__1_n_145\ : STD_LOGIC;
  signal \vector__1_n_146\ : STD_LOGIC;
  signal \vector__1_n_147\ : STD_LOGIC;
  signal \vector__1_n_148\ : STD_LOGIC;
  signal \vector__1_n_149\ : STD_LOGIC;
  signal \vector__1_n_150\ : STD_LOGIC;
  signal \vector__1_n_151\ : STD_LOGIC;
  signal \vector__1_n_152\ : STD_LOGIC;
  signal \vector__1_n_153\ : STD_LOGIC;
  signal \vector__1_n_58\ : STD_LOGIC;
  signal \vector__1_n_59\ : STD_LOGIC;
  signal \vector__1_n_60\ : STD_LOGIC;
  signal \vector__1_n_61\ : STD_LOGIC;
  signal \vector__1_n_62\ : STD_LOGIC;
  signal \vector__1_n_63\ : STD_LOGIC;
  signal \vector__1_n_64\ : STD_LOGIC;
  signal \vector__1_n_65\ : STD_LOGIC;
  signal \vector__1_n_66\ : STD_LOGIC;
  signal \vector__1_n_67\ : STD_LOGIC;
  signal \vector__1_n_68\ : STD_LOGIC;
  signal \vector__1_n_69\ : STD_LOGIC;
  signal \vector__1_n_70\ : STD_LOGIC;
  signal \vector__1_n_71\ : STD_LOGIC;
  signal \vector__1_n_72\ : STD_LOGIC;
  signal \vector__1_n_73\ : STD_LOGIC;
  signal \vector__1_n_74\ : STD_LOGIC;
  signal \vector__1_n_75\ : STD_LOGIC;
  signal \vector__1_n_76\ : STD_LOGIC;
  signal \vector__1_n_77\ : STD_LOGIC;
  signal \vector__1_n_78\ : STD_LOGIC;
  signal \vector__1_n_79\ : STD_LOGIC;
  signal \vector__1_n_80\ : STD_LOGIC;
  signal \vector__1_n_81\ : STD_LOGIC;
  signal \vector__1_n_82\ : STD_LOGIC;
  signal \vector__1_n_83\ : STD_LOGIC;
  signal \vector__1_n_84\ : STD_LOGIC;
  signal \vector__1_n_85\ : STD_LOGIC;
  signal \vector__1_n_86\ : STD_LOGIC;
  signal \vector__1_n_87\ : STD_LOGIC;
  signal \vector__1_n_88\ : STD_LOGIC;
  signal \vector__1_n_89\ : STD_LOGIC;
  signal \vector__1_n_90\ : STD_LOGIC;
  signal \vector__1_n_91\ : STD_LOGIC;
  signal \vector__1_n_92\ : STD_LOGIC;
  signal \vector__1_n_93\ : STD_LOGIC;
  signal \vector__1_n_94\ : STD_LOGIC;
  signal \vector__1_n_95\ : STD_LOGIC;
  signal \vector__1_n_96\ : STD_LOGIC;
  signal \vector__1_n_97\ : STD_LOGIC;
  signal \vector__1_n_98\ : STD_LOGIC;
  signal \vector__1_n_99\ : STD_LOGIC;
  signal \vector__2_n_100\ : STD_LOGIC;
  signal \vector__2_n_101\ : STD_LOGIC;
  signal \vector__2_n_102\ : STD_LOGIC;
  signal \vector__2_n_103\ : STD_LOGIC;
  signal \vector__2_n_104\ : STD_LOGIC;
  signal \vector__2_n_105\ : STD_LOGIC;
  signal \vector__2_n_58\ : STD_LOGIC;
  signal \vector__2_n_59\ : STD_LOGIC;
  signal \vector__2_n_60\ : STD_LOGIC;
  signal \vector__2_n_61\ : STD_LOGIC;
  signal \vector__2_n_62\ : STD_LOGIC;
  signal \vector__2_n_63\ : STD_LOGIC;
  signal \vector__2_n_64\ : STD_LOGIC;
  signal \vector__2_n_65\ : STD_LOGIC;
  signal \vector__2_n_66\ : STD_LOGIC;
  signal \vector__2_n_67\ : STD_LOGIC;
  signal \vector__2_n_68\ : STD_LOGIC;
  signal \vector__2_n_69\ : STD_LOGIC;
  signal \vector__2_n_70\ : STD_LOGIC;
  signal \vector__2_n_71\ : STD_LOGIC;
  signal \vector__2_n_72\ : STD_LOGIC;
  signal \vector__2_n_73\ : STD_LOGIC;
  signal \vector__2_n_74\ : STD_LOGIC;
  signal \vector__2_n_75\ : STD_LOGIC;
  signal \vector__2_n_76\ : STD_LOGIC;
  signal \vector__2_n_77\ : STD_LOGIC;
  signal \vector__2_n_78\ : STD_LOGIC;
  signal \vector__2_n_79\ : STD_LOGIC;
  signal \vector__2_n_80\ : STD_LOGIC;
  signal \vector__2_n_81\ : STD_LOGIC;
  signal \vector__2_n_82\ : STD_LOGIC;
  signal \vector__2_n_83\ : STD_LOGIC;
  signal \vector__2_n_84\ : STD_LOGIC;
  signal \vector__2_n_85\ : STD_LOGIC;
  signal \vector__2_n_86\ : STD_LOGIC;
  signal \vector__2_n_87\ : STD_LOGIC;
  signal \vector__2_n_88\ : STD_LOGIC;
  signal \vector__2_n_89\ : STD_LOGIC;
  signal \vector__2_n_90\ : STD_LOGIC;
  signal \vector__2_n_91\ : STD_LOGIC;
  signal \vector__2_n_92\ : STD_LOGIC;
  signal \vector__2_n_93\ : STD_LOGIC;
  signal \vector__2_n_94\ : STD_LOGIC;
  signal \vector__2_n_95\ : STD_LOGIC;
  signal \vector__2_n_96\ : STD_LOGIC;
  signal \vector__2_n_97\ : STD_LOGIC;
  signal \vector__2_n_98\ : STD_LOGIC;
  signal \vector__2_n_99\ : STD_LOGIC;
  signal vector_n_100 : STD_LOGIC;
  signal vector_n_101 : STD_LOGIC;
  signal vector_n_102 : STD_LOGIC;
  signal vector_n_103 : STD_LOGIC;
  signal vector_n_104 : STD_LOGIC;
  signal vector_n_105 : STD_LOGIC;
  signal vector_n_106 : STD_LOGIC;
  signal vector_n_107 : STD_LOGIC;
  signal vector_n_108 : STD_LOGIC;
  signal vector_n_109 : STD_LOGIC;
  signal vector_n_110 : STD_LOGIC;
  signal vector_n_111 : STD_LOGIC;
  signal vector_n_112 : STD_LOGIC;
  signal vector_n_113 : STD_LOGIC;
  signal vector_n_114 : STD_LOGIC;
  signal vector_n_115 : STD_LOGIC;
  signal vector_n_116 : STD_LOGIC;
  signal vector_n_117 : STD_LOGIC;
  signal vector_n_118 : STD_LOGIC;
  signal vector_n_119 : STD_LOGIC;
  signal vector_n_120 : STD_LOGIC;
  signal vector_n_121 : STD_LOGIC;
  signal vector_n_122 : STD_LOGIC;
  signal vector_n_123 : STD_LOGIC;
  signal vector_n_124 : STD_LOGIC;
  signal vector_n_125 : STD_LOGIC;
  signal vector_n_126 : STD_LOGIC;
  signal vector_n_127 : STD_LOGIC;
  signal vector_n_128 : STD_LOGIC;
  signal vector_n_129 : STD_LOGIC;
  signal vector_n_130 : STD_LOGIC;
  signal vector_n_131 : STD_LOGIC;
  signal vector_n_132 : STD_LOGIC;
  signal vector_n_133 : STD_LOGIC;
  signal vector_n_134 : STD_LOGIC;
  signal vector_n_135 : STD_LOGIC;
  signal vector_n_136 : STD_LOGIC;
  signal vector_n_137 : STD_LOGIC;
  signal vector_n_138 : STD_LOGIC;
  signal vector_n_139 : STD_LOGIC;
  signal vector_n_140 : STD_LOGIC;
  signal vector_n_141 : STD_LOGIC;
  signal vector_n_142 : STD_LOGIC;
  signal vector_n_143 : STD_LOGIC;
  signal vector_n_144 : STD_LOGIC;
  signal vector_n_145 : STD_LOGIC;
  signal vector_n_146 : STD_LOGIC;
  signal vector_n_147 : STD_LOGIC;
  signal vector_n_148 : STD_LOGIC;
  signal vector_n_149 : STD_LOGIC;
  signal vector_n_150 : STD_LOGIC;
  signal vector_n_151 : STD_LOGIC;
  signal vector_n_152 : STD_LOGIC;
  signal vector_n_153 : STD_LOGIC;
  signal vector_n_58 : STD_LOGIC;
  signal vector_n_59 : STD_LOGIC;
  signal vector_n_60 : STD_LOGIC;
  signal vector_n_61 : STD_LOGIC;
  signal vector_n_62 : STD_LOGIC;
  signal vector_n_63 : STD_LOGIC;
  signal vector_n_64 : STD_LOGIC;
  signal vector_n_65 : STD_LOGIC;
  signal vector_n_66 : STD_LOGIC;
  signal vector_n_67 : STD_LOGIC;
  signal vector_n_68 : STD_LOGIC;
  signal vector_n_69 : STD_LOGIC;
  signal vector_n_70 : STD_LOGIC;
  signal vector_n_71 : STD_LOGIC;
  signal vector_n_72 : STD_LOGIC;
  signal vector_n_73 : STD_LOGIC;
  signal vector_n_74 : STD_LOGIC;
  signal vector_n_75 : STD_LOGIC;
  signal vector_n_76 : STD_LOGIC;
  signal vector_n_77 : STD_LOGIC;
  signal vector_n_78 : STD_LOGIC;
  signal vector_n_79 : STD_LOGIC;
  signal vector_n_80 : STD_LOGIC;
  signal vector_n_81 : STD_LOGIC;
  signal vector_n_82 : STD_LOGIC;
  signal vector_n_83 : STD_LOGIC;
  signal vector_n_84 : STD_LOGIC;
  signal vector_n_85 : STD_LOGIC;
  signal vector_n_86 : STD_LOGIC;
  signal vector_n_87 : STD_LOGIC;
  signal vector_n_88 : STD_LOGIC;
  signal vector_n_89 : STD_LOGIC;
  signal vector_n_90 : STD_LOGIC;
  signal vector_n_91 : STD_LOGIC;
  signal vector_n_92 : STD_LOGIC;
  signal vector_n_93 : STD_LOGIC;
  signal vector_n_94 : STD_LOGIC;
  signal vector_n_95 : STD_LOGIC;
  signal vector_n_96 : STD_LOGIC;
  signal vector_n_97 : STD_LOGIC;
  signal vector_n_98 : STD_LOGIC;
  signal vector_n_99 : STD_LOGIC;
  signal \z_mul_itm_1_reg[0]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[10]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[11]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[12]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[13]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[14]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[15]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[16]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[1]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[2]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[3]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[4]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[5]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[6]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[7]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[8]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg[9]__0_n_0\ : STD_LOGIC;
  signal \z_mul_itm_1_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal z_mul_itm_1_reg_n_100 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_101 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_102 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_103 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_104 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_105 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_58 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_59 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_60 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_61 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_62 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_63 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_64 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_65 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_66 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_67 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_68 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_69 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_70 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_71 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_72 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_73 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_74 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_75 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_76 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_77 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_78 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_79 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_80 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_81 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_82 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_83 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_84 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_85 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_86 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_87 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_88 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_89 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_90 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_91 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_92 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_93 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_94 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_95 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_96 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_97 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_98 : STD_LOGIC;
  signal z_mul_itm_1_reg_n_99 : STD_LOGIC;
  signal NLW_nl_if_acc_1_nl_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_if_acc_1_nl_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nl_if_acc_nl_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nl_res_sva_3_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_nl_z_mul_itm_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_itm_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_itm_1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_itm_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_itm_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_itm_1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_itm_1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_nl_z_mul_itm_1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_nl_z_mul_itm_1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_itm_1__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_itm_1__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_itm_1__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_itm_1__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_itm_1__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_itm_1__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_itm_1__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_nl_z_mul_itm_1__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_nl_z_mul_itm_1__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_itm_1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_nl_z_mul_nl_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_nl_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_nl_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_nl_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_nl_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_nl_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_mul_nl_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_nl_z_mul_nl_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_nl_z_mul_nl_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_nl__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_nl_z_mul_nl__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_nl__0_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_nl__0_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_nl__0_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_nl__0_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_nl__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_nl_z_mul_nl__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_nl_z_mul_nl__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_nl_z_mul_nl__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nl_z_mul_nl__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_nl_z_mul_nl_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_nl_z_mul_nl_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vector_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_vector_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_vector_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_vector_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_vector__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_vector__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_vector__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_vector__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_vector__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_vector__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vector__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_z_mul_itm_1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_itm_1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_itm_1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_itm_1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_itm_1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_itm_1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_mul_itm_1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_z_mul_itm_1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_z_mul_itm_1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_z_mul_itm_1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of nl_if_acc_nl_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_if_acc_nl_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of nl_res_sva_3_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_3_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_3_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_3_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_3_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_3_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_3_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_res_sva_3_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of nl_z_mul_itm_1 : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \nl_z_mul_itm_1__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of nl_z_mul_itm_1_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_itm_1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_itm_1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_itm_1_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of nl_z_mul_nl : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \nl_z_mul_nl__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_27\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_32\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl__0_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \nl_z_mul_nl__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute ADDER_THRESHOLD of nl_z_mul_nl_carry : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nl_z_mul_nl_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of nl_z_mul_nl_i_2 : label is 35;
  attribute ADDER_THRESHOLD of nl_z_mul_nl_i_3 : label is 35;
  attribute ADDER_THRESHOLD of nl_z_mul_nl_i_4 : label is 35;
  attribute ADDER_THRESHOLD of nl_z_mul_nl_i_5 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of vector : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \vector__0\ : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \vector__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \vector__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of z_mul_itm_1_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
begin
  asn_itm_1 <= \^asn_itm_1\;
  main_stage_0_2 <= \^main_stage_0_2\;
asn_itm_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => asn_itm_1_reg_0,
      Q => \^asn_itm_1\,
      R => rst
    );
main_stage_0_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => main_stage_0_2_reg_0,
      Q => \^main_stage_0_2\,
      R => rst
    );
nl_if_acc_1_nl_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nl_if_acc_1_nl_carry_n_0,
      CO(2) => nl_if_acc_1_nl_carry_n_1,
      CO(1) => nl_if_acc_1_nl_carry_n_2,
      CO(0) => nl_if_acc_1_nl_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => nl_res_sva_3(3 downto 0),
      O(3 downto 0) => NLW_nl_if_acc_1_nl_carry_O_UNCONNECTED(3 downto 0),
      S(3) => nl_if_acc_1_nl_carry_i_1_n_0,
      S(2) => nl_if_acc_1_nl_carry_i_2_n_0,
      S(1) => nl_if_acc_1_nl_carry_i_3_n_0,
      S(0) => nl_if_acc_1_nl_carry_i_4_n_0
    );
\nl_if_acc_1_nl_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nl_if_acc_1_nl_carry_n_0,
      CO(3) => \nl_if_acc_1_nl_carry__0_n_0\,
      CO(2) => \nl_if_acc_1_nl_carry__0_n_1\,
      CO(1) => \nl_if_acc_1_nl_carry__0_n_2\,
      CO(0) => \nl_if_acc_1_nl_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_res_sva_3(7 downto 4),
      O(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_if_acc_1_nl_carry__0_i_1_n_0\,
      S(2) => \nl_if_acc_1_nl_carry__0_i_2_n_0\,
      S(1) => \nl_if_acc_1_nl_carry__0_i_3_n_0\,
      S(0) => \nl_if_acc_1_nl_carry__0_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(7),
      I1 => p_buf_sva_1(7),
      O => \nl_if_acc_1_nl_carry__0_i_1_n_0\
    );
\nl_if_acc_1_nl_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(6),
      I1 => p_buf_sva_1(6),
      O => \nl_if_acc_1_nl_carry__0_i_2_n_0\
    );
\nl_if_acc_1_nl_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(5),
      I1 => p_buf_sva_1(5),
      O => \nl_if_acc_1_nl_carry__0_i_3_n_0\
    );
\nl_if_acc_1_nl_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(4),
      I1 => p_buf_sva_1(4),
      O => \nl_if_acc_1_nl_carry__0_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_1_nl_carry__0_n_0\,
      CO(3) => \nl_if_acc_1_nl_carry__1_n_0\,
      CO(2) => \nl_if_acc_1_nl_carry__1_n_1\,
      CO(1) => \nl_if_acc_1_nl_carry__1_n_2\,
      CO(0) => \nl_if_acc_1_nl_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_res_sva_3(11 downto 8),
      O(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_if_acc_1_nl_carry__1_i_1_n_0\,
      S(2) => \nl_if_acc_1_nl_carry__1_i_2_n_0\,
      S(1) => \nl_if_acc_1_nl_carry__1_i_3_n_0\,
      S(0) => \nl_if_acc_1_nl_carry__1_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(11),
      I1 => p_buf_sva_1(11),
      O => \nl_if_acc_1_nl_carry__1_i_1_n_0\
    );
\nl_if_acc_1_nl_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(10),
      I1 => p_buf_sva_1(10),
      O => \nl_if_acc_1_nl_carry__1_i_2_n_0\
    );
\nl_if_acc_1_nl_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(9),
      I1 => p_buf_sva_1(9),
      O => \nl_if_acc_1_nl_carry__1_i_3_n_0\
    );
\nl_if_acc_1_nl_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(8),
      I1 => p_buf_sva_1(8),
      O => \nl_if_acc_1_nl_carry__1_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_1_nl_carry__1_n_0\,
      CO(3) => \nl_if_acc_1_nl_carry__2_n_0\,
      CO(2) => \nl_if_acc_1_nl_carry__2_n_1\,
      CO(1) => \nl_if_acc_1_nl_carry__2_n_2\,
      CO(0) => \nl_if_acc_1_nl_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_res_sva_3(15 downto 12),
      O(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_if_acc_1_nl_carry__2_i_1_n_0\,
      S(2) => \nl_if_acc_1_nl_carry__2_i_2_n_0\,
      S(1) => \nl_if_acc_1_nl_carry__2_i_3_n_0\,
      S(0) => \nl_if_acc_1_nl_carry__2_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(15),
      I1 => p_buf_sva_1(15),
      O => \nl_if_acc_1_nl_carry__2_i_1_n_0\
    );
\nl_if_acc_1_nl_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(14),
      I1 => p_buf_sva_1(14),
      O => \nl_if_acc_1_nl_carry__2_i_2_n_0\
    );
\nl_if_acc_1_nl_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(13),
      I1 => p_buf_sva_1(13),
      O => \nl_if_acc_1_nl_carry__2_i_3_n_0\
    );
\nl_if_acc_1_nl_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(12),
      I1 => p_buf_sva_1(12),
      O => \nl_if_acc_1_nl_carry__2_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_1_nl_carry__2_n_0\,
      CO(3) => \nl_if_acc_1_nl_carry__3_n_0\,
      CO(2) => \nl_if_acc_1_nl_carry__3_n_1\,
      CO(1) => \nl_if_acc_1_nl_carry__3_n_2\,
      CO(0) => \nl_if_acc_1_nl_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_res_sva_3(19 downto 16),
      O(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_if_acc_1_nl_carry__3_i_1_n_0\,
      S(2) => \nl_if_acc_1_nl_carry__3_i_2_n_0\,
      S(1) => \nl_if_acc_1_nl_carry__3_i_3_n_0\,
      S(0) => \nl_if_acc_1_nl_carry__3_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(19),
      I1 => p_buf_sva_1(19),
      O => \nl_if_acc_1_nl_carry__3_i_1_n_0\
    );
\nl_if_acc_1_nl_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(18),
      I1 => p_buf_sva_1(18),
      O => \nl_if_acc_1_nl_carry__3_i_2_n_0\
    );
\nl_if_acc_1_nl_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(17),
      I1 => p_buf_sva_1(17),
      O => \nl_if_acc_1_nl_carry__3_i_3_n_0\
    );
\nl_if_acc_1_nl_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(16),
      I1 => p_buf_sva_1(16),
      O => \nl_if_acc_1_nl_carry__3_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_1_nl_carry__3_n_0\,
      CO(3) => \nl_if_acc_1_nl_carry__4_n_0\,
      CO(2) => \nl_if_acc_1_nl_carry__4_n_1\,
      CO(1) => \nl_if_acc_1_nl_carry__4_n_2\,
      CO(0) => \nl_if_acc_1_nl_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_res_sva_3(23 downto 20),
      O(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_if_acc_1_nl_carry__4_i_1_n_0\,
      S(2) => \nl_if_acc_1_nl_carry__4_i_2_n_0\,
      S(1) => \nl_if_acc_1_nl_carry__4_i_3_n_0\,
      S(0) => \nl_if_acc_1_nl_carry__4_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(23),
      I1 => p_buf_sva_1(23),
      O => \nl_if_acc_1_nl_carry__4_i_1_n_0\
    );
\nl_if_acc_1_nl_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(22),
      I1 => p_buf_sva_1(22),
      O => \nl_if_acc_1_nl_carry__4_i_2_n_0\
    );
\nl_if_acc_1_nl_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(21),
      I1 => p_buf_sva_1(21),
      O => \nl_if_acc_1_nl_carry__4_i_3_n_0\
    );
\nl_if_acc_1_nl_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(20),
      I1 => p_buf_sva_1(20),
      O => \nl_if_acc_1_nl_carry__4_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_1_nl_carry__4_n_0\,
      CO(3) => \nl_if_acc_1_nl_carry__5_n_0\,
      CO(2) => \nl_if_acc_1_nl_carry__5_n_1\,
      CO(1) => \nl_if_acc_1_nl_carry__5_n_2\,
      CO(0) => \nl_if_acc_1_nl_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_res_sva_3(27 downto 24),
      O(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_if_acc_1_nl_carry__5_i_1_n_0\,
      S(2) => \nl_if_acc_1_nl_carry__5_i_2_n_0\,
      S(1) => \nl_if_acc_1_nl_carry__5_i_3_n_0\,
      S(0) => \nl_if_acc_1_nl_carry__5_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(27),
      I1 => p_buf_sva_1(27),
      O => \nl_if_acc_1_nl_carry__5_i_1_n_0\
    );
\nl_if_acc_1_nl_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(26),
      I1 => p_buf_sva_1(26),
      O => \nl_if_acc_1_nl_carry__5_i_2_n_0\
    );
\nl_if_acc_1_nl_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(25),
      I1 => p_buf_sva_1(25),
      O => \nl_if_acc_1_nl_carry__5_i_3_n_0\
    );
\nl_if_acc_1_nl_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(24),
      I1 => p_buf_sva_1(24),
      O => \nl_if_acc_1_nl_carry__5_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_1_nl_carry__5_n_0\,
      CO(3) => \nl_if_acc_1_nl_carry__6_n_0\,
      CO(2) => \nl_if_acc_1_nl_carry__6_n_1\,
      CO(1) => \nl_if_acc_1_nl_carry__6_n_2\,
      CO(0) => \nl_if_acc_1_nl_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nl_res_sva_3(31 downto 28),
      O(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_if_acc_1_nl_carry__6_i_1_n_0\,
      S(2) => \nl_if_acc_1_nl_carry__6_i_2_n_0\,
      S(1) => \nl_if_acc_1_nl_carry__6_i_3_n_0\,
      S(0) => \nl_if_acc_1_nl_carry__6_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(31),
      I1 => p_buf_sva_1(31),
      O => \nl_if_acc_1_nl_carry__6_i_1_n_0\
    );
\nl_if_acc_1_nl_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(30),
      I1 => p_buf_sva_1(30),
      O => \nl_if_acc_1_nl_carry__6_i_2_n_0\
    );
\nl_if_acc_1_nl_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(29),
      I1 => p_buf_sva_1(29),
      O => \nl_if_acc_1_nl_carry__6_i_3_n_0\
    );
\nl_if_acc_1_nl_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(28),
      I1 => p_buf_sva_1(28),
      O => \nl_if_acc_1_nl_carry__6_i_4_n_0\
    );
\nl_if_acc_1_nl_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_1_nl_carry__6_n_0\,
      CO(3 downto 0) => \NLW_nl_if_acc_1_nl_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_nl_if_acc_1_nl_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => if_acc_1_nl(32),
      S(3 downto 0) => B"0001"
    );
nl_if_acc_1_nl_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(3),
      I1 => p_buf_sva_1(3),
      O => nl_if_acc_1_nl_carry_i_1_n_0
    );
nl_if_acc_1_nl_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(2),
      I1 => p_buf_sva_1(2),
      O => nl_if_acc_1_nl_carry_i_2_n_0
    );
nl_if_acc_1_nl_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(1),
      I1 => p_buf_sva_1(1),
      O => nl_if_acc_1_nl_carry_i_3_n_0
    );
nl_if_acc_1_nl_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => nl_res_sva_3(0),
      I1 => p_buf_sva_1(0),
      O => nl_if_acc_1_nl_carry_i_4_n_0
    );
nl_if_acc_nl_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nl_if_acc_nl_carry_n_0,
      CO(2) => nl_if_acc_nl_carry_n_1,
      CO(1) => nl_if_acc_nl_carry_n_2,
      CO(0) => nl_if_acc_nl_carry_n_3,
      CYINIT => nl_if_acc_nl_carry_i_1_n_0,
      DI(3 downto 0) => res_sva_1(3 downto 0),
      O(3 downto 0) => result(3 downto 0),
      S(3) => nl_if_acc_nl_carry_i_2_n_0,
      S(2) => nl_if_acc_nl_carry_i_3_n_0,
      S(1) => nl_if_acc_nl_carry_i_4_n_0,
      S(0) => nl_if_acc_nl_carry_i_5_n_0
    );
\nl_if_acc_nl_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nl_if_acc_nl_carry_n_0,
      CO(3) => \nl_if_acc_nl_carry__0_n_0\,
      CO(2) => \nl_if_acc_nl_carry__0_n_1\,
      CO(1) => \nl_if_acc_nl_carry__0_n_2\,
      CO(0) => \nl_if_acc_nl_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => res_sva_1(7 downto 4),
      O(3 downto 0) => result(7 downto 4),
      S(3) => \nl_if_acc_nl_carry__0_i_1_n_0\,
      S(2) => \nl_if_acc_nl_carry__0_i_2_n_0\,
      S(1) => \nl_if_acc_nl_carry__0_i_3_n_0\,
      S(0) => \nl_if_acc_nl_carry__0_i_4_n_0\
    );
\nl_if_acc_nl_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(7),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(7),
      O => \nl_if_acc_nl_carry__0_i_1_n_0\
    );
\nl_if_acc_nl_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(6),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(6),
      O => \nl_if_acc_nl_carry__0_i_2_n_0\
    );
\nl_if_acc_nl_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(5),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(5),
      O => \nl_if_acc_nl_carry__0_i_3_n_0\
    );
\nl_if_acc_nl_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(4),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(4),
      O => \nl_if_acc_nl_carry__0_i_4_n_0\
    );
\nl_if_acc_nl_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_nl_carry__0_n_0\,
      CO(3) => \nl_if_acc_nl_carry__1_n_0\,
      CO(2) => \nl_if_acc_nl_carry__1_n_1\,
      CO(1) => \nl_if_acc_nl_carry__1_n_2\,
      CO(0) => \nl_if_acc_nl_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => res_sva_1(11 downto 8),
      O(3 downto 0) => result(11 downto 8),
      S(3) => \nl_if_acc_nl_carry__1_i_1_n_0\,
      S(2) => \nl_if_acc_nl_carry__1_i_2_n_0\,
      S(1) => \nl_if_acc_nl_carry__1_i_3_n_0\,
      S(0) => \nl_if_acc_nl_carry__1_i_4_n_0\
    );
\nl_if_acc_nl_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(11),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(11),
      O => \nl_if_acc_nl_carry__1_i_1_n_0\
    );
\nl_if_acc_nl_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(10),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(10),
      O => \nl_if_acc_nl_carry__1_i_2_n_0\
    );
\nl_if_acc_nl_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(9),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(9),
      O => \nl_if_acc_nl_carry__1_i_3_n_0\
    );
\nl_if_acc_nl_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(8),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(8),
      O => \nl_if_acc_nl_carry__1_i_4_n_0\
    );
\nl_if_acc_nl_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_nl_carry__1_n_0\,
      CO(3) => \nl_if_acc_nl_carry__2_n_0\,
      CO(2) => \nl_if_acc_nl_carry__2_n_1\,
      CO(1) => \nl_if_acc_nl_carry__2_n_2\,
      CO(0) => \nl_if_acc_nl_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => res_sva_1(15 downto 12),
      O(3 downto 0) => result(15 downto 12),
      S(3) => \nl_if_acc_nl_carry__2_i_1_n_0\,
      S(2) => \nl_if_acc_nl_carry__2_i_2_n_0\,
      S(1) => \nl_if_acc_nl_carry__2_i_3_n_0\,
      S(0) => \nl_if_acc_nl_carry__2_i_4_n_0\
    );
\nl_if_acc_nl_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(15),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(15),
      O => \nl_if_acc_nl_carry__2_i_1_n_0\
    );
\nl_if_acc_nl_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(14),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(14),
      O => \nl_if_acc_nl_carry__2_i_2_n_0\
    );
\nl_if_acc_nl_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(13),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(13),
      O => \nl_if_acc_nl_carry__2_i_3_n_0\
    );
\nl_if_acc_nl_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(12),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(12),
      O => \nl_if_acc_nl_carry__2_i_4_n_0\
    );
\nl_if_acc_nl_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_nl_carry__2_n_0\,
      CO(3) => \nl_if_acc_nl_carry__3_n_0\,
      CO(2) => \nl_if_acc_nl_carry__3_n_1\,
      CO(1) => \nl_if_acc_nl_carry__3_n_2\,
      CO(0) => \nl_if_acc_nl_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => res_sva_1(19 downto 16),
      O(3 downto 0) => result(19 downto 16),
      S(3) => \nl_if_acc_nl_carry__3_i_1_n_0\,
      S(2) => \nl_if_acc_nl_carry__3_i_2_n_0\,
      S(1) => \nl_if_acc_nl_carry__3_i_3_n_0\,
      S(0) => \nl_if_acc_nl_carry__3_i_4_n_0\
    );
\nl_if_acc_nl_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(19),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(19),
      O => \nl_if_acc_nl_carry__3_i_1_n_0\
    );
\nl_if_acc_nl_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(18),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(18),
      O => \nl_if_acc_nl_carry__3_i_2_n_0\
    );
\nl_if_acc_nl_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(17),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(17),
      O => \nl_if_acc_nl_carry__3_i_3_n_0\
    );
\nl_if_acc_nl_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(16),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(16),
      O => \nl_if_acc_nl_carry__3_i_4_n_0\
    );
\nl_if_acc_nl_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_nl_carry__3_n_0\,
      CO(3) => \nl_if_acc_nl_carry__4_n_0\,
      CO(2) => \nl_if_acc_nl_carry__4_n_1\,
      CO(1) => \nl_if_acc_nl_carry__4_n_2\,
      CO(0) => \nl_if_acc_nl_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => res_sva_1(23 downto 20),
      O(3 downto 0) => result(23 downto 20),
      S(3) => \nl_if_acc_nl_carry__4_i_1_n_0\,
      S(2) => \nl_if_acc_nl_carry__4_i_2_n_0\,
      S(1) => \nl_if_acc_nl_carry__4_i_3_n_0\,
      S(0) => \nl_if_acc_nl_carry__4_i_4_n_0\
    );
\nl_if_acc_nl_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(23),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(23),
      O => \nl_if_acc_nl_carry__4_i_1_n_0\
    );
\nl_if_acc_nl_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(22),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(22),
      O => \nl_if_acc_nl_carry__4_i_2_n_0\
    );
\nl_if_acc_nl_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(21),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(21),
      O => \nl_if_acc_nl_carry__4_i_3_n_0\
    );
\nl_if_acc_nl_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(20),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(20),
      O => \nl_if_acc_nl_carry__4_i_4_n_0\
    );
\nl_if_acc_nl_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_nl_carry__4_n_0\,
      CO(3) => \nl_if_acc_nl_carry__5_n_0\,
      CO(2) => \nl_if_acc_nl_carry__5_n_1\,
      CO(1) => \nl_if_acc_nl_carry__5_n_2\,
      CO(0) => \nl_if_acc_nl_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => res_sva_1(27 downto 24),
      O(3 downto 0) => result(27 downto 24),
      S(3) => \nl_if_acc_nl_carry__5_i_1_n_0\,
      S(2) => \nl_if_acc_nl_carry__5_i_2_n_0\,
      S(1) => \nl_if_acc_nl_carry__5_i_3_n_0\,
      S(0) => \nl_if_acc_nl_carry__5_i_4_n_0\
    );
\nl_if_acc_nl_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(27),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(27),
      O => \nl_if_acc_nl_carry__5_i_1_n_0\
    );
\nl_if_acc_nl_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(26),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(26),
      O => \nl_if_acc_nl_carry__5_i_2_n_0\
    );
\nl_if_acc_nl_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(25),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(25),
      O => \nl_if_acc_nl_carry__5_i_3_n_0\
    );
\nl_if_acc_nl_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(24),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(24),
      O => \nl_if_acc_nl_carry__5_i_4_n_0\
    );
\nl_if_acc_nl_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_if_acc_nl_carry__5_n_0\,
      CO(3) => \NLW_nl_if_acc_nl_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \nl_if_acc_nl_carry__6_n_1\,
      CO(1) => \nl_if_acc_nl_carry__6_n_2\,
      CO(0) => \nl_if_acc_nl_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => res_sva_1(30 downto 28),
      O(3 downto 0) => result(31 downto 28),
      S(3) => \nl_if_acc_nl_carry__6_i_1_n_0\,
      S(2) => \nl_if_acc_nl_carry__6_i_2_n_0\,
      S(1) => \nl_if_acc_nl_carry__6_i_3_n_0\,
      S(0) => \nl_if_acc_nl_carry__6_i_4_n_0\
    );
\nl_if_acc_nl_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(31),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(31),
      O => \nl_if_acc_nl_carry__6_i_1_n_0\
    );
\nl_if_acc_nl_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(30),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(30),
      O => \nl_if_acc_nl_carry__6_i_2_n_0\
    );
\nl_if_acc_nl_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(29),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(29),
      O => \nl_if_acc_nl_carry__6_i_3_n_0\
    );
\nl_if_acc_nl_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(28),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(28),
      O => \nl_if_acc_nl_carry__6_i_4_n_0\
    );
nl_if_acc_nl_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slc_32_svs_1,
      O => nl_if_acc_nl_carry_i_1_n_0
    );
nl_if_acc_nl_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(3),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(3),
      O => nl_if_acc_nl_carry_i_2_n_0
    );
nl_if_acc_nl_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(2),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(2),
      O => nl_if_acc_nl_carry_i_3_n_0
    );
nl_if_acc_nl_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(1),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(1),
      O => nl_if_acc_nl_carry_i_4_n_0
    );
nl_if_acc_nl_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => res_sva_1(0),
      I1 => slc_32_svs_1,
      I2 => p_buf_sva_2(0),
      O => nl_if_acc_nl_carry_i_5_n_0
    );
nl_res_sva_3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nl_res_sva_3_carry_n_0,
      CO(2) => nl_res_sva_3_carry_n_1,
      CO(1) => nl_res_sva_3_carry_n_2,
      CO(0) => nl_res_sva_3_carry_n_3,
      CYINIT => '1',
      DI(3) => \z_mul_itm_1_reg[3]__0_n_0\,
      DI(2) => \z_mul_itm_1_reg[2]__0_n_0\,
      DI(1) => \z_mul_itm_1_reg[1]__0_n_0\,
      DI(0) => \z_mul_itm_1_reg[0]__0_n_0\,
      O(3 downto 0) => nl_res_sva_3(3 downto 0),
      S(3) => nl_res_sva_3_carry_i_1_n_0,
      S(2) => nl_res_sva_3_carry_i_2_n_0,
      S(1) => nl_res_sva_3_carry_i_3_n_0,
      S(0) => nl_res_sva_3_carry_i_4_n_0
    );
\nl_res_sva_3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nl_res_sva_3_carry_n_0,
      CO(3) => \nl_res_sva_3_carry__0_n_0\,
      CO(2) => \nl_res_sva_3_carry__0_n_1\,
      CO(1) => \nl_res_sva_3_carry__0_n_2\,
      CO(0) => \nl_res_sva_3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \z_mul_itm_1_reg[7]__0_n_0\,
      DI(2) => \z_mul_itm_1_reg[6]__0_n_0\,
      DI(1) => \z_mul_itm_1_reg[5]__0_n_0\,
      DI(0) => \z_mul_itm_1_reg[4]__0_n_0\,
      O(3 downto 0) => nl_res_sva_3(7 downto 4),
      S(3) => \nl_res_sva_3_carry__0_i_1_n_0\,
      S(2) => \nl_res_sva_3_carry__0_i_2_n_0\,
      S(1) => \nl_res_sva_3_carry__0_i_3_n_0\,
      S(0) => \nl_res_sva_3_carry__0_i_4_n_0\
    );
\nl_res_sva_3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[7]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_98\,
      O => \nl_res_sva_3_carry__0_i_1_n_0\
    );
\nl_res_sva_3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[6]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_99\,
      O => \nl_res_sva_3_carry__0_i_2_n_0\
    );
\nl_res_sva_3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[5]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_100\,
      O => \nl_res_sva_3_carry__0_i_3_n_0\
    );
\nl_res_sva_3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[4]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_101\,
      O => \nl_res_sva_3_carry__0_i_4_n_0\
    );
\nl_res_sva_3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_res_sva_3_carry__0_n_0\,
      CO(3) => \nl_res_sva_3_carry__1_n_0\,
      CO(2) => \nl_res_sva_3_carry__1_n_1\,
      CO(1) => \nl_res_sva_3_carry__1_n_2\,
      CO(0) => \nl_res_sva_3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \z_mul_itm_1_reg[11]__0_n_0\,
      DI(2) => \z_mul_itm_1_reg[10]__0_n_0\,
      DI(1) => \z_mul_itm_1_reg[9]__0_n_0\,
      DI(0) => \z_mul_itm_1_reg[8]__0_n_0\,
      O(3 downto 0) => nl_res_sva_3(11 downto 8),
      S(3) => \nl_res_sva_3_carry__1_i_1_n_0\,
      S(2) => \nl_res_sva_3_carry__1_i_2_n_0\,
      S(1) => \nl_res_sva_3_carry__1_i_3_n_0\,
      S(0) => \nl_res_sva_3_carry__1_i_4_n_0\
    );
\nl_res_sva_3_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[11]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_94\,
      O => \nl_res_sva_3_carry__1_i_1_n_0\
    );
\nl_res_sva_3_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[10]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_95\,
      O => \nl_res_sva_3_carry__1_i_2_n_0\
    );
\nl_res_sva_3_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[9]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_96\,
      O => \nl_res_sva_3_carry__1_i_3_n_0\
    );
\nl_res_sva_3_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[8]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_97\,
      O => \nl_res_sva_3_carry__1_i_4_n_0\
    );
\nl_res_sva_3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_res_sva_3_carry__1_n_0\,
      CO(3) => \nl_res_sva_3_carry__2_n_0\,
      CO(2) => \nl_res_sva_3_carry__2_n_1\,
      CO(1) => \nl_res_sva_3_carry__2_n_2\,
      CO(0) => \nl_res_sva_3_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \z_mul_itm_1_reg[15]__0_n_0\,
      DI(2) => \z_mul_itm_1_reg[14]__0_n_0\,
      DI(1) => \z_mul_itm_1_reg[13]__0_n_0\,
      DI(0) => \z_mul_itm_1_reg[12]__0_n_0\,
      O(3 downto 0) => nl_res_sva_3(15 downto 12),
      S(3) => \nl_res_sva_3_carry__2_i_1_n_0\,
      S(2) => \nl_res_sva_3_carry__2_i_2_n_0\,
      S(1) => \nl_res_sva_3_carry__2_i_3_n_0\,
      S(0) => \nl_res_sva_3_carry__2_i_4_n_0\
    );
\nl_res_sva_3_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[15]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_90\,
      O => \nl_res_sva_3_carry__2_i_1_n_0\
    );
\nl_res_sva_3_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[14]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_91\,
      O => \nl_res_sva_3_carry__2_i_2_n_0\
    );
\nl_res_sva_3_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[13]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_92\,
      O => \nl_res_sva_3_carry__2_i_3_n_0\
    );
\nl_res_sva_3_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[12]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_93\,
      O => \nl_res_sva_3_carry__2_i_4_n_0\
    );
\nl_res_sva_3_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_res_sva_3_carry__2_n_0\,
      CO(3) => \nl_res_sva_3_carry__3_n_0\,
      CO(2) => \nl_res_sva_3_carry__3_n_1\,
      CO(1) => \nl_res_sva_3_carry__3_n_2\,
      CO(0) => \nl_res_sva_3_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \z_mul_itm_1_reg__0\(19 downto 16),
      O(3 downto 0) => nl_res_sva_3(19 downto 16),
      S(3) => \nl_res_sva_3_carry__3_i_1_n_0\,
      S(2) => \nl_res_sva_3_carry__3_i_2_n_0\,
      S(1) => \nl_res_sva_3_carry__3_i_3_n_0\,
      S(0) => \nl_res_sva_3_carry__3_i_4_n_0\
    );
\nl_res_sva_3_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(19),
      I1 => \nl_z_mul_nl__2\(19),
      O => \nl_res_sva_3_carry__3_i_1_n_0\
    );
\nl_res_sva_3_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(18),
      I1 => \nl_z_mul_nl__2\(18),
      O => \nl_res_sva_3_carry__3_i_2_n_0\
    );
\nl_res_sva_3_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(17),
      I1 => \nl_z_mul_nl__2\(17),
      O => \nl_res_sva_3_carry__3_i_3_n_0\
    );
\nl_res_sva_3_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(16),
      I1 => \nl_z_mul_nl__2\(16),
      O => \nl_res_sva_3_carry__3_i_4_n_0\
    );
\nl_res_sva_3_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_res_sva_3_carry__3_n_0\,
      CO(3) => \nl_res_sva_3_carry__4_n_0\,
      CO(2) => \nl_res_sva_3_carry__4_n_1\,
      CO(1) => \nl_res_sva_3_carry__4_n_2\,
      CO(0) => \nl_res_sva_3_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \z_mul_itm_1_reg__0\(23 downto 20),
      O(3 downto 0) => nl_res_sva_3(23 downto 20),
      S(3) => \nl_res_sva_3_carry__4_i_1_n_0\,
      S(2) => \nl_res_sva_3_carry__4_i_2_n_0\,
      S(1) => \nl_res_sva_3_carry__4_i_3_n_0\,
      S(0) => \nl_res_sva_3_carry__4_i_4_n_0\
    );
\nl_res_sva_3_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(23),
      I1 => \nl_z_mul_nl__2\(23),
      O => \nl_res_sva_3_carry__4_i_1_n_0\
    );
\nl_res_sva_3_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(22),
      I1 => \nl_z_mul_nl__2\(22),
      O => \nl_res_sva_3_carry__4_i_2_n_0\
    );
\nl_res_sva_3_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(21),
      I1 => \nl_z_mul_nl__2\(21),
      O => \nl_res_sva_3_carry__4_i_3_n_0\
    );
\nl_res_sva_3_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(20),
      I1 => \nl_z_mul_nl__2\(20),
      O => \nl_res_sva_3_carry__4_i_4_n_0\
    );
\nl_res_sva_3_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_res_sva_3_carry__4_n_0\,
      CO(3) => \nl_res_sva_3_carry__5_n_0\,
      CO(2) => \nl_res_sva_3_carry__5_n_1\,
      CO(1) => \nl_res_sva_3_carry__5_n_2\,
      CO(0) => \nl_res_sva_3_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \z_mul_itm_1_reg__0\(27 downto 24),
      O(3 downto 0) => nl_res_sva_3(27 downto 24),
      S(3) => \nl_res_sva_3_carry__5_i_1_n_0\,
      S(2) => \nl_res_sva_3_carry__5_i_2_n_0\,
      S(1) => \nl_res_sva_3_carry__5_i_3_n_0\,
      S(0) => \nl_res_sva_3_carry__5_i_4_n_0\
    );
\nl_res_sva_3_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(27),
      I1 => \nl_z_mul_nl__2\(27),
      O => \nl_res_sva_3_carry__5_i_1_n_0\
    );
\nl_res_sva_3_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(26),
      I1 => \nl_z_mul_nl__2\(26),
      O => \nl_res_sva_3_carry__5_i_2_n_0\
    );
\nl_res_sva_3_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(25),
      I1 => \nl_z_mul_nl__2\(25),
      O => \nl_res_sva_3_carry__5_i_3_n_0\
    );
\nl_res_sva_3_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(24),
      I1 => \nl_z_mul_nl__2\(24),
      O => \nl_res_sva_3_carry__5_i_4_n_0\
    );
\nl_res_sva_3_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_res_sva_3_carry__5_n_0\,
      CO(3) => \NLW_nl_res_sva_3_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \nl_res_sva_3_carry__6_n_1\,
      CO(1) => \nl_res_sva_3_carry__6_n_2\,
      CO(0) => \nl_res_sva_3_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \z_mul_itm_1_reg__0\(30 downto 28),
      O(3 downto 0) => nl_res_sva_3(31 downto 28),
      S(3) => \nl_res_sva_3_carry__6_i_1_n_0\,
      S(2) => \nl_res_sva_3_carry__6_i_2_n_0\,
      S(1) => \nl_res_sva_3_carry__6_i_3_n_0\,
      S(0) => \nl_res_sva_3_carry__6_i_4_n_0\
    );
\nl_res_sva_3_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(31),
      I1 => \nl_z_mul_nl__2\(31),
      O => \nl_res_sva_3_carry__6_i_1_n_0\
    );
\nl_res_sva_3_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(30),
      I1 => \nl_z_mul_nl__2\(30),
      O => \nl_res_sva_3_carry__6_i_2_n_0\
    );
\nl_res_sva_3_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(29),
      I1 => \nl_z_mul_nl__2\(29),
      O => \nl_res_sva_3_carry__6_i_3_n_0\
    );
\nl_res_sva_3_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg__0\(28),
      I1 => \nl_z_mul_nl__2\(28),
      O => \nl_res_sva_3_carry__6_i_4_n_0\
    );
nl_res_sva_3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[3]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_102\,
      O => nl_res_sva_3_carry_i_1_n_0
    );
nl_res_sva_3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[2]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_103\,
      O => nl_res_sva_3_carry_i_2_n_0
    );
nl_res_sva_3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[1]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_104\,
      O => nl_res_sva_3_carry_i_3_n_0
    );
nl_res_sva_3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \z_mul_itm_1_reg[0]__0_n_0\,
      I1 => \nl_z_mul_nl__0_n_105\,
      O => nl_res_sva_3_carry_i_4_n_0
    );
nl_z_mul_itm_1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \nl_z_mul_itm_1__0_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_nl_z_mul_itm_1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \out\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_nl_z_mul_itm_1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_nl_z_mul_itm_1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_nl_z_mul_itm_1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_and_1_cse,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_nl_z_mul_itm_1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_nl_z_mul_itm_1_OVERFLOW_UNCONNECTED,
      P(47) => nl_z_mul_itm_1_n_58,
      P(46) => nl_z_mul_itm_1_n_59,
      P(45) => nl_z_mul_itm_1_n_60,
      P(44) => nl_z_mul_itm_1_n_61,
      P(43) => nl_z_mul_itm_1_n_62,
      P(42) => nl_z_mul_itm_1_n_63,
      P(41) => nl_z_mul_itm_1_n_64,
      P(40) => nl_z_mul_itm_1_n_65,
      P(39) => nl_z_mul_itm_1_n_66,
      P(38) => nl_z_mul_itm_1_n_67,
      P(37) => nl_z_mul_itm_1_n_68,
      P(36) => nl_z_mul_itm_1_n_69,
      P(35) => nl_z_mul_itm_1_n_70,
      P(34) => nl_z_mul_itm_1_n_71,
      P(33) => nl_z_mul_itm_1_n_72,
      P(32) => nl_z_mul_itm_1_n_73,
      P(31) => nl_z_mul_itm_1_n_74,
      P(30) => nl_z_mul_itm_1_n_75,
      P(29) => nl_z_mul_itm_1_n_76,
      P(28) => nl_z_mul_itm_1_n_77,
      P(27) => nl_z_mul_itm_1_n_78,
      P(26) => nl_z_mul_itm_1_n_79,
      P(25) => nl_z_mul_itm_1_n_80,
      P(24) => nl_z_mul_itm_1_n_81,
      P(23) => nl_z_mul_itm_1_n_82,
      P(22) => nl_z_mul_itm_1_n_83,
      P(21) => nl_z_mul_itm_1_n_84,
      P(20) => nl_z_mul_itm_1_n_85,
      P(19) => nl_z_mul_itm_1_n_86,
      P(18) => nl_z_mul_itm_1_n_87,
      P(17) => nl_z_mul_itm_1_n_88,
      P(16) => nl_z_mul_itm_1_n_89,
      P(15) => nl_z_mul_itm_1_n_90,
      P(14) => nl_z_mul_itm_1_n_91,
      P(13) => nl_z_mul_itm_1_n_92,
      P(12) => nl_z_mul_itm_1_n_93,
      P(11) => nl_z_mul_itm_1_n_94,
      P(10) => nl_z_mul_itm_1_n_95,
      P(9) => nl_z_mul_itm_1_n_96,
      P(8) => nl_z_mul_itm_1_n_97,
      P(7) => nl_z_mul_itm_1_n_98,
      P(6) => nl_z_mul_itm_1_n_99,
      P(5) => nl_z_mul_itm_1_n_100,
      P(4) => nl_z_mul_itm_1_n_101,
      P(3) => nl_z_mul_itm_1_n_102,
      P(2) => nl_z_mul_itm_1_n_103,
      P(1) => nl_z_mul_itm_1_n_104,
      P(0) => nl_z_mul_itm_1_n_105,
      PATTERNBDETECT => NLW_nl_z_mul_itm_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_nl_z_mul_itm_1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => nl_z_mul_itm_1_n_106,
      PCOUT(46) => nl_z_mul_itm_1_n_107,
      PCOUT(45) => nl_z_mul_itm_1_n_108,
      PCOUT(44) => nl_z_mul_itm_1_n_109,
      PCOUT(43) => nl_z_mul_itm_1_n_110,
      PCOUT(42) => nl_z_mul_itm_1_n_111,
      PCOUT(41) => nl_z_mul_itm_1_n_112,
      PCOUT(40) => nl_z_mul_itm_1_n_113,
      PCOUT(39) => nl_z_mul_itm_1_n_114,
      PCOUT(38) => nl_z_mul_itm_1_n_115,
      PCOUT(37) => nl_z_mul_itm_1_n_116,
      PCOUT(36) => nl_z_mul_itm_1_n_117,
      PCOUT(35) => nl_z_mul_itm_1_n_118,
      PCOUT(34) => nl_z_mul_itm_1_n_119,
      PCOUT(33) => nl_z_mul_itm_1_n_120,
      PCOUT(32) => nl_z_mul_itm_1_n_121,
      PCOUT(31) => nl_z_mul_itm_1_n_122,
      PCOUT(30) => nl_z_mul_itm_1_n_123,
      PCOUT(29) => nl_z_mul_itm_1_n_124,
      PCOUT(28) => nl_z_mul_itm_1_n_125,
      PCOUT(27) => nl_z_mul_itm_1_n_126,
      PCOUT(26) => nl_z_mul_itm_1_n_127,
      PCOUT(25) => nl_z_mul_itm_1_n_128,
      PCOUT(24) => nl_z_mul_itm_1_n_129,
      PCOUT(23) => nl_z_mul_itm_1_n_130,
      PCOUT(22) => nl_z_mul_itm_1_n_131,
      PCOUT(21) => nl_z_mul_itm_1_n_132,
      PCOUT(20) => nl_z_mul_itm_1_n_133,
      PCOUT(19) => nl_z_mul_itm_1_n_134,
      PCOUT(18) => nl_z_mul_itm_1_n_135,
      PCOUT(17) => nl_z_mul_itm_1_n_136,
      PCOUT(16) => nl_z_mul_itm_1_n_137,
      PCOUT(15) => nl_z_mul_itm_1_n_138,
      PCOUT(14) => nl_z_mul_itm_1_n_139,
      PCOUT(13) => nl_z_mul_itm_1_n_140,
      PCOUT(12) => nl_z_mul_itm_1_n_141,
      PCOUT(11) => nl_z_mul_itm_1_n_142,
      PCOUT(10) => nl_z_mul_itm_1_n_143,
      PCOUT(9) => nl_z_mul_itm_1_n_144,
      PCOUT(8) => nl_z_mul_itm_1_n_145,
      PCOUT(7) => nl_z_mul_itm_1_n_146,
      PCOUT(6) => nl_z_mul_itm_1_n_147,
      PCOUT(5) => nl_z_mul_itm_1_n_148,
      PCOUT(4) => nl_z_mul_itm_1_n_149,
      PCOUT(3) => nl_z_mul_itm_1_n_150,
      PCOUT(2) => nl_z_mul_itm_1_n_151,
      PCOUT(1) => nl_z_mul_itm_1_n_152,
      PCOUT(0) => nl_z_mul_itm_1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_nl_z_mul_itm_1_UNDERFLOW_UNCONNECTED
    );
\nl_z_mul_itm_1__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_nl_z_mul_itm_1__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \nl_z_mul_itm_1__0_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_nl_z_mul_itm_1__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_nl_z_mul_itm_1__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_nl_z_mul_itm_1__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_nl_z_mul_itm_1__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_nl_z_mul_itm_1__0_OVERFLOW_UNCONNECTED\,
      P(47) => \nl_z_mul_itm_1__0_n_58\,
      P(46) => \nl_z_mul_itm_1__0_n_59\,
      P(45) => \nl_z_mul_itm_1__0_n_60\,
      P(44) => \nl_z_mul_itm_1__0_n_61\,
      P(43) => \nl_z_mul_itm_1__0_n_62\,
      P(42) => \nl_z_mul_itm_1__0_n_63\,
      P(41) => \nl_z_mul_itm_1__0_n_64\,
      P(40) => \nl_z_mul_itm_1__0_n_65\,
      P(39) => \nl_z_mul_itm_1__0_n_66\,
      P(38) => \nl_z_mul_itm_1__0_n_67\,
      P(37) => \nl_z_mul_itm_1__0_n_68\,
      P(36) => \nl_z_mul_itm_1__0_n_69\,
      P(35) => \nl_z_mul_itm_1__0_n_70\,
      P(34) => \nl_z_mul_itm_1__0_n_71\,
      P(33) => \nl_z_mul_itm_1__0_n_72\,
      P(32) => \nl_z_mul_itm_1__0_n_73\,
      P(31) => \nl_z_mul_itm_1__0_n_74\,
      P(30) => \nl_z_mul_itm_1__0_n_75\,
      P(29) => \nl_z_mul_itm_1__0_n_76\,
      P(28) => \nl_z_mul_itm_1__0_n_77\,
      P(27) => \nl_z_mul_itm_1__0_n_78\,
      P(26) => \nl_z_mul_itm_1__0_n_79\,
      P(25) => \nl_z_mul_itm_1__0_n_80\,
      P(24) => \nl_z_mul_itm_1__0_n_81\,
      P(23) => \nl_z_mul_itm_1__0_n_82\,
      P(22) => \nl_z_mul_itm_1__0_n_83\,
      P(21) => \nl_z_mul_itm_1__0_n_84\,
      P(20) => \nl_z_mul_itm_1__0_n_85\,
      P(19) => \nl_z_mul_itm_1__0_n_86\,
      P(18) => \nl_z_mul_itm_1__0_n_87\,
      P(17) => \nl_z_mul_itm_1__0_n_88\,
      P(16) => \nl_z_mul_itm_1__0_n_89\,
      P(15) => \nl_z_mul_itm_1__0_n_90\,
      P(14) => \nl_z_mul_itm_1__0_n_91\,
      P(13) => \nl_z_mul_itm_1__0_n_92\,
      P(12) => \nl_z_mul_itm_1__0_n_93\,
      P(11) => \nl_z_mul_itm_1__0_n_94\,
      P(10) => \nl_z_mul_itm_1__0_n_95\,
      P(9) => \nl_z_mul_itm_1__0_n_96\,
      P(8) => \nl_z_mul_itm_1__0_n_97\,
      P(7) => \nl_z_mul_itm_1__0_n_98\,
      P(6) => \nl_z_mul_itm_1__0_n_99\,
      P(5) => \nl_z_mul_itm_1__0_n_100\,
      P(4) => \nl_z_mul_itm_1__0_n_101\,
      P(3) => \nl_z_mul_itm_1__0_n_102\,
      P(2) => \nl_z_mul_itm_1__0_n_103\,
      P(1) => \nl_z_mul_itm_1__0_n_104\,
      P(0) => \nl_z_mul_itm_1__0_n_105\,
      PATTERNBDETECT => \NLW_nl_z_mul_itm_1__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_nl_z_mul_itm_1__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \nl_z_mul_itm_1__0_n_106\,
      PCOUT(46) => \nl_z_mul_itm_1__0_n_107\,
      PCOUT(45) => \nl_z_mul_itm_1__0_n_108\,
      PCOUT(44) => \nl_z_mul_itm_1__0_n_109\,
      PCOUT(43) => \nl_z_mul_itm_1__0_n_110\,
      PCOUT(42) => \nl_z_mul_itm_1__0_n_111\,
      PCOUT(41) => \nl_z_mul_itm_1__0_n_112\,
      PCOUT(40) => \nl_z_mul_itm_1__0_n_113\,
      PCOUT(39) => \nl_z_mul_itm_1__0_n_114\,
      PCOUT(38) => \nl_z_mul_itm_1__0_n_115\,
      PCOUT(37) => \nl_z_mul_itm_1__0_n_116\,
      PCOUT(36) => \nl_z_mul_itm_1__0_n_117\,
      PCOUT(35) => \nl_z_mul_itm_1__0_n_118\,
      PCOUT(34) => \nl_z_mul_itm_1__0_n_119\,
      PCOUT(33) => \nl_z_mul_itm_1__0_n_120\,
      PCOUT(32) => \nl_z_mul_itm_1__0_n_121\,
      PCOUT(31) => \nl_z_mul_itm_1__0_n_122\,
      PCOUT(30) => \nl_z_mul_itm_1__0_n_123\,
      PCOUT(29) => \nl_z_mul_itm_1__0_n_124\,
      PCOUT(28) => \nl_z_mul_itm_1__0_n_125\,
      PCOUT(27) => \nl_z_mul_itm_1__0_n_126\,
      PCOUT(26) => \nl_z_mul_itm_1__0_n_127\,
      PCOUT(25) => \nl_z_mul_itm_1__0_n_128\,
      PCOUT(24) => \nl_z_mul_itm_1__0_n_129\,
      PCOUT(23) => \nl_z_mul_itm_1__0_n_130\,
      PCOUT(22) => \nl_z_mul_itm_1__0_n_131\,
      PCOUT(21) => \nl_z_mul_itm_1__0_n_132\,
      PCOUT(20) => \nl_z_mul_itm_1__0_n_133\,
      PCOUT(19) => \nl_z_mul_itm_1__0_n_134\,
      PCOUT(18) => \nl_z_mul_itm_1__0_n_135\,
      PCOUT(17) => \nl_z_mul_itm_1__0_n_136\,
      PCOUT(16) => \nl_z_mul_itm_1__0_n_137\,
      PCOUT(15) => \nl_z_mul_itm_1__0_n_138\,
      PCOUT(14) => \nl_z_mul_itm_1__0_n_139\,
      PCOUT(13) => \nl_z_mul_itm_1__0_n_140\,
      PCOUT(12) => \nl_z_mul_itm_1__0_n_141\,
      PCOUT(11) => \nl_z_mul_itm_1__0_n_142\,
      PCOUT(10) => \nl_z_mul_itm_1__0_n_143\,
      PCOUT(9) => \nl_z_mul_itm_1__0_n_144\,
      PCOUT(8) => \nl_z_mul_itm_1__0_n_145\,
      PCOUT(7) => \nl_z_mul_itm_1__0_n_146\,
      PCOUT(6) => \nl_z_mul_itm_1__0_n_147\,
      PCOUT(5) => \nl_z_mul_itm_1__0_n_148\,
      PCOUT(4) => \nl_z_mul_itm_1__0_n_149\,
      PCOUT(3) => \nl_z_mul_itm_1__0_n_150\,
      PCOUT(2) => \nl_z_mul_itm_1__0_n_151\,
      PCOUT(1) => \nl_z_mul_itm_1__0_n_152\,
      PCOUT(0) => \nl_z_mul_itm_1__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_nl_z_mul_itm_1__0_UNDERFLOW_UNCONNECTED\
    );
nl_z_mul_itm_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nl_z_mul_itm_1_carry_n_0,
      CO(2) => nl_z_mul_itm_1_carry_n_1,
      CO(1) => nl_z_mul_itm_1_carry_n_2,
      CO(0) => nl_z_mul_itm_1_carry_n_3,
      CYINIT => '0',
      DI(3) => z_mul_itm_1_reg_n_103,
      DI(2) => z_mul_itm_1_reg_n_104,
      DI(1) => z_mul_itm_1_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => \z_mul_itm_1_reg__0\(19 downto 16),
      S(3) => nl_z_mul_itm_1_carry_i_1_n_0,
      S(2) => nl_z_mul_itm_1_carry_i_2_n_0,
      S(1) => nl_z_mul_itm_1_carry_i_3_n_0,
      S(0) => \z_mul_itm_1_reg[16]__0_n_0\
    );
\nl_z_mul_itm_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nl_z_mul_itm_1_carry_n_0,
      CO(3) => \nl_z_mul_itm_1_carry__0_n_0\,
      CO(2) => \nl_z_mul_itm_1_carry__0_n_1\,
      CO(1) => \nl_z_mul_itm_1_carry__0_n_2\,
      CO(0) => \nl_z_mul_itm_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => z_mul_itm_1_reg_n_99,
      DI(2) => z_mul_itm_1_reg_n_100,
      DI(1) => z_mul_itm_1_reg_n_101,
      DI(0) => z_mul_itm_1_reg_n_102,
      O(3 downto 0) => \z_mul_itm_1_reg__0\(23 downto 20),
      S(3) => \nl_z_mul_itm_1_carry__0_i_1_n_0\,
      S(2) => \nl_z_mul_itm_1_carry__0_i_2_n_0\,
      S(1) => \nl_z_mul_itm_1_carry__0_i_3_n_0\,
      S(0) => \nl_z_mul_itm_1_carry__0_i_4_n_0\
    );
\nl_z_mul_itm_1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_99,
      I1 => nl_z_mul_itm_1_n_99,
      O => \nl_z_mul_itm_1_carry__0_i_1_n_0\
    );
\nl_z_mul_itm_1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_100,
      I1 => nl_z_mul_itm_1_n_100,
      O => \nl_z_mul_itm_1_carry__0_i_2_n_0\
    );
\nl_z_mul_itm_1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_101,
      I1 => nl_z_mul_itm_1_n_101,
      O => \nl_z_mul_itm_1_carry__0_i_3_n_0\
    );
\nl_z_mul_itm_1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_102,
      I1 => nl_z_mul_itm_1_n_102,
      O => \nl_z_mul_itm_1_carry__0_i_4_n_0\
    );
\nl_z_mul_itm_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_itm_1_carry__0_n_0\,
      CO(3) => \nl_z_mul_itm_1_carry__1_n_0\,
      CO(2) => \nl_z_mul_itm_1_carry__1_n_1\,
      CO(1) => \nl_z_mul_itm_1_carry__1_n_2\,
      CO(0) => \nl_z_mul_itm_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => z_mul_itm_1_reg_n_95,
      DI(2) => z_mul_itm_1_reg_n_96,
      DI(1) => z_mul_itm_1_reg_n_97,
      DI(0) => z_mul_itm_1_reg_n_98,
      O(3 downto 0) => \z_mul_itm_1_reg__0\(27 downto 24),
      S(3) => \nl_z_mul_itm_1_carry__1_i_1_n_0\,
      S(2) => \nl_z_mul_itm_1_carry__1_i_2_n_0\,
      S(1) => \nl_z_mul_itm_1_carry__1_i_3_n_0\,
      S(0) => \nl_z_mul_itm_1_carry__1_i_4_n_0\
    );
\nl_z_mul_itm_1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_95,
      I1 => nl_z_mul_itm_1_n_95,
      O => \nl_z_mul_itm_1_carry__1_i_1_n_0\
    );
\nl_z_mul_itm_1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_96,
      I1 => nl_z_mul_itm_1_n_96,
      O => \nl_z_mul_itm_1_carry__1_i_2_n_0\
    );
\nl_z_mul_itm_1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_97,
      I1 => nl_z_mul_itm_1_n_97,
      O => \nl_z_mul_itm_1_carry__1_i_3_n_0\
    );
\nl_z_mul_itm_1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_98,
      I1 => nl_z_mul_itm_1_n_98,
      O => \nl_z_mul_itm_1_carry__1_i_4_n_0\
    );
\nl_z_mul_itm_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_itm_1_carry__1_n_0\,
      CO(3) => \NLW_nl_z_mul_itm_1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \nl_z_mul_itm_1_carry__2_n_1\,
      CO(1) => \nl_z_mul_itm_1_carry__2_n_2\,
      CO(0) => \nl_z_mul_itm_1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => z_mul_itm_1_reg_n_92,
      DI(1) => z_mul_itm_1_reg_n_93,
      DI(0) => z_mul_itm_1_reg_n_94,
      O(3 downto 0) => \z_mul_itm_1_reg__0\(31 downto 28),
      S(3) => \nl_z_mul_itm_1_carry__2_i_1_n_0\,
      S(2) => \nl_z_mul_itm_1_carry__2_i_2_n_0\,
      S(1) => \nl_z_mul_itm_1_carry__2_i_3_n_0\,
      S(0) => \nl_z_mul_itm_1_carry__2_i_4_n_0\
    );
\nl_z_mul_itm_1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_91,
      I1 => nl_z_mul_itm_1_n_91,
      O => \nl_z_mul_itm_1_carry__2_i_1_n_0\
    );
\nl_z_mul_itm_1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_92,
      I1 => nl_z_mul_itm_1_n_92,
      O => \nl_z_mul_itm_1_carry__2_i_2_n_0\
    );
\nl_z_mul_itm_1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_93,
      I1 => nl_z_mul_itm_1_n_93,
      O => \nl_z_mul_itm_1_carry__2_i_3_n_0\
    );
\nl_z_mul_itm_1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_94,
      I1 => nl_z_mul_itm_1_n_94,
      O => \nl_z_mul_itm_1_carry__2_i_4_n_0\
    );
nl_z_mul_itm_1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_103,
      I1 => nl_z_mul_itm_1_n_103,
      O => nl_z_mul_itm_1_carry_i_1_n_0
    );
nl_z_mul_itm_1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_104,
      I1 => nl_z_mul_itm_1_n_104,
      O => nl_z_mul_itm_1_carry_i_2_n_0
    );
nl_z_mul_itm_1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => z_mul_itm_1_reg_n_105,
      I1 => nl_z_mul_itm_1_n_105,
      O => nl_z_mul_itm_1_carry_i_3_n_0
    );
nl_z_mul_nl: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_rsc_dat(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_nl_z_mul_nl_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => readslicef_64_32_32_return(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_nl_z_mul_nl_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_nl_z_mul_nl_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_nl_z_mul_nl_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_sva0,
      CEA2 => p_and_1_cse,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_and_1_cse,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_nl_z_mul_nl_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_nl_z_mul_nl_OVERFLOW_UNCONNECTED,
      P(47) => nl_z_mul_nl_n_58,
      P(46) => nl_z_mul_nl_n_59,
      P(45) => nl_z_mul_nl_n_60,
      P(44) => nl_z_mul_nl_n_61,
      P(43) => nl_z_mul_nl_n_62,
      P(42) => nl_z_mul_nl_n_63,
      P(41) => nl_z_mul_nl_n_64,
      P(40) => nl_z_mul_nl_n_65,
      P(39) => nl_z_mul_nl_n_66,
      P(38) => nl_z_mul_nl_n_67,
      P(37) => nl_z_mul_nl_n_68,
      P(36) => nl_z_mul_nl_n_69,
      P(35) => nl_z_mul_nl_n_70,
      P(34) => nl_z_mul_nl_n_71,
      P(33) => nl_z_mul_nl_n_72,
      P(32) => nl_z_mul_nl_n_73,
      P(31) => nl_z_mul_nl_n_74,
      P(30) => nl_z_mul_nl_n_75,
      P(29) => nl_z_mul_nl_n_76,
      P(28) => nl_z_mul_nl_n_77,
      P(27) => nl_z_mul_nl_n_78,
      P(26) => nl_z_mul_nl_n_79,
      P(25) => nl_z_mul_nl_n_80,
      P(24) => nl_z_mul_nl_n_81,
      P(23) => nl_z_mul_nl_n_82,
      P(22) => nl_z_mul_nl_n_83,
      P(21) => nl_z_mul_nl_n_84,
      P(20) => nl_z_mul_nl_n_85,
      P(19) => nl_z_mul_nl_n_86,
      P(18) => nl_z_mul_nl_n_87,
      P(17) => nl_z_mul_nl_n_88,
      P(16) => nl_z_mul_nl_n_89,
      P(15) => nl_z_mul_nl_n_90,
      P(14) => nl_z_mul_nl_n_91,
      P(13) => nl_z_mul_nl_n_92,
      P(12) => nl_z_mul_nl_n_93,
      P(11) => nl_z_mul_nl_n_94,
      P(10) => nl_z_mul_nl_n_95,
      P(9) => nl_z_mul_nl_n_96,
      P(8) => nl_z_mul_nl_n_97,
      P(7) => nl_z_mul_nl_n_98,
      P(6) => nl_z_mul_nl_n_99,
      P(5) => nl_z_mul_nl_n_100,
      P(4) => nl_z_mul_nl_n_101,
      P(3) => nl_z_mul_nl_n_102,
      P(2) => nl_z_mul_nl_n_103,
      P(1) => nl_z_mul_nl_n_104,
      P(0) => nl_z_mul_nl_n_105,
      PATTERNBDETECT => NLW_nl_z_mul_nl_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_nl_z_mul_nl_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => nl_z_mul_nl_n_106,
      PCOUT(46) => nl_z_mul_nl_n_107,
      PCOUT(45) => nl_z_mul_nl_n_108,
      PCOUT(44) => nl_z_mul_nl_n_109,
      PCOUT(43) => nl_z_mul_nl_n_110,
      PCOUT(42) => nl_z_mul_nl_n_111,
      PCOUT(41) => nl_z_mul_nl_n_112,
      PCOUT(40) => nl_z_mul_nl_n_113,
      PCOUT(39) => nl_z_mul_nl_n_114,
      PCOUT(38) => nl_z_mul_nl_n_115,
      PCOUT(37) => nl_z_mul_nl_n_116,
      PCOUT(36) => nl_z_mul_nl_n_117,
      PCOUT(35) => nl_z_mul_nl_n_118,
      PCOUT(34) => nl_z_mul_nl_n_119,
      PCOUT(33) => nl_z_mul_nl_n_120,
      PCOUT(32) => nl_z_mul_nl_n_121,
      PCOUT(31) => nl_z_mul_nl_n_122,
      PCOUT(30) => nl_z_mul_nl_n_123,
      PCOUT(29) => nl_z_mul_nl_n_124,
      PCOUT(28) => nl_z_mul_nl_n_125,
      PCOUT(27) => nl_z_mul_nl_n_126,
      PCOUT(26) => nl_z_mul_nl_n_127,
      PCOUT(25) => nl_z_mul_nl_n_128,
      PCOUT(24) => nl_z_mul_nl_n_129,
      PCOUT(23) => nl_z_mul_nl_n_130,
      PCOUT(22) => nl_z_mul_nl_n_131,
      PCOUT(21) => nl_z_mul_nl_n_132,
      PCOUT(20) => nl_z_mul_nl_n_133,
      PCOUT(19) => nl_z_mul_nl_n_134,
      PCOUT(18) => nl_z_mul_nl_n_135,
      PCOUT(17) => nl_z_mul_nl_n_136,
      PCOUT(16) => nl_z_mul_nl_n_137,
      PCOUT(15) => nl_z_mul_nl_n_138,
      PCOUT(14) => nl_z_mul_nl_n_139,
      PCOUT(13) => nl_z_mul_nl_n_140,
      PCOUT(12) => nl_z_mul_nl_n_141,
      PCOUT(11) => nl_z_mul_nl_n_142,
      PCOUT(10) => nl_z_mul_nl_n_143,
      PCOUT(9) => nl_z_mul_nl_n_144,
      PCOUT(8) => nl_z_mul_nl_n_145,
      PCOUT(7) => nl_z_mul_nl_n_146,
      PCOUT(6) => nl_z_mul_nl_n_147,
      PCOUT(5) => nl_z_mul_nl_n_148,
      PCOUT(4) => nl_z_mul_nl_n_149,
      PCOUT(3) => nl_z_mul_nl_n_150,
      PCOUT(2) => nl_z_mul_nl_n_151,
      PCOUT(1) => nl_z_mul_nl_n_152,
      PCOUT(0) => nl_z_mul_nl_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_nl_z_mul_nl_UNDERFLOW_UNCONNECTED
    );
\nl_z_mul_nl__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => readslicef_64_32_32_return(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \nl_z_mul_nl__0_n_24\,
      ACOUT(28) => \nl_z_mul_nl__0_n_25\,
      ACOUT(27) => \nl_z_mul_nl__0_n_26\,
      ACOUT(26) => \nl_z_mul_nl__0_n_27\,
      ACOUT(25) => \nl_z_mul_nl__0_n_28\,
      ACOUT(24) => \nl_z_mul_nl__0_n_29\,
      ACOUT(23) => \nl_z_mul_nl__0_n_30\,
      ACOUT(22) => \nl_z_mul_nl__0_n_31\,
      ACOUT(21) => \nl_z_mul_nl__0_n_32\,
      ACOUT(20) => \nl_z_mul_nl__0_n_33\,
      ACOUT(19) => \nl_z_mul_nl__0_n_34\,
      ACOUT(18) => \nl_z_mul_nl__0_n_35\,
      ACOUT(17) => \nl_z_mul_nl__0_n_36\,
      ACOUT(16) => \nl_z_mul_nl__0_n_37\,
      ACOUT(15) => \nl_z_mul_nl__0_n_38\,
      ACOUT(14) => \nl_z_mul_nl__0_n_39\,
      ACOUT(13) => \nl_z_mul_nl__0_n_40\,
      ACOUT(12) => \nl_z_mul_nl__0_n_41\,
      ACOUT(11) => \nl_z_mul_nl__0_n_42\,
      ACOUT(10) => \nl_z_mul_nl__0_n_43\,
      ACOUT(9) => \nl_z_mul_nl__0_n_44\,
      ACOUT(8) => \nl_z_mul_nl__0_n_45\,
      ACOUT(7) => \nl_z_mul_nl__0_n_46\,
      ACOUT(6) => \nl_z_mul_nl__0_n_47\,
      ACOUT(5) => \nl_z_mul_nl__0_n_48\,
      ACOUT(4) => \nl_z_mul_nl__0_n_49\,
      ACOUT(3) => \nl_z_mul_nl__0_n_50\,
      ACOUT(2) => \nl_z_mul_nl__0_n_51\,
      ACOUT(1) => \nl_z_mul_nl__0_n_52\,
      ACOUT(0) => \nl_z_mul_nl__0_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => p_rsc_dat(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_nl_z_mul_nl__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_nl_z_mul_nl__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_nl_z_mul_nl__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => p_and_1_cse,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_sva0,
      CEB2 => p_and_1_cse,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_nl_z_mul_nl__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_nl_z_mul_nl__0_OVERFLOW_UNCONNECTED\,
      P(47) => \nl_z_mul_nl__0_n_58\,
      P(46) => \nl_z_mul_nl__0_n_59\,
      P(45) => \nl_z_mul_nl__0_n_60\,
      P(44) => \nl_z_mul_nl__0_n_61\,
      P(43) => \nl_z_mul_nl__0_n_62\,
      P(42) => \nl_z_mul_nl__0_n_63\,
      P(41) => \nl_z_mul_nl__0_n_64\,
      P(40) => \nl_z_mul_nl__0_n_65\,
      P(39) => \nl_z_mul_nl__0_n_66\,
      P(38) => \nl_z_mul_nl__0_n_67\,
      P(37) => \nl_z_mul_nl__0_n_68\,
      P(36) => \nl_z_mul_nl__0_n_69\,
      P(35) => \nl_z_mul_nl__0_n_70\,
      P(34) => \nl_z_mul_nl__0_n_71\,
      P(33) => \nl_z_mul_nl__0_n_72\,
      P(32) => \nl_z_mul_nl__0_n_73\,
      P(31) => \nl_z_mul_nl__0_n_74\,
      P(30) => \nl_z_mul_nl__0_n_75\,
      P(29) => \nl_z_mul_nl__0_n_76\,
      P(28) => \nl_z_mul_nl__0_n_77\,
      P(27) => \nl_z_mul_nl__0_n_78\,
      P(26) => \nl_z_mul_nl__0_n_79\,
      P(25) => \nl_z_mul_nl__0_n_80\,
      P(24) => \nl_z_mul_nl__0_n_81\,
      P(23) => \nl_z_mul_nl__0_n_82\,
      P(22) => \nl_z_mul_nl__0_n_83\,
      P(21) => \nl_z_mul_nl__0_n_84\,
      P(20) => \nl_z_mul_nl__0_n_85\,
      P(19) => \nl_z_mul_nl__0_n_86\,
      P(18) => \nl_z_mul_nl__0_n_87\,
      P(17) => \nl_z_mul_nl__0_n_88\,
      P(16) => \nl_z_mul_nl__0_n_89\,
      P(15) => \nl_z_mul_nl__0_n_90\,
      P(14) => \nl_z_mul_nl__0_n_91\,
      P(13) => \nl_z_mul_nl__0_n_92\,
      P(12) => \nl_z_mul_nl__0_n_93\,
      P(11) => \nl_z_mul_nl__0_n_94\,
      P(10) => \nl_z_mul_nl__0_n_95\,
      P(9) => \nl_z_mul_nl__0_n_96\,
      P(8) => \nl_z_mul_nl__0_n_97\,
      P(7) => \nl_z_mul_nl__0_n_98\,
      P(6) => \nl_z_mul_nl__0_n_99\,
      P(5) => \nl_z_mul_nl__0_n_100\,
      P(4) => \nl_z_mul_nl__0_n_101\,
      P(3) => \nl_z_mul_nl__0_n_102\,
      P(2) => \nl_z_mul_nl__0_n_103\,
      P(1) => \nl_z_mul_nl__0_n_104\,
      P(0) => \nl_z_mul_nl__0_n_105\,
      PATTERNBDETECT => \NLW_nl_z_mul_nl__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_nl_z_mul_nl__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \nl_z_mul_nl__0_n_106\,
      PCOUT(46) => \nl_z_mul_nl__0_n_107\,
      PCOUT(45) => \nl_z_mul_nl__0_n_108\,
      PCOUT(44) => \nl_z_mul_nl__0_n_109\,
      PCOUT(43) => \nl_z_mul_nl__0_n_110\,
      PCOUT(42) => \nl_z_mul_nl__0_n_111\,
      PCOUT(41) => \nl_z_mul_nl__0_n_112\,
      PCOUT(40) => \nl_z_mul_nl__0_n_113\,
      PCOUT(39) => \nl_z_mul_nl__0_n_114\,
      PCOUT(38) => \nl_z_mul_nl__0_n_115\,
      PCOUT(37) => \nl_z_mul_nl__0_n_116\,
      PCOUT(36) => \nl_z_mul_nl__0_n_117\,
      PCOUT(35) => \nl_z_mul_nl__0_n_118\,
      PCOUT(34) => \nl_z_mul_nl__0_n_119\,
      PCOUT(33) => \nl_z_mul_nl__0_n_120\,
      PCOUT(32) => \nl_z_mul_nl__0_n_121\,
      PCOUT(31) => \nl_z_mul_nl__0_n_122\,
      PCOUT(30) => \nl_z_mul_nl__0_n_123\,
      PCOUT(29) => \nl_z_mul_nl__0_n_124\,
      PCOUT(28) => \nl_z_mul_nl__0_n_125\,
      PCOUT(27) => \nl_z_mul_nl__0_n_126\,
      PCOUT(26) => \nl_z_mul_nl__0_n_127\,
      PCOUT(25) => \nl_z_mul_nl__0_n_128\,
      PCOUT(24) => \nl_z_mul_nl__0_n_129\,
      PCOUT(23) => \nl_z_mul_nl__0_n_130\,
      PCOUT(22) => \nl_z_mul_nl__0_n_131\,
      PCOUT(21) => \nl_z_mul_nl__0_n_132\,
      PCOUT(20) => \nl_z_mul_nl__0_n_133\,
      PCOUT(19) => \nl_z_mul_nl__0_n_134\,
      PCOUT(18) => \nl_z_mul_nl__0_n_135\,
      PCOUT(17) => \nl_z_mul_nl__0_n_136\,
      PCOUT(16) => \nl_z_mul_nl__0_n_137\,
      PCOUT(15) => \nl_z_mul_nl__0_n_138\,
      PCOUT(14) => \nl_z_mul_nl__0_n_139\,
      PCOUT(13) => \nl_z_mul_nl__0_n_140\,
      PCOUT(12) => \nl_z_mul_nl__0_n_141\,
      PCOUT(11) => \nl_z_mul_nl__0_n_142\,
      PCOUT(10) => \nl_z_mul_nl__0_n_143\,
      PCOUT(9) => \nl_z_mul_nl__0_n_144\,
      PCOUT(8) => \nl_z_mul_nl__0_n_145\,
      PCOUT(7) => \nl_z_mul_nl__0_n_146\,
      PCOUT(6) => \nl_z_mul_nl__0_n_147\,
      PCOUT(5) => \nl_z_mul_nl__0_n_148\,
      PCOUT(4) => \nl_z_mul_nl__0_n_149\,
      PCOUT(3) => \nl_z_mul_nl__0_n_150\,
      PCOUT(2) => \nl_z_mul_nl__0_n_151\,
      PCOUT(1) => \nl_z_mul_nl__0_n_152\,
      PCOUT(0) => \nl_z_mul_nl__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_nl_z_mul_nl__0_UNDERFLOW_UNCONNECTED\
    );
\nl_z_mul_nl__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_2_n_0\,
      CO(3) => \nl_z_mul_nl__0_i_1_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_1_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_1_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_75\,
      DI(2) => \vector__2_n_76\,
      DI(1) => \vector__2_n_77\,
      DI(0) => \vector__2_n_78\,
      O(3 downto 0) => readslicef_64_32_32_return(15 downto 12),
      S(3) => \nl_z_mul_nl__0_i_5_n_0\,
      S(2) => \nl_z_mul_nl__0_i_6_n_0\,
      S(1) => \nl_z_mul_nl__0_i_7_n_0\,
      S(0) => \nl_z_mul_nl__0_i_8_n_0\
    );
\nl_z_mul_nl__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_80\,
      I1 => \vector__0_n_97\,
      O => \nl_z_mul_nl__0_i_10_n_0\
    );
\nl_z_mul_nl__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_81\,
      I1 => \vector__0_n_98\,
      O => \nl_z_mul_nl__0_i_11_n_0\
    );
\nl_z_mul_nl__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_82\,
      I1 => \vector__0_n_99\,
      O => \nl_z_mul_nl__0_i_12_n_0\
    );
\nl_z_mul_nl__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_83\,
      I1 => \vector__0_n_100\,
      O => \nl_z_mul_nl__0_i_13_n_0\
    );
\nl_z_mul_nl__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_84\,
      I1 => \vector__0_n_101\,
      O => \nl_z_mul_nl__0_i_14_n_0\
    );
\nl_z_mul_nl__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_85\,
      I1 => \vector__0_n_102\,
      O => \nl_z_mul_nl__0_i_15_n_0\
    );
\nl_z_mul_nl__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_86\,
      I1 => \vector__0_n_103\,
      O => \nl_z_mul_nl__0_i_16_n_0\
    );
\nl_z_mul_nl__0_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_22_n_0\,
      CO(3) => \nl_z_mul_nl__0_i_17_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_17_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_17_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_91\,
      DI(2) => \vector__2_n_92\,
      DI(1) => \vector__2_n_93\,
      DI(0) => \vector__2_n_94\,
      O(3 downto 0) => \NLW_nl_z_mul_nl__0_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_z_mul_nl__0_i_23_n_0\,
      S(2) => \nl_z_mul_nl__0_i_24_n_0\,
      S(1) => \nl_z_mul_nl__0_i_25_n_0\,
      S(0) => \nl_z_mul_nl__0_i_26_n_0\
    );
\nl_z_mul_nl__0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_87\,
      I1 => \vector__0_n_104\,
      O => \nl_z_mul_nl__0_i_18_n_0\
    );
\nl_z_mul_nl__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_88\,
      I1 => \vector__0_n_105\,
      O => \nl_z_mul_nl__0_i_19_n_0\
    );
\nl_z_mul_nl__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_3_n_0\,
      CO(3) => \nl_z_mul_nl__0_i_2_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_2_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_2_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_79\,
      DI(2) => \vector__2_n_80\,
      DI(1) => \vector__2_n_81\,
      DI(0) => \vector__2_n_82\,
      O(3 downto 0) => readslicef_64_32_32_return(11 downto 8),
      S(3) => \nl_z_mul_nl__0_i_9_n_0\,
      S(2) => \nl_z_mul_nl__0_i_10_n_0\,
      S(1) => \nl_z_mul_nl__0_i_11_n_0\,
      S(0) => \nl_z_mul_nl__0_i_12_n_0\
    );
\nl_z_mul_nl__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_89\,
      I1 => vector_n_89,
      O => \nl_z_mul_nl__0_i_20_n_0\
    );
\nl_z_mul_nl__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_90\,
      I1 => vector_n_90,
      O => \nl_z_mul_nl__0_i_21_n_0\
    );
\nl_z_mul_nl__0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_27_n_0\,
      CO(3) => \nl_z_mul_nl__0_i_22_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_22_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_22_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_95\,
      DI(2) => \vector__2_n_96\,
      DI(1) => \vector__2_n_97\,
      DI(0) => \vector__2_n_98\,
      O(3 downto 0) => \NLW_nl_z_mul_nl__0_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_z_mul_nl__0_i_28_n_0\,
      S(2) => \nl_z_mul_nl__0_i_29_n_0\,
      S(1) => \nl_z_mul_nl__0_i_30_n_0\,
      S(0) => \nl_z_mul_nl__0_i_31_n_0\
    );
\nl_z_mul_nl__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_91\,
      I1 => vector_n_91,
      O => \nl_z_mul_nl__0_i_23_n_0\
    );
\nl_z_mul_nl__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_92\,
      I1 => vector_n_92,
      O => \nl_z_mul_nl__0_i_24_n_0\
    );
\nl_z_mul_nl__0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_93\,
      I1 => vector_n_93,
      O => \nl_z_mul_nl__0_i_25_n_0\
    );
\nl_z_mul_nl__0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_94\,
      I1 => vector_n_94,
      O => \nl_z_mul_nl__0_i_26_n_0\
    );
\nl_z_mul_nl__0_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_32_n_0\,
      CO(3) => \nl_z_mul_nl__0_i_27_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_27_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_27_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_99\,
      DI(2) => \vector__2_n_100\,
      DI(1) => \vector__2_n_101\,
      DI(0) => \vector__2_n_102\,
      O(3 downto 0) => \NLW_nl_z_mul_nl__0_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_z_mul_nl__0_i_33_n_0\,
      S(2) => \nl_z_mul_nl__0_i_34_n_0\,
      S(1) => \nl_z_mul_nl__0_i_35_n_0\,
      S(0) => \nl_z_mul_nl__0_i_36_n_0\
    );
\nl_z_mul_nl__0_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_95\,
      I1 => vector_n_95,
      O => \nl_z_mul_nl__0_i_28_n_0\
    );
\nl_z_mul_nl__0_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_96\,
      I1 => vector_n_96,
      O => \nl_z_mul_nl__0_i_29_n_0\
    );
\nl_z_mul_nl__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_4_n_0\,
      CO(3) => \nl_z_mul_nl__0_i_3_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_3_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_3_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_83\,
      DI(2) => \vector__2_n_84\,
      DI(1) => \vector__2_n_85\,
      DI(0) => \vector__2_n_86\,
      O(3 downto 0) => readslicef_64_32_32_return(7 downto 4),
      S(3) => \nl_z_mul_nl__0_i_13_n_0\,
      S(2) => \nl_z_mul_nl__0_i_14_n_0\,
      S(1) => \nl_z_mul_nl__0_i_15_n_0\,
      S(0) => \nl_z_mul_nl__0_i_16_n_0\
    );
\nl_z_mul_nl__0_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_97\,
      I1 => vector_n_97,
      O => \nl_z_mul_nl__0_i_30_n_0\
    );
\nl_z_mul_nl__0_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_98\,
      I1 => vector_n_98,
      O => \nl_z_mul_nl__0_i_31_n_0\
    );
\nl_z_mul_nl__0_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nl_z_mul_nl__0_i_32_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_32_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_32_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_103\,
      DI(2) => \vector__2_n_104\,
      DI(1) => \vector__2_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_nl_z_mul_nl__0_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \nl_z_mul_nl__0_i_37_n_0\,
      S(2) => \nl_z_mul_nl__0_i_38_n_0\,
      S(1) => \nl_z_mul_nl__0_i_39_n_0\,
      S(0) => \vector__1_n_89\
    );
\nl_z_mul_nl__0_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_99\,
      I1 => vector_n_99,
      O => \nl_z_mul_nl__0_i_33_n_0\
    );
\nl_z_mul_nl__0_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_100\,
      I1 => vector_n_100,
      O => \nl_z_mul_nl__0_i_34_n_0\
    );
\nl_z_mul_nl__0_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_101\,
      I1 => vector_n_101,
      O => \nl_z_mul_nl__0_i_35_n_0\
    );
\nl_z_mul_nl__0_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_102\,
      I1 => vector_n_102,
      O => \nl_z_mul_nl__0_i_36_n_0\
    );
\nl_z_mul_nl__0_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_103\,
      I1 => vector_n_103,
      O => \nl_z_mul_nl__0_i_37_n_0\
    );
\nl_z_mul_nl__0_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_104\,
      I1 => vector_n_104,
      O => \nl_z_mul_nl__0_i_38_n_0\
    );
\nl_z_mul_nl__0_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_105\,
      I1 => vector_n_105,
      O => \nl_z_mul_nl__0_i_39_n_0\
    );
\nl_z_mul_nl__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_17_n_0\,
      CO(3) => \nl_z_mul_nl__0_i_4_n_0\,
      CO(2) => \nl_z_mul_nl__0_i_4_n_1\,
      CO(1) => \nl_z_mul_nl__0_i_4_n_2\,
      CO(0) => \nl_z_mul_nl__0_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \vector__2_n_87\,
      DI(2) => \vector__2_n_88\,
      DI(1) => \vector__2_n_89\,
      DI(0) => \vector__2_n_90\,
      O(3 downto 0) => readslicef_64_32_32_return(3 downto 0),
      S(3) => \nl_z_mul_nl__0_i_18_n_0\,
      S(2) => \nl_z_mul_nl__0_i_19_n_0\,
      S(1) => \nl_z_mul_nl__0_i_20_n_0\,
      S(0) => \nl_z_mul_nl__0_i_21_n_0\
    );
\nl_z_mul_nl__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_75\,
      I1 => \vector__0_n_92\,
      O => \nl_z_mul_nl__0_i_5_n_0\
    );
\nl_z_mul_nl__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_76\,
      I1 => \vector__0_n_93\,
      O => \nl_z_mul_nl__0_i_6_n_0\
    );
\nl_z_mul_nl__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_77\,
      I1 => \vector__0_n_94\,
      O => \nl_z_mul_nl__0_i_7_n_0\
    );
\nl_z_mul_nl__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_78\,
      I1 => \vector__0_n_95\,
      O => \nl_z_mul_nl__0_i_8_n_0\
    );
\nl_z_mul_nl__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_79\,
      I1 => \vector__0_n_96\,
      O => \nl_z_mul_nl__0_i_9_n_0\
    );
\nl_z_mul_nl__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \nl_z_mul_nl__0_n_24\,
      ACIN(28) => \nl_z_mul_nl__0_n_25\,
      ACIN(27) => \nl_z_mul_nl__0_n_26\,
      ACIN(26) => \nl_z_mul_nl__0_n_27\,
      ACIN(25) => \nl_z_mul_nl__0_n_28\,
      ACIN(24) => \nl_z_mul_nl__0_n_29\,
      ACIN(23) => \nl_z_mul_nl__0_n_30\,
      ACIN(22) => \nl_z_mul_nl__0_n_31\,
      ACIN(21) => \nl_z_mul_nl__0_n_32\,
      ACIN(20) => \nl_z_mul_nl__0_n_33\,
      ACIN(19) => \nl_z_mul_nl__0_n_34\,
      ACIN(18) => \nl_z_mul_nl__0_n_35\,
      ACIN(17) => \nl_z_mul_nl__0_n_36\,
      ACIN(16) => \nl_z_mul_nl__0_n_37\,
      ACIN(15) => \nl_z_mul_nl__0_n_38\,
      ACIN(14) => \nl_z_mul_nl__0_n_39\,
      ACIN(13) => \nl_z_mul_nl__0_n_40\,
      ACIN(12) => \nl_z_mul_nl__0_n_41\,
      ACIN(11) => \nl_z_mul_nl__0_n_42\,
      ACIN(10) => \nl_z_mul_nl__0_n_43\,
      ACIN(9) => \nl_z_mul_nl__0_n_44\,
      ACIN(8) => \nl_z_mul_nl__0_n_45\,
      ACIN(7) => \nl_z_mul_nl__0_n_46\,
      ACIN(6) => \nl_z_mul_nl__0_n_47\,
      ACIN(5) => \nl_z_mul_nl__0_n_48\,
      ACIN(4) => \nl_z_mul_nl__0_n_49\,
      ACIN(3) => \nl_z_mul_nl__0_n_50\,
      ACIN(2) => \nl_z_mul_nl__0_n_51\,
      ACIN(1) => \nl_z_mul_nl__0_n_52\,
      ACIN(0) => \nl_z_mul_nl__0_n_53\,
      ACOUT(29 downto 0) => \NLW_nl_z_mul_nl__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => p_rsc_dat(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_nl_z_mul_nl__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_nl_z_mul_nl__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_nl_z_mul_nl__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_sva0,
      CEB2 => p_and_1_cse,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_nl_z_mul_nl__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_nl_z_mul_nl__1_OVERFLOW_UNCONNECTED\,
      P(47) => \nl_z_mul_nl__1_n_58\,
      P(46) => \nl_z_mul_nl__1_n_59\,
      P(45) => \nl_z_mul_nl__1_n_60\,
      P(44) => \nl_z_mul_nl__1_n_61\,
      P(43) => \nl_z_mul_nl__1_n_62\,
      P(42) => \nl_z_mul_nl__1_n_63\,
      P(41) => \nl_z_mul_nl__1_n_64\,
      P(40) => \nl_z_mul_nl__1_n_65\,
      P(39) => \nl_z_mul_nl__1_n_66\,
      P(38) => \nl_z_mul_nl__1_n_67\,
      P(37) => \nl_z_mul_nl__1_n_68\,
      P(36) => \nl_z_mul_nl__1_n_69\,
      P(35) => \nl_z_mul_nl__1_n_70\,
      P(34) => \nl_z_mul_nl__1_n_71\,
      P(33) => \nl_z_mul_nl__1_n_72\,
      P(32) => \nl_z_mul_nl__1_n_73\,
      P(31) => \nl_z_mul_nl__1_n_74\,
      P(30) => \nl_z_mul_nl__1_n_75\,
      P(29) => \nl_z_mul_nl__1_n_76\,
      P(28) => \nl_z_mul_nl__1_n_77\,
      P(27) => \nl_z_mul_nl__1_n_78\,
      P(26) => \nl_z_mul_nl__1_n_79\,
      P(25) => \nl_z_mul_nl__1_n_80\,
      P(24) => \nl_z_mul_nl__1_n_81\,
      P(23) => \nl_z_mul_nl__1_n_82\,
      P(22) => \nl_z_mul_nl__1_n_83\,
      P(21) => \nl_z_mul_nl__1_n_84\,
      P(20) => \nl_z_mul_nl__1_n_85\,
      P(19) => \nl_z_mul_nl__1_n_86\,
      P(18) => \nl_z_mul_nl__1_n_87\,
      P(17) => \nl_z_mul_nl__1_n_88\,
      P(16) => \nl_z_mul_nl__1_n_89\,
      P(15) => \nl_z_mul_nl__1_n_90\,
      P(14) => \nl_z_mul_nl__1_n_91\,
      P(13) => \nl_z_mul_nl__1_n_92\,
      P(12) => \nl_z_mul_nl__1_n_93\,
      P(11) => \nl_z_mul_nl__1_n_94\,
      P(10) => \nl_z_mul_nl__1_n_95\,
      P(9) => \nl_z_mul_nl__1_n_96\,
      P(8) => \nl_z_mul_nl__1_n_97\,
      P(7) => \nl_z_mul_nl__1_n_98\,
      P(6) => \nl_z_mul_nl__1_n_99\,
      P(5) => \nl_z_mul_nl__1_n_100\,
      P(4) => \nl_z_mul_nl__1_n_101\,
      P(3) => \nl_z_mul_nl__1_n_102\,
      P(2) => \nl_z_mul_nl__1_n_103\,
      P(1) => \nl_z_mul_nl__1_n_104\,
      P(0) => \nl_z_mul_nl__1_n_105\,
      PATTERNBDETECT => \NLW_nl_z_mul_nl__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_nl_z_mul_nl__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \nl_z_mul_nl__0_n_106\,
      PCIN(46) => \nl_z_mul_nl__0_n_107\,
      PCIN(45) => \nl_z_mul_nl__0_n_108\,
      PCIN(44) => \nl_z_mul_nl__0_n_109\,
      PCIN(43) => \nl_z_mul_nl__0_n_110\,
      PCIN(42) => \nl_z_mul_nl__0_n_111\,
      PCIN(41) => \nl_z_mul_nl__0_n_112\,
      PCIN(40) => \nl_z_mul_nl__0_n_113\,
      PCIN(39) => \nl_z_mul_nl__0_n_114\,
      PCIN(38) => \nl_z_mul_nl__0_n_115\,
      PCIN(37) => \nl_z_mul_nl__0_n_116\,
      PCIN(36) => \nl_z_mul_nl__0_n_117\,
      PCIN(35) => \nl_z_mul_nl__0_n_118\,
      PCIN(34) => \nl_z_mul_nl__0_n_119\,
      PCIN(33) => \nl_z_mul_nl__0_n_120\,
      PCIN(32) => \nl_z_mul_nl__0_n_121\,
      PCIN(31) => \nl_z_mul_nl__0_n_122\,
      PCIN(30) => \nl_z_mul_nl__0_n_123\,
      PCIN(29) => \nl_z_mul_nl__0_n_124\,
      PCIN(28) => \nl_z_mul_nl__0_n_125\,
      PCIN(27) => \nl_z_mul_nl__0_n_126\,
      PCIN(26) => \nl_z_mul_nl__0_n_127\,
      PCIN(25) => \nl_z_mul_nl__0_n_128\,
      PCIN(24) => \nl_z_mul_nl__0_n_129\,
      PCIN(23) => \nl_z_mul_nl__0_n_130\,
      PCIN(22) => \nl_z_mul_nl__0_n_131\,
      PCIN(21) => \nl_z_mul_nl__0_n_132\,
      PCIN(20) => \nl_z_mul_nl__0_n_133\,
      PCIN(19) => \nl_z_mul_nl__0_n_134\,
      PCIN(18) => \nl_z_mul_nl__0_n_135\,
      PCIN(17) => \nl_z_mul_nl__0_n_136\,
      PCIN(16) => \nl_z_mul_nl__0_n_137\,
      PCIN(15) => \nl_z_mul_nl__0_n_138\,
      PCIN(14) => \nl_z_mul_nl__0_n_139\,
      PCIN(13) => \nl_z_mul_nl__0_n_140\,
      PCIN(12) => \nl_z_mul_nl__0_n_141\,
      PCIN(11) => \nl_z_mul_nl__0_n_142\,
      PCIN(10) => \nl_z_mul_nl__0_n_143\,
      PCIN(9) => \nl_z_mul_nl__0_n_144\,
      PCIN(8) => \nl_z_mul_nl__0_n_145\,
      PCIN(7) => \nl_z_mul_nl__0_n_146\,
      PCIN(6) => \nl_z_mul_nl__0_n_147\,
      PCIN(5) => \nl_z_mul_nl__0_n_148\,
      PCIN(4) => \nl_z_mul_nl__0_n_149\,
      PCIN(3) => \nl_z_mul_nl__0_n_150\,
      PCIN(2) => \nl_z_mul_nl__0_n_151\,
      PCIN(1) => \nl_z_mul_nl__0_n_152\,
      PCIN(0) => \nl_z_mul_nl__0_n_153\,
      PCOUT(47 downto 0) => \NLW_nl_z_mul_nl__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_nl_z_mul_nl__1_UNDERFLOW_UNCONNECTED\
    );
nl_z_mul_nl_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nl_z_mul_nl_carry_n_0,
      CO(2) => nl_z_mul_nl_carry_n_1,
      CO(1) => nl_z_mul_nl_carry_n_2,
      CO(0) => nl_z_mul_nl_carry_n_3,
      CYINIT => '0',
      DI(3) => \nl_z_mul_nl__1_n_103\,
      DI(2) => \nl_z_mul_nl__1_n_104\,
      DI(1) => \nl_z_mul_nl__1_n_105\,
      DI(0) => '0',
      O(3 downto 0) => \nl_z_mul_nl__2\(19 downto 16),
      S(3) => nl_z_mul_nl_carry_i_1_n_0,
      S(2) => nl_z_mul_nl_carry_i_2_n_0,
      S(1) => nl_z_mul_nl_carry_i_3_n_0,
      S(0) => \nl_z_mul_nl__0_n_89\
    );
\nl_z_mul_nl_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nl_z_mul_nl_carry_n_0,
      CO(3) => \nl_z_mul_nl_carry__0_n_0\,
      CO(2) => \nl_z_mul_nl_carry__0_n_1\,
      CO(1) => \nl_z_mul_nl_carry__0_n_2\,
      CO(0) => \nl_z_mul_nl_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \nl_z_mul_nl__1_n_99\,
      DI(2) => \nl_z_mul_nl__1_n_100\,
      DI(1) => \nl_z_mul_nl__1_n_101\,
      DI(0) => \nl_z_mul_nl__1_n_102\,
      O(3 downto 0) => \nl_z_mul_nl__2\(23 downto 20),
      S(3) => \nl_z_mul_nl_carry__0_i_1_n_0\,
      S(2) => \nl_z_mul_nl_carry__0_i_2_n_0\,
      S(1) => \nl_z_mul_nl_carry__0_i_3_n_0\,
      S(0) => \nl_z_mul_nl_carry__0_i_4_n_0\
    );
\nl_z_mul_nl_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_99\,
      I1 => nl_z_mul_nl_n_99,
      O => \nl_z_mul_nl_carry__0_i_1_n_0\
    );
\nl_z_mul_nl_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_100\,
      I1 => nl_z_mul_nl_n_100,
      O => \nl_z_mul_nl_carry__0_i_2_n_0\
    );
\nl_z_mul_nl_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_101\,
      I1 => nl_z_mul_nl_n_101,
      O => \nl_z_mul_nl_carry__0_i_3_n_0\
    );
\nl_z_mul_nl_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_102\,
      I1 => nl_z_mul_nl_n_102,
      O => \nl_z_mul_nl_carry__0_i_4_n_0\
    );
\nl_z_mul_nl_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl_carry__0_n_0\,
      CO(3) => \nl_z_mul_nl_carry__1_n_0\,
      CO(2) => \nl_z_mul_nl_carry__1_n_1\,
      CO(1) => \nl_z_mul_nl_carry__1_n_2\,
      CO(0) => \nl_z_mul_nl_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \nl_z_mul_nl__1_n_95\,
      DI(2) => \nl_z_mul_nl__1_n_96\,
      DI(1) => \nl_z_mul_nl__1_n_97\,
      DI(0) => \nl_z_mul_nl__1_n_98\,
      O(3 downto 0) => \nl_z_mul_nl__2\(27 downto 24),
      S(3) => \nl_z_mul_nl_carry__1_i_1_n_0\,
      S(2) => \nl_z_mul_nl_carry__1_i_2_n_0\,
      S(1) => \nl_z_mul_nl_carry__1_i_3_n_0\,
      S(0) => \nl_z_mul_nl_carry__1_i_4_n_0\
    );
\nl_z_mul_nl_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_95\,
      I1 => nl_z_mul_nl_n_95,
      O => \nl_z_mul_nl_carry__1_i_1_n_0\
    );
\nl_z_mul_nl_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_96\,
      I1 => nl_z_mul_nl_n_96,
      O => \nl_z_mul_nl_carry__1_i_2_n_0\
    );
\nl_z_mul_nl_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_97\,
      I1 => nl_z_mul_nl_n_97,
      O => \nl_z_mul_nl_carry__1_i_3_n_0\
    );
\nl_z_mul_nl_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_98\,
      I1 => nl_z_mul_nl_n_98,
      O => \nl_z_mul_nl_carry__1_i_4_n_0\
    );
\nl_z_mul_nl_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl_carry__1_n_0\,
      CO(3) => \NLW_nl_z_mul_nl_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \nl_z_mul_nl_carry__2_n_1\,
      CO(1) => \nl_z_mul_nl_carry__2_n_2\,
      CO(0) => \nl_z_mul_nl_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \nl_z_mul_nl__1_n_92\,
      DI(1) => \nl_z_mul_nl__1_n_93\,
      DI(0) => \nl_z_mul_nl__1_n_94\,
      O(3 downto 0) => \nl_z_mul_nl__2\(31 downto 28),
      S(3) => \nl_z_mul_nl_carry__2_i_1_n_0\,
      S(2) => \nl_z_mul_nl_carry__2_i_2_n_0\,
      S(1) => \nl_z_mul_nl_carry__2_i_3_n_0\,
      S(0) => \nl_z_mul_nl_carry__2_i_4_n_0\
    );
\nl_z_mul_nl_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_91\,
      I1 => nl_z_mul_nl_n_91,
      O => \nl_z_mul_nl_carry__2_i_1_n_0\
    );
\nl_z_mul_nl_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_92\,
      I1 => nl_z_mul_nl_n_92,
      O => \nl_z_mul_nl_carry__2_i_2_n_0\
    );
\nl_z_mul_nl_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_93\,
      I1 => nl_z_mul_nl_n_93,
      O => \nl_z_mul_nl_carry__2_i_3_n_0\
    );
\nl_z_mul_nl_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_94\,
      I1 => nl_z_mul_nl_n_94,
      O => \nl_z_mul_nl_carry__2_i_4_n_0\
    );
nl_z_mul_nl_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_103\,
      I1 => nl_z_mul_nl_n_103,
      O => nl_z_mul_nl_carry_i_1_n_0
    );
nl_z_mul_nl_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_104\,
      I1 => nl_z_mul_nl_n_104,
      O => nl_z_mul_nl_carry_i_2_n_0
    );
nl_z_mul_nl_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nl_z_mul_nl__1_n_105\,
      I1 => nl_z_mul_nl_n_105,
      O => nl_z_mul_nl_carry_i_3_n_0
    );
nl_z_mul_nl_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_61\,
      I1 => \vector__0_n_78\,
      O => nl_z_mul_nl_i_10_n_0
    );
nl_z_mul_nl_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_62\,
      I1 => \vector__0_n_79\,
      O => nl_z_mul_nl_i_11_n_0
    );
nl_z_mul_nl_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_63\,
      I1 => \vector__0_n_80\,
      O => nl_z_mul_nl_i_12_n_0
    );
nl_z_mul_nl_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_64\,
      I1 => \vector__0_n_81\,
      O => nl_z_mul_nl_i_13_n_0
    );
nl_z_mul_nl_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_65\,
      I1 => \vector__0_n_82\,
      O => nl_z_mul_nl_i_14_n_0
    );
nl_z_mul_nl_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_66\,
      I1 => \vector__0_n_83\,
      O => nl_z_mul_nl_i_15_n_0
    );
nl_z_mul_nl_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_67\,
      I1 => \vector__0_n_84\,
      O => nl_z_mul_nl_i_16_n_0
    );
nl_z_mul_nl_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_68\,
      I1 => \vector__0_n_85\,
      O => nl_z_mul_nl_i_17_n_0
    );
nl_z_mul_nl_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_69\,
      I1 => \vector__0_n_86\,
      O => nl_z_mul_nl_i_18_n_0
    );
nl_z_mul_nl_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_70\,
      I1 => \vector__0_n_87\,
      O => nl_z_mul_nl_i_19_n_0
    );
nl_z_mul_nl_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => nl_z_mul_nl_i_3_n_0,
      CO(3) => NLW_nl_z_mul_nl_i_2_CO_UNCONNECTED(3),
      CO(2) => nl_z_mul_nl_i_2_n_1,
      CO(1) => nl_z_mul_nl_i_2_n_2,
      CO(0) => nl_z_mul_nl_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \vector__2_n_60\,
      DI(1) => \vector__2_n_61\,
      DI(0) => \vector__2_n_62\,
      O(3 downto 0) => readslicef_64_32_32_return(31 downto 28),
      S(3) => nl_z_mul_nl_i_8_n_0,
      S(2) => nl_z_mul_nl_i_9_n_0,
      S(1) => nl_z_mul_nl_i_10_n_0,
      S(0) => nl_z_mul_nl_i_11_n_0
    );
nl_z_mul_nl_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_71\,
      I1 => \vector__0_n_88\,
      O => nl_z_mul_nl_i_20_n_0
    );
nl_z_mul_nl_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_72\,
      I1 => \vector__0_n_89\,
      O => nl_z_mul_nl_i_21_n_0
    );
nl_z_mul_nl_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_73\,
      I1 => \vector__0_n_90\,
      O => nl_z_mul_nl_i_22_n_0
    );
nl_z_mul_nl_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_74\,
      I1 => \vector__0_n_91\,
      O => nl_z_mul_nl_i_23_n_0
    );
nl_z_mul_nl_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => nl_z_mul_nl_i_4_n_0,
      CO(3) => nl_z_mul_nl_i_3_n_0,
      CO(2) => nl_z_mul_nl_i_3_n_1,
      CO(1) => nl_z_mul_nl_i_3_n_2,
      CO(0) => nl_z_mul_nl_i_3_n_3,
      CYINIT => '0',
      DI(3) => \vector__2_n_63\,
      DI(2) => \vector__2_n_64\,
      DI(1) => \vector__2_n_65\,
      DI(0) => \vector__2_n_66\,
      O(3 downto 0) => readslicef_64_32_32_return(27 downto 24),
      S(3) => nl_z_mul_nl_i_12_n_0,
      S(2) => nl_z_mul_nl_i_13_n_0,
      S(1) => nl_z_mul_nl_i_14_n_0,
      S(0) => nl_z_mul_nl_i_15_n_0
    );
nl_z_mul_nl_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => nl_z_mul_nl_i_5_n_0,
      CO(3) => nl_z_mul_nl_i_4_n_0,
      CO(2) => nl_z_mul_nl_i_4_n_1,
      CO(1) => nl_z_mul_nl_i_4_n_2,
      CO(0) => nl_z_mul_nl_i_4_n_3,
      CYINIT => '0',
      DI(3) => \vector__2_n_67\,
      DI(2) => \vector__2_n_68\,
      DI(1) => \vector__2_n_69\,
      DI(0) => \vector__2_n_70\,
      O(3 downto 0) => readslicef_64_32_32_return(23 downto 20),
      S(3) => nl_z_mul_nl_i_16_n_0,
      S(2) => nl_z_mul_nl_i_17_n_0,
      S(1) => nl_z_mul_nl_i_18_n_0,
      S(0) => nl_z_mul_nl_i_19_n_0
    );
nl_z_mul_nl_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => \nl_z_mul_nl__0_i_1_n_0\,
      CO(3) => nl_z_mul_nl_i_5_n_0,
      CO(2) => nl_z_mul_nl_i_5_n_1,
      CO(1) => nl_z_mul_nl_i_5_n_2,
      CO(0) => nl_z_mul_nl_i_5_n_3,
      CYINIT => '0',
      DI(3) => \vector__2_n_71\,
      DI(2) => \vector__2_n_72\,
      DI(1) => \vector__2_n_73\,
      DI(0) => \vector__2_n_74\,
      O(3 downto 0) => readslicef_64_32_32_return(19 downto 16),
      S(3) => nl_z_mul_nl_i_20_n_0,
      S(2) => nl_z_mul_nl_i_21_n_0,
      S(1) => nl_z_mul_nl_i_22_n_0,
      S(0) => nl_z_mul_nl_i_23_n_0
    );
nl_z_mul_nl_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_59\,
      I1 => \vector__0_n_76\,
      O => nl_z_mul_nl_i_8_n_0
    );
nl_z_mul_nl_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vector__2_n_60\,
      I1 => \vector__0_n_77\,
      O => nl_z_mul_nl_i_9_n_0
    );
\p_buf_sva_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(0),
      Q => p_buf_sva_1(0),
      R => '0'
    );
\p_buf_sva_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(10),
      Q => p_buf_sva_1(10),
      R => '0'
    );
\p_buf_sva_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(11),
      Q => p_buf_sva_1(11),
      R => '0'
    );
\p_buf_sva_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(12),
      Q => p_buf_sva_1(12),
      R => '0'
    );
\p_buf_sva_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(13),
      Q => p_buf_sva_1(13),
      R => '0'
    );
\p_buf_sva_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(14),
      Q => p_buf_sva_1(14),
      R => '0'
    );
\p_buf_sva_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(15),
      Q => p_buf_sva_1(15),
      R => '0'
    );
\p_buf_sva_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(16),
      Q => p_buf_sva_1(16),
      R => '0'
    );
\p_buf_sva_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(17),
      Q => p_buf_sva_1(17),
      R => '0'
    );
\p_buf_sva_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(18),
      Q => p_buf_sva_1(18),
      R => '0'
    );
\p_buf_sva_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(19),
      Q => p_buf_sva_1(19),
      R => '0'
    );
\p_buf_sva_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(1),
      Q => p_buf_sva_1(1),
      R => '0'
    );
\p_buf_sva_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(20),
      Q => p_buf_sva_1(20),
      R => '0'
    );
\p_buf_sva_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(21),
      Q => p_buf_sva_1(21),
      R => '0'
    );
\p_buf_sva_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(22),
      Q => p_buf_sva_1(22),
      R => '0'
    );
\p_buf_sva_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(23),
      Q => p_buf_sva_1(23),
      R => '0'
    );
\p_buf_sva_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(24),
      Q => p_buf_sva_1(24),
      R => '0'
    );
\p_buf_sva_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(25),
      Q => p_buf_sva_1(25),
      R => '0'
    );
\p_buf_sva_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(26),
      Q => p_buf_sva_1(26),
      R => '0'
    );
\p_buf_sva_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(27),
      Q => p_buf_sva_1(27),
      R => '0'
    );
\p_buf_sva_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(28),
      Q => p_buf_sva_1(28),
      R => '0'
    );
\p_buf_sva_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(29),
      Q => p_buf_sva_1(29),
      R => '0'
    );
\p_buf_sva_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(2),
      Q => p_buf_sva_1(2),
      R => '0'
    );
\p_buf_sva_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(30),
      Q => p_buf_sva_1(30),
      R => '0'
    );
\p_buf_sva_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(31),
      Q => p_buf_sva_1(31),
      R => '0'
    );
\p_buf_sva_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(3),
      Q => p_buf_sva_1(3),
      R => '0'
    );
\p_buf_sva_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(4),
      Q => p_buf_sva_1(4),
      R => '0'
    );
\p_buf_sva_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(5),
      Q => p_buf_sva_1(5),
      R => '0'
    );
\p_buf_sva_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(6),
      Q => p_buf_sva_1(6),
      R => '0'
    );
\p_buf_sva_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(7),
      Q => p_buf_sva_1(7),
      R => '0'
    );
\p_buf_sva_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(8),
      Q => p_buf_sva_1(8),
      R => '0'
    );
\p_buf_sva_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => Q(9),
      Q => p_buf_sva_1(9),
      R => '0'
    );
\p_buf_sva_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(0),
      Q => p_buf_sva_2(0),
      R => '0'
    );
\p_buf_sva_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(10),
      Q => p_buf_sva_2(10),
      R => '0'
    );
\p_buf_sva_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(11),
      Q => p_buf_sva_2(11),
      R => '0'
    );
\p_buf_sva_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(12),
      Q => p_buf_sva_2(12),
      R => '0'
    );
\p_buf_sva_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(13),
      Q => p_buf_sva_2(13),
      R => '0'
    );
\p_buf_sva_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(14),
      Q => p_buf_sva_2(14),
      R => '0'
    );
\p_buf_sva_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(15),
      Q => p_buf_sva_2(15),
      R => '0'
    );
\p_buf_sva_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(16),
      Q => p_buf_sva_2(16),
      R => '0'
    );
\p_buf_sva_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(17),
      Q => p_buf_sva_2(17),
      R => '0'
    );
\p_buf_sva_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(18),
      Q => p_buf_sva_2(18),
      R => '0'
    );
\p_buf_sva_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(19),
      Q => p_buf_sva_2(19),
      R => '0'
    );
\p_buf_sva_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(1),
      Q => p_buf_sva_2(1),
      R => '0'
    );
\p_buf_sva_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(20),
      Q => p_buf_sva_2(20),
      R => '0'
    );
\p_buf_sva_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(21),
      Q => p_buf_sva_2(21),
      R => '0'
    );
\p_buf_sva_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(22),
      Q => p_buf_sva_2(22),
      R => '0'
    );
\p_buf_sva_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(23),
      Q => p_buf_sva_2(23),
      R => '0'
    );
\p_buf_sva_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(24),
      Q => p_buf_sva_2(24),
      R => '0'
    );
\p_buf_sva_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(25),
      Q => p_buf_sva_2(25),
      R => '0'
    );
\p_buf_sva_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(26),
      Q => p_buf_sva_2(26),
      R => '0'
    );
\p_buf_sva_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(27),
      Q => p_buf_sva_2(27),
      R => '0'
    );
\p_buf_sva_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(28),
      Q => p_buf_sva_2(28),
      R => '0'
    );
\p_buf_sva_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(29),
      Q => p_buf_sva_2(29),
      R => '0'
    );
\p_buf_sva_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(2),
      Q => p_buf_sva_2(2),
      R => '0'
    );
\p_buf_sva_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(30),
      Q => p_buf_sva_2(30),
      R => '0'
    );
\p_buf_sva_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(31),
      Q => p_buf_sva_2(31),
      R => '0'
    );
\p_buf_sva_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(3),
      Q => p_buf_sva_2(3),
      R => '0'
    );
\p_buf_sva_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(4),
      Q => p_buf_sva_2(4),
      R => '0'
    );
\p_buf_sva_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(5),
      Q => p_buf_sva_2(5),
      R => '0'
    );
\p_buf_sva_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(6),
      Q => p_buf_sva_2(6),
      R => '0'
    );
\p_buf_sva_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(7),
      Q => p_buf_sva_2(7),
      R => '0'
    );
\p_buf_sva_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(8),
      Q => p_buf_sva_2(8),
      R => '0'
    );
\p_buf_sva_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_buf_sva_20,
      D => p_buf_sva_1(9),
      Q => p_buf_sva_2(9),
      R => '0'
    );
res_and_cse: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      I1 => \^asn_itm_1\,
      I2 => \^main_stage_0_2\,
      O => \res_and_cse__1\
    );
\res_and_cse__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      I1 => \^asn_itm_1\,
      I2 => \^main_stage_0_2\,
      I3 => if_acc_1_nl(32),
      O => p_buf_sva_20
    );
\res_sva_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(0),
      Q => res_sva_1(0),
      R => '0'
    );
\res_sva_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(10),
      Q => res_sva_1(10),
      R => '0'
    );
\res_sva_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(11),
      Q => res_sva_1(11),
      R => '0'
    );
\res_sva_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(12),
      Q => res_sva_1(12),
      R => '0'
    );
\res_sva_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(13),
      Q => res_sva_1(13),
      R => '0'
    );
\res_sva_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(14),
      Q => res_sva_1(14),
      R => '0'
    );
\res_sva_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(15),
      Q => res_sva_1(15),
      R => '0'
    );
\res_sva_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(16),
      Q => res_sva_1(16),
      R => '0'
    );
\res_sva_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(17),
      Q => res_sva_1(17),
      R => '0'
    );
\res_sva_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(18),
      Q => res_sva_1(18),
      R => '0'
    );
\res_sva_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(19),
      Q => res_sva_1(19),
      R => '0'
    );
\res_sva_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(1),
      Q => res_sva_1(1),
      R => '0'
    );
\res_sva_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(20),
      Q => res_sva_1(20),
      R => '0'
    );
\res_sva_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(21),
      Q => res_sva_1(21),
      R => '0'
    );
\res_sva_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(22),
      Q => res_sva_1(22),
      R => '0'
    );
\res_sva_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(23),
      Q => res_sva_1(23),
      R => '0'
    );
\res_sva_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(24),
      Q => res_sva_1(24),
      R => '0'
    );
\res_sva_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(25),
      Q => res_sva_1(25),
      R => '0'
    );
\res_sva_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(26),
      Q => res_sva_1(26),
      R => '0'
    );
\res_sva_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(27),
      Q => res_sva_1(27),
      R => '0'
    );
\res_sva_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(28),
      Q => res_sva_1(28),
      R => '0'
    );
\res_sva_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(29),
      Q => res_sva_1(29),
      R => '0'
    );
\res_sva_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(2),
      Q => res_sva_1(2),
      R => '0'
    );
\res_sva_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(30),
      Q => res_sva_1(30),
      R => '0'
    );
\res_sva_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(31),
      Q => res_sva_1(31),
      R => '0'
    );
\res_sva_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(3),
      Q => res_sva_1(3),
      R => '0'
    );
\res_sva_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(4),
      Q => res_sva_1(4),
      R => '0'
    );
\res_sva_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(5),
      Q => res_sva_1(5),
      R => '0'
    );
\res_sva_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(6),
      Q => res_sva_1(6),
      R => '0'
    );
\res_sva_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(7),
      Q => res_sva_1(7),
      R => '0'
    );
\res_sva_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(8),
      Q => res_sva_1(8),
      R => '0'
    );
\res_sva_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => nl_res_sva_3(9),
      Q => res_sva_1(9),
      R => '0'
    );
\return_rsci_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(0),
      Q => \return_rsci_d_reg[31]_0\(0),
      R => '0'
    );
\return_rsci_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(10),
      Q => \return_rsci_d_reg[31]_0\(10),
      R => '0'
    );
\return_rsci_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(11),
      Q => \return_rsci_d_reg[31]_0\(11),
      R => '0'
    );
\return_rsci_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(12),
      Q => \return_rsci_d_reg[31]_0\(12),
      R => '0'
    );
\return_rsci_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(13),
      Q => \return_rsci_d_reg[31]_0\(13),
      R => '0'
    );
\return_rsci_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(14),
      Q => \return_rsci_d_reg[31]_0\(14),
      R => '0'
    );
\return_rsci_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(15),
      Q => \return_rsci_d_reg[31]_0\(15),
      R => '0'
    );
\return_rsci_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(16),
      Q => \return_rsci_d_reg[31]_0\(16),
      R => '0'
    );
\return_rsci_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(17),
      Q => \return_rsci_d_reg[31]_0\(17),
      R => '0'
    );
\return_rsci_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(18),
      Q => \return_rsci_d_reg[31]_0\(18),
      R => '0'
    );
\return_rsci_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(19),
      Q => \return_rsci_d_reg[31]_0\(19),
      R => '0'
    );
\return_rsci_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(1),
      Q => \return_rsci_d_reg[31]_0\(1),
      R => '0'
    );
\return_rsci_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(20),
      Q => \return_rsci_d_reg[31]_0\(20),
      R => '0'
    );
\return_rsci_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(21),
      Q => \return_rsci_d_reg[31]_0\(21),
      R => '0'
    );
\return_rsci_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(22),
      Q => \return_rsci_d_reg[31]_0\(22),
      R => '0'
    );
\return_rsci_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(23),
      Q => \return_rsci_d_reg[31]_0\(23),
      R => '0'
    );
\return_rsci_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(24),
      Q => \return_rsci_d_reg[31]_0\(24),
      R => '0'
    );
\return_rsci_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(25),
      Q => \return_rsci_d_reg[31]_0\(25),
      R => '0'
    );
\return_rsci_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(26),
      Q => \return_rsci_d_reg[31]_0\(26),
      R => '0'
    );
\return_rsci_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(27),
      Q => \return_rsci_d_reg[31]_0\(27),
      R => '0'
    );
\return_rsci_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(28),
      Q => \return_rsci_d_reg[31]_0\(28),
      R => '0'
    );
\return_rsci_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(29),
      Q => \return_rsci_d_reg[31]_0\(29),
      R => '0'
    );
\return_rsci_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(2),
      Q => \return_rsci_d_reg[31]_0\(2),
      R => '0'
    );
\return_rsci_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(30),
      Q => \return_rsci_d_reg[31]_0\(30),
      R => '0'
    );
\return_rsci_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(31),
      Q => \return_rsci_d_reg[31]_0\(31),
      R => '0'
    );
\return_rsci_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(3),
      Q => \return_rsci_d_reg[31]_0\(3),
      R => '0'
    );
\return_rsci_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(4),
      Q => \return_rsci_d_reg[31]_0\(4),
      R => '0'
    );
\return_rsci_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(5),
      Q => \return_rsci_d_reg[31]_0\(5),
      R => '0'
    );
\return_rsci_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(6),
      Q => \return_rsci_d_reg[31]_0\(6),
      R => '0'
    );
\return_rsci_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(7),
      Q => \return_rsci_d_reg[31]_0\(7),
      R => '0'
    );
\return_rsci_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(8),
      Q => \return_rsci_d_reg[31]_0\(8),
      R => '0'
    );
\return_rsci_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      D => result(9),
      Q => \return_rsci_d_reg[31]_0\(9),
      R => '0'
    );
slc_32_svs_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \res_and_cse__1\,
      D => if_acc_1_nl(32),
      Q => slc_32_svs_1,
      R => rst
    );
vector: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => B(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_vector_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \out\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_vector_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_vector_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_vector_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_vector_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_vector_OVERFLOW_UNCONNECTED,
      P(47) => vector_n_58,
      P(46) => vector_n_59,
      P(45) => vector_n_60,
      P(44) => vector_n_61,
      P(43) => vector_n_62,
      P(42) => vector_n_63,
      P(41) => vector_n_64,
      P(40) => vector_n_65,
      P(39) => vector_n_66,
      P(38) => vector_n_67,
      P(37) => vector_n_68,
      P(36) => vector_n_69,
      P(35) => vector_n_70,
      P(34) => vector_n_71,
      P(33) => vector_n_72,
      P(32) => vector_n_73,
      P(31) => vector_n_74,
      P(30) => vector_n_75,
      P(29) => vector_n_76,
      P(28) => vector_n_77,
      P(27) => vector_n_78,
      P(26) => vector_n_79,
      P(25) => vector_n_80,
      P(24) => vector_n_81,
      P(23) => vector_n_82,
      P(22) => vector_n_83,
      P(21) => vector_n_84,
      P(20) => vector_n_85,
      P(19) => vector_n_86,
      P(18) => vector_n_87,
      P(17) => vector_n_88,
      P(16) => vector_n_89,
      P(15) => vector_n_90,
      P(14) => vector_n_91,
      P(13) => vector_n_92,
      P(12) => vector_n_93,
      P(11) => vector_n_94,
      P(10) => vector_n_95,
      P(9) => vector_n_96,
      P(8) => vector_n_97,
      P(7) => vector_n_98,
      P(6) => vector_n_99,
      P(5) => vector_n_100,
      P(4) => vector_n_101,
      P(3) => vector_n_102,
      P(2) => vector_n_103,
      P(1) => vector_n_104,
      P(0) => vector_n_105,
      PATTERNBDETECT => NLW_vector_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_vector_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => vector_n_106,
      PCOUT(46) => vector_n_107,
      PCOUT(45) => vector_n_108,
      PCOUT(44) => vector_n_109,
      PCOUT(43) => vector_n_110,
      PCOUT(42) => vector_n_111,
      PCOUT(41) => vector_n_112,
      PCOUT(40) => vector_n_113,
      PCOUT(39) => vector_n_114,
      PCOUT(38) => vector_n_115,
      PCOUT(37) => vector_n_116,
      PCOUT(36) => vector_n_117,
      PCOUT(35) => vector_n_118,
      PCOUT(34) => vector_n_119,
      PCOUT(33) => vector_n_120,
      PCOUT(32) => vector_n_121,
      PCOUT(31) => vector_n_122,
      PCOUT(30) => vector_n_123,
      PCOUT(29) => vector_n_124,
      PCOUT(28) => vector_n_125,
      PCOUT(27) => vector_n_126,
      PCOUT(26) => vector_n_127,
      PCOUT(25) => vector_n_128,
      PCOUT(24) => vector_n_129,
      PCOUT(23) => vector_n_130,
      PCOUT(22) => vector_n_131,
      PCOUT(21) => vector_n_132,
      PCOUT(20) => vector_n_133,
      PCOUT(19) => vector_n_134,
      PCOUT(18) => vector_n_135,
      PCOUT(17) => vector_n_136,
      PCOUT(16) => vector_n_137,
      PCOUT(15) => vector_n_138,
      PCOUT(14) => vector_n_139,
      PCOUT(13) => vector_n_140,
      PCOUT(12) => vector_n_141,
      PCOUT(11) => vector_n_142,
      PCOUT(10) => vector_n_143,
      PCOUT(9) => vector_n_144,
      PCOUT(8) => vector_n_145,
      PCOUT(7) => vector_n_146,
      PCOUT(6) => vector_n_147,
      PCOUT(5) => vector_n_148,
      PCOUT(4) => vector_n_149,
      PCOUT(3) => vector_n_150,
      PCOUT(2) => vector_n_151,
      PCOUT(1) => vector_n_152,
      PCOUT(0) => vector_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_vector_UNDERFLOW_UNCONNECTED
    );
\vector__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => \out\(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_vector__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \vector__2_0\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_vector__0_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__0_n_58\,
      P(46) => \vector__0_n_59\,
      P(45) => \vector__0_n_60\,
      P(44) => \vector__0_n_61\,
      P(43) => \vector__0_n_62\,
      P(42) => \vector__0_n_63\,
      P(41) => \vector__0_n_64\,
      P(40) => \vector__0_n_65\,
      P(39) => \vector__0_n_66\,
      P(38) => \vector__0_n_67\,
      P(37) => \vector__0_n_68\,
      P(36) => \vector__0_n_69\,
      P(35) => \vector__0_n_70\,
      P(34) => \vector__0_n_71\,
      P(33) => \vector__0_n_72\,
      P(32) => \vector__0_n_73\,
      P(31) => \vector__0_n_74\,
      P(30) => \vector__0_n_75\,
      P(29) => \vector__0_n_76\,
      P(28) => \vector__0_n_77\,
      P(27) => \vector__0_n_78\,
      P(26) => \vector__0_n_79\,
      P(25) => \vector__0_n_80\,
      P(24) => \vector__0_n_81\,
      P(23) => \vector__0_n_82\,
      P(22) => \vector__0_n_83\,
      P(21) => \vector__0_n_84\,
      P(20) => \vector__0_n_85\,
      P(19) => \vector__0_n_86\,
      P(18) => \vector__0_n_87\,
      P(17) => \vector__0_n_88\,
      P(16) => \vector__0_n_89\,
      P(15) => \vector__0_n_90\,
      P(14) => \vector__0_n_91\,
      P(13) => \vector__0_n_92\,
      P(12) => \vector__0_n_93\,
      P(11) => \vector__0_n_94\,
      P(10) => \vector__0_n_95\,
      P(9) => \vector__0_n_96\,
      P(8) => \vector__0_n_97\,
      P(7) => \vector__0_n_98\,
      P(6) => \vector__0_n_99\,
      P(5) => \vector__0_n_100\,
      P(4) => \vector__0_n_101\,
      P(3) => \vector__0_n_102\,
      P(2) => \vector__0_n_103\,
      P(1) => \vector__0_n_104\,
      P(0) => \vector__0_n_105\,
      PATTERNBDETECT => \NLW_vector__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => vector_n_106,
      PCIN(46) => vector_n_107,
      PCIN(45) => vector_n_108,
      PCIN(44) => vector_n_109,
      PCIN(43) => vector_n_110,
      PCIN(42) => vector_n_111,
      PCIN(41) => vector_n_112,
      PCIN(40) => vector_n_113,
      PCIN(39) => vector_n_114,
      PCIN(38) => vector_n_115,
      PCIN(37) => vector_n_116,
      PCIN(36) => vector_n_117,
      PCIN(35) => vector_n_118,
      PCIN(34) => vector_n_119,
      PCIN(33) => vector_n_120,
      PCIN(32) => vector_n_121,
      PCIN(31) => vector_n_122,
      PCIN(30) => vector_n_123,
      PCIN(29) => vector_n_124,
      PCIN(28) => vector_n_125,
      PCIN(27) => vector_n_126,
      PCIN(26) => vector_n_127,
      PCIN(25) => vector_n_128,
      PCIN(24) => vector_n_129,
      PCIN(23) => vector_n_130,
      PCIN(22) => vector_n_131,
      PCIN(21) => vector_n_132,
      PCIN(20) => vector_n_133,
      PCIN(19) => vector_n_134,
      PCIN(18) => vector_n_135,
      PCIN(17) => vector_n_136,
      PCIN(16) => vector_n_137,
      PCIN(15) => vector_n_138,
      PCIN(14) => vector_n_139,
      PCIN(13) => vector_n_140,
      PCIN(12) => vector_n_141,
      PCIN(11) => vector_n_142,
      PCIN(10) => vector_n_143,
      PCIN(9) => vector_n_144,
      PCIN(8) => vector_n_145,
      PCIN(7) => vector_n_146,
      PCIN(6) => vector_n_147,
      PCIN(5) => vector_n_148,
      PCIN(4) => vector_n_149,
      PCIN(3) => vector_n_150,
      PCIN(2) => vector_n_151,
      PCIN(1) => vector_n_152,
      PCIN(0) => vector_n_153,
      PCOUT(47 downto 0) => \NLW_vector__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__0_UNDERFLOW_UNCONNECTED\
    );
\vector__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_vector__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_vector__1_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__1_n_58\,
      P(46) => \vector__1_n_59\,
      P(45) => \vector__1_n_60\,
      P(44) => \vector__1_n_61\,
      P(43) => \vector__1_n_62\,
      P(42) => \vector__1_n_63\,
      P(41) => \vector__1_n_64\,
      P(40) => \vector__1_n_65\,
      P(39) => \vector__1_n_66\,
      P(38) => \vector__1_n_67\,
      P(37) => \vector__1_n_68\,
      P(36) => \vector__1_n_69\,
      P(35) => \vector__1_n_70\,
      P(34) => \vector__1_n_71\,
      P(33) => \vector__1_n_72\,
      P(32) => \vector__1_n_73\,
      P(31) => \vector__1_n_74\,
      P(30) => \vector__1_n_75\,
      P(29) => \vector__1_n_76\,
      P(28) => \vector__1_n_77\,
      P(27) => \vector__1_n_78\,
      P(26) => \vector__1_n_79\,
      P(25) => \vector__1_n_80\,
      P(24) => \vector__1_n_81\,
      P(23) => \vector__1_n_82\,
      P(22) => \vector__1_n_83\,
      P(21) => \vector__1_n_84\,
      P(20) => \vector__1_n_85\,
      P(19) => \vector__1_n_86\,
      P(18) => \vector__1_n_87\,
      P(17) => \vector__1_n_88\,
      P(16) => \vector__1_n_89\,
      P(15) => \vector__1_n_90\,
      P(14) => \vector__1_n_91\,
      P(13) => \vector__1_n_92\,
      P(12) => \vector__1_n_93\,
      P(11) => \vector__1_n_94\,
      P(10) => \vector__1_n_95\,
      P(9) => \vector__1_n_96\,
      P(8) => \vector__1_n_97\,
      P(7) => \vector__1_n_98\,
      P(6) => \vector__1_n_99\,
      P(5) => \vector__1_n_100\,
      P(4) => \vector__1_n_101\,
      P(3) => \vector__1_n_102\,
      P(2) => \vector__1_n_103\,
      P(1) => \vector__1_n_104\,
      P(0) => \vector__1_n_105\,
      PATTERNBDETECT => \NLW_vector__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \vector__1_n_106\,
      PCOUT(46) => \vector__1_n_107\,
      PCOUT(45) => \vector__1_n_108\,
      PCOUT(44) => \vector__1_n_109\,
      PCOUT(43) => \vector__1_n_110\,
      PCOUT(42) => \vector__1_n_111\,
      PCOUT(41) => \vector__1_n_112\,
      PCOUT(40) => \vector__1_n_113\,
      PCOUT(39) => \vector__1_n_114\,
      PCOUT(38) => \vector__1_n_115\,
      PCOUT(37) => \vector__1_n_116\,
      PCOUT(36) => \vector__1_n_117\,
      PCOUT(35) => \vector__1_n_118\,
      PCOUT(34) => \vector__1_n_119\,
      PCOUT(33) => \vector__1_n_120\,
      PCOUT(32) => \vector__1_n_121\,
      PCOUT(31) => \vector__1_n_122\,
      PCOUT(30) => \vector__1_n_123\,
      PCOUT(29) => \vector__1_n_124\,
      PCOUT(28) => \vector__1_n_125\,
      PCOUT(27) => \vector__1_n_126\,
      PCOUT(26) => \vector__1_n_127\,
      PCOUT(25) => \vector__1_n_128\,
      PCOUT(24) => \vector__1_n_129\,
      PCOUT(23) => \vector__1_n_130\,
      PCOUT(22) => \vector__1_n_131\,
      PCOUT(21) => \vector__1_n_132\,
      PCOUT(20) => \vector__1_n_133\,
      PCOUT(19) => \vector__1_n_134\,
      PCOUT(18) => \vector__1_n_135\,
      PCOUT(17) => \vector__1_n_136\,
      PCOUT(16) => \vector__1_n_137\,
      PCOUT(15) => \vector__1_n_138\,
      PCOUT(14) => \vector__1_n_139\,
      PCOUT(13) => \vector__1_n_140\,
      PCOUT(12) => \vector__1_n_141\,
      PCOUT(11) => \vector__1_n_142\,
      PCOUT(10) => \vector__1_n_143\,
      PCOUT(9) => \vector__1_n_144\,
      PCOUT(8) => \vector__1_n_145\,
      PCOUT(7) => \vector__1_n_146\,
      PCOUT(6) => \vector__1_n_147\,
      PCOUT(5) => \vector__1_n_148\,
      PCOUT(4) => \vector__1_n_149\,
      PCOUT(3) => \vector__1_n_150\,
      PCOUT(2) => \vector__1_n_151\,
      PCOUT(1) => \vector__1_n_152\,
      PCOUT(0) => \vector__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__1_UNDERFLOW_UNCONNECTED\
    );
\vector__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_vector__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \vector__2_0\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_vector__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_vector__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_vector__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_vector__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_vector__2_OVERFLOW_UNCONNECTED\,
      P(47) => \vector__2_n_58\,
      P(46) => \vector__2_n_59\,
      P(45) => \vector__2_n_60\,
      P(44) => \vector__2_n_61\,
      P(43) => \vector__2_n_62\,
      P(42) => \vector__2_n_63\,
      P(41) => \vector__2_n_64\,
      P(40) => \vector__2_n_65\,
      P(39) => \vector__2_n_66\,
      P(38) => \vector__2_n_67\,
      P(37) => \vector__2_n_68\,
      P(36) => \vector__2_n_69\,
      P(35) => \vector__2_n_70\,
      P(34) => \vector__2_n_71\,
      P(33) => \vector__2_n_72\,
      P(32) => \vector__2_n_73\,
      P(31) => \vector__2_n_74\,
      P(30) => \vector__2_n_75\,
      P(29) => \vector__2_n_76\,
      P(28) => \vector__2_n_77\,
      P(27) => \vector__2_n_78\,
      P(26) => \vector__2_n_79\,
      P(25) => \vector__2_n_80\,
      P(24) => \vector__2_n_81\,
      P(23) => \vector__2_n_82\,
      P(22) => \vector__2_n_83\,
      P(21) => \vector__2_n_84\,
      P(20) => \vector__2_n_85\,
      P(19) => \vector__2_n_86\,
      P(18) => \vector__2_n_87\,
      P(17) => \vector__2_n_88\,
      P(16) => \vector__2_n_89\,
      P(15) => \vector__2_n_90\,
      P(14) => \vector__2_n_91\,
      P(13) => \vector__2_n_92\,
      P(12) => \vector__2_n_93\,
      P(11) => \vector__2_n_94\,
      P(10) => \vector__2_n_95\,
      P(9) => \vector__2_n_96\,
      P(8) => \vector__2_n_97\,
      P(7) => \vector__2_n_98\,
      P(6) => \vector__2_n_99\,
      P(5) => \vector__2_n_100\,
      P(4) => \vector__2_n_101\,
      P(3) => \vector__2_n_102\,
      P(2) => \vector__2_n_103\,
      P(1) => \vector__2_n_104\,
      P(0) => \vector__2_n_105\,
      PATTERNBDETECT => \NLW_vector__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_vector__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \vector__1_n_106\,
      PCIN(46) => \vector__1_n_107\,
      PCIN(45) => \vector__1_n_108\,
      PCIN(44) => \vector__1_n_109\,
      PCIN(43) => \vector__1_n_110\,
      PCIN(42) => \vector__1_n_111\,
      PCIN(41) => \vector__1_n_112\,
      PCIN(40) => \vector__1_n_113\,
      PCIN(39) => \vector__1_n_114\,
      PCIN(38) => \vector__1_n_115\,
      PCIN(37) => \vector__1_n_116\,
      PCIN(36) => \vector__1_n_117\,
      PCIN(35) => \vector__1_n_118\,
      PCIN(34) => \vector__1_n_119\,
      PCIN(33) => \vector__1_n_120\,
      PCIN(32) => \vector__1_n_121\,
      PCIN(31) => \vector__1_n_122\,
      PCIN(30) => \vector__1_n_123\,
      PCIN(29) => \vector__1_n_124\,
      PCIN(28) => \vector__1_n_125\,
      PCIN(27) => \vector__1_n_126\,
      PCIN(26) => \vector__1_n_127\,
      PCIN(25) => \vector__1_n_128\,
      PCIN(24) => \vector__1_n_129\,
      PCIN(23) => \vector__1_n_130\,
      PCIN(22) => \vector__1_n_131\,
      PCIN(21) => \vector__1_n_132\,
      PCIN(20) => \vector__1_n_133\,
      PCIN(19) => \vector__1_n_134\,
      PCIN(18) => \vector__1_n_135\,
      PCIN(17) => \vector__1_n_136\,
      PCIN(16) => \vector__1_n_137\,
      PCIN(15) => \vector__1_n_138\,
      PCIN(14) => \vector__1_n_139\,
      PCIN(13) => \vector__1_n_140\,
      PCIN(12) => \vector__1_n_141\,
      PCIN(11) => \vector__1_n_142\,
      PCIN(10) => \vector__1_n_143\,
      PCIN(9) => \vector__1_n_144\,
      PCIN(8) => \vector__1_n_145\,
      PCIN(7) => \vector__1_n_146\,
      PCIN(6) => \vector__1_n_147\,
      PCIN(5) => \vector__1_n_148\,
      PCIN(4) => \vector__1_n_149\,
      PCIN(3) => \vector__1_n_150\,
      PCIN(2) => \vector__1_n_151\,
      PCIN(1) => \vector__1_n_152\,
      PCIN(0) => \vector__1_n_153\,
      PCOUT(47 downto 0) => \NLW_vector__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_vector__2_UNDERFLOW_UNCONNECTED\
    );
vector_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => Q(31),
      I1 => O(0),
      O => S(0)
    );
z_mul_itm_1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_z_mul_itm_1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => z_mul_itm_1_reg_0(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_z_mul_itm_1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_z_mul_itm_1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_z_mul_itm_1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_and_1_cse,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_z_mul_itm_1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_z_mul_itm_1_reg_OVERFLOW_UNCONNECTED,
      P(47) => z_mul_itm_1_reg_n_58,
      P(46) => z_mul_itm_1_reg_n_59,
      P(45) => z_mul_itm_1_reg_n_60,
      P(44) => z_mul_itm_1_reg_n_61,
      P(43) => z_mul_itm_1_reg_n_62,
      P(42) => z_mul_itm_1_reg_n_63,
      P(41) => z_mul_itm_1_reg_n_64,
      P(40) => z_mul_itm_1_reg_n_65,
      P(39) => z_mul_itm_1_reg_n_66,
      P(38) => z_mul_itm_1_reg_n_67,
      P(37) => z_mul_itm_1_reg_n_68,
      P(36) => z_mul_itm_1_reg_n_69,
      P(35) => z_mul_itm_1_reg_n_70,
      P(34) => z_mul_itm_1_reg_n_71,
      P(33) => z_mul_itm_1_reg_n_72,
      P(32) => z_mul_itm_1_reg_n_73,
      P(31) => z_mul_itm_1_reg_n_74,
      P(30) => z_mul_itm_1_reg_n_75,
      P(29) => z_mul_itm_1_reg_n_76,
      P(28) => z_mul_itm_1_reg_n_77,
      P(27) => z_mul_itm_1_reg_n_78,
      P(26) => z_mul_itm_1_reg_n_79,
      P(25) => z_mul_itm_1_reg_n_80,
      P(24) => z_mul_itm_1_reg_n_81,
      P(23) => z_mul_itm_1_reg_n_82,
      P(22) => z_mul_itm_1_reg_n_83,
      P(21) => z_mul_itm_1_reg_n_84,
      P(20) => z_mul_itm_1_reg_n_85,
      P(19) => z_mul_itm_1_reg_n_86,
      P(18) => z_mul_itm_1_reg_n_87,
      P(17) => z_mul_itm_1_reg_n_88,
      P(16) => z_mul_itm_1_reg_n_89,
      P(15) => z_mul_itm_1_reg_n_90,
      P(14) => z_mul_itm_1_reg_n_91,
      P(13) => z_mul_itm_1_reg_n_92,
      P(12) => z_mul_itm_1_reg_n_93,
      P(11) => z_mul_itm_1_reg_n_94,
      P(10) => z_mul_itm_1_reg_n_95,
      P(9) => z_mul_itm_1_reg_n_96,
      P(8) => z_mul_itm_1_reg_n_97,
      P(7) => z_mul_itm_1_reg_n_98,
      P(6) => z_mul_itm_1_reg_n_99,
      P(5) => z_mul_itm_1_reg_n_100,
      P(4) => z_mul_itm_1_reg_n_101,
      P(3) => z_mul_itm_1_reg_n_102,
      P(2) => z_mul_itm_1_reg_n_103,
      P(1) => z_mul_itm_1_reg_n_104,
      P(0) => z_mul_itm_1_reg_n_105,
      PATTERNBDETECT => NLW_z_mul_itm_1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_z_mul_itm_1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \nl_z_mul_itm_1__0_n_106\,
      PCIN(46) => \nl_z_mul_itm_1__0_n_107\,
      PCIN(45) => \nl_z_mul_itm_1__0_n_108\,
      PCIN(44) => \nl_z_mul_itm_1__0_n_109\,
      PCIN(43) => \nl_z_mul_itm_1__0_n_110\,
      PCIN(42) => \nl_z_mul_itm_1__0_n_111\,
      PCIN(41) => \nl_z_mul_itm_1__0_n_112\,
      PCIN(40) => \nl_z_mul_itm_1__0_n_113\,
      PCIN(39) => \nl_z_mul_itm_1__0_n_114\,
      PCIN(38) => \nl_z_mul_itm_1__0_n_115\,
      PCIN(37) => \nl_z_mul_itm_1__0_n_116\,
      PCIN(36) => \nl_z_mul_itm_1__0_n_117\,
      PCIN(35) => \nl_z_mul_itm_1__0_n_118\,
      PCIN(34) => \nl_z_mul_itm_1__0_n_119\,
      PCIN(33) => \nl_z_mul_itm_1__0_n_120\,
      PCIN(32) => \nl_z_mul_itm_1__0_n_121\,
      PCIN(31) => \nl_z_mul_itm_1__0_n_122\,
      PCIN(30) => \nl_z_mul_itm_1__0_n_123\,
      PCIN(29) => \nl_z_mul_itm_1__0_n_124\,
      PCIN(28) => \nl_z_mul_itm_1__0_n_125\,
      PCIN(27) => \nl_z_mul_itm_1__0_n_126\,
      PCIN(26) => \nl_z_mul_itm_1__0_n_127\,
      PCIN(25) => \nl_z_mul_itm_1__0_n_128\,
      PCIN(24) => \nl_z_mul_itm_1__0_n_129\,
      PCIN(23) => \nl_z_mul_itm_1__0_n_130\,
      PCIN(22) => \nl_z_mul_itm_1__0_n_131\,
      PCIN(21) => \nl_z_mul_itm_1__0_n_132\,
      PCIN(20) => \nl_z_mul_itm_1__0_n_133\,
      PCIN(19) => \nl_z_mul_itm_1__0_n_134\,
      PCIN(18) => \nl_z_mul_itm_1__0_n_135\,
      PCIN(17) => \nl_z_mul_itm_1__0_n_136\,
      PCIN(16) => \nl_z_mul_itm_1__0_n_137\,
      PCIN(15) => \nl_z_mul_itm_1__0_n_138\,
      PCIN(14) => \nl_z_mul_itm_1__0_n_139\,
      PCIN(13) => \nl_z_mul_itm_1__0_n_140\,
      PCIN(12) => \nl_z_mul_itm_1__0_n_141\,
      PCIN(11) => \nl_z_mul_itm_1__0_n_142\,
      PCIN(10) => \nl_z_mul_itm_1__0_n_143\,
      PCIN(9) => \nl_z_mul_itm_1__0_n_144\,
      PCIN(8) => \nl_z_mul_itm_1__0_n_145\,
      PCIN(7) => \nl_z_mul_itm_1__0_n_146\,
      PCIN(6) => \nl_z_mul_itm_1__0_n_147\,
      PCIN(5) => \nl_z_mul_itm_1__0_n_148\,
      PCIN(4) => \nl_z_mul_itm_1__0_n_149\,
      PCIN(3) => \nl_z_mul_itm_1__0_n_150\,
      PCIN(2) => \nl_z_mul_itm_1__0_n_151\,
      PCIN(1) => \nl_z_mul_itm_1__0_n_152\,
      PCIN(0) => \nl_z_mul_itm_1__0_n_153\,
      PCOUT(47 downto 0) => NLW_z_mul_itm_1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_z_mul_itm_1_reg_UNDERFLOW_UNCONNECTED
    );
\z_mul_itm_1_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_105\,
      Q => \z_mul_itm_1_reg[0]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_95\,
      Q => \z_mul_itm_1_reg[10]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_94\,
      Q => \z_mul_itm_1_reg[11]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_93\,
      Q => \z_mul_itm_1_reg[12]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_92\,
      Q => \z_mul_itm_1_reg[13]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_91\,
      Q => \z_mul_itm_1_reg[14]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_90\,
      Q => \z_mul_itm_1_reg[15]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_89\,
      Q => \z_mul_itm_1_reg[16]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_104\,
      Q => \z_mul_itm_1_reg[1]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_103\,
      Q => \z_mul_itm_1_reg[2]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_102\,
      Q => \z_mul_itm_1_reg[3]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_101\,
      Q => \z_mul_itm_1_reg[4]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_100\,
      Q => \z_mul_itm_1_reg[5]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_99\,
      Q => \z_mul_itm_1_reg[6]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_98\,
      Q => \z_mul_itm_1_reg[7]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_97\,
      Q => \z_mul_itm_1_reg[8]__0_n_0\,
      R => '0'
    );
\z_mul_itm_1_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_and_1_cse,
      D => \nl_z_mul_itm_1__0_n_96\,
      Q => \z_mul_itm_1_reg[9]__0_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci is
  port (
    run_rsci_bcwt : out STD_LOGIC;
    run_rsci_ivld_bfwt : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsci_ivld_bfwt_reg : in STD_LOGIC;
    complete_rsc_rdy : in STD_LOGIC;
    run_rsci_bcwt_reg : in STD_LOGIC;
    reg_run_rsci_oswt_cse : in STD_LOGIC;
    run_rsci_bcwt_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci is
begin
inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp
     port map (
      clk => clk,
      complete_rsc_rdy => complete_rsc_rdy,
      reg_run_rsci_oswt_cse => reg_run_rsci_oswt_cse,
      rst => rst,
      run_rsci_bcwt => run_rsci_bcwt,
      run_rsci_bcwt_reg_0 => run_rsci_bcwt_reg,
      run_rsci_bcwt_reg_1 => run_rsci_bcwt_reg_0,
      run_rsci_ivld_bfwt => run_rsci_ivld_bfwt,
      run_rsci_ivld_bfwt_reg_0 => run_rsci_ivld_bfwt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1 is
  port (
    twiddle_h_rsci_bcwt : out STD_LOGIC;
    twiddle_h_rsci_bcwt_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    twiddle_h_rsci_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_h_rsci_bcwt_1_reg : in STD_LOGIC;
    \COMP_LOOP_twiddle_help_1_sva_reg[31]\ : in STD_LOGIC;
    twiddle_h_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    twiddle_h_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp
     port map (
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\ => \COMP_LOOP_twiddle_help_1_sva_reg[31]\,
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_h_rsc_qa(31 downto 0) => twiddle_h_rsc_qa(31 downto 0),
      twiddle_h_rsc_qb(31 downto 0) => twiddle_h_rsc_qb(31 downto 0),
      twiddle_h_rsci_bcwt_1_reg_0 => twiddle_h_rsci_bcwt_1,
      twiddle_h_rsci_bcwt_1_reg_1 => twiddle_h_rsci_bcwt_1_reg,
      twiddle_h_rsci_bcwt_reg_0 => twiddle_h_rsci_bcwt,
      twiddle_h_rsci_bcwt_reg_1 => twiddle_h_rsci_bcwt_reg,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]_0\(31 downto 0) => \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(31 downto 0),
      \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]_0\(0) => \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1 is
  port (
    twiddle_rsci_bcwt : out STD_LOGIC;
    twiddle_rsci_bcwt_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    twiddle_rsci_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    twiddle_rsci_bcwt_1_reg : in STD_LOGIC;
    \COMP_LOOP_twiddle_f_1_sva_reg[31]\ : in STD_LOGIC;
    twiddle_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    twiddle_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_rsci_qa_d_bfwt_63_32_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1 is
begin
inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp
     port map (
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\ => \COMP_LOOP_twiddle_f_1_sva_reg[31]\,
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      clk => clk,
      rst => rst,
      twiddle_rsc_qa(31 downto 0) => twiddle_rsc_qa(31 downto 0),
      twiddle_rsc_qb(31 downto 0) => twiddle_rsc_qb(31 downto 0),
      twiddle_rsci_bcwt_1_reg_0 => twiddle_rsci_bcwt_1,
      twiddle_rsci_bcwt_1_reg_1 => twiddle_rsci_bcwt_1_reg,
      twiddle_rsci_bcwt_reg_0 => twiddle_rsci_bcwt,
      twiddle_rsci_bcwt_reg_1 => twiddle_rsci_bcwt_reg,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]_0\(31 downto 0) => \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(31 downto 0),
      \twiddle_rsci_qa_d_bfwt_63_32_reg[31]_0\(0) => \twiddle_rsci_qa_d_bfwt_63_32_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1 is
  port (
    vec_rsci_bcwt : out STD_LOGIC;
    vec_rsci_bcwt_1 : out STD_LOGIC;
    nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_sva_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    vec_rsci_bcwt_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    vec_rsci_bcwt_1_reg : in STD_LOGIC;
    \vector__1_i_20\ : in STD_LOGIC;
    vec_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vec_rsci_qa_d_bfwt_63_32_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1 is
begin
inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      O(0) => O(0),
      Q(31 downto 0) => Q(31 downto 0),
      S(0) => S(0),
      clk => clk,
      nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0) => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \p_sva_reg[31]\(31 downto 0) => \p_sva_reg[31]\(31 downto 0),
      rst => rst,
      vec_rsc_qa(31 downto 0) => vec_rsc_qa(31 downto 0),
      vec_rsc_qb(31 downto 0) => vec_rsc_qb(31 downto 0),
      vec_rsci_bcwt_1_reg_0 => vec_rsci_bcwt_1,
      vec_rsci_bcwt_1_reg_1 => vec_rsci_bcwt_1_reg,
      vec_rsci_bcwt_reg_0 => vec_rsci_bcwt,
      vec_rsci_bcwt_reg_1 => vec_rsci_bcwt_reg,
      \vec_rsci_qa_d_bfwt_63_32_reg[31]_0\(0) => \vec_rsci_qa_d_bfwt_63_32_reg[31]\(0),
      \vector__1_i_20_0\ => \vector__1_i_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add is
  port (
    vec_rsc_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_da_31_sp_1 : in STD_LOGIC;
    return_rsc_z : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add is
  signal vec_rsc_da_31_sn_1 : STD_LOGIC;
begin
  vec_rsc_da_31_sn_1 <= vec_rsc_da_31_sp_1;
modulo_add_core_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add_core
     port map (
      CO(0) => CO(0),
      COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0) => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      return_rsc_z(31 downto 0) => return_rsc_z(31 downto 0),
      vec_rsc_da(31 downto 0) => vec_rsc_da(31 downto 0),
      vec_rsc_da_31_sp_1 => vec_rsc_da_31_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult is
  port (
    asn_itm_1 : out STD_LOGIC;
    main_stage_0_2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \return_rsci_d_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \vector__2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_sva0 : in STD_LOGIC;
    p_and_1_cse : in STD_LOGIC;
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nl_z_mul_itm_1__0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    z_mul_itm_1_reg : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rst : in STD_LOGIC;
    asn_itm_1_reg : in STD_LOGIC;
    main_stage_0_2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    COMP_LOOP_1_mult_cmp_ccs_ccore_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult is
begin
mult_core_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_core
     port map (
      B(16 downto 0) => B(16 downto 0),
      COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      COMP_LOOP_1_mult_cmp_ccs_ccore_en => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      O(0) => O(0),
      Q(31 downto 0) => Q(31 downto 0),
      S(0) => S(0),
      asn_itm_1 => asn_itm_1,
      asn_itm_1_reg_0 => asn_itm_1_reg,
      clk => clk,
      main_stage_0_2 => main_stage_0_2,
      main_stage_0_2_reg_0 => main_stage_0_2_reg,
      \nl_z_mul_itm_1__0_0\(16 downto 0) => \nl_z_mul_itm_1__0\(16 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      p_and_1_cse => p_and_1_cse,
      p_rsc_dat(31 downto 0) => p_rsc_dat(31 downto 0),
      p_sva0 => p_sva0,
      \return_rsci_d_reg[31]_0\(31 downto 0) => \return_rsci_d_reg[31]\(31 downto 0),
      rst => rst,
      \vector__2_0\(14 downto 0) => \vector__2\(14 downto 0),
      z_mul_itm_1_reg_0(14 downto 0) => z_mul_itm_1_reg(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core is
  port (
    run_rsci_bcwt : out STD_LOGIC;
    reg_run_rsci_oswt_cse : out STD_LOGIC;
    reg_complete_rsci_oswt_cse_reg_0 : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    core_wten : out STD_LOGIC;
    run_rsci_ivld_bfwt : out STD_LOGIC;
    VEC_LOOP_acc_12_psp_sva_10 : out STD_LOGIC;
    run_ac_sync_tmp_dobj_sva : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_var_reg_rep[1]\ : out STD_LOGIC;
    \state_var_reg_rep[6]\ : out STD_LOGIC;
    vec_rsc_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    twiddle_h_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    vec_rsc_adrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_var_reg_rep[3]\ : out STD_LOGIC;
    run_rsc_rdy : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    twiddle_h_rsc_adrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_triosy_lz : out STD_LOGIC;
    vec_rsc_wea : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsci_ivld_bfwt_reg : in STD_LOGIC;
    VEC_LOOP_acc_12_psp_sva_10_reg_0 : in STD_LOGIC;
    run_ac_sync_tmp_dobj_sva_reg_0 : in STD_LOGIC;
    vec_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    complete_rsc_rdy : in STD_LOGIC;
    \twiddle_h_rsc_adra[7]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \twiddle_h_rsc_adra[11]_INST_0_i_5\ : in STD_LOGIC;
    \twiddle_h_rsc_adra[11]_INST_0_i_5_0\ : in STD_LOGIC;
    \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[7]_0\ : in STD_LOGIC;
    \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[6]_0\ : in STD_LOGIC;
    \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[5]_0\ : in STD_LOGIC;
    \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[4]_0\ : in STD_LOGIC;
    COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core is
  signal COMP_LOOP_1_modulo_add_cmp_n_32 : STD_LOGIC;
  signal COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en : STD_LOGIC;
  signal COMP_LOOP_1_mult_cmp_ccs_ccore_en : STD_LOGIC;
  signal COMP_LOOP_1_mult_cmp_n_2 : STD_LOGIC;
  signal COMP_LOOP_1_mult_cmp_return_rsc_z : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal COMP_LOOP_1_twiddle_f_acc_cse_sva0 : STD_LOGIC;
  signal \COMP_LOOP_1_twiddle_f_acc_cse_sva[1]_i_1_n_0\ : STD_LOGIC;
  signal COMP_LOOP_1_twiddle_f_acc_cse_sva_mx0w0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal COMP_LOOP_1_twiddle_f_lshift_rg_n_0 : STD_LOGIC;
  signal COMP_LOOP_1_twiddle_f_lshift_rg_n_1 : STD_LOGIC;
  signal COMP_LOOP_1_twiddle_f_lshift_rg_n_2 : STD_LOGIC;
  signal COMP_LOOP_1_twiddle_f_lshift_rg_n_3 : STD_LOGIC;
  signal COMP_LOOP_2_twiddle_f_lshift_ncse_sva : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal COMP_LOOP_2_twiddle_f_lshift_ncse_sva0 : STD_LOGIC;
  signal COMP_LOOP_3_twiddle_f_lshift_ncse_sva : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal COMP_LOOP_3_twiddle_f_lshift_ncse_sva0 : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[0]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[1]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1_n_0\ : STD_LOGIC;
  signal COMP_LOOP_5_twiddle_f_lshift_ncse_sva : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal COMP_LOOP_5_twiddle_f_lshift_ncse_sva0 : STD_LOGIC;
  signal \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_11_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_9_n_0\ : STD_LOGIC;
  signal COMP_LOOP_9_twiddle_f_mul_psp_sva0 : STD_LOGIC;
  signal \COMP_LOOP_9_twiddle_f_mul_psp_sva_reg_n_0_[0]\ : STD_LOGIC;
  signal COMP_LOOP_k_12_4_sva_7_0 : STD_LOGIC;
  signal COMP_LOOP_k_12_4_sva_7_00 : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[6]\ : STD_LOGIC;
  signal COMP_LOOP_twiddle_f_1_sva : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal COMP_LOOP_twiddle_f_9_sva : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal COMP_LOOP_twiddle_help_1_sva : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal COMP_LOOP_twiddle_help_9_sva : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal COMP_LOOP_twiddle_help_and_1_cse : STD_LOGIC;
  signal COMP_LOOP_twiddle_help_and_cse : STD_LOGIC;
  signal MUX1HOT_v_12_3_2_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal MUX1HOT_v_12_4_2_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal MUX_s_1_2_2_return : STD_LOGIC;
  signal MUX_v_4_2_2_return : STD_LOGIC_VECTOR ( 2 to 2 );
  signal MUX_v_9_2_2_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal STAGE_LOOP_i_3_0_sva : STD_LOGIC;
  signal STAGE_LOOP_i_3_0_sva0 : STD_LOGIC;
  signal STAGE_LOOP_i_3_0_sva_2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal STAGE_LOOP_i_3_0_sva_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \STAGE_LOOP_lshift_psp_sva[0]_i_1_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva[1]_i_1_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva[3]_i_1_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva[5]_i_1_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva[6]_i_1_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva[7]_i_2_n_0\ : STD_LOGIC;
  signal \STAGE_LOOP_lshift_psp_sva_reg_n_0_[0]\ : STD_LOGIC;
  signal STAGE_LOOP_lshift_rg_n_0 : STD_LOGIC;
  signal STAGE_LOOP_lshift_rg_n_1 : STD_LOGIC;
  signal VEC_LOOP_acc_10_cse_1_sva0 : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[0]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[10]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[11]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[2]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[4]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[5]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[6]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[7]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[8]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[9]\ : STD_LOGIC;
  signal \^vec_loop_acc_12_psp_sva_10\ : STD_LOGIC;
  signal VEC_LOOP_acc_12_psp_sva_9_00 : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[9]\ : STD_LOGIC;
  signal VEC_LOOP_acc_1_cse_10_sva : STD_LOGIC;
  signal VEC_LOOP_acc_1_cse_10_sva0 : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[0]\ : STD_LOGIC;
  signal \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[1]\ : STD_LOGIC;
  signal VEC_LOOP_acc_psp_sva : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal VEC_LOOP_acc_psp_sva0 : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[9]\ : STD_LOGIC;
  signal acc_10_nl : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal acc_13_nl : STD_LOGIC_VECTOR ( 32 to 32 );
  signal and_132_rmff : STD_LOGIC;
  signal \^core_wten\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_1 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_137 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_138 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_139 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_140 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_141 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_142 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_143 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_144 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_145 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_146 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_147 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_148 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_149 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_150 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_151 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_188 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_189 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_190 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_191 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_196 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_208 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_209 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_210 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_211 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_212 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_272 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_273 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_274 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_275 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_276 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_277 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_280 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_281 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_284 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_285 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_287 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_288 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_289 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_290 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_291 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_292 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_293 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_294 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_295 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_296 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_297 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_298 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_55 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_56 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_57 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_58 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_59 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_60 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_61 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_62 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_63 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_64 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_65 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_80 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_81 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_82 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_83 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_84 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_85 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_86 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_87 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_88 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_89 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_9 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_90 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_staller_inst_n_9 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_34 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_46 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_47 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_48 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_49 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_50 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_51 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_52 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_53 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_54 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_55 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_56 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_57 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_58 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_59 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_60 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_61 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_62 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_63 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_64 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_65 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt\ : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt_1\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_10 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_11 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_12 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_13 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_14 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_15 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_16 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_17 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_18 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_19 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_2 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_20 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_23 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_24 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_25 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_26 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_27 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_28 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_29 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_3 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_30 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_31 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_32 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_33 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_34 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_4 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_46 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_47 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_48 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_49 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_5 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_50 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_51 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_52 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_53 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_54 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_55 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_56 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_57 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_58 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_59 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_6 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_60 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_61 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_62 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_63 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_64 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_65 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_7 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_8 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_9 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt\ : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt_1\ : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_35 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_36 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_37 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_38 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_39 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_40 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_41 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_42 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_43 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_44 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_45 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_46 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_47 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_48 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_49 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_50 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_51 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_52 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_53 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_54 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_55 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_56 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_57 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_58 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_59 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_60 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_61 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_62 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_63 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_64 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_65 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_66 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_67 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_68 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_69 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_70 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_71 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_72 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_73 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_74 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_75 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_76 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_77 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_78 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_79 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_80 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_81 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_82 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_83 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_84 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_85 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_86 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_87 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_88 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_89 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_90 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_91 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_92 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_93 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_94 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_95 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_96 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_97 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_98 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt\ : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt_1\ : STD_LOGIC;
  signal input_05_in : STD_LOGIC;
  signal input_064_in : STD_LOGIC;
  signal input_08_in : STD_LOGIC;
  signal input_1148_in : STD_LOGIC;
  signal input_210_in : STD_LOGIC;
  signal input_2133_in : STD_LOGIC;
  signal input_25_in : STD_LOGIC;
  signal input_3 : STD_LOGIC;
  signal input_30_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_323_in : STD_LOGIC;
  signal input_4 : STD_LOGIC;
  signal input_412_in : STD_LOGIC;
  signal input_421_in : STD_LOGIC;
  signal input_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_6 : STD_LOGIC;
  signal input_7 : STD_LOGIC;
  signal \mult_core_inst/asn_itm_1\ : STD_LOGIC;
  signal \mult_core_inst/main_stage_0_2\ : STD_LOGIC;
  signal \mult_core_inst/p_and_1_cse\ : STD_LOGIC;
  signal nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nl_inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_vec_rsci_oswt_pff : STD_LOGIC;
  signal nl_z_out_1_n_82 : STD_LOGIC;
  signal nl_z_out_1_n_83 : STD_LOGIC;
  signal nl_z_out_1_n_84 : STD_LOGIC;
  signal nl_z_out_1_n_85 : STD_LOGIC;
  signal nl_z_out_1_n_86 : STD_LOGIC;
  signal nl_z_out_1_n_87 : STD_LOGIC;
  signal nl_z_out_1_n_88 : STD_LOGIC;
  signal nl_z_out_1_n_89 : STD_LOGIC;
  signal nl_z_out_1_n_90 : STD_LOGIC;
  signal nl_z_out_1_n_91 : STD_LOGIC;
  signal nl_z_out_1_n_92 : STD_LOGIC;
  signal nl_z_out_1_n_93 : STD_LOGIC;
  signal nl_z_out_1_n_94 : STD_LOGIC;
  signal nl_z_out_1_n_95 : STD_LOGIC;
  signal nl_z_out_2_i_28_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_29_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_30_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_31_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_32_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_33_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_34_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_35_n_0 : STD_LOGIC;
  signal nl_z_out_2_i_36_n_0 : STD_LOGIC;
  signal nl_z_out_2_n_100 : STD_LOGIC;
  signal nl_z_out_2_n_101 : STD_LOGIC;
  signal nl_z_out_2_n_105 : STD_LOGIC;
  signal nl_z_out_2_n_82 : STD_LOGIC;
  signal nl_z_out_2_n_83 : STD_LOGIC;
  signal nl_z_out_2_n_84 : STD_LOGIC;
  signal nl_z_out_2_n_85 : STD_LOGIC;
  signal nl_z_out_2_n_86 : STD_LOGIC;
  signal nl_z_out_2_n_87 : STD_LOGIC;
  signal nl_z_out_2_n_88 : STD_LOGIC;
  signal nl_z_out_2_n_89 : STD_LOGIC;
  signal nl_z_out_2_n_90 : STD_LOGIC;
  signal nl_z_out_2_n_91 : STD_LOGIC;
  signal nl_z_out_2_n_92 : STD_LOGIC;
  signal nl_z_out_2_n_93 : STD_LOGIC;
  signal nl_z_out_2_n_94 : STD_LOGIC;
  signal nl_z_out_2_n_95 : STD_LOGIC;
  signal nl_z_out_2_n_96 : STD_LOGIC;
  signal nl_z_out_2_n_97 : STD_LOGIC;
  signal nl_z_out_2_n_98 : STD_LOGIC;
  signal nl_z_out_2_n_99 : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_238_in : STD_LOGIC;
  signal p_sva : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_sva0 : STD_LOGIC;
  signal readslicef_14_13_1_return : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal reg_complete_rsci_oswt_cse0 : STD_LOGIC;
  signal \^reg_complete_rsci_oswt_cse_reg_0\ : STD_LOGIC;
  signal reg_ensig_cgo_1_cse : STD_LOGIC;
  signal reg_ensig_cgo_cse : STD_LOGIC;
  signal \^reg_run_rsci_oswt_cse\ : STD_LOGIC;
  signal reg_twiddle_rsci_oswt_1_cse : STD_LOGIC;
  signal reg_twiddle_rsci_oswt_cse : STD_LOGIC;
  signal reg_vec_rsc_triosy_obj_iswt0_cse : STD_LOGIC;
  signal reg_vec_rsc_triosy_obj_iswt0_cse0 : STD_LOGIC;
  signal reg_vec_rsci_oswt_1_cse : STD_LOGIC;
  signal reg_vec_rsci_oswt_cse : STD_LOGIC;
  signal \^run_ac_sync_tmp_dobj_sva\ : STD_LOGIC;
  signal sel0_in : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_8_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_8_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_8_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_8_n_4\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_8_n_5\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_8_n_6\ : STD_LOGIC;
  signal \vec_rsc_adra[11]_INST_0_i_8_n_7\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_1\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_2\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_4\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_5\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_6\ : STD_LOGIC;
  signal \vec_rsc_adra[7]_INST_0_i_5_n_7\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_2_n_7\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \vec_rsc_adrb[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal z_out_14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_nl_z_out_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_nl_z_out_1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_nl_z_out_1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_nl_z_out_1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_nl_z_out_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_nl_z_out_2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_nl_z_out_2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_nl_z_out_2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_nl_z_out_2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_nl_z_out_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_nl_z_out_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_vec_rsc_adra[11]_INST_0_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COMP_LOOP_1_twiddle_f_acc_cse_sva[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_11\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_9\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \STAGE_LOOP_i_3_0_sva[3]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \STAGE_LOOP_lshift_psp_sva[7]_i_2\ : label is "soft_lutpair147";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of nl_z_out_1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of nl_z_out_2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of nl_z_out_2_i_28 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of nl_z_out_2_i_29 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of nl_z_out_2_i_30 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of nl_z_out_2_i_31 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of nl_z_out_2_i_32 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of nl_z_out_2_i_33 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of nl_z_out_2_i_34 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of nl_z_out_2_i_35 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of nl_z_out_2_i_36 : label is "soft_lutpair142";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \vec_rsc_adra[11]_INST_0_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adra[7]_INST_0_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \vec_rsc_adrb[0]_INST_0_i_2\ : label is 35;
begin
  P(9 downto 0) <= \^p\(9 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  VEC_LOOP_acc_12_psp_sva_10 <= \^vec_loop_acc_12_psp_sva_10\;
  core_wten <= \^core_wten\;
  reg_complete_rsci_oswt_cse_reg_0 <= \^reg_complete_rsci_oswt_cse_reg_0\;
  reg_run_rsci_oswt_cse <= \^reg_run_rsci_oswt_cse\;
  run_ac_sync_tmp_dobj_sva <= \^run_ac_sync_tmp_dobj_sva\;
COMP_LOOP_1_modulo_add_cmp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modulo_add
     port map (
      CO(0) => COMP_LOOP_1_modulo_add_cmp_n_32,
      COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      Q(31 downto 0) => p_sva(31 downto 0),
      clk => clk,
      nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0) => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0),
      \out\(31) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_67,
      \out\(30) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_68,
      \out\(29) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_69,
      \out\(28) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_70,
      \out\(27) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_71,
      \out\(26) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_72,
      \out\(25) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_73,
      \out\(24) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_74,
      \out\(23) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_75,
      \out\(22) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_76,
      \out\(21) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_77,
      \out\(20) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_78,
      \out\(19) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_79,
      \out\(18) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_80,
      \out\(17) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_81,
      \out\(16) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_82,
      \out\(15) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_83,
      \out\(14) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_84,
      \out\(13) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_85,
      \out\(12) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_86,
      \out\(11) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_87,
      \out\(10) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_88,
      \out\(9) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_89,
      \out\(8) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_90,
      \out\(7) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_91,
      \out\(6) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_92,
      \out\(5) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_93,
      \out\(4) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_94,
      \out\(3) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_95,
      \out\(2) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_96,
      \out\(1) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_97,
      \out\(0) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_98,
      return_rsc_z(31 downto 0) => COMP_LOOP_1_mult_cmp_return_rsc_z(31 downto 0),
      vec_rsc_da(31 downto 0) => vec_rsc_da(31 downto 0),
      vec_rsc_da_31_sp_1 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_38
    );
COMP_LOOP_1_mult_cmp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult
     port map (
      B(16) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_149,
      B(15) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_150,
      B(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_151,
      B(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152,
      B(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153,
      B(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154,
      B(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155,
      B(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156,
      B(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157,
      B(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158,
      B(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159,
      B(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160,
      B(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161,
      B(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162,
      B(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163,
      B(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164,
      B(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165,
      COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      COMP_LOOP_1_mult_cmp_ccs_ccore_en => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      O(0) => acc_13_nl(32),
      Q(31 downto 0) => p_sva(31 downto 0),
      S(0) => COMP_LOOP_1_mult_cmp_n_2,
      asn_itm_1 => \mult_core_inst/asn_itm_1\,
      asn_itm_1_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_284,
      clk => clk,
      main_stage_0_2 => \mult_core_inst/main_stage_0_2\,
      main_stage_0_2_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_285,
      \nl_z_mul_itm_1__0\(16) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181,
      \nl_z_mul_itm_1__0\(15) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182,
      \nl_z_mul_itm_1__0\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183,
      \nl_z_mul_itm_1__0\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184,
      \nl_z_mul_itm_1__0\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185,
      \nl_z_mul_itm_1__0\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186,
      \nl_z_mul_itm_1__0\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187,
      \nl_z_mul_itm_1__0\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_188,
      \nl_z_mul_itm_1__0\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_189,
      \nl_z_mul_itm_1__0\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_190,
      \nl_z_mul_itm_1__0\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_191,
      \nl_z_mul_itm_1__0\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192,
      \nl_z_mul_itm_1__0\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193,
      \nl_z_mul_itm_1__0\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194,
      \nl_z_mul_itm_1__0\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195,
      \nl_z_mul_itm_1__0\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_196,
      \nl_z_mul_itm_1__0\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197,
      \out\(31) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_35,
      \out\(30) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_36,
      \out\(29) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_37,
      \out\(28) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_38,
      \out\(27) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_39,
      \out\(26) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_40,
      \out\(25) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_41,
      \out\(24) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_42,
      \out\(23) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_43,
      \out\(22) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_44,
      \out\(21) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_45,
      \out\(20) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_46,
      \out\(19) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_47,
      \out\(18) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_48,
      \out\(17) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_49,
      \out\(16) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_50,
      \out\(15) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_51,
      \out\(14) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_52,
      \out\(13) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_53,
      \out\(12) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_54,
      \out\(11) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_55,
      \out\(10) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_56,
      \out\(9) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_57,
      \out\(8) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_58,
      \out\(7) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_59,
      \out\(6) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_60,
      \out\(5) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_61,
      \out\(4) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_62,
      \out\(3) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_63,
      \out\(2) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_64,
      \out\(1) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_65,
      \out\(0) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_66,
      p_and_1_cse => \mult_core_inst/p_and_1_cse\,
      p_rsc_dat(31 downto 0) => p_rsc_dat(31 downto 0),
      p_sva0 => p_sva0,
      \return_rsci_d_reg[31]\(31 downto 0) => COMP_LOOP_1_mult_cmp_return_rsc_z(31 downto 0),
      rst => rst,
      \vector__2\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166,
      \vector__2\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167,
      \vector__2\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168,
      \vector__2\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169,
      \vector__2\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170,
      \vector__2\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171,
      \vector__2\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172,
      \vector__2\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173,
      \vector__2\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174,
      \vector__2\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175,
      \vector__2\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176,
      \vector__2\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177,
      \vector__2\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178,
      \vector__2\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179,
      \vector__2\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180,
      z_mul_itm_1_reg(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198,
      z_mul_itm_1_reg(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199,
      z_mul_itm_1_reg(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200,
      z_mul_itm_1_reg(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201,
      z_mul_itm_1_reg(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202,
      z_mul_itm_1_reg(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203,
      z_mul_itm_1_reg(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204,
      z_mul_itm_1_reg(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205,
      z_mul_itm_1_reg(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206,
      z_mul_itm_1_reg(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207,
      z_mul_itm_1_reg(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_208,
      z_mul_itm_1_reg(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_209,
      z_mul_itm_1_reg(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_210,
      z_mul_itm_1_reg(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_211,
      z_mul_itm_1_reg(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_212
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(0),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      O => \COMP_LOOP_1_twiddle_f_acc_cse_sva[1]_i_1_n_0\
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(2),
      I1 => STAGE_LOOP_i_3_0_sva_reg(0),
      I2 => STAGE_LOOP_i_3_0_sva_reg(1),
      O => COMP_LOOP_1_twiddle_f_acc_cse_sva_mx0w0(2)
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => COMP_LOOP_1_twiddle_f_acc_cse_sva_mx0w0(3)
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_twiddle_f_acc_cse_sva0,
      D => STAGE_LOOP_i_3_0_sva_reg(0),
      Q => \^q\(0),
      R => '0'
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_twiddle_f_acc_cse_sva0,
      D => \COMP_LOOP_1_twiddle_f_acc_cse_sva[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_twiddle_f_acc_cse_sva0,
      D => COMP_LOOP_1_twiddle_f_acc_cse_sva_mx0w0(2),
      Q => \^q\(2),
      R => '0'
    );
\COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_1_twiddle_f_acc_cse_sva0,
      D => COMP_LOOP_1_twiddle_f_acc_cse_sva_mx0w0(3),
      Q => \^q\(3),
      R => '0'
    );
COMP_LOOP_1_twiddle_f_lshift_rg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5__parameterized3\
     port map (
      \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[4]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266,
      \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\(1 downto 0) => \^q\(1 downto 0),
      MUX_v_4_2_2_return(0) => MUX_v_4_2_2_return(2),
      Q(1 downto 0) => STAGE_LOOP_i_3_0_sva_reg(1 downto 0),
      \STAGE_LOOP_i_3_0_sva_reg[0]\ => COMP_LOOP_1_twiddle_f_lshift_rg_n_0,
      \STAGE_LOOP_i_3_0_sva_reg[0]_0\ => COMP_LOOP_1_twiddle_f_lshift_rg_n_1,
      \STAGE_LOOP_i_3_0_sva_reg[0]_1\ => COMP_LOOP_1_twiddle_f_lshift_rg_n_2,
      \STAGE_LOOP_i_3_0_sva_reg[0]_2\ => COMP_LOOP_1_twiddle_f_lshift_rg_n_3
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[0]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(0),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(10),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(11),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[1]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(1),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(2),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(3),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[4]_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(4),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[5]_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(5),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[6]_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(6),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[7]_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(7),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[0]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(8),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269
    );
\COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[1]_i_1_n_0\,
      Q => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(9),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[0]_i_1_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[1]_i_1_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[0]_i_1_n_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(0),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_277,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(10),
      R => '0'
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[1]_i_1_n_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(1),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1_n_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(2),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1_n_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(3),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[4]_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(4),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[5]_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(5),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[6]_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(6),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      D => \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[7]_0\,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(7),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_275,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(8),
      R => '0'
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_276,
      Q => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(9),
      R => '0'
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(1),
      I1 => STAGE_LOOP_i_3_0_sva_reg(0),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_11_n_0\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(2),
      I1 => STAGE_LOOP_i_3_0_sva_reg(0),
      I2 => STAGE_LOOP_i_3_0_sva_reg(1),
      I3 => STAGE_LOOP_i_3_0_sva_reg(3),
      O => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_9_n_0\
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(0),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_272,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(1),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(2),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(3),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => COMP_LOOP_1_twiddle_f_lshift_rg_n_0,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(4),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => COMP_LOOP_1_twiddle_f_lshift_rg_n_2,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(5),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => COMP_LOOP_1_twiddle_f_lshift_rg_n_3,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(6),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      D => COMP_LOOP_1_twiddle_f_lshift_rg_n_1,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(7),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_280,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(8),
      R => '0'
    );
\COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_281,
      Q => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(9),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(0),
      Q => \COMP_LOOP_9_twiddle_f_mul_psp_sva_reg_n_0_[0]\,
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(1),
      Q => input_30_in(0),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(2),
      Q => input_30_in(1),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(3),
      Q => input_30_in(2),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(4),
      Q => input_30_in(3),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(5),
      Q => input_30_in(4),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(6),
      Q => input_30_in(5),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(7),
      Q => input_30_in(6),
      R => '0'
    );
\COMP_LOOP_9_twiddle_f_mul_psp_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      D => MUX_v_9_2_2_return(8),
      Q => input_30_in(7),
      R => '0'
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(0),
      Q => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[0]\,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(1),
      Q => input_064_in,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(2),
      Q => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[2]\,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(3),
      Q => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[3]\,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(4),
      Q => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[4]\,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(5),
      Q => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[5]\,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(6),
      Q => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[6]\,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_k_12_4_sva_7_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_00,
      D => z_out_14(7),
      Q => input_05_in,
      R => COMP_LOOP_k_12_4_sva_7_0
    );
\COMP_LOOP_twiddle_f_1_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_33,
      Q => COMP_LOOP_twiddle_f_1_sva(0),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_23,
      Q => COMP_LOOP_twiddle_f_1_sva(10),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_22,
      Q => COMP_LOOP_twiddle_f_1_sva(11),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_21,
      Q => COMP_LOOP_twiddle_f_1_sva(12),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_20,
      Q => COMP_LOOP_twiddle_f_1_sva(13),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_19,
      Q => COMP_LOOP_twiddle_f_1_sva(14),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_18,
      Q => COMP_LOOP_twiddle_f_1_sva(15),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_17,
      Q => COMP_LOOP_twiddle_f_1_sva(16),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_16,
      Q => COMP_LOOP_twiddle_f_1_sva(17),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_15,
      Q => COMP_LOOP_twiddle_f_1_sva(18),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_14,
      Q => COMP_LOOP_twiddle_f_1_sva(19),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_32,
      Q => COMP_LOOP_twiddle_f_1_sva(1),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_13,
      Q => COMP_LOOP_twiddle_f_1_sva(20),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_12,
      Q => COMP_LOOP_twiddle_f_1_sva(21),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_11,
      Q => COMP_LOOP_twiddle_f_1_sva(22),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_10,
      Q => COMP_LOOP_twiddle_f_1_sva(23),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_9,
      Q => COMP_LOOP_twiddle_f_1_sva(24),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_8,
      Q => COMP_LOOP_twiddle_f_1_sva(25),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_7,
      Q => COMP_LOOP_twiddle_f_1_sva(26),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_6,
      Q => COMP_LOOP_twiddle_f_1_sva(27),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_5,
      Q => COMP_LOOP_twiddle_f_1_sva(28),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_4,
      Q => COMP_LOOP_twiddle_f_1_sva(29),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_31,
      Q => COMP_LOOP_twiddle_f_1_sva(2),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_3,
      Q => COMP_LOOP_twiddle_f_1_sva(30),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_2,
      Q => COMP_LOOP_twiddle_f_1_sva(31),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_30,
      Q => COMP_LOOP_twiddle_f_1_sva(3),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_29,
      Q => COMP_LOOP_twiddle_f_1_sva(4),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_28,
      Q => COMP_LOOP_twiddle_f_1_sva(5),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_27,
      Q => COMP_LOOP_twiddle_f_1_sva(6),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_26,
      Q => COMP_LOOP_twiddle_f_1_sva(7),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_25,
      Q => COMP_LOOP_twiddle_f_1_sva(8),
      R => '0'
    );
\COMP_LOOP_twiddle_f_1_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_24,
      Q => COMP_LOOP_twiddle_f_1_sva(9),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_65,
      Q => COMP_LOOP_twiddle_f_9_sva(0),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_55,
      Q => COMP_LOOP_twiddle_f_9_sva(10),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_54,
      Q => COMP_LOOP_twiddle_f_9_sva(11),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_53,
      Q => COMP_LOOP_twiddle_f_9_sva(12),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_52,
      Q => COMP_LOOP_twiddle_f_9_sva(13),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_51,
      Q => COMP_LOOP_twiddle_f_9_sva(14),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_50,
      Q => COMP_LOOP_twiddle_f_9_sva(15),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_49,
      Q => COMP_LOOP_twiddle_f_9_sva(16),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_48,
      Q => COMP_LOOP_twiddle_f_9_sva(17),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_47,
      Q => COMP_LOOP_twiddle_f_9_sva(18),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_46,
      Q => COMP_LOOP_twiddle_f_9_sva(19),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_64,
      Q => COMP_LOOP_twiddle_f_9_sva(1),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_45,
      Q => COMP_LOOP_twiddle_f_9_sva(20),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_44,
      Q => COMP_LOOP_twiddle_f_9_sva(21),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_43,
      Q => COMP_LOOP_twiddle_f_9_sva(22),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_42,
      Q => COMP_LOOP_twiddle_f_9_sva(23),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_41,
      Q => COMP_LOOP_twiddle_f_9_sva(24),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_40,
      Q => COMP_LOOP_twiddle_f_9_sva(25),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_39,
      Q => COMP_LOOP_twiddle_f_9_sva(26),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_38,
      Q => COMP_LOOP_twiddle_f_9_sva(27),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_37,
      Q => COMP_LOOP_twiddle_f_9_sva(28),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_36,
      Q => COMP_LOOP_twiddle_f_9_sva(29),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_63,
      Q => COMP_LOOP_twiddle_f_9_sva(2),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_35,
      Q => COMP_LOOP_twiddle_f_9_sva(30),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_34,
      Q => COMP_LOOP_twiddle_f_9_sva(31),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_62,
      Q => COMP_LOOP_twiddle_f_9_sva(3),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_61,
      Q => COMP_LOOP_twiddle_f_9_sva(4),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_60,
      Q => COMP_LOOP_twiddle_f_9_sva(5),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_59,
      Q => COMP_LOOP_twiddle_f_9_sva(6),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_58,
      Q => COMP_LOOP_twiddle_f_9_sva(7),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_57,
      Q => COMP_LOOP_twiddle_f_9_sva(8),
      R => '0'
    );
\COMP_LOOP_twiddle_f_9_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_56,
      Q => COMP_LOOP_twiddle_f_9_sva(9),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_33,
      Q => COMP_LOOP_twiddle_help_1_sva(0),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_23,
      Q => COMP_LOOP_twiddle_help_1_sva(10),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_22,
      Q => COMP_LOOP_twiddle_help_1_sva(11),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_21,
      Q => COMP_LOOP_twiddle_help_1_sva(12),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_20,
      Q => COMP_LOOP_twiddle_help_1_sva(13),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_19,
      Q => COMP_LOOP_twiddle_help_1_sva(14),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_18,
      Q => COMP_LOOP_twiddle_help_1_sva(15),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_17,
      Q => COMP_LOOP_twiddle_help_1_sva(16),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_16,
      Q => COMP_LOOP_twiddle_help_1_sva(17),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_15,
      Q => COMP_LOOP_twiddle_help_1_sva(18),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_14,
      Q => COMP_LOOP_twiddle_help_1_sva(19),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_32,
      Q => COMP_LOOP_twiddle_help_1_sva(1),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_13,
      Q => COMP_LOOP_twiddle_help_1_sva(20),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_12,
      Q => COMP_LOOP_twiddle_help_1_sva(21),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_11,
      Q => COMP_LOOP_twiddle_help_1_sva(22),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_10,
      Q => COMP_LOOP_twiddle_help_1_sva(23),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_9,
      Q => COMP_LOOP_twiddle_help_1_sva(24),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_8,
      Q => COMP_LOOP_twiddle_help_1_sva(25),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_7,
      Q => COMP_LOOP_twiddle_help_1_sva(26),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_6,
      Q => COMP_LOOP_twiddle_help_1_sva(27),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_5,
      Q => COMP_LOOP_twiddle_help_1_sva(28),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_4,
      Q => COMP_LOOP_twiddle_help_1_sva(29),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_31,
      Q => COMP_LOOP_twiddle_help_1_sva(2),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_3,
      Q => COMP_LOOP_twiddle_help_1_sva(30),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_2,
      Q => COMP_LOOP_twiddle_help_1_sva(31),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_30,
      Q => COMP_LOOP_twiddle_help_1_sva(3),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_29,
      Q => COMP_LOOP_twiddle_help_1_sva(4),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_28,
      Q => COMP_LOOP_twiddle_help_1_sva(5),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_27,
      Q => COMP_LOOP_twiddle_help_1_sva(6),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_26,
      Q => COMP_LOOP_twiddle_help_1_sva(7),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_25,
      Q => COMP_LOOP_twiddle_help_1_sva(8),
      R => '0'
    );
\COMP_LOOP_twiddle_help_1_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_24,
      Q => COMP_LOOP_twiddle_help_1_sva(9),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_65,
      Q => COMP_LOOP_twiddle_help_9_sva(0),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_55,
      Q => COMP_LOOP_twiddle_help_9_sva(10),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_54,
      Q => COMP_LOOP_twiddle_help_9_sva(11),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_53,
      Q => COMP_LOOP_twiddle_help_9_sva(12),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_52,
      Q => COMP_LOOP_twiddle_help_9_sva(13),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_51,
      Q => COMP_LOOP_twiddle_help_9_sva(14),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_50,
      Q => COMP_LOOP_twiddle_help_9_sva(15),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_49,
      Q => COMP_LOOP_twiddle_help_9_sva(16),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_48,
      Q => COMP_LOOP_twiddle_help_9_sva(17),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_47,
      Q => COMP_LOOP_twiddle_help_9_sva(18),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_46,
      Q => COMP_LOOP_twiddle_help_9_sva(19),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_64,
      Q => COMP_LOOP_twiddle_help_9_sva(1),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_45,
      Q => COMP_LOOP_twiddle_help_9_sva(20),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_44,
      Q => COMP_LOOP_twiddle_help_9_sva(21),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_43,
      Q => COMP_LOOP_twiddle_help_9_sva(22),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_42,
      Q => COMP_LOOP_twiddle_help_9_sva(23),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_41,
      Q => COMP_LOOP_twiddle_help_9_sva(24),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_40,
      Q => COMP_LOOP_twiddle_help_9_sva(25),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_39,
      Q => COMP_LOOP_twiddle_help_9_sva(26),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_38,
      Q => COMP_LOOP_twiddle_help_9_sva(27),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_37,
      Q => COMP_LOOP_twiddle_help_9_sva(28),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_36,
      Q => COMP_LOOP_twiddle_help_9_sva(29),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_63,
      Q => COMP_LOOP_twiddle_help_9_sva(2),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_35,
      Q => COMP_LOOP_twiddle_help_9_sva(30),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_34,
      Q => COMP_LOOP_twiddle_help_9_sva(31),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_62,
      Q => COMP_LOOP_twiddle_help_9_sva(3),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_61,
      Q => COMP_LOOP_twiddle_help_9_sva(4),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_60,
      Q => COMP_LOOP_twiddle_help_9_sva(5),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_59,
      Q => COMP_LOOP_twiddle_help_9_sva(6),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_58,
      Q => COMP_LOOP_twiddle_help_9_sva(7),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_57,
      Q => COMP_LOOP_twiddle_help_9_sva(8),
      R => '0'
    );
\COMP_LOOP_twiddle_help_9_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_twiddle_help_and_1_cse,
      D => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_56,
      Q => COMP_LOOP_twiddle_help_9_sva(9),
      R => '0'
    );
\STAGE_LOOP_i_3_0_sva[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(1),
      I1 => STAGE_LOOP_i_3_0_sva_reg(0),
      O => STAGE_LOOP_i_3_0_sva_2(1)
    );
\STAGE_LOOP_i_3_0_sva[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => STAGE_LOOP_i_3_0_sva_2(3)
    );
\STAGE_LOOP_i_3_0_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STAGE_LOOP_i_3_0_sva0,
      D => STAGE_LOOP_lshift_rg_n_1,
      Q => STAGE_LOOP_i_3_0_sva_reg(0),
      R => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_i_3_0_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STAGE_LOOP_i_3_0_sva0,
      D => STAGE_LOOP_i_3_0_sva_2(1),
      Q => STAGE_LOOP_i_3_0_sva_reg(1),
      R => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_i_3_0_sva_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => STAGE_LOOP_i_3_0_sva0,
      D => COMP_LOOP_1_twiddle_f_acc_cse_sva_mx0w0(2),
      Q => STAGE_LOOP_i_3_0_sva_reg(2),
      S => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_i_3_0_sva_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => STAGE_LOOP_i_3_0_sva0,
      D => STAGE_LOOP_i_3_0_sva_2(3),
      Q => STAGE_LOOP_i_3_0_sva_reg(3),
      S => STAGE_LOOP_i_3_0_sva
    );
\STAGE_LOOP_lshift_psp_sva[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(0),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => \STAGE_LOOP_lshift_psp_sva[0]_i_1_n_0\
    );
\STAGE_LOOP_lshift_psp_sva[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(1),
      I1 => STAGE_LOOP_i_3_0_sva_reg(0),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => \STAGE_LOOP_lshift_psp_sva[1]_i_1_n_0\
    );
\STAGE_LOOP_lshift_psp_sva[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(0),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\
    );
\STAGE_LOOP_lshift_psp_sva[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(0),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => \STAGE_LOOP_lshift_psp_sva[3]_i_1_n_0\
    );
\STAGE_LOOP_lshift_psp_sva[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(2),
      I2 => STAGE_LOOP_i_3_0_sva_reg(1),
      I3 => STAGE_LOOP_i_3_0_sva_reg(0),
      O => \STAGE_LOOP_lshift_psp_sva[5]_i_1_n_0\
    );
\STAGE_LOOP_lshift_psp_sva[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(2),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(1),
      O => \STAGE_LOOP_lshift_psp_sva[6]_i_1_n_0\
    );
\STAGE_LOOP_lshift_psp_sva[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(2),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(1),
      O => \STAGE_LOOP_lshift_psp_sva[7]_i_2_n_0\
    );
\STAGE_LOOP_lshift_psp_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[0]_i_1_n_0\,
      Q => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[0]\,
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_274
    );
\STAGE_LOOP_lshift_psp_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\,
      Q => p_0_in2_in(9),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_273
    );
\STAGE_LOOP_lshift_psp_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[3]_i_1_n_0\,
      Q => p_0_in2_in(10),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_273
    );
\STAGE_LOOP_lshift_psp_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => STAGE_LOOP_lshift_rg_n_0,
      Q => p_0_in2_in(11),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_273
    );
\STAGE_LOOP_lshift_psp_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[1]_i_1_n_0\,
      Q => p_0_in2_in(0),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_274
    );
\STAGE_LOOP_lshift_psp_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[2]_i_1_n_0\,
      Q => p_0_in2_in(1),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_274
    );
\STAGE_LOOP_lshift_psp_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[3]_i_1_n_0\,
      Q => p_0_in2_in(2),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_274
    );
\STAGE_LOOP_lshift_psp_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => STAGE_LOOP_lshift_rg_n_0,
      Q => p_0_in2_in(3),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_274
    );
\STAGE_LOOP_lshift_psp_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[5]_i_1_n_0\,
      Q => p_0_in2_in(4),
      R => '0'
    );
\STAGE_LOOP_lshift_psp_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[6]_i_1_n_0\,
      Q => p_0_in2_in(5),
      R => '0'
    );
\STAGE_LOOP_lshift_psp_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[7]_i_2_n_0\,
      Q => p_0_in2_in(6),
      R => '0'
    );
\STAGE_LOOP_lshift_psp_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[0]_i_1_n_0\,
      Q => p_0_in2_in(7),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_273
    );
\STAGE_LOOP_lshift_psp_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => COMP_LOOP_k_12_4_sva_7_0,
      D => \STAGE_LOOP_lshift_psp_sva[1]_i_1_n_0\,
      Q => p_0_in2_in(8),
      R => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_273
    );
STAGE_LOOP_lshift_rg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mgc_shift_l_v5
     port map (
      D(0) => STAGE_LOOP_lshift_rg_n_1,
      Q(2 downto 0) => STAGE_LOOP_i_3_0_sva_reg(2 downto 0),
      \STAGE_LOOP_i_3_0_sva_reg[2]\ => STAGE_LOOP_lshift_rg_n_0
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(0),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[0]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(10),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[10]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(11),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[11]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(1),
      Q => input_4,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(2),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[2]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(3),
      Q => input_6,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(4),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[4]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(5),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[5]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(6),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[6]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(7),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[7]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(8),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[8]\,
      R => '0'
    );
\VEC_LOOP_acc_10_cse_1_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => MUX1HOT_v_12_3_2_return(9),
      Q => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[9]\,
      R => '0'
    );
VEC_LOOP_acc_12_psp_sva_10_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => VEC_LOOP_acc_12_psp_sva_10_reg_0,
      Q => \^vec_loop_acc_12_psp_sva_10\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[0]\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239,
      Q => input_25_in,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238,
      Q => input_323_in,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[3]\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[4]\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[5]\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[6]\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[7]\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[8]\,
      R => '0'
    );
\VEC_LOOP_acc_12_psp_sva_9_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_12_psp_sva_9_00,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231,
      Q => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[9]\,
      R => '0'
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_298,
      Q => \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[0]\,
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_288,
      Q => input_5(6),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_287,
      Q => input_5(7),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_297,
      Q => \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[1]\,
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_296,
      Q => input_08_in,
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_295,
      Q => input_7,
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_294,
      Q => input_5(0),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_293,
      Q => input_5(1),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_292,
      Q => input_5(2),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_291,
      Q => input_5(3),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_290,
      Q => input_5(4),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_1_cse_10_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_1_cse_10_sva0,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_289,
      Q => input_5(5),
      R => VEC_LOOP_acc_1_cse_10_sva
    );
\VEC_LOOP_acc_psp_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(1),
      Q => VEC_LOOP_acc_psp_sva(0),
      R => '0'
    );
\VEC_LOOP_acc_psp_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(2),
      Q => VEC_LOOP_acc_psp_sva(1),
      R => '0'
    );
\VEC_LOOP_acc_psp_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(3),
      Q => VEC_LOOP_acc_psp_sva(2),
      R => '0'
    );
\VEC_LOOP_acc_psp_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(4),
      Q => VEC_LOOP_acc_psp_sva(3),
      R => '0'
    );
\VEC_LOOP_acc_psp_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(5),
      Q => VEC_LOOP_acc_psp_sva(4),
      R => '0'
    );
\VEC_LOOP_acc_psp_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(6),
      Q => VEC_LOOP_acc_psp_sva(5),
      R => '0'
    );
\VEC_LOOP_acc_psp_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(7),
      Q => VEC_LOOP_acc_psp_sva(6),
      R => '0'
    );
\VEC_LOOP_acc_psp_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_psp_sva0,
      D => acc_10_nl(8),
      Q => VEC_LOOP_acc_psp_sva(7),
      R => '0'
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(0),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[0]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(10),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[10]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(11),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[11]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(12),
      Q => sel0_in,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(1),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[1]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(2),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[2]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(3),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[3]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(4),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[4]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(5),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[5]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(6),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[6]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(7),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[7]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(8),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[8]\,
      R => rst
    );
\VEC_LOOP_j_12_0_1_sva_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => VEC_LOOP_acc_10_cse_1_sva0,
      D => readslicef_14_13_1_return(9),
      Q => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[9]\,
      R => rst
    );
inPlaceNTT_DIF_precomp_core_core_fsm_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_core_fsm
     port map (
      A(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0,
      A(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_1,
      A(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2,
      A(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_3,
      A(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4,
      A(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      A(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_6,
      A(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_7,
      A(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_8,
      A(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_9,
      A(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_10,
      A(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11,
      B(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_55,
      B(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_56,
      B(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_57,
      B(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_58,
      B(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_59,
      B(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_60,
      B(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_61,
      B(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_62,
      B(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_63,
      B(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_64,
      B(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_65,
      COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en => COMP_LOOP_1_modulo_sub_cmp_ccs_ccore_en,
      COMP_LOOP_1_mult_cmp_ccs_ccore_en => COMP_LOOP_1_mult_cmp_ccs_ccore_en,
      \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[2]\(0) => MUX_v_4_2_2_return(2),
      \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_269,
      \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_278,
      \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_279,
      \COMP_LOOP_1_twiddle_f_acc_cse_sva_reg[3]_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_282,
      COMP_LOOP_2_twiddle_f_lshift_ncse_sva(11 downto 0) => COMP_LOOP_2_twiddle_f_lshift_ncse_sva(11 downto 0),
      COMP_LOOP_2_twiddle_f_lshift_ncse_sva0 => COMP_LOOP_2_twiddle_f_lshift_ncse_sva0,
      COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(2 downto 0) => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(2 downto 0),
      \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[11]\(11 downto 0) => MUX1HOT_v_12_4_2_return(11 downto 0),
      COMP_LOOP_3_twiddle_f_lshift_ncse_sva(10 downto 0) => COMP_LOOP_3_twiddle_f_lshift_ncse_sva(10 downto 0),
      COMP_LOOP_3_twiddle_f_lshift_ncse_sva0 => COMP_LOOP_3_twiddle_f_lshift_ncse_sva0,
      \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[10]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_277,
      \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[8]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_275,
      \COMP_LOOP_3_twiddle_f_lshift_ncse_sva_reg[9]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_276,
      COMP_LOOP_5_twiddle_f_lshift_ncse_sva(9 downto 0) => COMP_LOOP_5_twiddle_f_lshift_ncse_sva(9 downto 0),
      COMP_LOOP_5_twiddle_f_lshift_ncse_sva0 => COMP_LOOP_5_twiddle_f_lshift_ncse_sva0,
      \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[0]\ => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_9_n_0\,
      \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[0]_0\ => \COMP_LOOP_5_twiddle_f_lshift_ncse_sva[7]_i_11_n_0\,
      \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[8]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_280,
      \COMP_LOOP_5_twiddle_f_lshift_ncse_sva_reg[9]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_281,
      COMP_LOOP_k_12_4_sva_7_0 => COMP_LOOP_k_12_4_sva_7_0,
      \COMP_LOOP_k_12_4_sva_7_0_reg[2]\(1 downto 0) => \COMP_LOOP_k_12_4_sva_7_0_reg[2]_0\(1 downto 0),
      \COMP_LOOP_k_12_4_sva_7_0_reg[3]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_145,
      \COMP_LOOP_k_12_4_sva_7_0_reg[3]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_146,
      \COMP_LOOP_k_12_4_sva_7_0_reg[3]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_147,
      \COMP_LOOP_k_12_4_sva_7_0_reg[3]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_148,
      \COMP_LOOP_k_12_4_sva_7_0_reg[3]_0\(0) => \COMP_LOOP_k_12_4_sva_7_0_reg[3]_0\(0),
      \COMP_LOOP_k_12_4_sva_7_0_reg[4]\(3 downto 0) => \COMP_LOOP_k_12_4_sva_7_0_reg[4]_0\(3 downto 0),
      \COMP_LOOP_k_12_4_sva_7_0_reg[6]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_137,
      \COMP_LOOP_k_12_4_sva_7_0_reg[6]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_138,
      \COMP_LOOP_k_12_4_sva_7_0_reg[6]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_139,
      \COMP_LOOP_k_12_4_sva_7_0_reg[6]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_140,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_80,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_81,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_82,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_83,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_84,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_85,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_86,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_87,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_88,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_89,
      \COMP_LOOP_k_12_4_sva_7_0_reg[7]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_90,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(16) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_181,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(15) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_182,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_183,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_184,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_185,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_186,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_187,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_188,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_189,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_190,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_191,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_192,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_193,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_194,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_195,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_196,
      \COMP_LOOP_twiddle_f_1_sva_reg[16]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_197,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_198,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_199,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_200,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_201,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_202,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_203,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_204,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_205,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_206,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_207,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_208,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_209,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_210,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_211,
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_212,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(16) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_149,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(15) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_150,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_151,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_152,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_153,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_154,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_155,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_156,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_157,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_158,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_159,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_160,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_161,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_162,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_163,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_164,
      \COMP_LOOP_twiddle_help_1_sva_reg[16]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_165,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(14) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_166,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(13) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_167,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(12) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_168,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_169,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_170,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_171,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_172,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_173,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_174,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_175,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_176,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_177,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_178,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_179,
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_180,
      D(11 downto 0) => MUX1HOT_v_12_3_2_return(11 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      E(0) => COMP_LOOP_twiddle_help_and_1_cse,
      \FSM_sequential_state_var_reg[2]_0\ => \^run_ac_sync_tmp_dobj_sva\,
      MUX_s_1_2_2_return => MUX_s_1_2_2_return,
      O(3) => input_421_in,
      O(2) => input_412_in,
      O(1) => input_3,
      O(0) => \vec_rsc_adrb[0]_INST_0_i_2_n_7\,
      P(11) => nl_z_out_2_n_94,
      P(10) => nl_z_out_2_n_95,
      P(9) => nl_z_out_2_n_96,
      P(8) => nl_z_out_2_n_97,
      P(7) => nl_z_out_2_n_98,
      P(6) => nl_z_out_2_n_99,
      P(5) => nl_z_out_2_n_100,
      P(4) => nl_z_out_2_n_101,
      P(3) => input_1148_in,
      P(2) => input_210_in,
      P(1) => input_2133_in,
      P(0) => nl_z_out_2_n_105,
      Q(3 downto 0) => \^q\(3 downto 0),
      S(3) => \vec_rsc_adra[7]_INST_0_i_24_n_0\,
      S(2) => \vec_rsc_adra[7]_INST_0_i_25_n_0\,
      S(1) => \vec_rsc_adra[7]_INST_0_i_26_n_0\,
      S(0) => \vec_rsc_adra[7]_INST_0_i_27_n_0\,
      SR(0) => STAGE_LOOP_i_3_0_sva,
      \STAGE_LOOP_i_3_0_sva_reg[0]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_267,
      \STAGE_LOOP_i_3_0_sva_reg[0]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_268,
      \STAGE_LOOP_i_3_0_sva_reg[0]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_271,
      \STAGE_LOOP_i_3_0_sva_reg[0]_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_272,
      \STAGE_LOOP_i_3_0_sva_reg[3]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_273,
      \STAGE_LOOP_i_3_0_sva_reg[3]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_274,
      \STAGE_LOOP_lshift_psp_sva_reg[12]\(12 downto 0) => readslicef_14_13_1_return(12 downto 0),
      \STAGE_LOOP_lshift_psp_sva_reg[12]_0\(2 downto 0) => STAGE_LOOP_i_3_0_sva_reg(3 downto 1),
      \STAGE_LOOP_lshift_psp_sva_reg[4]\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_141,
      \STAGE_LOOP_lshift_psp_sva_reg[4]\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_142,
      \STAGE_LOOP_lshift_psp_sva_reg[4]\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_143,
      \STAGE_LOOP_lshift_psp_sva_reg[4]\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_144,
      \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(3) => \vec_rsc_adra[11]_INST_0_i_8_n_4\,
      \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(2) => \vec_rsc_adra[11]_INST_0_i_8_n_5\,
      \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(1) => \vec_rsc_adra[11]_INST_0_i_8_n_6\,
      \VEC_LOOP_acc_10_cse_1_sva_reg[11]\(0) => \vec_rsc_adra[11]_INST_0_i_8_n_7\,
      \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(3) => \vec_rsc_adra[7]_INST_0_i_5_n_4\,
      \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(2) => \vec_rsc_adra[7]_INST_0_i_5_n_5\,
      \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(1) => \vec_rsc_adra[7]_INST_0_i_5_n_6\,
      \VEC_LOOP_acc_10_cse_1_sva_reg[7]\(0) => \vec_rsc_adra[7]_INST_0_i_5_n_7\,
      VEC_LOOP_acc_12_psp_sva_10 => \^vec_loop_acc_12_psp_sva_10\,
      \VEC_LOOP_acc_1_cse_10_sva_reg[10]\(0) => O(0),
      \VEC_LOOP_j_12_0_1_sva_1_reg[12]\(0) => COMP_LOOP_twiddle_help_and_cse,
      \VEC_LOOP_j_12_0_1_sva_1_reg[3]\ => \STAGE_LOOP_lshift_psp_sva_reg_n_0_[0]\,
      acc_10_nl(7 downto 0) => acc_10_nl(8 downto 1),
      and_132_rmff => and_132_rmff,
      asn_itm_1 => \mult_core_inst/asn_itm_1\,
      asn_itm_1_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_284,
      clk => clk,
      complete_rsc_rdy => complete_rsc_rdy,
      complete_rsc_rdy_0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      complete_rsc_rdy_1(0) => COMP_LOOP_1_twiddle_f_acc_cse_sva0,
      complete_rsc_rdy_2(0) => STAGE_LOOP_i_3_0_sva0,
      main_stage_0_2 => \mult_core_inst/main_stage_0_2\,
      main_stage_0_2_reg => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_285,
      nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(1 downto 0) => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(1 downto 0),
      nl_inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_vec_rsci_oswt_pff => nl_inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_vec_rsci_oswt_pff,
      nl_z_out_1 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[3]_i_1_n_0\,
      nl_z_out_1_0(7) => input_05_in,
      nl_z_out_1_0(6) => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[6]\,
      nl_z_out_1_0(5) => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[5]\,
      nl_z_out_1_0(4) => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[4]\,
      nl_z_out_1_0(3) => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[3]\,
      nl_z_out_1_0(2) => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[2]\,
      nl_z_out_1_0(1) => input_064_in,
      nl_z_out_1_0(0) => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[0]\,
      nl_z_out_1_1 => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[2]_i_1_n_0\,
      nl_z_out_2(8 downto 0) => MUX_v_9_2_2_return(8 downto 0),
      nl_z_out_2_0 => nl_z_out_2_i_32_n_0,
      nl_z_out_2_1 => nl_z_out_2_i_36_n_0,
      nl_z_out_2_2 => nl_z_out_2_i_28_n_0,
      nl_z_out_2_3 => nl_z_out_2_i_35_n_0,
      nl_z_out_2_4 => nl_z_out_2_i_34_n_0,
      nl_z_out_2_5 => nl_z_out_2_i_33_n_0,
      nl_z_out_2_6 => nl_z_out_2_i_31_n_0,
      nl_z_out_2_7 => nl_z_out_2_i_30_n_0,
      nl_z_out_2_8 => nl_z_out_2_i_29_n_0,
      \out\(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_287,
      \out\(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_288,
      \out\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_289,
      \out\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_290,
      \out\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_291,
      \out\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_292,
      \out\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_293,
      \out\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_294,
      \out\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_295,
      \out\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_296,
      \out\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_297,
      \out\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_298,
      p_0_in2_in(11 downto 0) => p_0_in2_in(11 downto 0),
      p_238_in => p_238_in,
      p_and_1_cse => \mult_core_inst/p_and_1_cse\,
      reg_complete_rsci_oswt_cse0 => reg_complete_rsci_oswt_cse0,
      reg_complete_rsci_oswt_cse_reg(0) => p_sva0,
      reg_complete_rsci_oswt_cse_reg_0(0) => VEC_LOOP_acc_10_cse_1_sva0,
      reg_complete_rsci_oswt_cse_reg_1(0) => VEC_LOOP_acc_psp_sva0,
      reg_complete_rsci_oswt_cse_reg_2(0) => VEC_LOOP_acc_1_cse_10_sva,
      reg_ensig_cgo_1_cse => reg_ensig_cgo_1_cse,
      reg_ensig_cgo_cse => reg_ensig_cgo_cse,
      reg_twiddle_rsci_oswt_cse_reg(12) => sel0_in,
      reg_twiddle_rsci_oswt_cse_reg(11) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[11]\,
      reg_twiddle_rsci_oswt_cse_reg(10) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[10]\,
      reg_twiddle_rsci_oswt_cse_reg(9) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[9]\,
      reg_twiddle_rsci_oswt_cse_reg(8) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[8]\,
      reg_twiddle_rsci_oswt_cse_reg(7) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[7]\,
      reg_twiddle_rsci_oswt_cse_reg(6) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[6]\,
      reg_twiddle_rsci_oswt_cse_reg(5) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[5]\,
      reg_twiddle_rsci_oswt_cse_reg(4) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[4]\,
      reg_twiddle_rsci_oswt_cse_reg(3) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[3]\,
      reg_twiddle_rsci_oswt_cse_reg(2) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[2]\,
      reg_twiddle_rsci_oswt_cse_reg(1) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[1]\,
      reg_twiddle_rsci_oswt_cse_reg(0) => \VEC_LOOP_j_12_0_1_sva_1_reg_n_0_[0]\,
      reg_vec_rsc_triosy_obj_iswt0_cse0 => reg_vec_rsc_triosy_obj_iswt0_cse0,
      \return_rsci_d_reg[0]\ => \^reg_complete_rsci_oswt_cse_reg_0\,
      rst => rst,
      \state_var_reg_rep[0]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_38,
      \state_var_reg_rep[1]_0\ => \state_var_reg_rep[1]\,
      \state_var_reg_rep[2]_0\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223,
      \state_var_reg_rep[3]_0\(0) => VEC_LOOP_acc_1_cse_10_sva0,
      \state_var_reg_rep[3]_1\(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_231,
      \state_var_reg_rep[3]_1\(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_232,
      \state_var_reg_rep[3]_1\(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_233,
      \state_var_reg_rep[3]_1\(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_234,
      \state_var_reg_rep[3]_1\(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_235,
      \state_var_reg_rep[3]_1\(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_236,
      \state_var_reg_rep[3]_1\(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_237,
      \state_var_reg_rep[3]_1\(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_238,
      \state_var_reg_rep[3]_1\(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_239,
      \state_var_reg_rep[3]_1\(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_240,
      \state_var_reg_rep[3]_2\ => \state_var_reg_rep[3]\,
      \state_var_reg_rep[4]_0\(0) => COMP_LOOP_9_twiddle_f_mul_psp_sva0,
      \state_var_reg_rep[4]_1\(0) => VEC_LOOP_acc_12_psp_sva_9_00,
      \state_var_reg_rep[4]_2\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228,
      \state_var_reg_rep[6]_0\ => \state_var_reg_rep[6]\,
      \state_var_reg_rep[6]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_36,
      \state_var_reg_rep[6]_2\(0) => COMP_LOOP_k_12_4_sva_7_00,
      \state_var_reg_rep[7]_0\ => \state_var_reg_rep[7]\(0),
      \state_var_reg_rep[7]_1\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_266,
      twiddle_h_rsc_adra(11 downto 0) => twiddle_h_rsc_adra(11 downto 0),
      \twiddle_h_rsc_adra[11]\(11) => nl_z_out_1_n_94,
      \twiddle_h_rsc_adra[11]\(10) => nl_z_out_1_n_95,
      \twiddle_h_rsc_adra[11]\(9 downto 0) => \^p\(9 downto 0),
      \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(1) => \COMP_LOOP_1_twiddle_f_acc_cse_sva[1]_i_1_n_0\,
      \twiddle_h_rsc_adra[11]_INST_0_i_13_0\(0) => STAGE_LOOP_i_3_0_sva_reg(0),
      \twiddle_h_rsc_adra[11]_INST_0_i_5_0\ => \twiddle_h_rsc_adra[11]_INST_0_i_5\,
      \twiddle_h_rsc_adra[11]_INST_0_i_5_1\ => \twiddle_h_rsc_adra[11]_INST_0_i_5_0\,
      \twiddle_h_rsc_adra[7]_INST_0_i_1_0\(0) => \twiddle_h_rsc_adra[7]_INST_0_i_1\(0),
      \twiddle_h_rsc_adra[7]_INST_0_i_1_1\(2 downto 0) => S(2 downto 0),
      twiddle_h_rsc_adrb(0) => twiddle_h_rsc_adrb(0),
      vec_rsc_adra(11 downto 0) => vec_rsc_adra(11 downto 0),
      \vec_rsc_adra[10]\(9) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[9]\,
      \vec_rsc_adra[10]\(8) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[8]\,
      \vec_rsc_adra[10]\(7) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[7]\,
      \vec_rsc_adra[10]\(6) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[6]\,
      \vec_rsc_adra[10]\(5) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[5]\,
      \vec_rsc_adra[10]\(4) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[4]\,
      \vec_rsc_adra[10]\(3) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[3]\,
      \vec_rsc_adra[10]\(2) => input_323_in,
      \vec_rsc_adra[10]\(1) => input_25_in,
      \vec_rsc_adra[10]\(0) => \VEC_LOOP_acc_12_psp_sva_9_0_reg_n_0_[0]\,
      \vec_rsc_adra[11]\(11) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[11]\,
      \vec_rsc_adra[11]\(10) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[10]\,
      \vec_rsc_adra[11]\(9) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[9]\,
      \vec_rsc_adra[11]\(8) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[8]\,
      \vec_rsc_adra[11]\(7) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[7]\,
      \vec_rsc_adra[11]\(6) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[6]\,
      \vec_rsc_adra[11]\(5) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[5]\,
      \vec_rsc_adra[11]\(4) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[4]\,
      \vec_rsc_adra[11]\(3) => input_6,
      \vec_rsc_adra[11]\(2) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[2]\,
      \vec_rsc_adra[11]\(1) => input_4,
      \vec_rsc_adra[11]\(0) => \VEC_LOOP_acc_10_cse_1_sva_reg_n_0_[0]\,
      \vec_rsc_adra[11]_0\(11 downto 4) => input_5(7 downto 0),
      \vec_rsc_adra[11]_0\(3) => input_7,
      \vec_rsc_adra[11]_0\(2) => input_08_in,
      \vec_rsc_adra[11]_0\(1) => \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[1]\,
      \vec_rsc_adra[11]_0\(0) => \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[0]\,
      \vec_rsc_adra[11]_1\(8 downto 1) => input_30_in(7 downto 0),
      \vec_rsc_adra[11]_1\(0) => \COMP_LOOP_9_twiddle_f_mul_psp_sva_reg_n_0_[0]\,
      \vec_rsc_adra[11]_2\(7 downto 0) => VEC_LOOP_acc_psp_sva(7 downto 0),
      \vec_rsc_adra[11]_INST_0_i_8\(3) => \vec_rsc_adra[11]_INST_0_i_33_n_0\,
      \vec_rsc_adra[11]_INST_0_i_8\(2) => \vec_rsc_adra[11]_INST_0_i_34_n_0\,
      \vec_rsc_adra[11]_INST_0_i_8\(1) => \vec_rsc_adra[11]_INST_0_i_35_n_0\,
      \vec_rsc_adra[11]_INST_0_i_8\(0) => \vec_rsc_adra[11]_INST_0_i_36_n_0\,
      vec_rsc_adrb(11 downto 0) => vec_rsc_adrb(11 downto 0),
      vec_rsc_wea => vec_rsc_wea,
      \vector__2\(31 downto 0) => COMP_LOOP_twiddle_help_1_sva(31 downto 0),
      \vector__2_0\(31 downto 0) => COMP_LOOP_twiddle_help_9_sva(31 downto 0),
      z_mul_itm_1_reg(31 downto 0) => COMP_LOOP_twiddle_f_1_sva(31 downto 0),
      z_mul_itm_1_reg_0(31 downto 0) => COMP_LOOP_twiddle_f_9_sva(31 downto 0),
      z_out_14(7 downto 0) => z_out_14(7 downto 0)
    );
inPlaceNTT_DIF_precomp_core_run_rsci_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_run_rsci
     port map (
      clk => clk,
      complete_rsc_rdy => complete_rsc_rdy,
      reg_run_rsci_oswt_cse => \^reg_run_rsci_oswt_cse\,
      rst => rst,
      run_rsci_bcwt => run_rsci_bcwt,
      run_rsci_bcwt_reg => \^reg_complete_rsci_oswt_cse_reg_0\,
      run_rsci_bcwt_reg_0 => \^core_wten\,
      run_rsci_ivld_bfwt => run_rsci_ivld_bfwt,
      run_rsci_ivld_bfwt_reg => run_rsci_ivld_bfwt_reg
    );
inPlaceNTT_DIF_precomp_core_staller_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_staller
     port map (
      E(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_3,
      clk => clk,
      complete_rsc_rdy => complete_rsc_rdy,
      core_wten_reg_reg_0 => \^core_wten\,
      core_wten_reg_reg_1 => inPlaceNTT_DIF_precomp_core_staller_inst_n_7,
      core_wten_reg_reg_2 => inPlaceNTT_DIF_precomp_core_staller_inst_n_8,
      core_wten_reg_reg_3 => inPlaceNTT_DIF_precomp_core_staller_inst_n_9,
      core_wten_reg_reg_4 => inPlaceNTT_DIF_precomp_core_staller_inst_n_10,
      core_wten_reg_reg_5 => inPlaceNTT_DIF_precomp_core_staller_inst_n_11,
      core_wten_reg_reg_6 => inPlaceNTT_DIF_precomp_core_staller_inst_n_12,
      reg_run_rsci_oswt_cse => \^reg_run_rsci_oswt_cse\,
      reg_twiddle_rsci_oswt_1_cse => reg_twiddle_rsci_oswt_1_cse,
      reg_twiddle_rsci_oswt_1_cse_reg(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_5,
      reg_twiddle_rsci_oswt_cse => reg_twiddle_rsci_oswt_cse,
      reg_twiddle_rsci_oswt_cse_reg(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_6,
      reg_vec_rsc_triosy_obj_iswt0_cse => reg_vec_rsc_triosy_obj_iswt0_cse,
      reg_vec_rsci_oswt_1_cse => reg_vec_rsci_oswt_1_cse,
      reg_vec_rsci_oswt_cse => reg_vec_rsci_oswt_cse,
      reg_vec_rsci_oswt_cse_reg(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_4,
      rst => rst,
      run_rsc_rdy => run_rsc_rdy,
      twiddle_h_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt\,
      twiddle_h_rsci_bcwt_1 => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt_1\,
      twiddle_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt\,
      twiddle_rsci_bcwt_1 => \inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt_1\,
      vec_rsc_triosy_lz => vec_rsc_triosy_lz,
      vec_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt\,
      vec_rsci_bcwt_1 => \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt_1\,
      vec_rsci_bcwt_reg => \^reg_complete_rsci_oswt_cse_reg_0\
    );
inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1
     port map (
      \COMP_LOOP_twiddle_help_1_sva_reg[31]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228,
      D(31) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_2,
      D(30) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_3,
      D(29) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_4,
      D(28) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_5,
      D(27) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_6,
      D(26) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_7,
      D(25) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_8,
      D(24) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_9,
      D(23) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_10,
      D(22) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_11,
      D(21) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_12,
      D(20) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_13,
      D(19) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_14,
      D(18) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_15,
      D(17) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_16,
      D(16) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_17,
      D(15) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_18,
      D(14) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_19,
      D(13) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_20,
      D(12) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_21,
      D(11) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_22,
      D(10) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_23,
      D(9) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_24,
      D(8) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_25,
      D(7) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_26,
      D(6) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_27,
      D(5) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_28,
      D(4) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_29,
      D(3) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_30,
      D(2) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_31,
      D(1) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_32,
      D(0) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_33,
      E(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_6,
      clk => clk,
      rst => rst,
      twiddle_h_rsc_qa(31 downto 0) => twiddle_h_rsc_qa(31 downto 0),
      twiddle_h_rsc_qb(31 downto 0) => twiddle_h_rsc_qb(31 downto 0),
      twiddle_h_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt\,
      twiddle_h_rsci_bcwt_1 => \inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp_inst/twiddle_h_rsci_bcwt_1\,
      twiddle_h_rsci_bcwt_1_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_8,
      twiddle_h_rsci_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_7,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(31) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_34,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(30) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_35,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(29) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_36,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(28) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_37,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(27) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_38,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(26) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_39,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(25) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_40,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(24) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_41,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(23) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_42,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(22) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_43,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(21) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_44,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(20) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_45,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(19) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_46,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(18) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_47,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(17) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_48,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(16) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_49,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(15) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_50,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(14) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_51,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(13) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_52,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(12) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_53,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(11) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_54,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(10) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_55,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(9) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_56,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(8) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_57,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(7) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_58,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(6) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_59,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(5) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_60,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(4) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_61,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(3) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_62,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(2) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_63,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(1) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_64,
      \twiddle_h_rsci_qa_d_bfwt_31_0_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_inst_n_65,
      \twiddle_h_rsci_qa_d_bfwt_63_32_reg[0]\(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_5
    );
inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1
     port map (
      \COMP_LOOP_twiddle_f_1_sva_reg[31]\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_228,
      D(31) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_2,
      D(30) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_3,
      D(29) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_4,
      D(28) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_5,
      D(27) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_6,
      D(26) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_7,
      D(25) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_8,
      D(24) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_9,
      D(23) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_10,
      D(22) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_11,
      D(21) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_12,
      D(20) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_13,
      D(19) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_14,
      D(18) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_15,
      D(17) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_16,
      D(16) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_17,
      D(15) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_18,
      D(14) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_19,
      D(13) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_20,
      D(12) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_21,
      D(11) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_22,
      D(10) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_23,
      D(9) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_24,
      D(8) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_25,
      D(7) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_26,
      D(6) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_27,
      D(5) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_28,
      D(4) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_29,
      D(3) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_30,
      D(2) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_31,
      D(1) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_32,
      D(0) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_33,
      E(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_6,
      clk => clk,
      rst => rst,
      twiddle_rsc_qa(31 downto 0) => twiddle_rsc_qa(31 downto 0),
      twiddle_rsc_qb(31 downto 0) => twiddle_rsc_qb(31 downto 0),
      twiddle_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt\,
      twiddle_rsci_bcwt_1 => \inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp_inst/twiddle_rsci_bcwt_1\,
      twiddle_rsci_bcwt_1_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_10,
      twiddle_rsci_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_9,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(31) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_34,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(30) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_35,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(29) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_36,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(28) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_37,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(27) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_38,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(26) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_39,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(25) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_40,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(24) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_41,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(23) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_42,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(22) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_43,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(21) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_44,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(20) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_45,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(19) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_46,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(18) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_47,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(17) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_48,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(16) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_49,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(15) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_50,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(14) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_51,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(13) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_52,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(12) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_53,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(11) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_54,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(10) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_55,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(9) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_56,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(8) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_57,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(7) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_58,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(6) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_59,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(5) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_60,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(4) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_61,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(3) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_62,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(2) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_63,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(1) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_64,
      \twiddle_rsci_qa_d_bfwt_31_0_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_n_65,
      \twiddle_rsci_qa_d_bfwt_63_32_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_5
    );
inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core_vec_rsci_1
     port map (
      CO(0) => COMP_LOOP_1_modulo_add_cmp_n_32,
      E(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_4,
      O(0) => acc_13_nl(32),
      Q(31 downto 0) => p_sva(31 downto 0),
      S(0) => COMP_LOOP_1_mult_cmp_n_2,
      clk => clk,
      nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0) => nl_COMP_LOOP_1_modulo_add_cmp_base_rsc_dat(31 downto 0),
      \out\(31) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_35,
      \out\(30) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_36,
      \out\(29) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_37,
      \out\(28) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_38,
      \out\(27) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_39,
      \out\(26) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_40,
      \out\(25) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_41,
      \out\(24) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_42,
      \out\(23) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_43,
      \out\(22) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_44,
      \out\(21) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_45,
      \out\(20) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_46,
      \out\(19) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_47,
      \out\(18) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_48,
      \out\(17) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_49,
      \out\(16) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_50,
      \out\(15) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_51,
      \out\(14) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_52,
      \out\(13) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_53,
      \out\(12) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_54,
      \out\(11) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_55,
      \out\(10) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_56,
      \out\(9) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_57,
      \out\(8) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_58,
      \out\(7) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_59,
      \out\(6) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_60,
      \out\(5) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_61,
      \out\(4) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_62,
      \out\(3) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_63,
      \out\(2) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_64,
      \out\(1) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_65,
      \out\(0) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_66,
      \p_sva_reg[31]\(31) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_67,
      \p_sva_reg[31]\(30) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_68,
      \p_sva_reg[31]\(29) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_69,
      \p_sva_reg[31]\(28) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_70,
      \p_sva_reg[31]\(27) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_71,
      \p_sva_reg[31]\(26) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_72,
      \p_sva_reg[31]\(25) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_73,
      \p_sva_reg[31]\(24) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_74,
      \p_sva_reg[31]\(23) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_75,
      \p_sva_reg[31]\(22) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_76,
      \p_sva_reg[31]\(21) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_77,
      \p_sva_reg[31]\(20) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_78,
      \p_sva_reg[31]\(19) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_79,
      \p_sva_reg[31]\(18) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_80,
      \p_sva_reg[31]\(17) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_81,
      \p_sva_reg[31]\(16) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_82,
      \p_sva_reg[31]\(15) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_83,
      \p_sva_reg[31]\(14) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_84,
      \p_sva_reg[31]\(13) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_85,
      \p_sva_reg[31]\(12) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_86,
      \p_sva_reg[31]\(11) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_87,
      \p_sva_reg[31]\(10) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_88,
      \p_sva_reg[31]\(9) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_89,
      \p_sva_reg[31]\(8) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_90,
      \p_sva_reg[31]\(7) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_91,
      \p_sva_reg[31]\(6) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_92,
      \p_sva_reg[31]\(5) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_93,
      \p_sva_reg[31]\(4) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_94,
      \p_sva_reg[31]\(3) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_95,
      \p_sva_reg[31]\(2) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_96,
      \p_sva_reg[31]\(1) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_97,
      \p_sva_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_n_98,
      rst => rst,
      vec_rsc_qa(31 downto 0) => vec_rsc_qa(31 downto 0),
      vec_rsc_qb(31 downto 0) => vec_rsc_qb(31 downto 0),
      vec_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt\,
      vec_rsci_bcwt_1 => \inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp_inst/vec_rsci_bcwt_1\,
      vec_rsci_bcwt_1_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_12,
      vec_rsci_bcwt_reg => inPlaceNTT_DIF_precomp_core_staller_inst_n_11,
      \vec_rsci_qa_d_bfwt_63_32_reg[31]\(0) => inPlaceNTT_DIF_precomp_core_staller_inst_n_3,
      \vector__1_i_20\ => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_36
    );
nl_z_out_1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => MUX1HOT_v_12_4_2_return(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_nl_z_out_1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_55,
      B(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_56,
      B(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_57,
      B(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_58,
      B(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_59,
      B(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_60,
      B(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_61,
      B(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_62,
      B(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_63,
      B(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_64,
      B(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_65,
      B(0) => '1',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_nl_z_out_1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_nl_z_out_1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_nl_z_out_1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_nl_z_out_1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_nl_z_out_1_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_nl_z_out_1_P_UNCONNECTED(47 downto 24),
      P(23) => nl_z_out_1_n_82,
      P(22) => nl_z_out_1_n_83,
      P(21) => nl_z_out_1_n_84,
      P(20) => nl_z_out_1_n_85,
      P(19) => nl_z_out_1_n_86,
      P(18) => nl_z_out_1_n_87,
      P(17) => nl_z_out_1_n_88,
      P(16) => nl_z_out_1_n_89,
      P(15) => nl_z_out_1_n_90,
      P(14) => nl_z_out_1_n_91,
      P(13) => nl_z_out_1_n_92,
      P(12) => nl_z_out_1_n_93,
      P(11) => nl_z_out_1_n_94,
      P(10) => nl_z_out_1_n_95,
      P(9 downto 0) => \^p\(9 downto 0),
      PATTERNBDETECT => NLW_nl_z_out_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_nl_z_out_1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_nl_z_out_1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_nl_z_out_1_UNDERFLOW_UNCONNECTED
    );
nl_z_out_2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_0,
      A(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_1,
      A(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_2,
      A(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_3,
      A(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_4,
      A(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_5,
      A(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_6,
      A(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_7,
      A(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_8,
      A(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_9,
      A(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_10,
      A(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_nl_z_out_2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_80,
      B(10) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_81,
      B(9) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_82,
      B(8) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_83,
      B(7) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_84,
      B(6) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_85,
      B(5) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_86,
      B(4) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_87,
      B(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_88,
      B(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_89,
      B(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_90,
      B(0) => '1',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_nl_z_out_2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_nl_z_out_2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_nl_z_out_2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_nl_z_out_2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_nl_z_out_2_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_nl_z_out_2_P_UNCONNECTED(47 downto 24),
      P(23) => nl_z_out_2_n_82,
      P(22) => nl_z_out_2_n_83,
      P(21) => nl_z_out_2_n_84,
      P(20) => nl_z_out_2_n_85,
      P(19) => nl_z_out_2_n_86,
      P(18) => nl_z_out_2_n_87,
      P(17) => nl_z_out_2_n_88,
      P(16) => nl_z_out_2_n_89,
      P(15) => nl_z_out_2_n_90,
      P(14) => nl_z_out_2_n_91,
      P(13) => nl_z_out_2_n_92,
      P(12) => nl_z_out_2_n_93,
      P(11) => nl_z_out_2_n_94,
      P(10) => nl_z_out_2_n_95,
      P(9) => nl_z_out_2_n_96,
      P(8) => nl_z_out_2_n_97,
      P(7) => nl_z_out_2_n_98,
      P(6) => nl_z_out_2_n_99,
      P(5) => nl_z_out_2_n_100,
      P(4) => nl_z_out_2_n_101,
      P(3) => input_1148_in,
      P(2) => input_210_in,
      P(1) => input_2133_in,
      P(0) => nl_z_out_2_n_105,
      PATTERNBDETECT => NLW_nl_z_out_2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_nl_z_out_2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_nl_z_out_2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_nl_z_out_2_UNDERFLOW_UNCONNECTED
    );
nl_z_out_2_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_28_n_0
    );
nl_z_out_2_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_29_n_0
    );
nl_z_out_2_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_30_n_0
    );
nl_z_out_2_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_31_n_0
    );
nl_z_out_2_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_32_n_0
    );
nl_z_out_2_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_33_n_0
    );
nl_z_out_2_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_34_n_0
    );
nl_z_out_2_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_35_n_0
    );
nl_z_out_2_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => STAGE_LOOP_i_3_0_sva_reg(3),
      I1 => STAGE_LOOP_i_3_0_sva_reg(1),
      I2 => STAGE_LOOP_i_3_0_sva_reg(0),
      I3 => STAGE_LOOP_i_3_0_sva_reg(2),
      O => nl_z_out_2_i_36_n_0
    );
\p_sva_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(0),
      Q => p_sva(0),
      R => '0'
    );
\p_sva_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(10),
      Q => p_sva(10),
      R => '0'
    );
\p_sva_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(11),
      Q => p_sva(11),
      R => '0'
    );
\p_sva_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(12),
      Q => p_sva(12),
      R => '0'
    );
\p_sva_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(13),
      Q => p_sva(13),
      R => '0'
    );
\p_sva_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(14),
      Q => p_sva(14),
      R => '0'
    );
\p_sva_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(15),
      Q => p_sva(15),
      R => '0'
    );
\p_sva_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(16),
      Q => p_sva(16),
      R => '0'
    );
\p_sva_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(17),
      Q => p_sva(17),
      R => '0'
    );
\p_sva_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(18),
      Q => p_sva(18),
      R => '0'
    );
\p_sva_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(19),
      Q => p_sva(19),
      R => '0'
    );
\p_sva_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(1),
      Q => p_sva(1),
      R => '0'
    );
\p_sva_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(20),
      Q => p_sva(20),
      R => '0'
    );
\p_sva_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(21),
      Q => p_sva(21),
      R => '0'
    );
\p_sva_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(22),
      Q => p_sva(22),
      R => '0'
    );
\p_sva_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(23),
      Q => p_sva(23),
      R => '0'
    );
\p_sva_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(24),
      Q => p_sva(24),
      R => '0'
    );
\p_sva_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(25),
      Q => p_sva(25),
      R => '0'
    );
\p_sva_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(26),
      Q => p_sva(26),
      R => '0'
    );
\p_sva_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(27),
      Q => p_sva(27),
      R => '0'
    );
\p_sva_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(28),
      Q => p_sva(28),
      R => '0'
    );
\p_sva_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(29),
      Q => p_sva(29),
      R => '0'
    );
\p_sva_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(2),
      Q => p_sva(2),
      R => '0'
    );
\p_sva_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(30),
      Q => p_sva(30),
      R => '0'
    );
\p_sva_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(31),
      Q => p_sva(31),
      R => '0'
    );
\p_sva_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(3),
      Q => p_sva(3),
      R => '0'
    );
\p_sva_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(4),
      Q => p_sva(4),
      R => '0'
    );
\p_sva_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(5),
      Q => p_sva(5),
      R => '0'
    );
\p_sva_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(6),
      Q => p_sva(6),
      R => '0'
    );
\p_sva_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(7),
      Q => p_sva(7),
      R => '0'
    );
\p_sva_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(8),
      Q => p_sva(8),
      R => '0'
    );
\p_sva_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_sva0,
      D => p_rsc_dat(9),
      Q => p_sva(9),
      R => '0'
    );
reg_complete_rsci_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => reg_complete_rsci_oswt_cse0,
      Q => \^reg_complete_rsci_oswt_cse_reg_0\,
      R => rst
    );
reg_ensig_cgo_1_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => and_132_rmff,
      Q => reg_ensig_cgo_1_cse,
      R => rst
    );
reg_ensig_cgo_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => MUX_s_1_2_2_return,
      Q => reg_ensig_cgo_cse,
      R => rst
    );
reg_run_rsci_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_223,
      Q => \^reg_run_rsci_oswt_cse\,
      R => rst
    );
reg_twiddle_rsci_oswt_1_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(1),
      Q => reg_twiddle_rsci_oswt_1_cse,
      R => rst
    );
reg_twiddle_rsci_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => nl_inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_inst_twiddle_rsci_rwA_rw_ram_ir_internal_RMASK_B_d_core_psct(0),
      Q => reg_twiddle_rsci_oswt_cse,
      R => rst
    );
reg_vec_rsc_triosy_obj_iswt0_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => reg_vec_rsc_triosy_obj_iswt0_cse0,
      Q => reg_vec_rsc_triosy_obj_iswt0_cse,
      R => rst
    );
reg_vec_rsci_oswt_1_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => p_238_in,
      Q => reg_vec_rsci_oswt_1_cse,
      R => rst
    );
reg_vec_rsci_oswt_cse_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_26,
      D => nl_inPlaceNTT_DIF_precomp_core_vec_rsci_1_inst_vec_rsci_oswt_pff,
      Q => reg_vec_rsci_oswt_cse,
      R => rst
    );
run_ac_sync_tmp_dobj_sva_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => run_ac_sync_tmp_dobj_sva_reg_0,
      Q => \^run_ac_sync_tmp_dobj_sva\,
      R => rst
    );
\vec_rsc_adra[11]_INST_0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_137,
      I1 => input_5(7),
      O => \vec_rsc_adra[11]_INST_0_i_25_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_138,
      I1 => input_5(6),
      O => \vec_rsc_adra[11]_INST_0_i_26_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_139,
      I1 => input_5(5),
      O => \vec_rsc_adra[11]_INST_0_i_27_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_140,
      I1 => input_5(4),
      O => \vec_rsc_adra[11]_INST_0_i_28_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_05_in,
      I1 => p_0_in2_in(11),
      O => \vec_rsc_adra[11]_INST_0_i_33_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[6]\,
      I1 => p_0_in2_in(10),
      O => \vec_rsc_adra[11]_INST_0_i_34_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[5]\,
      I1 => p_0_in2_in(9),
      O => \vec_rsc_adra[11]_INST_0_i_35_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[4]\,
      I1 => p_0_in2_in(8),
      O => \vec_rsc_adra[11]_INST_0_i_36_n_0\
    );
\vec_rsc_adra[11]_INST_0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adra[7]_INST_0_i_5_n_0\,
      CO(3) => \NLW_vec_rsc_adra[11]_INST_0_i_8_CO_UNCONNECTED\(3),
      CO(2) => \vec_rsc_adra[11]_INST_0_i_8_n_1\,
      CO(1) => \vec_rsc_adra[11]_INST_0_i_8_n_2\,
      CO(0) => \vec_rsc_adra[11]_INST_0_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_138,
      DI(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_139,
      DI(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_140,
      O(3) => \vec_rsc_adra[11]_INST_0_i_8_n_4\,
      O(2) => \vec_rsc_adra[11]_INST_0_i_8_n_5\,
      O(1) => \vec_rsc_adra[11]_INST_0_i_8_n_6\,
      O(0) => \vec_rsc_adra[11]_INST_0_i_8_n_7\,
      S(3) => \vec_rsc_adra[11]_INST_0_i_25_n_0\,
      S(2) => \vec_rsc_adra[11]_INST_0_i_26_n_0\,
      S(1) => \vec_rsc_adra[11]_INST_0_i_27_n_0\,
      S(0) => \vec_rsc_adra[11]_INST_0_i_28_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_145,
      I1 => input_5(3),
      O => \vec_rsc_adra[7]_INST_0_i_16_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_146,
      I1 => input_5(2),
      O => \vec_rsc_adra[7]_INST_0_i_17_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_147,
      I1 => input_5(1),
      O => \vec_rsc_adra[7]_INST_0_i_18_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_148,
      I1 => input_5(0),
      O => \vec_rsc_adra[7]_INST_0_i_19_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[3]\,
      I1 => p_0_in2_in(7),
      O => \vec_rsc_adra[7]_INST_0_i_24_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[2]\,
      I1 => p_0_in2_in(6),
      O => \vec_rsc_adra[7]_INST_0_i_25_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_064_in,
      I1 => p_0_in2_in(5),
      O => \vec_rsc_adra[7]_INST_0_i_26_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COMP_LOOP_k_12_4_sva_7_0_reg_n_0_[0]\,
      I1 => p_0_in2_in(4),
      O => \vec_rsc_adra[7]_INST_0_i_27_n_0\
    );
\vec_rsc_adra[7]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \vec_rsc_adrb[0]_INST_0_i_2_n_0\,
      CO(3) => \vec_rsc_adra[7]_INST_0_i_5_n_0\,
      CO(2) => \vec_rsc_adra[7]_INST_0_i_5_n_1\,
      CO(1) => \vec_rsc_adra[7]_INST_0_i_5_n_2\,
      CO(0) => \vec_rsc_adra[7]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_145,
      DI(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_146,
      DI(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_147,
      DI(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_148,
      O(3) => \vec_rsc_adra[7]_INST_0_i_5_n_4\,
      O(2) => \vec_rsc_adra[7]_INST_0_i_5_n_5\,
      O(1) => \vec_rsc_adra[7]_INST_0_i_5_n_6\,
      O(0) => \vec_rsc_adra[7]_INST_0_i_5_n_7\,
      S(3) => \vec_rsc_adra[7]_INST_0_i_16_n_0\,
      S(2) => \vec_rsc_adra[7]_INST_0_i_17_n_0\,
      S(1) => \vec_rsc_adra[7]_INST_0_i_18_n_0\,
      S(0) => \vec_rsc_adra[7]_INST_0_i_19_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vec_rsc_adrb[0]_INST_0_i_2_n_0\,
      CO(2) => \vec_rsc_adrb[0]_INST_0_i_2_n_1\,
      CO(1) => \vec_rsc_adrb[0]_INST_0_i_2_n_2\,
      CO(0) => \vec_rsc_adrb[0]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_141,
      DI(2) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_142,
      DI(1) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_143,
      DI(0) => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_144,
      O(3) => input_421_in,
      O(2) => input_412_in,
      O(1) => input_3,
      O(0) => \vec_rsc_adrb[0]_INST_0_i_2_n_7\,
      S(3) => \vec_rsc_adrb[0]_INST_0_i_6_n_0\,
      S(2) => \vec_rsc_adrb[0]_INST_0_i_7_n_0\,
      S(1) => \vec_rsc_adrb[0]_INST_0_i_8_n_0\,
      S(0) => \vec_rsc_adrb[0]_INST_0_i_9_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_141,
      I1 => input_7,
      O => \vec_rsc_adrb[0]_INST_0_i_6_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_142,
      I1 => input_08_in,
      O => \vec_rsc_adrb[0]_INST_0_i_7_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_143,
      I1 => \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[1]\,
      O => \vec_rsc_adrb[0]_INST_0_i_8_n_0\
    );
\vec_rsc_adrb[0]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inPlaceNTT_DIF_precomp_core_core_fsm_inst_n_144,
      I1 => \VEC_LOOP_acc_1_cse_10_sva_reg_n_0_[0]\,
      O => \vec_rsc_adrb[0]_INST_0_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp is
  port (
    reg_complete_rsci_oswt_cse_reg : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    vec_rsc_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    twiddle_h_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    vec_rsc_adrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    run_rsc_rdy : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \COMP_LOOP_k_12_4_sva_7_0_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    twiddle_h_rsc_adrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    vec_rsc_triosy_lz : out STD_LOGIC;
    vec_rsc_wea : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    run_rsc_vld : in STD_LOGIC;
    complete_rsc_rdy : in STD_LOGIC;
    vec_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \twiddle_h_rsc_adra[7]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \twiddle_h_rsc_adra[11]_INST_0_i_5\ : in STD_LOGIC;
    \twiddle_h_rsc_adra[11]_INST_0_i_5_0\ : in STD_LOGIC;
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp is
  signal COMP_LOOP_1_twiddle_f_acc_cse_sva : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[4]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[5]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[6]_i_1_n_0\ : STD_LOGIC;
  signal \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\ : STD_LOGIC;
  signal VEC_LOOP_acc_12_psp_sva_10 : STD_LOGIC;
  signal VEC_LOOP_acc_12_psp_sva_10_i_1_n_0 : STD_LOGIC;
  signal acc_12_nl : STD_LOGIC_VECTOR ( 11 to 11 );
  signal core_wten : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_inst_n_21 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_inst_n_22 : STD_LOGIC;
  signal inPlaceNTT_DIF_precomp_core_inst_n_93 : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt\ : STD_LOGIC;
  signal \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_ivld_bfwt\ : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_complete_rsci_oswt_cse_reg\ : STD_LOGIC;
  signal reg_run_rsci_oswt_cse : STD_LOGIC;
  signal run_ac_sync_tmp_dobj_sva : STD_LOGIC;
  signal run_ac_sync_tmp_dobj_sva_i_1_n_0 : STD_LOGIC;
  signal run_rsci_ivld_bfwt_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[8]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[9]_i_2\ : label is "soft_lutpair154";
begin
  reg_complete_rsci_oswt_cse_reg <= \^reg_complete_rsci_oswt_cse_reg\;
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => COMP_LOOP_1_twiddle_f_acc_cse_sva(3),
      I1 => COMP_LOOP_1_twiddle_f_acc_cse_sva(2),
      I2 => COMP_LOOP_1_twiddle_f_acc_cse_sva(1),
      I3 => COMP_LOOP_1_twiddle_f_acc_cse_sva(0),
      O => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(10)
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => COMP_LOOP_1_twiddle_f_acc_cse_sva(2),
      I1 => COMP_LOOP_1_twiddle_f_acc_cse_sva(1),
      I2 => COMP_LOOP_1_twiddle_f_acc_cse_sva(0),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[4]_i_1_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => COMP_LOOP_1_twiddle_f_acc_cse_sva(2),
      I1 => COMP_LOOP_1_twiddle_f_acc_cse_sva(1),
      I2 => COMP_LOOP_1_twiddle_f_acc_cse_sva(0),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[5]_i_1_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => COMP_LOOP_1_twiddle_f_acc_cse_sva(2),
      I1 => COMP_LOOP_1_twiddle_f_acc_cse_sva(0),
      I2 => COMP_LOOP_1_twiddle_f_acc_cse_sva(1),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[6]_i_1_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => COMP_LOOP_1_twiddle_f_acc_cse_sva(2),
      I1 => COMP_LOOP_1_twiddle_f_acc_cse_sva(0),
      I2 => COMP_LOOP_1_twiddle_f_acc_cse_sva(1),
      O => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => COMP_LOOP_1_twiddle_f_acc_cse_sva(3),
      I1 => COMP_LOOP_1_twiddle_f_acc_cse_sva(2),
      I2 => COMP_LOOP_1_twiddle_f_acc_cse_sva(0),
      I3 => COMP_LOOP_1_twiddle_f_acc_cse_sva(1),
      O => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(8)
    );
\COMP_LOOP_3_twiddle_f_lshift_ncse_sva[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => COMP_LOOP_1_twiddle_f_acc_cse_sva(3),
      I1 => COMP_LOOP_1_twiddle_f_acc_cse_sva(2),
      I2 => COMP_LOOP_1_twiddle_f_acc_cse_sva(0),
      I3 => COMP_LOOP_1_twiddle_f_acc_cse_sva(1),
      O => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(9)
    );
VEC_LOOP_acc_12_psp_sva_10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0E020002020"
    )
        port map (
      I0 => acc_12_nl(11),
      I1 => p_1_in5_in(0),
      I2 => inPlaceNTT_DIF_precomp_core_inst_n_93,
      I3 => complete_rsc_rdy,
      I4 => \^reg_complete_rsci_oswt_cse_reg\,
      I5 => VEC_LOOP_acc_12_psp_sva_10,
      O => VEC_LOOP_acc_12_psp_sva_10_i_1_n_0
    );
inPlaceNTT_DIF_precomp_core_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp_core
     port map (
      COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(2 downto 0) => COMP_LOOP_2_twiddle_f_lshift_ncse_sva_1(10 downto 8),
      \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[4]_0\ => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[4]_i_1_n_0\,
      \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[5]_0\ => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[5]_i_1_n_0\,
      \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[6]_0\ => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[6]_i_1_n_0\,
      \COMP_LOOP_2_twiddle_f_lshift_ncse_sva_reg[7]_0\ => \COMP_LOOP_3_twiddle_f_lshift_ncse_sva[7]_i_3_n_0\,
      \COMP_LOOP_k_12_4_sva_7_0_reg[2]_0\(1 downto 0) => O(1 downto 0),
      \COMP_LOOP_k_12_4_sva_7_0_reg[3]_0\(0) => \COMP_LOOP_k_12_4_sva_7_0_reg[3]\(0),
      \COMP_LOOP_k_12_4_sva_7_0_reg[4]_0\(3 downto 0) => \COMP_LOOP_k_12_4_sva_7_0_reg[4]\(3 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      O(0) => acc_12_nl(11),
      P(9 downto 0) => P(9 downto 0),
      Q(3 downto 0) => COMP_LOOP_1_twiddle_f_acc_cse_sva(3 downto 0),
      S(2 downto 0) => S(2 downto 0),
      VEC_LOOP_acc_12_psp_sva_10 => VEC_LOOP_acc_12_psp_sva_10,
      VEC_LOOP_acc_12_psp_sva_10_reg_0 => VEC_LOOP_acc_12_psp_sva_10_i_1_n_0,
      clk => clk,
      complete_rsc_rdy => complete_rsc_rdy,
      core_wten => core_wten,
      p_rsc_dat(31 downto 0) => p_rsc_dat(31 downto 0),
      reg_complete_rsci_oswt_cse_reg_0 => \^reg_complete_rsci_oswt_cse_reg\,
      reg_run_rsci_oswt_cse => reg_run_rsci_oswt_cse,
      rst => rst,
      run_ac_sync_tmp_dobj_sva => run_ac_sync_tmp_dobj_sva,
      run_ac_sync_tmp_dobj_sva_reg_0 => run_ac_sync_tmp_dobj_sva_i_1_n_0,
      run_rsc_rdy => run_rsc_rdy,
      run_rsci_bcwt => \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt\,
      run_rsci_ivld_bfwt => \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_ivld_bfwt\,
      run_rsci_ivld_bfwt_reg => run_rsci_ivld_bfwt_i_1_n_0,
      \state_var_reg_rep[1]\ => inPlaceNTT_DIF_precomp_core_inst_n_21,
      \state_var_reg_rep[3]\ => inPlaceNTT_DIF_precomp_core_inst_n_93,
      \state_var_reg_rep[6]\ => inPlaceNTT_DIF_precomp_core_inst_n_22,
      \state_var_reg_rep[7]\(0) => p_1_in5_in(0),
      twiddle_h_rsc_adra(11 downto 0) => twiddle_h_rsc_adra(11 downto 0),
      \twiddle_h_rsc_adra[11]_INST_0_i_5\ => \twiddle_h_rsc_adra[11]_INST_0_i_5\,
      \twiddle_h_rsc_adra[11]_INST_0_i_5_0\ => \twiddle_h_rsc_adra[11]_INST_0_i_5_0\,
      \twiddle_h_rsc_adra[7]_INST_0_i_1\(0) => \twiddle_h_rsc_adra[7]_INST_0_i_1\(0),
      twiddle_h_rsc_adrb(0) => twiddle_h_rsc_adrb(0),
      twiddle_h_rsc_qa(31 downto 0) => twiddle_h_rsc_qa(31 downto 0),
      twiddle_h_rsc_qb(31 downto 0) => twiddle_h_rsc_qb(31 downto 0),
      twiddle_rsc_qa(31 downto 0) => twiddle_rsc_qa(31 downto 0),
      twiddle_rsc_qb(31 downto 0) => twiddle_rsc_qb(31 downto 0),
      vec_rsc_adra(11 downto 0) => vec_rsc_adra(11 downto 0),
      vec_rsc_adrb(11 downto 0) => vec_rsc_adrb(11 downto 0),
      vec_rsc_da(31 downto 0) => vec_rsc_da(31 downto 0),
      vec_rsc_qa(31 downto 0) => vec_rsc_qa(31 downto 0),
      vec_rsc_qb(31 downto 0) => vec_rsc_qb(31 downto 0),
      vec_rsc_triosy_lz => vec_rsc_triosy_lz,
      vec_rsc_wea => vec_rsc_wea
    );
run_ac_sync_tmp_dobj_sva_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_ivld_bfwt\,
      I1 => \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_bcwt\,
      I2 => run_rsc_vld,
      I3 => inPlaceNTT_DIF_precomp_core_inst_n_21,
      I4 => inPlaceNTT_DIF_precomp_core_inst_n_22,
      I5 => run_ac_sync_tmp_dobj_sva,
      O => run_ac_sync_tmp_dobj_sva_i_1_n_0
    );
run_rsci_ivld_bfwt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => run_rsc_vld,
      I1 => reg_run_rsci_oswt_cse,
      I2 => core_wten,
      I3 => \inPlaceNTT_DIF_precomp_core_run_rsci_inst/inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp_inst/run_rsci_ivld_bfwt\,
      O => run_rsci_ivld_bfwt_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    run_rsc_rdy : out STD_LOGIC;
    run_rsc_vld : in STD_LOGIC;
    vec_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    vec_rsc_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_wea : out STD_LOGIC;
    vec_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_adrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    vec_rsc_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_web : out STD_LOGIC;
    vec_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    vec_rsc_triosy_lz : out STD_LOGIC;
    p_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_rsc_triosy_lz : out STD_LOGIC;
    r_rsc_dat : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r_rsc_triosy_lz : out STD_LOGIC;
    twiddle_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    twiddle_rsc_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_wea : out STD_LOGIC;
    twiddle_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_adrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    twiddle_rsc_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_web : out STD_LOGIC;
    twiddle_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_rsc_triosy_lz : out STD_LOGIC;
    twiddle_h_rsc_adra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    twiddle_h_rsc_da : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_wea : out STD_LOGIC;
    twiddle_h_rsc_qa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_adrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    twiddle_h_rsc_db : out STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_web : out STD_LOGIC;
    twiddle_h_rsc_qb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    twiddle_h_rsc_triosy_lz : out STD_LOGIC;
    complete_rsc_rdy : in STD_LOGIC;
    complete_rsc_vld : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top_inPlaceNTT_DIF_preco_0_0,inPlaceNTT_DIF_precomp,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "inPlaceNTT_DIF_precomp,Vivado 2021.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal inst_n_80 : STD_LOGIC;
  signal inst_n_81 : STD_LOGIC;
  signal inst_n_82 : STD_LOGIC;
  signal inst_n_83 : STD_LOGIC;
  signal inst_n_84 : STD_LOGIC;
  signal inst_n_85 : STD_LOGIC;
  signal inst_n_86 : STD_LOGIC;
  signal inst_n_87 : STD_LOGIC;
  signal inst_n_88 : STD_LOGIC;
  signal inst_n_89 : STD_LOGIC;
  signal \^twiddle_h_rsc_adra\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \twiddle_h_rsc_adra[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \twiddle_h_rsc_adra[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \^twiddle_h_rsc_adrb\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^vec_rsc_triosy_lz\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  p_rsc_triosy_lz <= \^vec_rsc_triosy_lz\;
  r_rsc_triosy_lz <= \^vec_rsc_triosy_lz\;
  twiddle_h_rsc_adra(11 downto 0) <= \^twiddle_h_rsc_adra\(11 downto 0);
  twiddle_h_rsc_adrb(11 downto 2) <= \^twiddle_h_rsc_adrb\(11 downto 2);
  twiddle_h_rsc_adrb(1) <= \^twiddle_h_rsc_adrb\(0);
  twiddle_h_rsc_adrb(0) <= \^twiddle_h_rsc_adrb\(0);
  twiddle_h_rsc_da(31) <= \<const0>\;
  twiddle_h_rsc_da(30) <= \<const0>\;
  twiddle_h_rsc_da(29) <= \<const0>\;
  twiddle_h_rsc_da(28) <= \<const0>\;
  twiddle_h_rsc_da(27) <= \<const0>\;
  twiddle_h_rsc_da(26) <= \<const0>\;
  twiddle_h_rsc_da(25) <= \<const0>\;
  twiddle_h_rsc_da(24) <= \<const0>\;
  twiddle_h_rsc_da(23) <= \<const0>\;
  twiddle_h_rsc_da(22) <= \<const0>\;
  twiddle_h_rsc_da(21) <= \<const0>\;
  twiddle_h_rsc_da(20) <= \<const0>\;
  twiddle_h_rsc_da(19) <= \<const0>\;
  twiddle_h_rsc_da(18) <= \<const0>\;
  twiddle_h_rsc_da(17) <= \<const0>\;
  twiddle_h_rsc_da(16) <= \<const0>\;
  twiddle_h_rsc_da(15) <= \<const0>\;
  twiddle_h_rsc_da(14) <= \<const0>\;
  twiddle_h_rsc_da(13) <= \<const0>\;
  twiddle_h_rsc_da(12) <= \<const0>\;
  twiddle_h_rsc_da(11) <= \<const0>\;
  twiddle_h_rsc_da(10) <= \<const0>\;
  twiddle_h_rsc_da(9) <= \<const0>\;
  twiddle_h_rsc_da(8) <= \<const0>\;
  twiddle_h_rsc_da(7) <= \<const0>\;
  twiddle_h_rsc_da(6) <= \<const0>\;
  twiddle_h_rsc_da(5) <= \<const0>\;
  twiddle_h_rsc_da(4) <= \<const0>\;
  twiddle_h_rsc_da(3) <= \<const0>\;
  twiddle_h_rsc_da(2) <= \<const0>\;
  twiddle_h_rsc_da(1) <= \<const0>\;
  twiddle_h_rsc_da(0) <= \<const0>\;
  twiddle_h_rsc_db(31) <= \<const0>\;
  twiddle_h_rsc_db(30) <= \<const0>\;
  twiddle_h_rsc_db(29) <= \<const0>\;
  twiddle_h_rsc_db(28) <= \<const0>\;
  twiddle_h_rsc_db(27) <= \<const0>\;
  twiddle_h_rsc_db(26) <= \<const0>\;
  twiddle_h_rsc_db(25) <= \<const0>\;
  twiddle_h_rsc_db(24) <= \<const0>\;
  twiddle_h_rsc_db(23) <= \<const0>\;
  twiddle_h_rsc_db(22) <= \<const0>\;
  twiddle_h_rsc_db(21) <= \<const0>\;
  twiddle_h_rsc_db(20) <= \<const0>\;
  twiddle_h_rsc_db(19) <= \<const0>\;
  twiddle_h_rsc_db(18) <= \<const0>\;
  twiddle_h_rsc_db(17) <= \<const0>\;
  twiddle_h_rsc_db(16) <= \<const0>\;
  twiddle_h_rsc_db(15) <= \<const0>\;
  twiddle_h_rsc_db(14) <= \<const0>\;
  twiddle_h_rsc_db(13) <= \<const0>\;
  twiddle_h_rsc_db(12) <= \<const0>\;
  twiddle_h_rsc_db(11) <= \<const0>\;
  twiddle_h_rsc_db(10) <= \<const0>\;
  twiddle_h_rsc_db(9) <= \<const0>\;
  twiddle_h_rsc_db(8) <= \<const0>\;
  twiddle_h_rsc_db(7) <= \<const0>\;
  twiddle_h_rsc_db(6) <= \<const0>\;
  twiddle_h_rsc_db(5) <= \<const0>\;
  twiddle_h_rsc_db(4) <= \<const0>\;
  twiddle_h_rsc_db(3) <= \<const0>\;
  twiddle_h_rsc_db(2) <= \<const0>\;
  twiddle_h_rsc_db(1) <= \<const0>\;
  twiddle_h_rsc_db(0) <= \<const0>\;
  twiddle_h_rsc_triosy_lz <= \^vec_rsc_triosy_lz\;
  twiddle_h_rsc_wea <= \<const0>\;
  twiddle_h_rsc_web <= \<const0>\;
  twiddle_rsc_adra(11 downto 0) <= \^twiddle_h_rsc_adra\(11 downto 0);
  twiddle_rsc_adrb(11 downto 2) <= \^twiddle_h_rsc_adrb\(11 downto 2);
  twiddle_rsc_adrb(1) <= \^twiddle_h_rsc_adrb\(0);
  twiddle_rsc_adrb(0) <= \^twiddle_h_rsc_adrb\(0);
  twiddle_rsc_da(31) <= \<const0>\;
  twiddle_rsc_da(30) <= \<const0>\;
  twiddle_rsc_da(29) <= \<const0>\;
  twiddle_rsc_da(28) <= \<const0>\;
  twiddle_rsc_da(27) <= \<const0>\;
  twiddle_rsc_da(26) <= \<const0>\;
  twiddle_rsc_da(25) <= \<const0>\;
  twiddle_rsc_da(24) <= \<const0>\;
  twiddle_rsc_da(23) <= \<const0>\;
  twiddle_rsc_da(22) <= \<const0>\;
  twiddle_rsc_da(21) <= \<const0>\;
  twiddle_rsc_da(20) <= \<const0>\;
  twiddle_rsc_da(19) <= \<const0>\;
  twiddle_rsc_da(18) <= \<const0>\;
  twiddle_rsc_da(17) <= \<const0>\;
  twiddle_rsc_da(16) <= \<const0>\;
  twiddle_rsc_da(15) <= \<const0>\;
  twiddle_rsc_da(14) <= \<const0>\;
  twiddle_rsc_da(13) <= \<const0>\;
  twiddle_rsc_da(12) <= \<const0>\;
  twiddle_rsc_da(11) <= \<const0>\;
  twiddle_rsc_da(10) <= \<const0>\;
  twiddle_rsc_da(9) <= \<const0>\;
  twiddle_rsc_da(8) <= \<const0>\;
  twiddle_rsc_da(7) <= \<const0>\;
  twiddle_rsc_da(6) <= \<const0>\;
  twiddle_rsc_da(5) <= \<const0>\;
  twiddle_rsc_da(4) <= \<const0>\;
  twiddle_rsc_da(3) <= \<const0>\;
  twiddle_rsc_da(2) <= \<const0>\;
  twiddle_rsc_da(1) <= \<const0>\;
  twiddle_rsc_da(0) <= \<const0>\;
  twiddle_rsc_db(31) <= \<const0>\;
  twiddle_rsc_db(30) <= \<const0>\;
  twiddle_rsc_db(29) <= \<const0>\;
  twiddle_rsc_db(28) <= \<const0>\;
  twiddle_rsc_db(27) <= \<const0>\;
  twiddle_rsc_db(26) <= \<const0>\;
  twiddle_rsc_db(25) <= \<const0>\;
  twiddle_rsc_db(24) <= \<const0>\;
  twiddle_rsc_db(23) <= \<const0>\;
  twiddle_rsc_db(22) <= \<const0>\;
  twiddle_rsc_db(21) <= \<const0>\;
  twiddle_rsc_db(20) <= \<const0>\;
  twiddle_rsc_db(19) <= \<const0>\;
  twiddle_rsc_db(18) <= \<const0>\;
  twiddle_rsc_db(17) <= \<const0>\;
  twiddle_rsc_db(16) <= \<const0>\;
  twiddle_rsc_db(15) <= \<const0>\;
  twiddle_rsc_db(14) <= \<const0>\;
  twiddle_rsc_db(13) <= \<const0>\;
  twiddle_rsc_db(12) <= \<const0>\;
  twiddle_rsc_db(11) <= \<const0>\;
  twiddle_rsc_db(10) <= \<const0>\;
  twiddle_rsc_db(9) <= \<const0>\;
  twiddle_rsc_db(8) <= \<const0>\;
  twiddle_rsc_db(7) <= \<const0>\;
  twiddle_rsc_db(6) <= \<const0>\;
  twiddle_rsc_db(5) <= \<const0>\;
  twiddle_rsc_db(4) <= \<const0>\;
  twiddle_rsc_db(3) <= \<const0>\;
  twiddle_rsc_db(2) <= \<const0>\;
  twiddle_rsc_db(1) <= \<const0>\;
  twiddle_rsc_db(0) <= \<const0>\;
  twiddle_rsc_triosy_lz <= \^vec_rsc_triosy_lz\;
  twiddle_rsc_wea <= \<const0>\;
  twiddle_rsc_web <= \<const0>\;
  vec_rsc_db(31) <= \<const0>\;
  vec_rsc_db(30) <= \<const0>\;
  vec_rsc_db(29) <= \<const0>\;
  vec_rsc_db(28) <= \<const0>\;
  vec_rsc_db(27) <= \<const0>\;
  vec_rsc_db(26) <= \<const0>\;
  vec_rsc_db(25) <= \<const0>\;
  vec_rsc_db(24) <= \<const0>\;
  vec_rsc_db(23) <= \<const0>\;
  vec_rsc_db(22) <= \<const0>\;
  vec_rsc_db(21) <= \<const0>\;
  vec_rsc_db(20) <= \<const0>\;
  vec_rsc_db(19) <= \<const0>\;
  vec_rsc_db(18) <= \<const0>\;
  vec_rsc_db(17) <= \<const0>\;
  vec_rsc_db(16) <= \<const0>\;
  vec_rsc_db(15) <= \<const0>\;
  vec_rsc_db(14) <= \<const0>\;
  vec_rsc_db(13) <= \<const0>\;
  vec_rsc_db(12) <= \<const0>\;
  vec_rsc_db(11) <= \<const0>\;
  vec_rsc_db(10) <= \<const0>\;
  vec_rsc_db(9) <= \<const0>\;
  vec_rsc_db(8) <= \<const0>\;
  vec_rsc_db(7) <= \<const0>\;
  vec_rsc_db(6) <= \<const0>\;
  vec_rsc_db(5) <= \<const0>\;
  vec_rsc_db(4) <= \<const0>\;
  vec_rsc_db(3) <= \<const0>\;
  vec_rsc_db(2) <= \<const0>\;
  vec_rsc_db(1) <= \<const0>\;
  vec_rsc_db(0) <= \<const0>\;
  vec_rsc_triosy_lz <= \^vec_rsc_triosy_lz\;
  vec_rsc_web <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inPlaceNTT_DIF_precomp
     port map (
      \COMP_LOOP_k_12_4_sva_7_0_reg[3]\(0) => inst_n_89,
      \COMP_LOOP_k_12_4_sva_7_0_reg[4]\(3) => inst_n_85,
      \COMP_LOOP_k_12_4_sva_7_0_reg[4]\(2) => inst_n_86,
      \COMP_LOOP_k_12_4_sva_7_0_reg[4]\(1) => inst_n_87,
      \COMP_LOOP_k_12_4_sva_7_0_reg[4]\(0) => inst_n_88,
      DI(2) => inst_n_80,
      DI(1) => inst_n_81,
      DI(0) => inst_n_82,
      O(1) => inst_n_83,
      O(0) => inst_n_84,
      P(9 downto 0) => \^twiddle_h_rsc_adrb\(11 downto 2),
      S(2) => \twiddle_h_rsc_adra[10]_INST_0_i_7_n_0\,
      S(1) => \twiddle_h_rsc_adra[10]_INST_0_i_8_n_0\,
      S(0) => \twiddle_h_rsc_adra[10]_INST_0_i_9_n_0\,
      clk => clk,
      complete_rsc_rdy => complete_rsc_rdy,
      p_rsc_dat(31 downto 0) => p_rsc_dat(31 downto 0),
      reg_complete_rsci_oswt_cse_reg => complete_rsc_vld,
      rst => rst,
      run_rsc_rdy => run_rsc_rdy,
      run_rsc_vld => run_rsc_vld,
      twiddle_h_rsc_adra(11 downto 0) => \^twiddle_h_rsc_adra\(11 downto 0),
      \twiddle_h_rsc_adra[11]_INST_0_i_5\ => \twiddle_h_rsc_adra[11]_INST_0_i_12_n_0\,
      \twiddle_h_rsc_adra[11]_INST_0_i_5_0\ => \twiddle_h_rsc_adra[11]_INST_0_i_15_n_0\,
      \twiddle_h_rsc_adra[7]_INST_0_i_1\(0) => \twiddle_h_rsc_adra[10]_INST_0_i_4_n_0\,
      twiddle_h_rsc_adrb(0) => \^twiddle_h_rsc_adrb\(0),
      twiddle_h_rsc_qa(31 downto 0) => twiddle_h_rsc_qa(31 downto 0),
      twiddle_h_rsc_qb(31 downto 0) => twiddle_h_rsc_qb(31 downto 0),
      twiddle_rsc_qa(31 downto 0) => twiddle_rsc_qa(31 downto 0),
      twiddle_rsc_qb(31 downto 0) => twiddle_rsc_qb(31 downto 0),
      vec_rsc_adra(11 downto 0) => vec_rsc_adra(11 downto 0),
      vec_rsc_adrb(11 downto 0) => vec_rsc_adrb(11 downto 0),
      vec_rsc_da(31 downto 0) => vec_rsc_da(31 downto 0),
      vec_rsc_qa(31 downto 0) => vec_rsc_qa(31 downto 0),
      vec_rsc_qb(31 downto 0) => vec_rsc_qb(31 downto 0),
      vec_rsc_triosy_lz => \^vec_rsc_triosy_lz\,
      vec_rsc_wea => vec_rsc_wea
    );
\twiddle_h_rsc_adra[10]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_84,
      I1 => inst_n_85,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_4_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_80,
      I1 => inst_n_86,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_7_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_81,
      I1 => inst_n_87,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_8_n_0\
    );
\twiddle_h_rsc_adra[10]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_82,
      I1 => inst_n_88,
      O => \twiddle_h_rsc_adra[10]_INST_0_i_9_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_83,
      I1 => inst_n_89,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_12_n_0\
    );
\twiddle_h_rsc_adra[11]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_84,
      I1 => inst_n_85,
      O => \twiddle_h_rsc_adra[11]_INST_0_i_15_n_0\
    );
end STRUCTURE;
