# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL Custom Module Directory/clk_delay.vhd" \
"../../../../scrolling_marquee.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
