{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634864354961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634864354962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 21:59:14 2021 " "Processing started: Thu Oct 21 21:59:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634864354962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864354962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864354962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634864355430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634864355430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365333 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365337 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365338 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula13-arch_name " "Found design unit 1: aula13-arch_name" {  } { { "aula13.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365343 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula13 " "Found entity 1: aula13" {  } { { "aula13.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365345 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365346 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864365346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula13 " "Elaborating entity \"aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634864365396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "aula13.vhd" "PC" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864365480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROMMIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROMMIPS\"" {  } { { "aula13.vhd" "ROMMIPS" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864365508 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634864365511 "|aula13|ROMMIPS:ROMMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "aula13.vhd" "BANCO_REG" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864365523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "aula13.vhd" "ULA1" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864365541 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[0\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365543 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[1\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365543 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[2\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365543 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[3\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365543 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[4\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365543 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[5\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[6\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[7\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[8\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[9\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[10\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[11\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[12\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[13\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[14\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[15\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[16\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[17\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[18\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[19\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[20\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365544 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[21\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[22\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[23\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[24\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[25\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[26\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[27\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[28\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[29\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[30\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] ULASomaSub.vhd(22) " "Inferred latch for \"saida\[31\]\" at ULASomaSub.vhd(22)" {  } { { "ULASomaSub.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/ULASomaSub.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864365545 "|aula13|ULASomaSub:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:SOMACONSTANTE " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:SOMACONSTANTE\"" {  } { { "aula13.vhd" "SOMACONSTANTE" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864365553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634864366786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864366786 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "aula13.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634864366928 "|aula13|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "escrita_reg " "No output dependent on input pin \"escrita_reg\"" {  } { { "aula13.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634864366928 "|aula13|escrita_reg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operacao\[0\] " "No output dependent on input pin \"operacao\[0\]\"" {  } { { "aula13.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634864366928 "|aula13|operacao[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operacao\[1\] " "No output dependent on input pin \"operacao\[1\]\"" {  } { { "aula13.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634864366928 "|aula13|operacao[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operacao\[2\] " "No output dependent on input pin \"operacao\[2\]\"" {  } { { "aula13.vhd" "" { Text "C:/design_de_computadores/aula13/aula13_inicio_restored/aula13.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634864366928 "|aula13|operacao[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634864366928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634864366930 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634864366930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634864366930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634864366956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 21:59:26 2021 " "Processing ended: Thu Oct 21 21:59:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634864366956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634864366956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634864366956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864366956 ""}
