{"vcs1":{"timestamp_begin":1729837770.431231318, "rt":1.44, "ut":0.41, "st":0.28}}
{"vcselab":{"timestamp_begin":1729837771.965108679, "rt":1.05, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1729837773.120055967, "rt":0.36, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729837769.689958939}
{"VCS_COMP_START_TIME": 1729837769.689958939}
{"VCS_COMP_END_TIME": 1729837775.814702247}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331820}}
{"stitch_vcselab": {"peak_mem": 231576}}
