// Seed: 3044818494
module module_2 (
    input  wor   id_0,
    input  wand  module_0,
    output uwire id_2,
    output uwire id_3
);
  wire id_5;
  tri id_6, id_7;
  assign module_1.type_12 = 0;
  assign id_6 = -1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    output wand id_3,
    input tri id_4,
    output logic id_5,
    input wand id_6,
    input wand id_7,
    input supply1 id_8,
    input tri0 id_9
);
  always id_5 <= -1 && id_4;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_1
  );
  xnor primCall (id_1, id_7, id_6, id_0, id_4, id_2, id_8);
endmodule
