m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/ip_core_pll/prj/simulation/questa
T_opt
!s110 1724663941
VBRo=Zlb`B6RG^;F^Wa`Q22
04 6 4 work top_tb fast 0
=1-00d861e3bc76-66cc4885-105-1021c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vclk_div
Z2 !s110 1724663939
!i10b 1
!s100 ^ji@C`UM4NILmblXANO>U2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
ILO8IoI_QjlY=K=@]>oc]00
R0
w1722907901
8D:/git-repository/fpga_training/ip_core_pll/rtl/clk_div.v
FD:/git-repository/fpga_training/ip_core_pll/rtl/clk_div.v
!i122 3
L0 1 21
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1724663938.000000
!s107 D:/git-repository/fpga_training/ip_core_pll/rtl/clk_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl|D:/git-repository/fpga_training/ip_core_pll/rtl/clk_div.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_gen
R2
!i10b 1
!s100 ?G8zEHaMVN_?SnhnNW`Yb0
R3
IUAl01]MhFF_7CjUkM4Akk1
R0
w1724656232
8D:/git-repository/fpga_training/ip_core_pll/prj/clk_gen.v
FD:/git-repository/fpga_training/ip_core_pll/prj/clk_gen.v
!i122 4
L0 40 140
R4
R5
r1
!s85 0
31
Z9 !s108 1724663939.000000
!s107 D:/git-repository/fpga_training/ip_core_pll/prj/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_pll/prj|D:/git-repository/fpga_training/ip_core_pll/prj/clk_gen.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_gen_altpll1
R2
!i10b 1
!s100 ^eQeOA9aRB0XSg<z90SB_0
R3
IjJFnSWNWi5:Vegl23di5R0
R0
w1724656305
8D:/git-repository/fpga_training/ip_core_pll/prj/db/clk_gen_altpll1.v
FD:/git-repository/fpga_training/ip_core_pll/prj/db/clk_gen_altpll1.v
!i122 5
L0 31 87
R4
R5
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/ip_core_pll/prj/db/clk_gen_altpll1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_pll/prj/db|D:/git-repository/fpga_training/ip_core_pll/prj/db/clk_gen_altpll1.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vflash_led
Z10 !s110 1724663938
!i10b 1
!s100 3fh66?2MWGf<Alfi^eJQX1
R3
I`3C@3<o_:;9=5Qh0IaEe?3
R0
w1724647083
8D:/git-repository/fpga_training/ip_core_pll/rtl/flash_led.v
FD:/git-repository/fpga_training/ip_core_pll/rtl/flash_led.v
!i122 2
L0 1 12
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_pll/rtl/flash_led.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl|D:/git-repository/fpga_training/ip_core_pll/rtl/flash_led.v|
!i113 0
R7
R8
R1
vled_ctrl
R10
!i10b 1
!s100 lZ>P=neDDKo8mPTk0]2722
R3
IT7_M2faU3W?UJTEk;AmA10
R0
w1724656468
8D:/git-repository/fpga_training/ip_core_pll/rtl/led_ctrl.v
FD:/git-repository/fpga_training/ip_core_pll/rtl/led_ctrl.v
!i122 1
L0 1 61
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_pll/rtl/led_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl|D:/git-repository/fpga_training/ip_core_pll/rtl/led_ctrl.v|
!i113 0
R7
R8
R1
vtop
R10
!i10b 1
!s100 dj?^KT=G9FkjISa5=De2H1
R3
I]LD8^>=PBWNFLbm2CVbXP1
R0
w1724643965
8D:/git-repository/fpga_training/ip_core_pll/rtl/top.v
FD:/git-repository/fpga_training/ip_core_pll/rtl/top.v
!i122 0
L0 1 27
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/ip_core_pll/rtl/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_pll/rtl|D:/git-repository/fpga_training/ip_core_pll/rtl/top.v|
!i113 0
R7
R8
R1
vtop_tb
R2
!i10b 1
!s100 COG9]40kZ=B7Ie_fVRnNa1
R3
I?ILRWH]BEYY?JX`k3cfL93
R0
w1724644211
8D:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v
FD:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v
!i122 6
L0 3 27
R4
R5
r1
!s85 0
31
R9
!s107 D:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/ip_core_pll/prj/../sim|D:/git-repository/fpga_training/ip_core_pll/prj/../sim/top_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/ip_core_pll/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
