{
  "includes": [
    "defaults.json",
    "usecases/jtag-cam-spi.json"
  ],
  "system_tree": {
    "includes": [
      "pulp_system_common.json"
    ],
    "vp_class": "pulp/system",
    "vp_comps": [
      "board"
    ],
    "debug_bridge": {
      "start_addr": "0x1A110000",
      "start_value": "0",
      "stop_addr": "0x1A110000",
      "stop_value": "0x00010000",
      "set_pc_addr": "0x1A112000",
      "commands": "reset stop load ioloop reqloop start wait",
      "adv_dbg_unit": {
        "retry_count": 10,
        "check_errors": true
      }
    },
    "board": {
      "vp_class": "pulp/board",
      "vp_comps": [
        "chip",
        "dpi_clock",
        "pulp_chip",
        "dpi",
        "ref_clock_clock",
        "ref_clock"
      ],
      "vp_bindings": [
        [
          "dpi_clock->out",
          "dpi->clock"
        ],
        [
          "dpi->chip_reset",
          "chip->reset"
        ],
        [
          "ref_clock_clock->out",
          "ref_clock->clock"
        ],
        [
          "ref_clock->clock_sync",
          "chip->ref_clock"
        ]
      ],
      "chip": {
        "vp_ports": [
          "ref_clock",
          "jtag0",
          "cpi0",
          "spim0_cs0_data",
          "spim0_cs0",
          "spim0_cs1_data",
          "spim0_cs1",
          "uart0",
          "i2c0",
          "i2c1"
        ],
        "name": "pulpissimo",
        "pulp_chip_family": "pulpissimo",
        "pulp_chip_version": 0,
        "boot_from_rom": false,
        "vp_class": "pulp/chip",
        "hal_files": [
          "hal/chips/pulpissimo/pulp.h"
        ],
        "archi_files": [
          "archi/chips/pulpissimo/pulp.h",
          "archi/chips/pulpissimo/memory_map.h",
          "archi/chips/pulpissimo/properties.h",
          "archi/chips/pulpissimo/apb_soc.h"
        ],
        "vp_comps": [
          "padframe",
          "soc_clock",
          "soc"
        ],
        "vp_bindings": [
          [
            "self->ref_clock",
            "padframe->ref_clock_pad"
          ],
          [
            "self->jtag0",
            "padframe->jtag0_pad"
          ],
          [
            "self->cpi0",
            "padframe->cpi0_pad"
          ],
          [
            "padframe->ref_clock",
            "soc->ref_clock"
          ],
          [
            "padframe->spim0_cs0_data_pad",
            "self->spim0_cs0_data"
          ],
          [
            "padframe->spim0_cs0_pad",
            "self->spim0_cs0"
          ],
          [
            "padframe->spim0_cs1_data_pad",
            "self->spim0_cs1_data"
          ],
          [
            "padframe->spim0_cs1_pad",
            "self->spim0_cs1"
          ],
          [
            "padframe->uart0_pad",
            "self->uart0"
          ],
          [
            "padframe->jtag0",
            "soc->jtag0"
          ],
          [
            "padframe->cpi0",
            "soc->cpi0"
          ],
          [
            "padframe->i2c0_pad",
            "self->i2c0"
          ],
          [
            "padframe->i2c1_pad",
            "self->i2c1"
          ],
          [
            "soc_clock->out",
            "padframe->clock"
          ],
          [
            "soc_clock->out",
            "soc->clock"
          ],
          [
            "soc->spim0",
            "padframe->spim0"
          ],
          [
            "soc->uart0",
            "padframe->uart0"
          ],
          [
            "soc->i2c0",
            "padframe->i2c0"
          ],
          [
            "soc->i2c1",
            "padframe->i2c1"
          ],
          [
            "soc->fll_soc_clock",
            "soc_clock->clock_in"
          ]
        ],
        "padframe": {
          "includes": [
            "chips/pulpissimo/padframe.json"
          ],
          "vp_ports": [
            "ref_clock",
            "spim0_cs0_data_pad",
            "spim0_cs0_pad",
            "spim0_cs1_data_pad",
            "spim0_cs1_pad",
            "uart0_pad",
            "jtag0",
            "cpi0",
            "i2c0_pad",
            "i2c1_pad",
            "ref_clock_pad",
            "clock",
            "spim0",
            "uart0",
            "jtag0_pad",
            "cpi0_pad",
            "i2c0",
            "i2c1"
          ]
        },
        "soc_clock": {
          "vp_class": "vp/clock_domain",
          "frequency": 50000000,
          "vp_ports": [
            "out",
            "clock_in"
          ]
        },
        "soc": {
          "vp_ports": [
            "ref_clock",
            "rtc_event_in",
            "cpi0",
            "jtag0",
            "fll_soc_clock",
            "spim0",
            "i2c0",
            "i2c1",
            "uart0"
          ],
          "nb_cluster": null,
          "vp_class": "pulp/soc",
          "peripherals_base": "0x1A100000",
          "soc_events_ids": {
            "soc_evt_spim0_rx": 0,
            "soc_evt_spim0_tx": 1,
            "soc_evt_spim1_rx": 2,
            "soc_evt_spim1_tx": 3,
            "soc_evt_hyper0_rx": 4,
            "soc_evt_hyper0_tx": 5,
            "soc_evt_uart0_rx": 6,
            "soc_evt_uart0_tx": 7,
            "soc_evt_i2c0_rx": 8,
            "soc_evt_i2c0_tx": 9,
            "soc_evt_i2c1_rx": 10,
            "soc_evt_i2c1_tx": 11,
            "soc_evt_i2s_ch0": 12,
            "soc_evt_i2s_ch1": 13,
            "soc_evt_cam0": 14,
            "soc_evt_spim0_eot": 22,
            "soc_evt_l2l2_eot": 23,
            "soc_evt_uart_eot": 25,
            "soc_evt_i2c0_extra": 26,
            "soc_evt_i2c1_extra": 27,
            "soc_evt_i2s_extra": 28,
            "soc_evt_cam0_eot": 29,
            "soc_evt_cluster_pok": 31,
            "soc_evt_cluster_not_busy": 34,
            "soc_evt_cluster_cg_ok": 35,
            "soc_evt_picl_ok": 36,
            "soc_evt_scu_ok": 37,
            "soc_evt_adv_timer0": 38,
            "soc_evt_adv_timer1": 39,
            "soc_evt_adv_timer2": 40,
            "soc_evt_adv_timer3": 41,
            "soc_evt_gpio": 42,
            "soc_evt_rtc_apb": 43,
            "soc_evt_rtc": 44,
            "soc_evt_ref_clock": 56,
            "soc_evt_sw_first": 48,
            "soc_evt_sw_nb": 8,
            "soc_evt_pmu0": 31
          },
          "fc_events": {
            "evt_sw_event0": 0,
            "evt_sw_event2": 2,
            "evt_sw_event1": 1,
            "evt_sw_event3": 3,
            "evt_sw_event4": 4,
            "evt_sw_event5": 5,
            "evt_sw_event6": 6,
            "evt_sw_event7": 7,
            "evt_timer0": 10,
            "evt_timer1": 11,
            "evt_clkref": 14,
            "evt_gpio": 15,
            "evt_rtc": 16,
            "evt_adv_timer0": 17,
            "evt_adv_timer1": 18,
            "evt_adv_timer2": 19,
            "evt_adv_timer3": 20,
            "evt_cluster_not_busy": 21,
            "evt_cluster_pok": 22,
            "evt_cluster_cg_ok": 23,
            "evt_picl_ok": 24,
            "evt_scu_ok": 25,
            "evt_soc_evt": 26,
            "evt_queue_error": 29
          },
          "vp_comps": [
            "periph_clock",
            "axi_ico",
            "soc_ico",
            "apb_ico",
            "fc_ico",
            "fc",
            "l2",
            "l2_priv0",
            "l2_priv1",
            "l2_shared",
            "l2_shared_0",
            "l2_shared_1",
            "l2_shared_2",
            "l2_shared_3",
            "rom",
            "plt_loader",
            "fc_itc",
            "fll",
            "fll_periph",
            "fll_ctrl",
            "apb_soc_ctrl",
            "stdout",
            "gpio",
            "timer",
            "hwme",
            "soc_eu",
            "udma",
            "uart",
            "fc_debug",
            "adv_dbg_unit"
          ],
          "vp_bindings": [
            [
              "self->ref_clock",
              "fll->ref_clock"
            ],
            [
              "self->ref_clock",
              "fll_periph->ref_clock"
            ],
            [
              "self->ref_clock",
              "timer->ref_clock"
            ],
            [
              "self->ref_clock",
              "soc_eu->ref_clock"
            ],
            [
              "self->rtc_event_in",
              "soc_eu->event_in"
            ],
            [
              "self->cpi0",
              "udma->cpi0"
            ],
            [
              "self->jtag0",
              "adv_dbg_unit->jtag"
            ],
            [
              "periph_clock->out",
              "udma->periph_clock"
            ],
            [
              "axi_ico->soc",
              "soc_ico->axi_slave"
            ],
            [
              "soc_ico->apb",
              "apb_ico->input"
            ],
            [
              "soc_ico->axi_master",
              "axi_ico->input"
            ],
            [
              "soc_ico->l2_shared_0",
              "l2_shared_0->input"
            ],
            [
              "soc_ico->l2_shared_1",
              "l2_shared_1->input"
            ],
            [
              "soc_ico->l2_shared_2",
              "l2_shared_2->input"
            ],
            [
              "soc_ico->l2_shared_3",
              "l2_shared_3->input"
            ],
            [
              "soc_ico->l2_priv0",
              "l2_priv0->input"
            ],
            [
              "soc_ico->l2_priv1",
              "l2_priv1->input"
            ],
            [
              "apb_ico->stdout",
              "stdout->input"
            ],
            [
              "apb_ico->fll",
              "fll->input"
            ],
            [
              "apb_ico->fll_periph",
              "fll_periph->input"
            ],
            [
              "apb_ico->udma",
              "udma->input"
            ],
            [
              "apb_ico->soc_eu",
              "soc_eu->input"
            ],
            [
              "apb_ico->apb_soc_ctrl",
              "apb_soc_ctrl->input"
            ],
            [
              "apb_ico->fc_itc",
              "fc_itc->input"
            ],
            [
              "apb_ico->fc_timer",
              "timer->input"
            ],
            [
              "apb_ico->fc_dbg_unit",
              "fc->dbg_unit"
            ],
            [
              "apb_ico->rom",
              "rom->input"
            ],
            [
              "fc->fetch",
              "soc_ico->fc_fetch"
            ],
            [
              "fc->data",
              "soc_ico->fc_data"
            ],
            [
              "fc->irq_ack",
              "fc_itc->irq_ack"
            ],
            [
              "plt_loader->out",
              "soc_ico->debug"
            ],
            [
              "fc_itc->irq_req",
              "fc->irq_req"
            ],
            [
              "fll->clock_out",
              "self->fll_soc_clock"
            ],
            [
              "fll_periph->clock_out",
              "periph_clock->clock_in"
            ],
            [
              "apb_soc_ctrl->bootaddr",
              "fc->bootaddr"
            ],
            [
              "apb_soc_ctrl->event",
              "soc_eu->event_in"
            ],
            [
              "timer->irq_itf_0",
              "fc_itc->in_event_10"
            ],
            [
              "timer->irq_itf_1",
              "fc_itc->in_event_11"
            ],
            [
              "soc_eu->ref_clock_event",
              "fc_itc->in_event_14"
            ],
            [
              "soc_eu->fc_event_itf",
              "fc_itc->soc_event"
            ],
            [
              "udma->l2_itf",
              "soc_ico->udma_tx"
            ],
            [
              "udma->event_itf",
              "soc_eu->event_in"
            ],
            [
              "udma->spim0",
              "self->spim0"
            ],
            [
              "udma->i2c0",
              "self->i2c0"
            ],
            [
              "udma->i2c1",
              "self->i2c1"
            ],
            [
              "udma->uart0",
              "self->uart0"
            ],
            [
              "adv_dbg_unit->io",
              "soc_ico->debug"
            ]
          ],
          "periph_clock": {
            "vp_class": "vp/clock_domain",
            "frequency": 50000000,
            "vp_ports": [
              "out",
              "clock_in"
            ]
          },
          "axi_ico": {
            "includes": [
              "ips/interco/router.json"
            ],
            "latency": 9,
            "mappings": {
              "soc": {
                "base": "0x1A000000",
                "size": "0x06000000"
              }
            },
            "vp_ports": [
              "soc",
              "input"
            ]
          },
          "soc_ico": {
            "nb_l2_shared_banks": 4,
            "gv_class": "pulp.Soc_Ico_v2.Soc_Ico",
            "vp_class": null,
            "vp_comps": [
              "ll_ico",
              "hb_ico",
              "fc_fetch_ico",
              "fc_data_ico",
              "udma_rx_ico",
              "udma_tx_ico"
            ],
            "vp_ports": [
              "debug",
              "axi_slave",
              "fc_fetch",
              "fc_data",
              "udma_tx",
              "apb",
              "axi_master",
              "l2_shared_0",
              "l2_shared_1",
              "l2_shared_2",
              "l2_shared_3",
              "l2_priv0",
              "l2_priv1"
            ],
            "vp_bindings": [
              [
                "self->debug",
                "ll_ico->input"
              ],
              [
                "self->axi_slave",
                "ll_ico->input"
              ],
              [
                "self->fc_fetch",
                "fc_fetch_ico->input"
              ],
              [
                "self->fc_data",
                "fc_data_ico->input"
              ],
              [
                "self->udma_tx",
                "udma_tx_ico->input"
              ],
              [
                "ll_ico->apb",
                "self->apb"
              ],
              [
                "ll_ico->rom",
                "self->apb"
              ],
              [
                "ll_ico->l2_priv0",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv0_alias",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv1",
                "self->l2_priv1"
              ],
              [
                "ll_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "hb_ico->out_0",
                "self->l2_shared_0"
              ],
              [
                "hb_ico->out_1",
                "self->l2_shared_1"
              ],
              [
                "hb_ico->out_2",
                "self->l2_shared_2"
              ],
              [
                "hb_ico->out_3",
                "self->l2_shared_3"
              ],
              [
                "fc_fetch_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "fc_fetch_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "fc_data_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "fc_data_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "udma_rx_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "udma_rx_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "udma_tx_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "udma_tx_ico->ll_ico",
                "ll_ico->input"
              ]
            ],
            "ll_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "apb": {
                  "base": "0x1A100000",
                  "size": "0x00100000"
                },
                "rom": {
                  "base": "0x1A000000",
                  "size": "0x00002000"
                },
                "l2_priv0": {
                  "base": "0x1C000000",
                  "size": "0x00008000",
                  "remove_offset": "0x1C000000"
                },
                "l2_priv0_alias": {
                  "base": "0x00000000",
                  "size": "0x00008000"
                },
                "l2_priv1": {
                  "base": "0x1C008000",
                  "size": "0x00008000",
                  "remove_offset": "0x1C008000"
                },
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                }
              },
              "vp_ports": [
                "apb",
                "rom",
                "l2_priv0",
                "l2_priv0_alias",
                "l2_priv1",
                "l2_shared",
                "input"
              ]
            },
            "hb_ico": {
              "includes": [
                "ips/interco/interleaver.json"
              ],
              "nb_slaves": 4,
              "interleaving_bits": 2,
              "remove_offset": "0x1C010000",
              "vp_ports": [
                "out_0",
                "out_1",
                "out_2",
                "out_3",
                "input"
              ]
            },
            "fc_fetch_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            },
            "fc_data_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            },
            "udma_rx_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico"
              ]
            },
            "udma_tx_ico": {
              "includes": [
                "ips/interco/router.json"
              ],
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            }
          },
          "apb_ico": {
            "includes": [
              "ips/interco/router.json"
            ],
            "mappings": {
              "stdout": {
                "base": "0x1A10F000",
                "size": "0x00001000",
                "remove_offset": "0x1A10F000"
              },
              "apb_soc_ctrl": {
                "base": "0x1A104000",
                "size": "0x00001000",
                "remove_offset": "0x1A104000"
              },
              "soc_eu": {
                "base": "0x1A106000",
                "size": "0x00001000",
                "remove_offset": "0x1A106000"
              },
              "gpio": {
                "base": "0x1A101000",
                "size": "0x00001000",
                "remove_offset": "0x1A101000"
              },
              "fll": {
                "base": "0x1A100000",
                "size": "0x00000010",
                "remove_offset": "0x1A100000"
              },
              "fll_periph": {
                "base": "0x1A100010",
                "size": "0x00000010",
                "remove_offset": "0x1A100010"
              },
              "udma": {
                "base": "0x1A102000",
                "size": "0x00002000",
                "remove_offset": "0x1A102000"
              },
              "fc_itc": {
                "base": "0x1A109800",
                "size": "0x00000800",
                "remove_offset": "0x1A109800"
              },
              "fc_debug": {
                "base": "0x1A110000",
                "size": "0x00008000",
                "remove_offset": "0x1A110000"
              },
              "fc_timer": {
                "base": "0x1A10B000",
                "size": "0x00001000",
                "remove_offset": "0x1A10B000"
              },
              "fc_dbg_unit": {
                "base": "0x1A110000",
                "size": "0x00008000",
                "remove_offset": "0x1A110000"
              },
              "rom": {
                "base": "0x1A000000",
                "size": "0x00002000",
                "remove_offset": "0x1A000000"
              }
            },
            "vp_ports": [
              "stdout",
              "fll",
              "fll_periph",
              "udma",
              "soc_eu",
              "apb_soc_ctrl",
              "fc_itc",
              "fc_timer",
              "fc_dbg_unit",
              "rom",
              "input"
            ]
          },
          "fc_ico": {
            "l2_alias": true
          },
          "fc": {
            "includes": [
              "ips/riscv/ri5ky_v2_fpu.json"
            ],
            "cluster_id": 31,
            "core_id": 0,
            "fetch_enable": true,
            "boot_addr": "0x1A000000",
            "vp_ports": [
              "fetch",
              "data",
              "irq_ack",
              "dbg_unit",
              "bootaddr",
              "irq_req"
            ]
          },
          "l2": {
            "is_partitioned": true,
            "nb_shared_banks": 4,
            "map_base": "0x1C000000",
            "map_size": "0x00080000"
          },
          "l2_priv0": {
            "size": 32768,
            "map_base": "0x1C000000",
            "map_size": "0x00008000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_priv1": {
            "size": 32768,
            "map_base": "0x1C008000",
            "map_size": "0x00008000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared": {
            "nb_banks": 4,
            "size": 458752,
            "map_base": "0x1C010000",
            "map_size": "0x00070000"
          },
          "l2_shared_0": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_1": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_2": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_3": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "rom": {
            "includes": [
              "ips/rom/rom_v2.json"
            ],
            "size": 8192,
            "map_base": "0x1A000000",
            "map_size": "0x00002000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "plt_loader": {
            "includes": [
              "tools/plt_loader/plt_loader.json"
            ],
            "vp_ports": [
              "out"
            ]
          },
          "fc_itc": {
            "includes": [
              "ips/itc/itc_v1.json"
            ],
            "vp_ports": [
              "irq_req",
              "in_event_14",
              "input",
              "irq_ack",
              "in_event_10",
              "in_event_11",
              "soc_event"
            ]
          },
          "fll": {
            "includes": [
              "ips/fll/fll_v1.json"
            ],
            "vp_ports": [
              "clock_out",
              "ref_clock",
              "input"
            ]
          },
          "fll_periph": {
            "includes": [
              "ips/fll/fll_v1.json"
            ],
            "vp_ports": [
              "clock_out",
              "ref_clock",
              "input"
            ]
          },
          "fll_ctrl": {
            "version": 3,
            "vp_class": "pulp/fll/fll_ctrl",
            "gv_class": "pulp.Fll_ctrl.fll_ctrl"
          },
          "apb_soc_ctrl": {
            "includes": [
              "chips/pulpissimo/apb_soc.json"
            ],
            "vp_ports": [
              "bootaddr",
              "event",
              "input"
            ]
          },
          "stdout": {
            "includes": [
              "ips/stdout/stdout_v3.json"
            ],
            "vp_ports": [
              "input"
            ]
          },
          "gpio": {
            "includes": [
              "ips/gpio/gpio_v2.json"
            ]
          },
          "timer": {
            "includes": [
              "ips/timer/timer_v2.json"
            ],
            "vp_ports": [
              "irq_itf_0",
              "irq_itf_1",
              "ref_clock",
              "input"
            ]
          },
          "hwme": {
            "includes": [
              "ips/hwme/hwme_v1.json"
            ]
          },
          "soc_eu": {
            "includes": [
              "ips/soc_eu/soc_eu_v1.json"
            ],
            "ref_clock_event": 56,
            "vp_ports": [
              "ref_clock_event",
              "fc_event_itf",
              "input",
              "ref_clock",
              "event_in"
            ]
          },
          "udma": {
            "includes": [
              "chips/pulpissimo/udma.json"
            ],
            "vp_ports": [
              "l2_itf",
              "event_itf",
              "spim0",
              "i2c0",
              "i2c1",
              "uart0",
              "input",
              "periph_clock",
              "cpi0"
            ]
          },
          "uart": {
            "version": 1
          },
          "fc_debug": {
            "version": 1
          },
          "adv_dbg_unit": {
            "includes": [
              "ips/adv_dbg_unit/adv_dbg_unit.json"
            ],
            "vp_ports": [
              "io",
              "jtag"
            ]
          }
        }
      },
      "dpi_clock": {
        "vp_class": "vp/clock_domain",
        "frequency": 50000000,
        "vp_ports": [
          "out"
        ]
      },
      "pulp_chip": {
        "pulpissimo": {}
      },
      "dpi": {
        "includes": [
          "periph/dpi_wrapper.json"
        ],
        "vp_ports": [
          "chip_reset",
          "clock"
        ]
      },
      "ref_clock_clock": {
        "vp_class": "vp/clock_domain",
        "frequency": 65536,
        "vp_ports": [
          "out"
        ]
      },
      "ref_clock": {
        "includes": [
          "ips/misc/clock.json"
        ],
        "vp_ports": [
          "clock_sync",
          "clock"
        ]
      }
    }
  },
  "runner": {
    "boot_from_flash": true,
    "boot-mode": "rom"
  },
  "loader": {
    "boot": {
      "mode": "rom"
    }
  },
  "vsim": {
    "boot-mode": "jtag"
  }
}