{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663869067903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663869067904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:51:07 2022 " "Processing started: Thu Sep 22 14:51:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663869067904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869067904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_verilog -c mips_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_verilog -c mips_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869067904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663869068144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663869068144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ula.v(22) " "Verilog HDL information at ula.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "ula.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ula.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663869072720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ula.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072721 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.v(22) " "Verilog HDL information at regfile.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "regfile.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/regfile.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663869072722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrol " "Found entity 1: ctrol" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file int_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_mem " "Found entity 1: int_mem" {  } { { "int_mem.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/int_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulactrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ulactrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulactrol " "Found entity 1: ulactrol" {  } { { "ulactrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ulactrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_verilog.v 7 7 " "Found 7 design units, including 7 entities, in source file mips_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_NBits " "Found entity 1: Mux_4x1_NBits" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072729 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2x1_NBits " "Found entity 2: Mux_2x1_NBits" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072729 ""} { "Info" "ISGN_ENTITY_NAME" "3 Addr32_0 " "Found entity 3: Addr32_0" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072729 ""} { "Info" "ISGN_ENTITY_NAME" "4 DIG_BitExtender " "Found entity 4: DIG_BitExtender" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072729 ""} { "Info" "ISGN_ENTITY_NAME" "5 Shift32 " "Found entity 5: Shift32" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072729 ""} { "Info" "ISGN_ENTITY_NAME" "6 Addr32_1 " "Found entity 6: Addr32_1" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072729 ""} { "Info" "ISGN_ENTITY_NAME" "7 mips_verilog " "Found entity 7: mips_verilog" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663869072731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_verilog " "Elaborating entity \"mips_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663869072751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:RegFile_i0 " "Elaborating entity \"regfile\" for hierarchy \"regfile:RegFile_i0\"" {  } { { "mips_verilog.v" "RegFile_i0" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072754 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registradores regfile.v(10) " "Verilog HDL warning at regfile.v(10): initial value for variable registradores should be constant" {  } { { "regfile.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/regfile.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1663869072758 "|mips_verilog|regfile:regfile_i0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(22) " "Verilog HDL Always Construct warning at regfile.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/regfile.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072758 "|mips_verilog|regfile:regfile_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DMem_i1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DMem_i1\"" {  } { { "mips_verilog.v" "DMem_i1" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_i2 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_i2\"" {  } { { "mips_verilog.v" "Mux_4x1_NBits_i2" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits Mux_2x1_NBits:Mux_2x1_NBits_i3 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"Mux_2x1_NBits:Mux_2x1_NBits_i3\"" {  } { { "mips_verilog.v" "Mux_2x1_NBits_i3" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:Ula_i4 " "Elaborating entity \"ula\" for hierarchy \"ula:Ula_i4\"" {  } { { "mips_verilog.v" "Ula_i4" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072761 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zero_flag ula.v(13) " "Output port \"Zero_flag\" at ula.v(13) has no driver" {  } { { "ula.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ula.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1663869072762 "|mips_verilog|ula:Ula_i4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_i8 " "Elaborating entity \"PC\" for hierarchy \"PC:PC_i8\"" {  } { { "mips_verilog.v" "PC_i8" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_mem int_mem:IMem_i9 " "Elaborating entity \"int_mem\" for hierarchy \"int_mem:IMem_i9\"" {  } { { "mips_verilog.v" "IMem_i9" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072763 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 255 int_mem.v(13) " "Verilog HDL warning at int_mem.v(13): number of words (4) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "int_mem.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/int_mem.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1663869072764 "|mips_verilog|int_mem:IMem_i9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucao.data_a 0 int_mem.v(5) " "Net \"instrucao.data_a\" at int_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "int_mem.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/int_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663869072764 "|mips_verilog|int_mem:IMem_i9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucao.waddr_a 0 int_mem.v(5) " "Net \"instrucao.waddr_a\" at int_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "int_mem.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/int_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663869072764 "|mips_verilog|int_mem:IMem_i9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucao.we_a 0 int_mem.v(5) " "Net \"instrucao.we_a\" at int_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "int_mem.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/int_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1663869072764 "|mips_verilog|int_mem:IMem_i9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr32_0 Addr32_0:Addr32_0_i10 " "Elaborating entity \"Addr32_0\" for hierarchy \"Addr32_0:Addr32_0_i10\"" {  } { { "mips_verilog.v" "Addr32_0_i10" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrol ctrol:Control_i11 " "Elaborating entity \"ctrol\" for hierarchy \"ctrol:Control_i11\"" {  } { { "mips_verilog.v" "Control_i11" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrol.v(8) " "Verilog HDL Case Statement warning at ctrol.v(8): incomplete case statement has no default case item" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Brchne ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"Brchne\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072765 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ctrol.v(8) " "Verilog HDL Always Construct warning at ctrol.v(8): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead\[0\] ctrol.v(8) " "Inferred latch for \"MemRead\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead\[1\] ctrol.v(8) " "Inferred latch for \"MemRead\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ctrol.v(8) " "Inferred latch for \"ALUOp\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ctrol.v(8) " "Inferred latch for \"ALUOp\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ctrol.v(8) " "Inferred latch for \"ALUOp\[2\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal\[0\] ctrol.v(8) " "Inferred latch for \"Jal\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal\[1\] ctrol.v(8) " "Inferred latch for \"Jal\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump\[0\] ctrol.v(8) " "Inferred latch for \"Jump\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump\[1\] ctrol.v(8) " "Inferred latch for \"Jump\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg\[0\] ctrol.v(8) " "Inferred latch for \"MemtoReg\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg\[1\] ctrol.v(8) " "Inferred latch for \"MemtoReg\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite\[0\] ctrol.v(8) " "Inferred latch for \"MemWrite\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite\[1\] ctrol.v(8) " "Inferred latch for \"MemWrite\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Brchne\[0\] ctrol.v(8) " "Inferred latch for \"Brchne\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Brchne\[1\] ctrol.v(8) " "Inferred latch for \"Brchne\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[0\] ctrol.v(8) " "Inferred latch for \"Branch\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch\[1\] ctrol.v(8) " "Inferred latch for \"Branch\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[0\] ctrol.v(8) " "Inferred latch for \"ALUSrc\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[1\] ctrol.v(8) " "Inferred latch for \"ALUSrc\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[0\] ctrol.v(8) " "Inferred latch for \"RegDst\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[1\] ctrol.v(8) " "Inferred latch for \"RegDst\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[0\] ctrol.v(8) " "Inferred latch for \"RegWrite\[0\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[1\] ctrol.v(8) " "Inferred latch for \"RegWrite\[1\]\" at ctrol.v(8)" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 "|mips_verilog|ctrol:Control_i11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender DIG_BitExtender:DIG_BitExtender_i12 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"DIG_BitExtender:DIG_BitExtender_i12\"" {  } { { "mips_verilog.v" "DIG_BitExtender_i12" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulactrol ulactrol:UlaCtrl_i13 " "Elaborating entity \"ulactrol\" for hierarchy \"ulactrol:UlaCtrl_i13\"" {  } { { "mips_verilog.v" "UlaCtrl_i13" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_i14 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_i14\"" {  } { { "mips_verilog.v" "Mux_4x1_NBits_i14" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_BitExtender DIG_BitExtender:DIG_BitExtender_i15 " "Elaborating entity \"DIG_BitExtender\" for hierarchy \"DIG_BitExtender:DIG_BitExtender_i15\"" {  } { { "mips_verilog.v" "DIG_BitExtender_i15" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift32 Shift32:Shift32_i16 " "Elaborating entity \"Shift32\" for hierarchy \"Shift32:Shift32_i16\"" {  } { { "mips_verilog.v" "Shift32_i16" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr32_1 Addr32_1:Addr32_1_i17 " "Elaborating entity \"Addr32_1\" for hierarchy \"Addr32_1:Addr32_1_i17\"" {  } { { "mips_verilog.v" "Addr32_1_i17" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869072769 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/db/mips_verilog.ram0_int_mem_1e90a461.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/db/mips_verilog.ram0_int_mem_1e90a461.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1663869073124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrol:Control_i11\|ALUOp\[2\] " "LATCH primitive \"ctrol:Control_i11\|ALUOp\[2\]\" is permanently enabled" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663869073152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrol:Control_i11\|ALUOp\[1\] " "LATCH primitive \"ctrol:Control_i11\|ALUOp\[1\]\" is permanently enabled" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663869073152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrol:Control_i11\|ALUSrc\[0\] " "LATCH primitive \"ctrol:Control_i11\|ALUSrc\[0\]\" is permanently enabled" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663869073152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ctrol:Control_i11\|RegDst\[0\] " "LATCH primitive \"ctrol:Control_i11\|RegDst\[0\]\" is permanently enabled" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663869073152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1663869073906 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[0\] GND " "Pin \"MemData\[0\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[1\] GND " "Pin \"MemData\[1\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[2\] GND " "Pin \"MemData\[2\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[3\] GND " "Pin \"MemData\[3\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[4\] GND " "Pin \"MemData\[4\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[5\] GND " "Pin \"MemData\[5\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[6\] GND " "Pin \"MemData\[6\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[7\] GND " "Pin \"MemData\[7\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[8\] GND " "Pin \"MemData\[8\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[9\] GND " "Pin \"MemData\[9\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[10\] GND " "Pin \"MemData\[10\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[11\] GND " "Pin \"MemData\[11\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[12\] GND " "Pin \"MemData\[12\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[13\] GND " "Pin \"MemData\[13\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[14\] GND " "Pin \"MemData\[14\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[15\] GND " "Pin \"MemData\[15\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[16\] GND " "Pin \"MemData\[16\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[17\] GND " "Pin \"MemData\[17\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[18\] GND " "Pin \"MemData\[18\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[19\] GND " "Pin \"MemData\[19\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[20\] GND " "Pin \"MemData\[20\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[21\] GND " "Pin \"MemData\[21\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[22\] GND " "Pin \"MemData\[22\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[23\] GND " "Pin \"MemData\[23\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[24\] GND " "Pin \"MemData\[24\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[25\] GND " "Pin \"MemData\[25\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[26\] GND " "Pin \"MemData\[26\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[27\] GND " "Pin \"MemData\[27\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[28\] GND " "Pin \"MemData\[28\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[29\] GND " "Pin \"MemData\[29\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[30\] GND " "Pin \"MemData\[30\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemData\[31\] GND " "Pin \"MemData\[31\]\" is stuck at GND" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663869074234 "|mips_verilog|MemData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663869074234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663869074292 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "783 " "783 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663869074746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/output_files/mips_verilog.map.smsg " "Generated suppressed messages file C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/output_files/mips_verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869074772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663869074837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663869074837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "664 " "Implemented 664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663869074876 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663869074876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663869074876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663869074876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663869074887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 14:51:14 2022 " "Processing ended: Thu Sep 22 14:51:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663869074887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663869074887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663869074887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663869074887 ""}
