# do {/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/sim/sim.mdo}
# Loading project sim
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 11:16:25 on Sep 10,2024
# vlog -reportprogress 300 "+incdir+/home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/impl1/source" -work work /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/impl1/source/Multiplier.v 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 11:16:26 on Sep 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_ecp5u Multiplier 
# Start time: 11:16:26 on Sep 10,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023 Linux 6.8.0-40-generic
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.Multiplier
# Loading ovi_ecp5u.VHI
# Loading ovi_ecp5u.VLO
# Loading ovi_ecp5u.MULT18X18D
# ** Error: (vsim-3043) Unresolved reference to 'GSR_INST'.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplier/dsp_mult_0 File: nofile Line: 149
# ** Error: (vsim-3043) Unresolved reference to 'PUR_INST'.
#    Time: 0 ps  Iteration: 0  Instance: /Multiplier/dsp_mult_0 File: nofile Line: 150
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version0-modified/sim/sim.mdo PAUSED at line 12
# End time: 11:17:59 on Sep 10,2024, Elapsed time: 0:01:33
# Errors: 2, Warnings: 4
