|Auto_manual
Chan1 <= Switch_Mode:inst2.Chan1
clk => LPM_COUNTER:inst4.clock
RCV_Chan1 => Switch_Mode:inst2.RCV_Chan1
RCV_Chan1 => PulseWidth:inst9.PulIn
RCV_Chan2 => Switch_Mode:inst2.RCV_Chan2
RCV_Chan2 => PulseWidth:inst10.PulIn
RCV_Chan3 => Switch_Mode:inst2.RCV_Chan3
RCV_Chan3 => PulseWidth:inst11.PulIn
RCV_Chan4 => Switch_Mode:inst2.RCV_Chan4
RCV_Chan4 => PulseWidth:inst12.PulIn
MCU_Chan1 => Switch_Mode:inst2.MCU_Chan1
MCU_Chan2 => Switch_Mode:inst2.MCU_Chan2
MCU_Chan3 => Switch_Mode:inst2.MCU_Chan3
MCU_Chan4 => Switch_Mode:inst2.MCU_Chan4
RCV_Chan5 => PulseWidth:inst.PulIn
Chan2 <= Switch_Mode:inst2.Chan2
Chan3 <= Switch_Mode:inst2.Chan3
Chan4 <= Switch_Mode:inst2.Chan4
Trigger <= Switch_Mode:inst2.Trigger
Alter <= Switch_Mode:inst2.Alter
AD[0] <> DataOut_MUX:inst6.dout[0]
AD[1] <> DataOut_MUX:inst6.dout[1]
AD[2] <> DataOut_MUX:inst6.dout[2]
AD[3] <> DataOut_MUX:inst6.dout[3]
AD[4] <> DataOut_MUX:inst6.dout[4]
AD[5] <> DataOut_MUX:inst6.dout[5]
AD[6] <> DataOut_MUX:inst6.dout[6]
AD[7] <> DataOut_MUX:inst6.dout[7]
NOE => inst17.IN0
NOE => inst18.IN0
NOE => inst19.IN0
NOE => inst20.IN0
NADV => inst22.IN0
NE1 => 74138:inst7.G2AN
src1 => ~NO_FANOUT~
src2 => ~NO_FANOUT~
src3 => ~NO_FANOUT~
src4 => ~NO_FANOUT~
NWE => ~NO_FANOUT~


|Auto_manual|Switch_Mode:inst2
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => wait_flag.CLK
clk => Trigger~reg0.CLK
clk => flag.CLK
clk => pre_flag.CLK
clk => Alter~reg0.CLK
RCV_Chan1 => Chan1.DATAB
RCV_Chan2 => Chan2.DATAB
RCV_Chan3 => Chan3.DATAB
RCV_Chan4 => Chan4.DATAB
MCU_Chan1 => Chan1.DATAA
MCU_Chan2 => Chan2.DATAA
MCU_Chan3 => Chan3.DATAA
MCU_Chan4 => Chan4.DATAA
PulWid_En[0] => LessThan1.IN16
PulWid_En[1] => LessThan1.IN15
PulWid_En[2] => LessThan1.IN14
PulWid_En[3] => LessThan1.IN13
PulWid_En[4] => LessThan1.IN12
PulWid_En[5] => LessThan1.IN11
PulWid_En[6] => LessThan1.IN10
PulWid_En[7] => LessThan1.IN9
PulWid_Alter[0] => LessThan0.IN16
PulWid_Alter[1] => LessThan0.IN15
PulWid_Alter[2] => LessThan0.IN14
PulWid_Alter[3] => LessThan0.IN13
PulWid_Alter[4] => LessThan0.IN12
PulWid_Alter[5] => LessThan0.IN11
PulWid_Alter[6] => LessThan0.IN10
PulWid_Alter[7] => LessThan0.IN9
Chan1 <= Chan1.DB_MAX_OUTPUT_PORT_TYPE
Chan2 <= Chan2.DB_MAX_OUTPUT_PORT_TYPE
Chan3 <= Chan3.DB_MAX_OUTPUT_PORT_TYPE
Chan4 <= Chan4.DB_MAX_OUTPUT_PORT_TYPE
Trigger <= Trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
Alter <= Alter~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Auto_manual|LPM_COUNTER:inst4
clock => cntr_lki:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_lki:auto_generated.q[0]
q[1] <= cntr_lki:auto_generated.q[1]
q[2] <= cntr_lki:auto_generated.q[2]
q[3] <= cntr_lki:auto_generated.q[3]
q[4] <= cntr_lki:auto_generated.q[4]
q[5] <= cntr_lki:auto_generated.q[5]
q[6] <= cntr_lki:auto_generated.q[6]
q[7] <= cntr_lki:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Auto_manual|LPM_COUNTER:inst4|cntr_lki:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT


|Auto_manual|LPM_COUNTER:inst4|cntr_lki:auto_generated|cmpr_5vb:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Auto_manual|PulseWidth:inst12
clk => d[0]~reg0.CLK
clk => d[0]~en.CLK
clk => d[1]~reg0.CLK
clk => d[1]~en.CLK
clk => d[2]~reg0.CLK
clk => d[2]~en.CLK
clk => d[3]~reg0.CLK
clk => d[3]~en.CLK
clk => d[4]~reg0.CLK
clk => d[4]~en.CLK
clk => d[5]~reg0.CLK
clk => d[5]~en.CLK
clk => d[6]~reg0.CLK
clk => d[6]~en.CLK
clk => d[7]~reg0.CLK
clk => d[7]~en.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => pre_en.CLK
clk => pre_PulIn.CLK
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => d[0].IN1
en => pre_en.DATAIN
en => Equal3.IN1
en => d[0].IN1
PulIn => pre_PulIn.DATAIN
PulIn => Equal0.IN0
PulIn => Equal1.IN1
PulIn => Equal2.IN1
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|Auto_manual|PulseWidth:inst
clk => d[0]~reg0.CLK
clk => d[0]~en.CLK
clk => d[1]~reg0.CLK
clk => d[1]~en.CLK
clk => d[2]~reg0.CLK
clk => d[2]~en.CLK
clk => d[3]~reg0.CLK
clk => d[3]~en.CLK
clk => d[4]~reg0.CLK
clk => d[4]~en.CLK
clk => d[5]~reg0.CLK
clk => d[5]~en.CLK
clk => d[6]~reg0.CLK
clk => d[6]~en.CLK
clk => d[7]~reg0.CLK
clk => d[7]~en.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => pre_en.CLK
clk => pre_PulIn.CLK
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => d[0].IN1
en => pre_en.DATAIN
en => Equal3.IN1
en => d[0].IN1
PulIn => pre_PulIn.DATAIN
PulIn => Equal0.IN0
PulIn => Equal1.IN1
PulIn => Equal2.IN1
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|Auto_manual|DataOut_MUX:inst6
en1 => Mux0.IN12
en1 => Mux1.IN12
en1 => Mux2.IN12
en1 => Mux3.IN12
en1 => Mux4.IN12
en1 => Mux5.IN12
en1 => Mux6.IN12
en1 => Mux7.IN12
en1 => Mux8.IN16
en2 => Mux0.IN13
en2 => Mux1.IN13
en2 => Mux2.IN13
en2 => Mux3.IN13
en2 => Mux4.IN13
en2 => Mux5.IN13
en2 => Mux6.IN13
en2 => Mux7.IN13
en2 => Mux8.IN17
en3 => Mux0.IN14
en3 => Mux1.IN14
en3 => Mux2.IN14
en3 => Mux3.IN14
en3 => Mux4.IN14
en3 => Mux5.IN14
en3 => Mux6.IN14
en3 => Mux7.IN14
en3 => Mux8.IN18
en4 => Mux0.IN15
en4 => Mux1.IN15
en4 => Mux2.IN15
en4 => Mux3.IN15
en4 => Mux4.IN15
en4 => Mux5.IN15
en4 => Mux6.IN15
en4 => Mux7.IN15
en4 => Mux8.IN19
d1[0] => Mux0.IN16
d1[1] => Mux1.IN16
d1[2] => Mux2.IN16
d1[3] => Mux3.IN16
d1[4] => Mux4.IN16
d1[5] => Mux5.IN16
d1[6] => Mux6.IN16
d1[7] => Mux7.IN16
d2[0] => Mux0.IN17
d2[1] => Mux1.IN17
d2[2] => Mux2.IN17
d2[3] => Mux3.IN17
d2[4] => Mux4.IN17
d2[5] => Mux5.IN17
d2[6] => Mux6.IN17
d2[7] => Mux7.IN17
d3[0] => Mux0.IN18
d3[1] => Mux1.IN18
d3[2] => Mux2.IN18
d3[3] => Mux3.IN18
d3[4] => Mux4.IN18
d3[5] => Mux5.IN18
d3[6] => Mux6.IN18
d3[7] => Mux7.IN18
d4[0] => Mux0.IN19
d4[1] => Mux1.IN19
d4[2] => Mux2.IN19
d4[3] => Mux3.IN19
d4[4] => Mux4.IN19
d4[5] => Mux5.IN19
d4[6] => Mux6.IN19
d4[7] => Mux7.IN19
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE


|Auto_manual|74138:inst7
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|Auto_manual|74373:inst21
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Auto_manual|PulseWidth:inst9
clk => d[0]~reg0.CLK
clk => d[0]~en.CLK
clk => d[1]~reg0.CLK
clk => d[1]~en.CLK
clk => d[2]~reg0.CLK
clk => d[2]~en.CLK
clk => d[3]~reg0.CLK
clk => d[3]~en.CLK
clk => d[4]~reg0.CLK
clk => d[4]~en.CLK
clk => d[5]~reg0.CLK
clk => d[5]~en.CLK
clk => d[6]~reg0.CLK
clk => d[6]~en.CLK
clk => d[7]~reg0.CLK
clk => d[7]~en.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => pre_en.CLK
clk => pre_PulIn.CLK
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => d[0].IN1
en => pre_en.DATAIN
en => Equal3.IN1
en => d[0].IN1
PulIn => pre_PulIn.DATAIN
PulIn => Equal0.IN0
PulIn => Equal1.IN1
PulIn => Equal2.IN1
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|Auto_manual|PulseWidth:inst10
clk => d[0]~reg0.CLK
clk => d[0]~en.CLK
clk => d[1]~reg0.CLK
clk => d[1]~en.CLK
clk => d[2]~reg0.CLK
clk => d[2]~en.CLK
clk => d[3]~reg0.CLK
clk => d[3]~en.CLK
clk => d[4]~reg0.CLK
clk => d[4]~en.CLK
clk => d[5]~reg0.CLK
clk => d[5]~en.CLK
clk => d[6]~reg0.CLK
clk => d[6]~en.CLK
clk => d[7]~reg0.CLK
clk => d[7]~en.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => pre_en.CLK
clk => pre_PulIn.CLK
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => d[0].IN1
en => pre_en.DATAIN
en => Equal3.IN1
en => d[0].IN1
PulIn => pre_PulIn.DATAIN
PulIn => Equal0.IN0
PulIn => Equal1.IN1
PulIn => Equal2.IN1
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


|Auto_manual|PulseWidth:inst11
clk => d[0]~reg0.CLK
clk => d[0]~en.CLK
clk => d[1]~reg0.CLK
clk => d[1]~en.CLK
clk => d[2]~reg0.CLK
clk => d[2]~en.CLK
clk => d[3]~reg0.CLK
clk => d[3]~en.CLK
clk => d[4]~reg0.CLK
clk => d[4]~en.CLK
clk => d[5]~reg0.CLK
clk => d[5]~en.CLK
clk => d[6]~reg0.CLK
clk => d[6]~en.CLK
clk => d[7]~reg0.CLK
clk => d[7]~en.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => pre_en.CLK
clk => pre_PulIn.CLK
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => d[0].IN1
en => pre_en.DATAIN
en => Equal3.IN1
en => d[0].IN1
PulIn => pre_PulIn.DATAIN
PulIn => Equal0.IN0
PulIn => Equal1.IN1
PulIn => Equal2.IN1
d[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE


