tarted
prim
device HSSTLP_LANE
{
    parameter
    (
        config int CP_MUX_BIAS = 2,
        config int CP_PD_CLK = 0,
        config int CP_REG_SYNC = 0,
        config int CP_REG_SYNC_OW = 0,
        config int CP_PLL_LOCK_OW = 0,
        config int CP_PLL_LOCK_OW_EN = 0,
        config int CP_PCS_SLAVE = 0,
        config string CP_PCS_BYPASS_WORD_ALIGN = "FALSE",
        config string CP_PCS_BYPASS_DENC = "FALSE",
        config string CP_PCS_BYPASS_BONDING = "FALSE",
        config string CP_PCS_BYPASS_CTC = "FALSE",
        config string CP_PCS_BYPASS_GEAR = "FALSE",
        config string CP_PCS_BYPASS_BRIDGE = "FALSE",
        config string CP_PCS_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_PCS_DATA_MODE = "X8",
        config string CP_PCS_RX_POLARITY_INV = "DELAY",
        config string CP_PCS_ALIGN_MODE = "1GB",
        config string CP_PCS_SAMP_16B = "X20",
        config string CP_PCS_FARLP_PWR_REDUCTION = "FALSE",
        config int CP_PCS_COMMA_REG0 = 0,
        config int CP_PCS_COMMA_MASK = 0,
        config string CP_PCS_CEB_MODE = "10GB",
        config string CP_PCS_CTC_MODE = "1SKIP",
        config int CP_PCS_A_REG = 0,
        config string CP_PCS_GE_AUTO_EN = "FALSE",
        config int CP_PCS_SKIP_REG0 = 0,
        config int CP_PCS_SKIP_REG1 = 0,
        config int CP_PCS_SKIP_REG2 = 0,
        config int CP_PCS_SKIP_REG3 = 0,
        config string CP_PCS_DEC_DUAL = "FALSE",
        config string CP_PCS_SPLIT = "FALSE",
        config string CP_PCS_FIFOFLAG_CTC = "FALSE",
        config string CP_PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        config string CP_PCS_ERRDETECT_SILENCE = "FALSE",
        config string CP_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        config string CP_PCS_PCS_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_CB_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_RCLK_POLINV = "RCLK",
        config string CP_PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_PCS_RCLK_EN = "FALSE",
        config string CP_PCS_CB_RCLK_EN = "FALSE",
        config string CP_PCS_AFTER_CTC_RCLK_EN = "FALSE",
        config string CP_PCS_AFTER_CTC_RCLK_EN_GB = "FALSE",
        config string CP_PCS_PCS_RX_RSTN = "FALSE",
        config string CP_PCS_PCIE_SLAVE = "MASTER",
        config string CP_PCS_RX_64B66B_67B = "NORMAL",
        config string CP_PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        config string CP_PCS_PCS_CB_RSTN = "FALSE",
        config string CP_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        config string CP_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        config string CP_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_PCS_TX_BYPASS_GEAR = "FALSE",
        config string CP_PCS_TX_BYPASS_ENC = "FALSE",
        config string CP_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        config string CP_PCS_TX_GEAR_SPLIT = "FALSE",
        config string CP_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        config int CP_PCS_TX_BIT_SLIP_CYCLES = 0,
        config string CP_PCS_INT_TX_MASK_0 = "FALSE",
        config string CP_PCS_INT_TX_MASK_1 = "FALSE",
        config string CP_PCS_INT_TX_MASK_2 = "FALSE",
        config string CP_PCS_INT_TX_CLR_0 = "FALSE",
        config string CP_PCS_INT_TX_CLR_1 = "FALSE",
        config string CP_PCS_INT_TX_CLR_2 = "FALSE",
        config string CP_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        config string CP_PCS_TX_PCS_CLK_EN_SEL = "FALSE",
        config string CP_PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        config string CP_PCS_TX_TCLK_POLINV = "TCLK",
        config string CP_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        config string CP_PCS_TX_PCS_TX_RSTN = "FALSE",
        config string CP_PCS_TX_SLAVE = "MASTER",
        config string CP_PCS_TX_GEAR_CLK_EN_SEL = "FALSE",
        config string CP_PCS_DATA_WIDTH_MODE = "X20",
        config string CP_PCS_TX_64B66B_67B = "NORMAL",
        config string CP_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        config string CP_PCS_TX_TCLK2FABRIC_SEL = "FALSE",
        config string CP_PCS_TX_OUTZZ = "FALSE",
        config string CP_PCS_ENC_DUAL = "FALSE",
        config string CP_PCS_TX_BITSLIP_DATA_MODE = "X10",
        config string CP_PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        config int CP_PCS_COMMA_REG1 = 0,
        config int CP_PCS_RAPID_IMAX = 0,
        config int CP_PCS_RAPID_VMIN_1 = 0,
        config int CP_PCS_RAPID_VMIN_2 = 0,
        config string CP_PCS_RX_PRBS_MODE = "DISABLE",
        config string CP_PCS_RX_ERRCNT_CLR = "FALSE",
        config string CP_PCS_PRBS_ERR_LPBK = "FALSE",
        config string CP_PCS_TX_PRBS_MODE = "DISABLE",
        config string CP_PCS_TX_INSERT_ER = "FALSE",
        config string CP_PCS_ENABLE_PRBS_GEN = "FALSE",
        config int CP_PCS_DEFAULT_RADDR = 0,
        config int CP_PCS_MASTER_CHECK_OFFSET = 0,
        config int CP_PCS_DELAY_SET = 0,
        config string CP_PCS_SEACH_OFFSET = "20BIT",
        config int CP_PCS_CEB_RAPIDLS_MMAX = 0,
        config int CP_PCS_CTC_AFULL = 20,
        config int CP_PCS_CTC_AEMPTY = 12,
        config int CP_PCS_CTC_CONTI_SKP_SET = 0,
        config string CP_PCS_FAR_LOOP = "FALSE",
        config string CP_PCS_NEAR_LOOP = "FALSE",
        config string CP_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        config string CP_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        config string CP_PCS_PMA_RX2TX_PLOOP_EN = "FALSE",
        config string CP_PCS_INT_RX_MASK_0 = "FALSE",
        config string CP_PCS_INT_RX_MASK_1 = "FALSE",
        config string CP_PCS_INT_RX_MASK_2 = "FALSE",
        config string CP_PCS_INT_RX_MASK_3 = "FALSE",
        config string CP_PCS_INT_RX_MASK_4 = "FALSE",
        config string CP_PCS_INT_RX_MASK_5 = "FALSE",
        config string CP_PCS_INT_RX_MASK_6 = "FALSE",
        config string CP_PCS_INT_RX_MASK_7 = "FALSE",
        config string CP_PCS_INT_RX_CLR_0 = "FALSE",
        config string CP_PCS_INT_RX_CLR_1 = "FALSE",
        config string CP_PCS_INT_RX_CLR_2 = "FALSE",
        config string CP_PCS_INT_RX_CLR_3 = "FALSE",
        config string CP_PCS_INT_RX_CLR_4 = "FALSE",
        config string CP_PCS_INT_RX_CLR_5 = "FALSE",
        config string CP_PCS_INT_RX_CLR_6 = "FALSE",
        config string CP_PCS_INT_RX_CLR_7 = "FALSE",
        config string CP_PCS_CA_RSTN_RX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_EN_RX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_SEL_RX = "FALSE",
        config int CP_PCS_CA_RX = 0,
        config string CP_PCS_CA_RSTN_TX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_EN_TX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_SEL_TX = "FALSE",
        config int CP_PCS_CA_TX = 0,
        config string CP_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXCB_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_PMA_REG_RX_PD = "ON",
        config string CP_PMA_REG_RX_PD_EN = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_2 = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_3 = "FALSE",
        config string CP_PMA_REG_RX_DATAPATH_PD = "ON",
        config string CP_PMA_REG_RX_DATAPATH_PD_EN = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_PD = "ON",
        config string CP_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        config string CP_PMA_REG_RX_DCC_RST_N = "TRUE",
        config string CP_PMA_REG_RX_DCC_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_CDR_RST_N = "TRUE",
        config string CP_PMA_REG_RX_CDR_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        config string CP_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RXPCLK_SLIP = "FALSE",
        config string CP_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        config string CP_PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        config string CP_PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_PCLKSWITCH = "FALSE",
        config string CP_PMA_REG_RX_PCLKSWITCH_EN = "FALSE",
        config string CP_PMA_REG_RX_HIGHZ = "FALSE",
        config string CP_PMA_REG_RX_HIGHZ_EN = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        config string CP_PMA_REG_RX_PD_BIAS_RX = "FALSE",
        config string CP_PMA_REG_RX_PD_BIAS_RX_OW = "FALSE",
        config string CP_PMA_REG_RX_RESET_N = "FALSE",
        config string CP_PMA_REG_RX_RESET_N_OW = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_29_28 = 0,
        config string CP_PMA_REG_RX_BUSWIDTH = "20BIT",
        config string CP_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        config string CP_PMA_REG_RX_RATE = "DIV1",
        config string CP_PMA_REG_RX_RESERVED_36 = "FALSE",
        config string CP_PMA_REG_RX_RATE_EN = "FALSE",
        config int CP_PMA_REG_RX_RES_TRIM = 46,
        config string CP_PMA_REG_RX_RESERVED_44 = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_45 = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_48_47 = 0,
        config int CP_PMA_REG_RX_ICTRL_SIGDET = 5,
        config int CP_PMA_REG_CDR_READY_THD = 2734,
        config string CP_PMA_REG_RX_RESERVED_65 = "FALSE",
        config string CP_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        config int CP_PMA_REG_RX_PIBUF_IC = 1,
        config string CP_PMA_REG_RX_RESERVED_69 = "FALSE",
        config int CP_PMA_REG_RX_DCC_IC_RX = 1,
        config int CP_PMA_REG_CDR_READY_CHECK_CTRL = 0,
        config string CP_PMA_REG_RX_ICTRL_TRX = "100PCT",
        config int CP_PMA_REG_RX_RESERVED_77_76 = 0,
        config int CP_PMA_REG_RX_RESERVED_79_78 = 1,
        config int CP_PMA_REG_RX_RESERVED_81_80 = 1,
        config string CP_PMA_REG_RX_ICTRL_PIBUF = "100PCT",
        config string CP_PMA_REG_RX_ICTRL_PI = "100PCT",
        config string CP_PMA_REG_RX_ICTRL_DCC = "100PCT",
        config int CP_PMA_REG_RX_RESERVED_89_88 = 1,
        config string CP_PMA_REG_TX_RATE = "DIV1",
        config string CP_PMA_REG_RX_RESERVED_92 = "FALSE",
        config string CP_PMA_REG_TX_RATE_EN = "FALSE",
        config string CP_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        config string CP_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        config string CP_PMA_REG_TXCLK_SEL = "PLL",
        config string CP_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        config string CP_PMA_REG_RX_ERR_INSERT = "FALSE",
        config string CP_PMA_REG_UDP_CHK_EN = "FALSE",
        config string CP_PMA_REG_PRBS_SEL = "PRBS7",
        config string CP_PMA_REG_PRBS_CHK_EN = "FALSE",
        config string CP_PMA_REG_PRBS_CHK_WIDTH_SEL = "20BIT",
        config string CP_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        config string CP_PMA_REG_LOAD_ERR_CNT = "FALSE",
        config string CP_PMA_REG_CHK_COUNTER_EN = "FALSE",
        config int CP_PMA_REG_CDR_PROP_GAIN = 7,
        config int CP_PMA_REG_CDR_PROP_TURBO_GAIN = 5,
        config int CP_PMA_REG_CDR_INT_GAIN = 7,
        config int CP_PMA_REG_CDR_INT_TURBO_GAIN = 5,
        config int CP_PMA_REG_CDR_INT_SAT_MAX = 768,
        config int CP_PMA_REG_CDR_INT_SAT_MIN = 255,
        config string CP_PMA_REG_CDR_INT_RST = "FALSE",
        config string CP_PMA_REG_CDR_INT_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_PROP_RST = "FALSE",
        config string CP_PMA_REG_CDR_PROP_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_LOCK_RST = "FALSE",
        config string CP_PMA_REG_CDR_LOCK_RST_OW = "FALSE",
        config int CP_PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        config int CP_PMA_REG_CDR_RX_PI_FORCE_D = 0,
        config string CP_PMA_REG_CDR_LOCK_TIMER = "1_2U",
        config int CP_PMA_REG_CDR_TURBO_MODE_TIMER = 1,
        config string CP_PMA_REG_CDR_LOCK_VAL = "FALSE",
        config string CP_PMA_REG_CDR_LOCK_OW = "FALSE",
        config string CP_PMA_REG_CDR_INT_SAT_DET_EN = "TRUE",
        config string CP_PMA_REG_CDR_SAT_AUTO_DIS = "TRUE",
        config string CP_PMA_REG_CDR_GAIN_AUTO = "FALSE",
        config string CP_PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_171_167 = 0,
        config int CP_PMA_REG_RX_RESERVED_175_172 = 0,
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        config string CP_PMA_REG_CDR_PI_CTRL_RST = "FALSE",
        config string CP_PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_RST = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        config int CP_PMA_REG_CDR_SAT_DET_TIMER = 2,
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE",
        config string CP_PMA_REG_CDR_TURBO_MODE_EN = "TRUE",
        config string CP_PMA_REG_RX_RESERVED_190 = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_193_191 = 0,
        config string CP_PMA_REG_CDR_STATUS_FIFO_EN = "TRUE",
        config int CP_PMA_REG_PMA_TEST_SEL = 0,
        config int CP_PMA_REG_OOB_COMWAKE_GAP_MIN = 3,
        config int CP_PMA_REG_OOB_COMWAKE_GAP_MAX = 11,
        config int CP_PMA_REG_OOB_COMINIT_GAP_MIN = 15,
        config int CP_PMA_REG_OOB_COMINIT_GAP_MAX = 35,
        config int CP_PMA_REG_RX_RESERVED_227_226 = 1,
        config int CP_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        config int CP_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        config string CP_PMA_REG_RX_SYNC_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_SYNC_RST_N = "TRUE",
        config int CP_PMA_REG_RX_RESERVED_233_232 = 0,
        config int CP_PMA_REG_RX_RESERVED_235_234 = 0,
        config string CP_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        config string CP_PMA_REG_RX_SATA_COMINIT = "FALSE",
        config string CP_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        config string CP_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_241_240 = 0,
        config string CP_PMA_REG_RX_DCC_DISABLE = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_243 = "FALSE",
        config string CP_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        config int CP_PMA_REG_RX_SLIP_SEL = 0,
        config string CP_PMA_REG_RX_SLIP_EN = "FALSE",
        config int CP_PMA_REG_RX_SIGDET_STATUS_SEL = 5,
        config string CP_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        config string CP_PMA_REG_RX_RESERVED_254 = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_VTH = "27MV",
        config int CP_PMA_REG_RX_SIGDET_GRM = 0,
        config string CP_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        config int CP_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        config int CP_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        config string CP_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        config int CP_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        config string CP_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        config string CP_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        config int CP_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        config int CP_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        config int CP_PMA_REG_RX_RESERVED_285_283 = 0,
        config string CP_PMA_REG_RX_RESERVED_286 = "FALSE",
        config int CP_PMA_REG_RX_SIGDET_IC_I = 10,
        config string CP_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        config string CP_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        config string CP_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        config string CP_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        config string CP_PMA_REG_RX_LS_MODE_EN = "FALSE",
        config string CP_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE",
        config string CP_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE",
        config int CP_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        config int CP_PMA_REG_RX_EQ1_R_SET_FB = 0,
        config int CP_PMA_REG_RX_EQ1_C_SET_FB = 0,
        config string CP_PMA_REG_RX_EQ1_OFF = "FALSE",
        config int CP_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        config int CP_PMA_REG_RX_EQ2_R_SET_FB = 0,
        config int CP_PMA_REG_RX_EQ2_C_SET_FB = 0,
        config string CP_PMA_REG_RX_EQ2_OFF = "FALSE",
        config int CP_PMA_REG_EQ_DAC = 0,
        config int CP_PMA_REG_RX_ICTRL_EQ = 2,
        config string CP_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        config string CP_PMA_REG_EQ_DC_CALIB_SEL = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_337_330 = 0,
        config int CP_PMA_REG_RX_RESERVED_345_338 = 0,
        config int CP_PMA_REG_RX_RESERVED_353_346 = 0,
        config int CP_PMA_REG_RX_RESERVED_361_354 = 0,
        config int CP_PMA_CTLE_CTRL_REG_I = 0,
        config string CP_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        config string CP_PMA_CTLE_REG_HOLD_I = "FALSE",
        config int CP_PMA_CTLE_REG_INIT_DAC_I = 0,
        config string CP_PMA_CTLE_REG_POLARITY_I = "FALSE",
        config int CP_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        config int CP_PMA_CTLE_REG_THRESHOLD_I = 0,
        config string CP_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_393_389 = 0,
        config string CP_PMA_CFG_RX_LANE_POWERUP = "OFF",
        config string CP_PMA_CFG_RX_PMA_RSTN = "FALSE",
        config string CP_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        config string CP_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        config string CP_PMA_CFG_CTLE_ADP_RSTN = "TRUE",
        config string CP_PMA_REG_TX_PD = "ON",
        config string CP_PMA_REG_TX_PD_OW = "TRUE",
        config string CP_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        config string CP_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        config int CP_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        config string CP_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        config string CP_PMA_REG_TX_RXDET_REQ = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN = "FALSE",
        config string CP_PMA_REG_TX_EI_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_EI_EN = "FALSE",
        config string CP_PMA_REG_TX_BIT_CONV = "FALSE",
        config int CP_PMA_REG_TX_RES_CAL = 50,
        config string CP_PMA_REG_TX_RESERVED_19 = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_25_20 = 32,
        config int CP_PMA_REG_TX_RESERVED_33_26 = 0,
        config int CP_PMA_REG_TX_RESERVED_41_34 = 0,
        config int CP_PMA_REG_TX_RESERVED_49_42 = 0,
        config int CP_PMA_REG_TX_RESERVED_57_50 = 0,
        config string CP_PMA_REG_TX_SYNC_OW = "FALSE",
        config string CP_PMA_REG_TX_SYNC = "FALSE",
        config string CP_PMA_REG_TX_PD_POST = "OFF",
        config string CP_PMA_REG_TX_PD_POST_OW = "TRUE",
        config string CP_PMA_REG_TX_RESET_N_OW = "FALSE",
        config string CP_PMA_REG_TX_RESET_N = "TRUE",
        config string CP_PMA_REG_TX_RESERVED_64 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_65 = "TRUE",
        config string CP_PMA_REG_TX_BUSWIDTH_OW = "FALSE",
        config string CP_PMA_REG_TX_BUSWIDTH = "20BIT",
        config string CP_PMA_REG_PLL_READY_OW = "FALSE",
        config string CP_PMA_REG_PLL_READY = "TRUE",
        config string CP_PMA_REG_TX_RESERVED_72 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_73 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_74 = "FALSE",
        config int CP_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        config string CP_PMA_REG_TX_RESERVED_77 = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_83_78 = 0,
        config int CP_PMA_REG_TX_RESERVED_89_84 = 0,
        config int CP_PMA_REG_TX_RESERVED_95_90 = 0,
        config int CP_PMA_REG_TX_RESERVED_101_96 = 0,
        config int CP_PMA_REG_TX_RESERVED_107_102 = 0,
        config int CP_PMA_REG_TX_RESERVED_113_108 = 0,
        config int CP_PMA_REG_TX_AMP_DAC0 = 25,
        config int CP_PMA_REG_TX_AMP_DAC1 = 19,
        config int CP_PMA_REG_TX_AMP_DAC2 = 14,
        config int CP_PMA_REG_TX_AMP_DAC3 = 9,
        config int CP_PMA_REG_TX_RESERVED_143_138 = 5,
        config int CP_PMA_REG_TX_MARGIN = 0,
        config string CP_PMA_REG_TX_MARGIN_OW = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_149_148 = 0,
        config string CP_PMA_REG_TX_RESERVED_150 = "FALSE",
        config string CP_PMA_REG_TX_SWING = "FALSE",
        config string CP_PMA_REG_TX_SWING_OW = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_153 = "FALSE",
        config string CP_PMA_REG_TX_RXDET_THRESHOLD = "84MV",
        config int CP_PMA_REG_TX_RESERVED_157_156 = 0,
        config string CP_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_160_159 = 0,
        config int CP_PMA_REG_TX_RESERVED_162_161 = 0,
        config string CP_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        config string CP_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        config string CP_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        config string CP_PMA_REG_TX_RXDET_STATUS = "TRUE",
        config string CP_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        config string CP_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "20BIT",
        config string CP_PMA_REG_TX_PRBS_SEL = "PRBS7",
        config int CP_PMA_REG_TX_UDP_DATA_7_TO_0 = 5,
        config int CP_PMA_REG_TX_UDP_DATA_15_TO_8 = 235,
        config int CP_PMA_REG_TX_UDP_DATA_19_TO_16 = 3,
        config string CP_PMA_REG_TX_RESERVED_192 = "FALSE",
        config int CP_PMA_REG_TX_FIFO_WP_CTRL = 4,
        config string CP_PMA_REG_TX_FIFO_EN = "FALSE",
        config int CP_PMA_REG_TX_DATA_MUX_SEL = 0,
        config string CP_PMA_REG_TX_ERR_INSERT = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_203_200 = 0,
        config string CP_PMA_REG_TX_RESERVED_204 = "FALSE",
        config string CP_PMA_REG_TX_SATA_EN = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_207_206 = 0,
        config string CP_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        config string CP_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        config int CP_PMA_REG_TX_CFG_POST1 = 0,
        config int CP_PMA_REG_TX_CFG_POST2 = 0,
        config int CP_PMA_REG_TX_DEEMP = 0,
        config string CP_PMA_REG_TX_DEEMP_OW = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_224_223 = 0,
        config string CP_PMA_REG_TX_RESERVED_225 = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_229_226 = 0,
        config int CP_PMA_REG_TX_OOB_DELAY_SEL = 0,
        config string CP_PMA_REG_TX_POLARITY = "NORMAL",
        config string CP_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_236 = "FALSE",
        config string CP_PMA_REG_TX_LS_MODE_EN = "FALSE",
        config string CP_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        config string CP_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        config string CP_PMA_REG_RX_JTAG_OE = "TRUE",
        config int CP_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        config string CP_PMA_REG_TX_RES_CAL_EN = "FALSE",
        config int CP_PMA_REG_RX_TERM_MODE_CTRL = 4,
        config int CP_PMA_REG_TX_RESERVED_251_250 = 0,
        config string CP_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_253 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_254 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_255 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_256 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_257 = "FALSE",
        config int CP_PMA_REG_TX_PH_SEL = 1,
        config int CP_PMA_REG_TX_CFG_PRE = 0,
        config int CP_PMA_REG_TX_CFG_MAIN = 0,
        config int CP_PMA_REG_CFG_POST = 0,
        config string CP_PMA_REG_PD_MAIN = "TRUE",
        config string CP_PMA_REG_PD_PRE = "TRUE",
        config string CP_PMA_REG_TX_LS_DATA = "FALSE",
        config int CP_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        config int CP_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        config string CP_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        config int CP_PMA_REG_TX_DCC_CUR_SS = 0,
        config string CP_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        config string CP_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        config int CP_PMA_REG_ATB_SEL_2_TO_0 = 0,
        config int CP_PMA_REG_ATB_SEL_9_TO_3 = 0,
        config int CP_PMA_REG_TX_CFG_7_TO_0 = 0,
        config int CP_PMA_REG_TX_CFG_15_TO_8 = 0,
        config int CP_PMA_REG_TX_CFG_23_TO_16 = 0,
        config int CP_PMA_REG_TX_CFG_31_TO_24 = 0,
        config string CP_PMA_REG_TX_OOB_EI_EN = "FALSE",
        config string CP_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        config string CP_PMA_REG_TX_JTAG_DATA = "FALSE",
        config int CP_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        config int CP_PMA_REG_TX_CFG1_7_0 = 0,
        config int CP_PMA_REG_TX_CFG1_15_8 = 0,
        config int CP_PMA_REG_TX_CFG1_23_16 = 0,
        config int CP_PMA_REG_TX_CFG1_31_24 = 0,
        config string CP_PMA_REG_CFG_LANE_POWERUP = "OFF",
        config string CP_PMA_REG_CFG_PMA_POR_N = "TRUE",
        config string CP_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE",
        config string CP_PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE",
        config string CP_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE",
        config string CP_PMA_REG_CFG_TX_PMA_RSTN = "TRUE",
        config string CP_GRSN_DIS = "FALSE",
        config string CP_HSST_EN = "TRUE",
        config string CP_CFG_RSTN = "TRUE"
    );
    port
    (
        input FOR_PMA_TEST_SE_N[1:0],
        input FOR_PMA_TEST_CLK[1:0],
        input FOR_PMA_TEST_RSTN[1:0],
        input FOR_PMA_TEST_SI[1:0],
        input CFG_ADDR[11:0],
        input CFG_WDATA[7:0],
        input TDATA[45:0],
        input TX_DEEMP[1:0],
        input TX_RATE[2:0],
        input TX_BUSWIDTH[2:0],
        input TX_MARGIN[2:0],
        input RX_RATE[2:0],
        input RX_BUSWIDTH[2:0],
        input CIM_CLK_ALIGNER_RX[7:0],
        input CIM_CLK_ALIGNER_TX[7:0],
        input PLL_RES_TRIM_I[5:0],
        input TEST_SE_N,
        input TEST_MODE_N,
        input TEST_RSTN,
        input TEST_SI0,
        input TEST_SI1,
        input TEST_SI2,
        input TEST_SI3,
        input TEST_SI4,
        input FOR_PMA_TEST_MODE_N,
        input SYNC,
        input RATE_CHANGE,
        input PLL_RESET_I,
        input PLL_LOCK_SEL,
        input RX_CLK_FR_CORE,
        input RCLK2_FR_CORE,
        input TX_CLK_FR_CORE,
        input TCLK2_FR_CORE,
        input HSST_RST,
        input PCS_TX_RST,
        input PCS_RX_RST,
        input PCS_CB_RST,
        input RXGEAR_SLIP,
        input CFG_CLK,
        input CFG_RST,
        input CFG_PSEL,
        input CFG_ENABLE,
        input CFG_WRITE,
        input RX_POLARITY_INVERT,
        input CEB_ADETECT_EN,
        input PCS_MCB_EXT_EN,
        input PCS_NEAREND_LOOP,
        input PCS_FAREND_LOOP,
        input PMA_NEAREND_PLOOP,
        input PMA_NEAREND_SLOOP,
        input PMA_FAREND_PLOOP,
        input LANE_PD,
        input LANE_RST,
        input RX_LANE_PD,
        input RX_PMA_RST,
        input CTLE_ADP_RST,
        input TX_LS_DATA,
        input TX_BEACON_EN,
        input TX_SWING,
        input TX_RXDET_REQ,
        input TX_PMA_RST,
        input TX_LANE_PD_CLKPATH,
        input TX_LANE_PD_PISO,
        input TX_LANE_PD_DRIVER,
        input RX_HIGHZ,
        input CIM_DYN_DLY_SEL_RX,
        input CIM_DYN_DLY_SEL_TX,
        input CIM_START_ALIGN_RX,
        input CIM_START_ALIGN_TX,
        input MCB_RCLK,
        input RFIFO_EN_CB_CIN,
        input RFIFO_EN_AFTER_CTC_CIN,
        input RFIFO_EN_AFTER_CTC_GB_CIN,
        input RFIFO_EN_BRIDGE_CIN,
        input TFIFO_EN_PCS_TX_CIN,
        input TFIFO_EN_BRIDGE_CIN,
        input PCS_TCLK_EN_CIN,
        input GEAR_TCLK_EN_CIN,
        input PCS_WORD_ALIGN_EN,
        input APATTERN_MATCH_LSB_CIN,
        input APATTERN_MATCH_MSB_CIN,
        input APATTERN_STATUS_CIN,
        input APATTERN_SEACHING_PROC_CIN,
        input CB_RCLK_EN_CIN,
        input AFTER_CTC_RCLK_EN_CIN,
        input AFTER_CTC_RCLK_EN_GB_CIN,
        input SKIP_ADD_MCB_CIN,
        input SKIP_DEL_MCB_CIN,
        input SKIP_DEL_LSB_MCB_CIN,
        input SKIP_ADD_LSB_MCB_CIN,
        input CTC_RD_FIFO_CIN,
        input CLK_RX0,
        input CLK_RX90,
        input CLK_RX180,
        input CLK_RX270,
        input CLK_TXN,
        input CLK_TXP,
        input PLL_PD_I,
        input PLL_REFCLK_I,
        input PAD_RX_SDN,
        input PAD_RX_SDP,
        output FOR_PMA_TEST_SO[1:0],
        output CFG_RDATA[7:0],
        output TEST_STATUS[19:0],
        output RDATA[46:0],
        output TEST_SO0,
        output TEST_SO1,
        output TEST_SO2,
        output TEST_SO3,
        output TEST_SO4,
        output PMA_RCLK,
        output CFG_READY,
        output CFG_INT,
        output RCLK2FABRIC,
        output TCLK2FABRIC,
        output RX_SIGDET_STATUS,
        output RX_SATA_COMINIT,
        output RX_SATA_COMWAKE,
        output RX_LS_DATA,
        output RX_READY,
        output TX_RXDET_STATUS,
        output CA_ALIGN_RX,
        output CA_ALIGN_TX,
        output PCS_LSM_SYNCED,
        output PCS_RX_MCB_STATUS,
        output APATTERN_MATCH_LSB_COUT,
        output APATTERN_MATCH_MSB_COUT,
        output APATTERN_STATUS_COUT,
        output APATTERN_SEACHING_PROC_COUT,
        output RFIFO_EN_CB_COUT,
        output RFIFO_EN_BRIDGE_COUT,
        output RFIFO_EN_AFTER_CTC_COUT,
        output RFIFO_EN_AFTER_CTC_GB_COUT,
        output CB_RCLK_EN_COUT,
        output AFTER_CTC_RCLK_EN_COUT,
        output AFTER_CTC_RCLK_EN_GB_COUT,
        output TFIFO_EN_PCS_TX_COUT,
        output TFIFO_EN_BRIDGE_COUT,
        output PCS_TCLK_EN_COUT,
        output GEAR_TCLK_EN_COUT,
        output SKIP_ADD_MCB_COUT,
        output SKIP_DEL_MCB_COUT,
        output SKIP_ADD_LSB_MCB_COUT,
        output SKIP_DEL_LSB_MCB_COUT,
        output CTC_RD_FIFO_COUT,
        output PAD_TX_SDN,
        output PAD_TX_SDP,
        output TXPCLK_PLL
    );
};//prim device end

timing hsstlp_lane_tnl of HSSTLP_LANE
{

}; // End of timing netlist for HSSTLP_LANE

