$date
	Thu Mar 20 00:24:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10
1$
b1 %
#20
1!
1#
0$
b10 %
#30
0!
1$
b11 %
#40
1"
0#
0$
b100 %
#50
1!
1$
b101 %
#60
1#
0$
b110 %
#70
1$
b111 %
#80
b1000 %
