Time resolution is 1 ps
$finish called at time : 610 ns : File "C:/verilog_lab/my_FSM/my_FSM.srcs/sim_1/new/my_FSM_tb.v" Line 52
