# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mips_processor.ip_user_files/bd/single_fib/ip/single_fib_c_shift_ram_0_0/sim/single_fib_c_shift_ram_0_0.vhd" \

# Do not sort compile order
nosort
