#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun May 19 21:35:03 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 9)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 11)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 12)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 18)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth_rgmii_tx_ctl_0} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 21)] | Port eth_rgmii_tx_ctl_0 has been placed at location B18, whose type is share pin.
Executing : def_port {eth_rgmii_tx_ctl_0} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txc_0} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {eth_rgmii_txc_0} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {eth_rgmii_txd_0[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 24)] | Port eth_rgmii_txd_0[1] has been placed at location D17, whose type is share pin.
Executing : def_port {eth_rgmii_txd_0[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 25)] | Port eth_rgmii_txd_0[2] has been placed at location C18, whose type is share pin.
Executing : def_port {eth_rgmii_txd_0[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rgmii_txd_0[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 26)] | Port eth_rgmii_txd_0[3] has been placed at location A18, whose type is share pin.
Executing : def_port {eth_rgmii_txd_0[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rst_n_0} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 27)] | Port eth_rst_n_0 has been placed at location B20, whose type is share pin.
Executing : def_port {eth_rst_n_0} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 28)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 33)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 34)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 35)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_int} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 42)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 43)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 48)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 49)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 50)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 56)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 58)] Object 'es1_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {eth_rgmii_rx_ctl_0} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rx_ctl_0} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxc_0} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxc_0} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxd_0[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxd_0[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxd_0[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rgmii_rxd_0[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rgmii_rxd_0[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 65)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key1} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key1} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_audio_top/device_map/audio_fpga_top.pcf(line number: 67)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_2/iGopDrm, insts:2.
I: Infer CARRY group, base inst: hdmi_test1_inst/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm, insts:2.
Mapping instance udp_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0 to IOCKDLY_84_360.
Mapping instance hdmi_test1_inst/pll_inst/u_pll_e3/goppll to PLL_158_55.
Mapping instance voice_loop_test_inst/pll1/u_pll_e3/goppll to PLL_158_75.
Phase 1.1 1st GP placement started.
Design Utilization : 18%.
Wirelength after clock region global placement is 41518.
1st GP placement takes 7.50 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Mapping instance udp_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_113.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_114.
Clock placement takes 0.34 sec.

Pre global placement takes 9.70 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst eth_rgmii_rxc_0_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst eth_rst_n_0_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst hdmi_test1_inst.ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst key1_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst led_int_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst led_obuf/opit_1 on IOL_47_373.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/gtp_outbuft6/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_1 on IOL_75_374.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_1 on IOL_75_373.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/opit_1 on IOL_251_373.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/opit_1 on IOL_251_374.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[0].gtp_outbuft1/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[3].gtp_outbuft1/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst udp_top_inst/eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_1 on IOL_71_373.
Placed fixed group with base inst voice_loop_test_inst.ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst voice_loop_test_inst.ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_114.
Placed fixed instance hdmi_test1_inst/pll_inst/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance udp_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_110.
Placed fixed instance udp_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0 on IOCKDLY_84_360.
Placed fixed instance voice_loop_test_inst/pll1/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance udp_top_inst/eth0_gmii_to_rgmii/clk_dll/gopdll(gopDLL) on DLL_86_363, and placed udp_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0(gopCLKDELAY) on IOCKDLY_84_360.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 498014.
	2 iterations finished.
	Final slack 498215.
Super clustering done.
Design Utilization : 18%.
2nd GP placement takes 7.30 sec.

Wirelength after global placement is 42743.
Global placement takes 7.34 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 47886.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 498014.
	2 iterations finished.
	Final slack 498215.
Super clustering done.
Design Utilization : 18%.
3rd GP placement takes 7.45 sec.

Wirelength after post global placement is 45429.
Post global placement takes 7.47 sec.

Phase 4 Legalization started.
The average distance in LP is 3.206050.
Wirelength after legalization is 71546.
Legalization takes 1.36 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 498777.
Replication placement takes 0.55 sec.

Wirelength after replication placement is 71546.
Phase 5.2 DP placement started.
Legalized cost 498777.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.45 sec.

Wirelength after detailed placement is 71546.
Timing-driven detailed placement takes 1.02 sec.

Worst slack is 498777, TNS after placement is 0.
Placement done.
Total placement takes 29.53 sec.
Finished placement. (CPU time elapsed 0h:00m:29s)

Routing started.
Building routing graph takes 2.12 sec.
Worst slack is 498777, TNS before global route is 0.
Processing design graph takes 0.67 sec.
Total memory for routing:
	122.088785 M.
Total nets for routing : 10288.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 200 at the end of iteration 0.
Unrouted nets 126 at the end of iteration 1.
Unrouted nets 88 at the end of iteration 2.
Unrouted nets 70 at the end of iteration 3.
Unrouted nets 53 at the end of iteration 4.
Unrouted nets 31 at the end of iteration 5.
Unrouted nets 23 at the end of iteration 6.
Unrouted nets 15 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 9 at the end of iteration 9.
Unrouted nets 10 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 3 processed 354 nets, it takes 3.25 sec.
Global routing takes 3.31 sec.
Total 13139 subnets.
    forward max bucket size 4335 , backward 3288.
        Unrouted nets 8977 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.078125 sec.
    forward max bucket size 3436 , backward 126.
        Unrouted nets 6364 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.703125 sec.
    forward max bucket size 3436 , backward 175.
        Unrouted nets 4660 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.437500 sec.
    forward max bucket size 3409 , backward 174.
        Unrouted nets 4600 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.703125 sec.
    forward max bucket size 391 , backward 75.
        Unrouted nets 3888 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.078125 sec.
    forward max bucket size 387 , backward 215.
        Unrouted nets 3166 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.796875 sec.
    forward max bucket size 259 , backward 125.
        Unrouted nets 2435 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.562500 sec.
    forward max bucket size 141 , backward 88.
        Unrouted nets 1859 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.421875 sec.
    forward max bucket size 260 , backward 124.
        Unrouted nets 1415 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.328125 sec.
    forward max bucket size 180 , backward 184.
        Unrouted nets 1079 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.296875 sec.
    forward max bucket size 131 , backward 98.
        Unrouted nets 833 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.296875 sec.
    forward max bucket size 181 , backward 173.
        Unrouted nets 591 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.203125 sec.
    forward max bucket size 150 , backward 89.
        Unrouted nets 403 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.156250 sec.
    forward max bucket size 162 , backward 95.
        Unrouted nets 307 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.125000 sec.
    forward max bucket size 94 , backward 102.
        Unrouted nets 240 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.109375 sec.
    forward max bucket size 181 , backward 181.
        Unrouted nets 175 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.093750 sec.
    forward max bucket size 94 , backward 101.
        Unrouted nets 119 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.078125 sec.
    forward max bucket size 40 , backward 62.
        Unrouted nets 77 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.078125 sec.
    forward max bucket size 45 , backward 65.
        Unrouted nets 43 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.062500 sec.
    forward max bucket size 24 , backward 23.
        Unrouted nets 26 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.062500 sec.
    forward max bucket size 23 , backward 18.
        Unrouted nets 27 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.062500 sec.
    forward max bucket size 38 , backward 32.
        Unrouted nets 13 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.046875 sec.
    forward max bucket size 34 , backward 23.
        Unrouted nets 4 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.046875 sec.
    forward max bucket size 11 , backward 16.
        Unrouted nets 2 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.046875 sec.
    forward max bucket size 8 , backward 4.
        Unrouted nets 0 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.046875 sec.
Detailed routing takes 24 iterations
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_5/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from eth_rgmii_rxc_0_ibuf/opit_1:OUT to udp_top_inst/eth0_gmii_to_rgmii/clk_dll/gopdll:CLK is routed by SRB.
C: Route-2036: The clock path from voice_loop_test_inst/ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to voice_loop_test_inst/ES7243E_reg_config/config_step_2/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 15.58 sec.
Start fix hold violation.
Build tmp routing results takes 0.16 sec.
Timing analysis takes 1.30 sec.
