{"vcs1":{"timestamp_begin":1770031304.167811850, "rt":17.06, "ut":14.94, "st":0.54}}
{"vcselab":{"timestamp_begin":1770031321.755140404, "rt":1.27, "ut":0.78, "st":0.15}}
{"link":{"timestamp_begin":1770031323.449819726, "rt":1.06, "ut":0.50, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770031298.640485161}
{"VCS_COMP_START_TIME": 1770031298.640485161}
{"VCS_COMP_END_TIME": 1770031340.354571036}
{"VCS_USER_OPTIONS": "-l vcs.log -timescale=1ns/1ps -sverilog -ntb_opts uvm -debug_access+all -full64 -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/bindfile.sv ../rtl/checker_file.sv ../rtl/sdram_controller.v ../rtl/sdram_if.sv ../rtl/sdram_model.v ../rtl/sdram_top.v +incdir+../tb +incdir+../test +incdir+../src_agent +incdir+../dst_agent ../test/sdram_pkg.sv ../tb/top.sv"}
{"vcs1": {"peak_mem": 2790280}}
{"stitch_vcselab": {"peak_mem": 2791509}}
