# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adc_test_4ch.ip_user_files/bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
