module testbench;
  logic clk;
  logic rst;
  logic ci;
  logic co;
  logic [3:0] limit;
  logic [3:0] count;

  counter_4bit dut (
      .clk(clk),
      .rst(rst),
      .limit(limit),
      .co(co),
      .count(count)
  );

  always begin
    #1 clk = ~clk;
  end

  initial begin
    clk   = 0;
    rst   = 1;
    count = 4'b0000;
    limit = 5;

    #1 rst = 0;

    #100;
    $stop;
  end
endmodule
