
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source "./design.tcl"
. /courses/ee6321/share/ibm13rflpvt/synopsys/ ../../memory/sram256w20b/
dw_foundation.sldb
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db sram256w20b_tt_1p2v_25c_syn.db dw_foundation.sldb
scx3_cmos8rf_lpvt_tt_1p2v_25c.db sram256w20b_tt_1p2v_25c_syn.db
Error: unknown command 'check_design_allow_non_tri_drivers_on_tri_bus' (CMD-005)
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall19/bws2121/4823/project/rtl/da/da.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../ALU/ALU.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../sram/sram_8blk.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/da/./da_control.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall19/bws2121/4823/project/rtl/da/da.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../ALU/ALU.v
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../sram/sram_8blk.v
Warning:  /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../ALU/ALU.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file /homes/user/stud/fall19/bws2121/4823/project/rtl/da/./da_control.v
Warning:  /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../sram/sram_8blk.v:78: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../ALU/ALU.v:22: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine ALU line 18 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/da/../ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        y_reg        | Flip-flop |  39   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../ALU/ALU.v:33: signed to unsigned part selection occurs. (VER-318)
Warning:  /homes/user/stud/fall19/bws2121/4823/project/rtl/da/../ALU/ALU.v:34: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine sram_8blk line 53 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/da/../sram/sram_8blk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       DI_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      WENI_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      CENI_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     CADDRI_reg      | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|       AI_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 42 in file
	'/homes/user/stud/fall19/bws2121/4823/project/rtl/da/./da_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine da_control line 42 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/da/./da_control.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    load_zreg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       WEN_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        i_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   shift_sreg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       NS_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     do_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      reset_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    load_sreg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_w3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_y0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_y1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      do_f0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine da line 92 in file
		'/homes/user/stud/fall19/bws2121/4823/project/rtl/da/da.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   X_ADDER_REG_reg   | Flip-flop |  39   |  Y  | N  | N  | N  | N  | N  | N  |
|       ACC_reg       | Flip-flop |  38   |  Y  | N  | N  | N  | N  | N  | N  |
|       Y0_reg        | Flip-flop |  22   |  Y  | N  | N  | N  | N  | N  | N  |
|       W0_reg        | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|   Y_ADDER_REG_reg   | Flip-flop |  39   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z5_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       W1_reg        | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|       W2_reg        | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|       W3_reg        | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z0_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z1_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z2_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z3_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z4_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z6_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       Z7_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall19/bws2121/4823/project/rtl/da/ALU.db:ALU'
Loaded 6 designs.
Current design is 'ALU'.
ALU (*)         da              multiplier
addern          da_control      sram_8blk
Current design is 'da'.

  Linking design 'da'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /homes/user/stud/fall19/bws2121/4823/project/rtl/da/da.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
source "./constraints.tcl"
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun Nov 21 15:25:10 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1

Cells                                                               2
    Cells do not drive (LINT-1)                                     2

Nets                                                                5
    Unloaded nets (LINT-2)                                          5
--------------------------------------------------------------------------------

Warning: In design 'da_control', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'da_control', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'da', net 'ADDER_RESULT[38]' driven by pin 'ADDER/S[38]' has no loads. (LINT-2)
Warning: In design 'da', net 'shift_sreg' driven by pin 'CONTROL/shift_sreg' has no loads. (LINT-2)
Warning: In design 'da', net 'load_sreg' driven by pin 'CONTROL/load_sreg' has no loads. (LINT-2)
Warning: In design 'da', net 'valid_out' driven by pin 'CONTROL/valid_out' has no loads. (LINT-2)
Warning: In design 'da', net 'reset' driven by pin 'CONTROL/reset' has no loads. (LINT-2)
Warning: In design 'da_control', port 'valid_out' is not connected to any nets. (LINT-28)
1
##################################################
# Define design optimization constraints
##################################################
# Set timing environment through another .tcl file
source -verbose "./timing.tcl"
20.00
0.01
0.01
clk sclk
clk sclk
0.1
0.1
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
1
set_fix_multiple_port_nets -all -buffer_constants
1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Sun Nov 21 15:25:10 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1

Cells                                                               2
    Cells do not drive (LINT-1)                                     2

Nets                                                                5
    Unloaded nets (LINT-2)                                          5
--------------------------------------------------------------------------------

Warning: In design 'da_control', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'da_control', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'da', net 'ADDER_RESULT[38]' driven by pin 'ADDER/S[38]' has no loads. (LINT-2)
Warning: In design 'da', net 'shift_sreg' driven by pin 'CONTROL/shift_sreg' has no loads. (LINT-2)
Warning: In design 'da', net 'load_sreg' driven by pin 'CONTROL/load_sreg' has no loads. (LINT-2)
Warning: In design 'da', net 'valid_out' driven by pin 'CONTROL/valid_out' has no loads. (LINT-2)
Warning: In design 'da', net 'reset' driven by pin 'CONTROL/reset' has no loads. (LINT-2)
Warning: In design 'da_control', port 'valid_out' is not connected to any nets. (LINT-28)
1
current_design ${top_level}
Current design is 'da'.
{da}
link

  Linking design 'da'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /homes/user/stud/fall19/bws2121/4823/project/rtl/da/da.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/homes/user/stud/fall19/bws2121/4823/project/memory/sram256w20b/sram256w20b_tt_1p2v_25c_syn.db"
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
