//
// auto-generated by ops.py
//

#define OPS_GPU

int xdim0_update_halo_kernel2_yvel_plus_2_right;
int ydim0_update_halo_kernel2_yvel_plus_2_right;
int xdim1_update_halo_kernel2_yvel_plus_2_right;
int ydim1_update_halo_kernel2_yvel_plus_2_right;


#undef OPS_ACC0
#undef OPS_ACC1


#define OPS_ACC0(x,y,z) (x+xdim0_update_halo_kernel2_yvel_plus_2_right*(y)+xdim0_update_halo_kernel2_yvel_plus_2_right*ydim0_update_halo_kernel2_yvel_plus_2_right*(z))
#define OPS_ACC1(x,y,z) (x+xdim1_update_halo_kernel2_yvel_plus_2_right*(y)+xdim1_update_halo_kernel2_yvel_plus_2_right*ydim1_update_halo_kernel2_yvel_plus_2_right*(z))

//user function

inline void update_halo_kernel2_yvel_plus_2_right(double *yvel0, double *yvel1, const int* fields)
{
  if(fields[FIELD_YVEL0] == 1) yvel0[OPS_ACC0(0,0,0)] = yvel0[OPS_ACC0(-2,0,0)];
  if(fields[FIELD_YVEL1] == 1) yvel1[OPS_ACC1(0,0,0)] = yvel1[OPS_ACC1(-2,0,0)];
}


#undef OPS_ACC0
#undef OPS_ACC1



void update_halo_kernel2_yvel_plus_2_right_c_wrapper(
  double *p_a0,
  double *p_a1,
  int *p_a2,
  int x_size, int y_size, int z_size) {
  #ifdef OPS_GPU
  #pragma acc parallel deviceptr(p_a0,p_a1,p_a2)
  #pragma acc loop
  #endif
  for ( int n_z=0; n_z<z_size; n_z++ ){
    #ifdef OPS_GPU
    #pragma acc loop
    #endif
    for ( int n_y=0; n_y<y_size; n_y++ ){
      #ifdef OPS_GPU
      #pragma acc loop
      #endif
      for ( int n_x=0; n_x<x_size; n_x++ ){
        update_halo_kernel2_yvel_plus_2_right(  p_a0 + n_x*1*1 + n_y*xdim0_update_halo_kernel2_yvel_plus_2_right*1*1 + n_z*xdim0_update_halo_kernel2_yvel_plus_2_right*ydim0_update_halo_kernel2_yvel_plus_2_right*1*1,
           p_a1 + n_x*1*1 + n_y*xdim1_update_halo_kernel2_yvel_plus_2_right*1*1 + n_z*xdim1_update_halo_kernel2_yvel_plus_2_right*ydim1_update_halo_kernel2_yvel_plus_2_right*1*1,
           p_a2 );

      }
    }
  }
}
