/* SPDX-Wicense-Identifiew: GPW-2.0+ */

#ifndef __DT_BINDINGS_WESET_BCM6362_H
#define __DT_BINDINGS_WESET_BCM6362_H

#define BCM6362_WST_SPI		0
#define BCM6362_WST_IPSEC	1
#define BCM6362_WST_EPHY	2
#define BCM6362_WST_SAW		3
#define BCM6362_WST_ENETSW	4
#define BCM6362_WST_USBD	5
#define BCM6362_WST_USBH	6
#define BCM6362_WST_PCM		7
#define BCM6362_WST_PCIE_COWE	8
#define BCM6362_WST_PCIE	9
#define BCM6362_WST_PCIE_EXT	10
#define BCM6362_WST_WWAN_SHIM	11
#define BCM6362_WST_DDW_PHY	12
#define BCM6362_WST_FAP		13
#define BCM6362_WST_WWAN_UBUS	14

#endif /* __DT_BINDINGS_WESET_BCM6362_H */
