#include <mem.h>
#include <arm/armv6-m.dtsi>
#include <freq.h>
// #include <dt-bindings/pinctrl/rtl87x2g-pinctrl.h>
// #include <dt-bindings/clock/rtl87x2g-clocks.h>
// #include <zephyr/dt-bindings/gpio/gpio.h>
// #include <zephyr/dt-bindings/adc/adc.h>
// #include <zephyr/dt-bindings/pwm/pwm.h>
// #include <zephyr/dt-bindings/i2c/i2c.h>

/ {
	chosen {
		zephyr,flash = &flash;
		zephyr,flash-controller = &fmc;
		zephyr,sram = &app_ram_data;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m0+";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;
		};
	};

	soc {
		fmc: flash-controller@40080000 {
			compatible = "realtek,rtl8752h-flash-controller";
			reg = <0x40080000 0x12C>;
			#address-cells = <1>;
			#size-cells = <1>;
			status = "okay";

			flash: flash@800000 {
				compatible = "soc-nv-flash";
				write-block-size = <1>;
				erase-block-size = <4096>;
				reg = <0x800000 DT_SIZE_K(512)>;
			};
		};
		data_ram {
			#address-cells = <1>;
			#size-cells = <1>;
			app_ram_data: memory@209000 {
				device_type = "ram data region";
				reg = < 0x209000 DT_SIZE_K(16)>;
			};
			heap0: memory@20D000 {
				device_type = "heap region";
				reg = < 0x20D000 DT_SIZE_K(52)>;
			};
		};
		cache_ram{
			#address-cells = <1>;
			#size-cells = <1>;
			flash_cache: memory@21A000{
				device_type = "cache for flash";
				reg = < 0x21A000 DT_SIZE_K(8)>;
			};
		};
		buffer_ram{
			#address-cells = <1>;
			#size-cells = <1>;
			rom_data: memory@280000{
				device_type = "rom data region";
				reg = < 0x280000 (DT_SIZE_K(1)+512)>;
			};
			heap1: memory@280600{
				device_type = "heap region";
				reg = < 0x280600 (DT_SIZE_K(14)+512)>;
			};
		};
	};

};
&nvic {
	arm,num-irq-priority-bits = <3>;
};
