Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 82bc7047c6b74fb682e07f2ea87a2de0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot RegisterFileTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.RegisterFileTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "RegisterFileTB_time_impl.sdf", for root module "RegisterFileTB/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "RegisterFileTB_time_impl.sdf", for root module "RegisterFileTB/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.register_module
Compiling module xil_defaultlib.register_module_0
Compiling module xil_defaultlib.register_module_1
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.register_module_2
Compiling module xil_defaultlib.register_module_3
Compiling module xil_defaultlib.register_module_4
Compiling module xil_defaultlib.register_module_5
Compiling module xil_defaultlib.register_module_6
Compiling module xil_defaultlib.register_file
Compiling architecture tb of entity xil_defaultlib.registerfiletb
Built simulation snapshot RegisterFileTB_time_impl
