{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 17:22:05 2016 " "Info: Processing started: Sat Oct 15 17:22:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off laba3 -c block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off laba3 -c block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[7\]~8 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[7\]~8\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[6\]~10 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[6\]~10\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[6\]~18 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[6\]~18\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[5\]~11 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[5\]~11\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[4\]~12 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[4\]~12\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[4\]~20 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[4\]~20\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[3\]~13 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[3\]~13\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[3\]~21 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[3\]~21\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[2\]~14 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[2\]~14\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[2\]~22 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[2\]~22\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[1\]~15 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[1\]~15\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[1\]~23 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[1\]~23\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst2\|datatri\[0\]~16 " "Warning: Node \"lpm_ram_io:inst2\|datatri\[0\]~16\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[0\]~24 " "Warning: Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[0\]~24\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "4count:inst4\|46 " "Info: Detected ripple clock \"4count:inst4\|46\" as buffer" {  } { { "4count.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 88 1032 1096 168 "46" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "4count:inst4\|46" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4count:inst4\|44 " "Info: Detected ripple clock \"4count:inst4\|44\" as buffer" {  } { { "4count.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "4count:inst4\|44" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4count:inst4\|45 " "Info: Detected ripple clock \"4count:inst4\|45\" as buffer" {  } { { "4count.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "4count:inst4\|45" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 560 -728 -664 608 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_bmv:auto_generated\|q_a\[2\] memory lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg2 47.524 ns " "Info: Slack time is 47.524 ns for clock \"CLK\" between source memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_bmv:auto_generated\|q_a\[2\]\" and destination memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg2\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "201.94 MHz 4.952 ns " "Info: Fmax is 201.94 MHz (period= 4.952 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "49.909 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 49.909 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 50.000 ns " "Info: - Launch edge is 50.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 100.000 ns 50.000 ns inverted 50 " "Info: Clock period of Source clock \"CLK\" is 100.000 ns with inverted offset of 50.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.071 ns + Largest " "Info: + Largest clock skew is 0.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.358 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.481 ns) 2.358 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X32_Y2 1 " "Info: 3: + IC(0.680 ns) + CELL(0.481 ns) = 2.358 ns; Loc. = M4K_X32_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.62 % ) " "Info: Total cell delay = 1.335 ns ( 56.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 43.38 % ) " "Info: Total interconnect delay = 1.023 ns ( 43.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.287 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.413 ns) 2.287 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_bmv:auto_generated\|q_a\[2\] 3 MEM M512_X24_Y2 3 " "Info: 3: + IC(0.677 ns) + CELL(0.413 ns) = 2.287 ns; Loc. = M512_X24_Y2; Fanout = 3; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_bmv:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { CLK~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_bmv.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_bmv.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.40 % ) " "Info: Total cell delay = 1.267 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 44.60 % ) " "Info: Total interconnect delay = 1.020 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { CLK CLK~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { CLK CLK~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_bmv.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_bmv.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns - " "Info: - Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { CLK CLK~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.385 ns - Longest memory memory " "Info: - Longest memory to memory delay is 2.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_bmv:auto_generated\|q_a\[2\] 1 MEM M512_X24_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y2; Fanout = 3; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_bmv:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_bmv.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_bmv.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.699 ns) 1.764 ns lpm_ram_io:inst2\|datatri\[2\]~14 2 COMB LOOP LCCOMB_X30_Y2_N4 3 " "Info: 2: + IC(0.000 ns) + CELL(1.699 ns) = 1.764 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 3; COMB LOOP Node = 'lpm_ram_io:inst2\|datatri\[2\]~14'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst2\|datatri\[2\]~14 LCCOMB_X30_Y2_N4 " "Info: Loc. = LCCOMB_X30_Y2_N4; Node \"lpm_ram_io:inst2\|datatri\[2\]~14\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[2]~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[2\]~22 LCCOMB_X30_Y2_N20 " "Info: Loc. = LCCOMB_X30_Y2_N20; Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[2\]~22\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[2]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[2]~14 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[2]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] lpm_ram_io:inst2|datatri[2]~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.096 ns) 2.385 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X32_Y2 1 " "Info: 3: + IC(0.525 ns) + CELL(0.096 ns) = 2.385 ns; Loc. = M4K_X32_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_ram_io:inst2|datatri[2]~14 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 77.99 % ) " "Info: Total cell delay = 1.860 ns ( 77.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.525 ns ( 22.01 % ) " "Info: Total interconnect delay = 0.525 ns ( 22.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] lpm_ram_io:inst2|datatri[2]~14 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] {} lpm_ram_io:inst2|datatri[2]~14 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.525ns } { 0.065ns 1.699ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { CLK CLK~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] lpm_ram_io:inst2|datatri[2]~14 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_bmv:auto_generated|q_a[2] {} lpm_ram_io:inst2|datatri[2]~14 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.525ns } { 0.065ns 1.699ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK memory lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_address_reg5 register lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[7\] -498 ps " "Info: Minimum slack time is -498 ps for clock \"CLK\" between source memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_address_reg5\" and destination register \"lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.634 ns + Shortest memory register " "Info: + Shortest memory to register delay is 3.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_address_reg5 1 MEM M4K_X32_Y2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|q_a\[7\] 2 MEM M4K_X32_Y2 3 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y2; Fanout = 3; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.023 ns) 2.873 ns lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17 3 COMB LOOP LCCOMB_X23_Y2_N0 3 " "Info: 3: + IC(0.000 ns) + CELL(1.023 ns) = 2.873 ns; Loc. = LCCOMB_X23_Y2_N0; Fanout = 3; COMB LOOP Node = 'lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst2\|datatri\[7\]~8 LCCOMB_X23_Y2_N20 " "Info: Loc. = LCCOMB_X23_Y2_N20; Node \"lpm_ram_io:inst2\|datatri\[7\]~8\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[7]~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17 LCCOMB_X23_Y2_N0 " "Info: Loc. = LCCOMB_X23_Y2_N0; Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[7]~8 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|q_a[7] lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.346 ns) 3.479 ns lpm_bustri11:inst22\|lpm_bustri:lpm_bustri_component\|din\[7\]~0 4 COMB LCCOMB_X23_Y2_N22 1 " "Info: 4: + IC(0.260 ns) + CELL(0.346 ns) = 3.479 ns; Loc. = LCCOMB_X23_Y2_N22; Fanout = 1; COMB Node = 'lpm_bustri11:inst22\|lpm_bustri:lpm_bustri_component\|din\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[7]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.634 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 REG LCFF_X23_Y2_N23 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.634 ns; Loc. = LCFF_X23_Y2_N23; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[7]~0 lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.374 ns ( 92.85 % ) " "Info: Total cell delay = 3.374 ns ( 92.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 7.15 % ) " "Info: Total interconnect delay = 0.260 ns ( 7.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.634 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|q_a[7] lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[7]~0 lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.634 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|q_a[7] {} lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 {} lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[7]~0 {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.000ns 0.260ns 0.000ns } { 0.000ns 1.850ns 1.023ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.132 ns - Smallest memory register " "Info: - Smallest memory to register requirement is 4.132 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.119 ns + Smallest " "Info: + Smallest clock skew is 4.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.477 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.712 ns) 3.044 ns 4count:inst4\|45 2 REG LCFF_X17_Y17_N11 4 " "Info: 2: + IC(1.478 ns) + CELL(0.712 ns) = 3.044 ns; Loc. = LCFF_X17_Y17_N11; Fanout = 4; REG Node = '4count:inst4\|45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { CLK 4count:inst4|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.272 ns) 3.564 ns inst3 3 COMB LCCOMB_X17_Y17_N26 2 " "Info: 3: + IC(0.248 ns) + CELL(0.272 ns) = 3.564 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { 4count:inst4|45 inst3 } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 560 -728 -664 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.000 ns) 5.200 ns inst3~clkctrl 4 COMB CLKCTRL_G13 24 " "Info: 4: + IC(1.636 ns) + CELL(0.000 ns) = 5.200 ns; Loc. = CLKCTRL_G13; Fanout = 24; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 560 -728 -664 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 6.477 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 REG LCFF_X23_Y2_N23 1 " "Info: 5: + IC(0.659 ns) + CELL(0.618 ns) = 6.477 ns; Loc. = LCFF_X23_Y2_N23; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 37.92 % ) " "Info: Total cell delay = 2.456 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.021 ns ( 62.08 % ) " "Info: Total interconnect delay = 4.021 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.358 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.481 ns) 2.358 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X32_Y2 8 " "Info: 3: + IC(0.680 ns) + CELL(0.481 ns) = 2.358 ns; Loc. = M4K_X32_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.62 % ) " "Info: Total cell delay = 1.335 ns ( 56.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 43.38 % ) " "Info: Total interconnect delay = 1.023 ns ( 43.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.634 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|q_a[7] lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[7]~0 lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.634 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|q_a[7] {} lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 {} lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[7]~0 {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.000ns 0.260ns 0.000ns } { 0.000ns 1.850ns 1.023ns 0.346ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLK 49 " "Warning: Can't achieve minimum setup and hold requirement CLK along 49 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg7 ram_write CLK 4.656 ns memory " "Info: tsu for memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg7\" (data pin = \"ram_write\", clock pin = \"CLK\") is 4.656 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.992 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ram_write 1 PIN PIN_AA5 35 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 35; PIN Node = 'ram_write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_write } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -80 -1344 -1176 -64 "ram_write" "" } { 144 -472 -415 160 "ram_write" "" } { -88 -1176 -1129 -72 "ram_write" "" } { 336 -648 -568 352 "ram_write" "" } { -64 -912 -863 -48 "ram_write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.137 ns) 5.994 ns lpm_ram_io:inst2\|datatri\[7\]~8 2 COMB LOOP LCCOMB_X23_Y2_N20 3 " "Info: 2: + IC(0.000 ns) + CELL(5.137 ns) = 5.994 ns; Loc. = LCCOMB_X23_Y2_N20; Fanout = 3; COMB LOOP Node = 'lpm_ram_io:inst2\|datatri\[7\]~8'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst2\|datatri\[7\]~8 LCCOMB_X23_Y2_N20 " "Info: Loc. = LCCOMB_X23_Y2_N20; Node \"lpm_ram_io:inst2\|datatri\[7\]~8\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[7]~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17 LCCOMB_X23_Y2_N0 " "Info: Loc. = LCCOMB_X23_Y2_N0; Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[7\]~17\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[7]~8 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[7]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.137 ns" { ram_write lpm_ram_io:inst2|datatri[7]~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.096 ns) 6.992 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X32_Y2 1 " "Info: 3: + IC(0.902 ns) + CELL(0.096 ns) = 6.992 ns; Loc. = M4K_X32_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { lpm_ram_io:inst2|datatri[7]~8 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.090 ns ( 87.10 % ) " "Info: Total cell delay = 6.090 ns ( 87.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 12.90 % ) " "Info: Total interconnect delay = 0.902 ns ( 12.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.992 ns" { ram_write lpm_ram_io:inst2|datatri[7]~8 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.992 ns" { ram_write {} ram_write~combout {} lpm_ram_io:inst2|datatri[7]~8 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.000ns 0.902ns } { 0.000ns 0.857ns 5.137ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.358 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.481 ns) 2.358 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X32_Y2 1 " "Info: 3: + IC(0.680 ns) + CELL(0.481 ns) = 2.358 ns; Loc. = M4K_X32_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_cc91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_cc91.tdf" "" { Text "I:/Нова папка/laba3/db/altsyncram_cc91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.62 % ) " "Info: Total cell delay = 1.335 ns ( 56.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 43.38 % ) " "Info: Total interconnect delay = 1.023 ns ( 43.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.992 ns" { ram_write lpm_ram_io:inst2|datatri[7]~8 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.992 ns" { ram_write {} ram_write~combout {} lpm_ram_io:inst2|datatri[7]~8 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.000ns 0.902ns } { 0.000ns 0.857ns 5.137ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { CLK CLK~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.358 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_cc91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK bus\[5\] lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\] 11.997 ns register " "Info: tco from clock \"CLK\" to destination pin \"bus\[5\]\" through register \"lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 11.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.477 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.712 ns) 3.044 ns 4count:inst4\|45 2 REG LCFF_X17_Y17_N11 4 " "Info: 2: + IC(1.478 ns) + CELL(0.712 ns) = 3.044 ns; Loc. = LCFF_X17_Y17_N11; Fanout = 4; REG Node = '4count:inst4\|45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { CLK 4count:inst4|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.272 ns) 3.564 ns inst3 3 COMB LCCOMB_X17_Y17_N26 2 " "Info: 3: + IC(0.248 ns) + CELL(0.272 ns) = 3.564 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { 4count:inst4|45 inst3 } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 560 -728 -664 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.000 ns) 5.200 ns inst3~clkctrl 4 COMB CLKCTRL_G13 24 " "Info: 4: + IC(1.636 ns) + CELL(0.000 ns) = 5.200 ns; Loc. = CLKCTRL_G13; Fanout = 24; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 560 -728 -664 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 6.477 ns lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\] 5 REG LCFF_X23_Y2_N27 4 " "Info: 5: + IC(0.659 ns) + CELL(0.618 ns) = 6.477 ns; Loc. = LCFF_X23_Y2_N27; Fanout = 4; REG Node = 'lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { inst3~clkctrl lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 37.92 % ) " "Info: Total cell delay = 2.456 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.021 ns ( 62.08 % ) " "Info: Total interconnect delay = 4.021 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.426 ns + Longest register pin " "Info: + Longest register to pin delay is 5.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X23_Y2_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y2_N27; Fanout = 4; REG Node = 'lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19 2 COMB LOOP LCCOMB_X23_Y2_N26 3 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X23_Y2_N26; Fanout = 3; COMB LOOP Node = 'lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst2\|datatri\[5\]~11 LCCOMB_X23_Y2_N14 " "Info: Loc. = LCCOMB_X23_Y2_N14; Node \"lpm_ram_io:inst2\|datatri\[5\]~11\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[5]~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19 LCCOMB_X23_Y2_N26 " "Info: Loc. = LCCOMB_X23_Y2_N26; Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[5]~11 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.243 ns) + CELL(1.942 ns) 5.426 ns bus\[5\] 3 PIN PIN_H14 0 " "Info: 3: + IC(3.243 ns) + CELL(1.942 ns) = 5.426 ns; Loc. = PIN_H14; Fanout = 0; PIN Node = 'bus\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 bus[5] } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 240 -464 -288 256 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.183 ns ( 40.23 % ) " "Info: Total cell delay = 2.183 ns ( 40.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.243 ns ( 59.77 % ) " "Info: Total interconnect delay = 3.243 ns ( 59.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 bus[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 {} bus[5] {} } { 0.000ns 0.000ns 3.243ns } { 0.000ns 0.241ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.659ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 bus[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 {} bus[5] {} } { 0.000ns 0.000ns 3.243ns } { 0.000ns 0.241ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ram_read bus\[5\] 10.848 ns Longest " "Info: Longest tpd from source pin \"ram_read\" to destination pin \"bus\[5\]\" is 10.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns ram_read 1 PIN PIN_W4 43 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 43; PIN Node = 'ram_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_read } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -32 -1344 -1176 -16 "ram_read" "" } { 144 -584 -528 160 "ram_read" "" } { -40 -1176 -1128 -24 "ram_read" "" } { 344 -848 -784 360 "ram_read" "" } { -48 -912 -864 -32 "ram_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.843 ns) 5.663 ns lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19 2 COMB LOOP LCCOMB_X23_Y2_N26 3 " "Info: 2: + IC(0.000 ns) + CELL(4.843 ns) = 5.663 ns; Loc. = LCCOMB_X23_Y2_N26; Fanout = 3; COMB LOOP Node = 'lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19'" { { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst2\|datatri\[5\]~11 LCCOMB_X23_Y2_N14 " "Info: Loc. = LCCOMB_X23_Y2_N14; Node \"lpm_ram_io:inst2\|datatri\[5\]~11\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[5]~11 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19 LCCOMB_X23_Y2_N26 " "Info: Loc. = LCCOMB_X23_Y2_N26; Node \"lpm_bustri11:inst18\|lpm_bustri:lpm_bustri_component\|din\[5\]~19\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|datatri[5]~11 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { ram_read lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.243 ns) + CELL(1.942 ns) 10.848 ns bus\[5\] 3 PIN PIN_H14 0 " "Info: 3: + IC(3.243 ns) + CELL(1.942 ns) = 10.848 ns; Loc. = PIN_H14; Fanout = 0; PIN Node = 'bus\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 bus[5] } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 240 -464 -288 256 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.605 ns ( 70.11 % ) " "Info: Total cell delay = 7.605 ns ( 70.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.243 ns ( 29.89 % ) " "Info: Total interconnect delay = 3.243 ns ( 29.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.848 ns" { ram_read lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 bus[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.848 ns" { ram_read {} ram_read~combout {} lpm_bustri11:inst18|lpm_bustri:lpm_bustri_component|din[5]~19 {} bus[5] {} } { 0.000ns 0.000ns 0.000ns 3.243ns } { 0.000ns 0.820ns 4.843ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\] ram_read CLK 1.595 ns register " "Info: th for register \"lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"ram_read\", clock pin = \"CLK\") is 1.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.474 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -8 -1344 -1176 8 "CLK" "" } { -16 -1176 -1152 0 "clk" "" } { 560 -856 -728 576 "clk" "" } { 408 -1424 -1376 424 "clk" "" } { 104 -992 -920 120 "clk" "" } { -96 -952 -864 -80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.712 ns) 3.044 ns 4count:inst4\|45 2 REG LCFF_X17_Y17_N11 4 " "Info: 2: + IC(1.478 ns) + CELL(0.712 ns) = 3.044 ns; Loc. = LCFF_X17_Y17_N11; Fanout = 4; REG Node = '4count:inst4\|45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { CLK 4count:inst4|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.272 ns) 3.564 ns inst3 3 COMB LCCOMB_X17_Y17_N26 2 " "Info: 3: + IC(0.248 ns) + CELL(0.272 ns) = 3.564 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { 4count:inst4|45 inst3 } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 560 -728 -664 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.000 ns) 5.200 ns inst3~clkctrl 4 COMB CLKCTRL_G13 24 " "Info: 4: + IC(1.636 ns) + CELL(0.000 ns) = 5.200 ns; Loc. = CLKCTRL_G13; Fanout = 24; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { 560 -728 -664 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 6.474 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X30_Y2_N25 1 " "Info: 5: + IC(0.656 ns) + CELL(0.618 ns) = 6.474 ns; Loc. = LCFF_X30_Y2_N25; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 37.94 % ) " "Info: Total cell delay = 2.456 ns ( 37.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 62.06 % ) " "Info: Total interconnect delay = 4.018 ns ( 62.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.474 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.474 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.028 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns ram_read 1 PIN PIN_W4 43 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 43; PIN Node = 'ram_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_read } "NODE_NAME" } } { "block1.bdf" "" { Schematic "I:/Нова папка/laba3/block1.bdf" { { -32 -1344 -1176 -16 "ram_read" "" } { 144 -584 -528 160 "ram_read" "" } { -40 -1176 -1128 -24 "ram_read" "" } { 344 -848 -784 360 "ram_read" "" } { -48 -912 -864 -32 "ram_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.053 ns) 4.873 ns lpm_bustri11:inst22\|lpm_bustri:lpm_bustri_component\|din\[1\]~6 2 COMB LCCOMB_X30_Y2_N24 1 " "Info: 2: + IC(4.000 ns) + CELL(0.053 ns) = 4.873 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'lpm_bustri11:inst22\|lpm_bustri:lpm_bustri_component\|din\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.053 ns" { ram_read lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[1]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.028 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X30_Y2_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.028 ns; Loc. = LCFF_X30_Y2_N25; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.028 ns ( 20.45 % ) " "Info: Total cell delay = 1.028 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 79.55 % ) " "Info: Total interconnect delay = 4.000 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { ram_read lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { ram_read {} ram_read~combout {} lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.000ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.474 ns" { CLK 4count:inst4|45 inst3 inst3~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.474 ns" { CLK {} CLK~combout {} 4count:inst4|45 {} inst3 {} inst3~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.478ns 0.248ns 1.636ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { ram_read lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { ram_read {} ram_read~combout {} lpm_bustri11:inst22|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.000ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 17:22:08 2016 " "Info: Processing ended: Sat Oct 15 17:22:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
