

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 06:48:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1797|     2318|  17.970 us|  23.180 us|  1798|  2319|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 5 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%AB = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 6 'alloca' 'AB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%AB_1 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 7 'alloca' 'AB_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%AB_2 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 8 'alloca' 'AB_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%AB_3 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 9 'alloca' 'AB_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%AB_4 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 10 'alloca' 'AB_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%AB_5 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 11 'alloca' 'AB_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%AB_6 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 12 'alloca' 'AB_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%AB_7 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 13 'alloca' 'AB_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%AB_8 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 14 'alloca' 'AB_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%AB_9 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 15 'alloca' 'AB_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%AB_10 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 16 'alloca' 'AB_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%AB_11 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 17 'alloca' 'AB_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%AB_12 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 18 'alloca' 'AB_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%AB_13 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 19 'alloca' 'AB_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%AB_14 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 20 'alloca' 'AB_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%AB_15 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 21 'alloca' 'AB_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.95ns)   --->   "%call_ln0 = call void @Loop_1_proc1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %it_read, i512 %Arows, i512 %Bcols, i32 %A"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %it_read, i512 %Arows, i512 %Bcols, i32 %A"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_writeoutput_proc, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %ABpartial"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln8 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [E:/Xilinx/Vitis/LabB/solution3/directives.tcl:8]   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Arows"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Bcols"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ABpartial, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ABpartial"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %it"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %it, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_writeoutput_proc, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %ABpartial"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [LabB/BlockMatrix_design.cpp:39]   --->   Operation 36 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	wire read operation ('it_read') on port 'it' [16]  (0 ns)
	'call' operation ('call_ln0') to 'Loop_1_proc1' [33]  (0.959 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
