
---------- Begin Simulation Statistics ----------
final_tick                               143350722000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146826                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682904                       # Number of bytes of host memory used
host_op_rate                                   160674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   681.08                       # Real time elapsed on the host
host_tick_rate                              210475663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.143351                       # Number of seconds simulated
sim_ticks                                143350722000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.290692                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8694116                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9847149                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            145104                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16353874                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          437378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           137353                       # Number of indirect misses.
system.cpu.branchPred.lookups                20416517                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.433507                       # CPI: cycles per instruction
system.cpu.discardedOps                        699343                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49613101                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17146286                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9897202                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23233480                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.697590                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        143350722                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       120117242                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3385                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1471633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2943761                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            454                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7951                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37793                       # Transaction distribution
system.membus.trans_dist::CleanEvict              557                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7951                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5411584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5411584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46763                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46763    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46763                       # Request fanout histogram
system.membus.respLayer1.occupancy          253874250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           236285000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1427158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       108108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1205762                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          196496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44973                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1206009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       221150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3617779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       798113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4415892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    154353280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     21532032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175885312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38737                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2418752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1510869                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050605                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1507026     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3831      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1510869                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5495915000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         798375993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3618024999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              1205469                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               219894                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1425363                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1205469                       # number of overall hits
system.l2.overall_hits::.cpu.data              219894                       # number of overall hits
system.l2.overall_hits::total                 1425363                       # number of overall hits
system.l2.demand_misses::.cpu.inst                540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46229                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46769                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               540                       # number of overall misses
system.l2.overall_misses::.cpu.data             46229                       # number of overall misses
system.l2.overall_misses::total                 46769                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52796000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4872775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4925571000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52796000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4872775000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4925571000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1206009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           266123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1472132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1206009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          266123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1472132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173713                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031770                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173713                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031770                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97770.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105405.156936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105317.004854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97770.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105405.156936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105317.004854                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37793                       # number of writebacks
system.l2.writebacks::total                     37793                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46763                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3947887000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3989823000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3947887000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3989823000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031765                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031765                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77803.339518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85407.731914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85320.082116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77803.339518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85407.731914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85320.082116                       # average overall mshr miss latency
system.l2.replacements                          38737                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70315                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70315                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70315                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70315                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1205555                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1205555                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1205555                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1205555                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           67                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            67                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6161                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4059819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4059819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         44973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.863007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.863007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104602.159126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104602.159126                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3283579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3283579000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.863007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.863007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84602.159126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84602.159126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1205469                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1205469                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52796000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52796000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1206009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1206009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97770.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97770.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77803.339518                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77803.339518                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        213733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            213733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    812956000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    812956000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       221150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        221150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.033538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109607.118781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109607.118781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    664308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    664308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.033516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89626.011873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89626.011873                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7962.505441                       # Cycle average of tags in use
system.l2.tags.total_refs                     2940303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46929                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     62.654286                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.956554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        65.556710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7859.992176                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5881                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5927681                       # Number of tag accesses
system.l2.tags.data_accesses                  5927681                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2958336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2992832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2418752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2418752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37793                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37793                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            240641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20637050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20877690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       240641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           240641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16872967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16872967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16872967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           240641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20637050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37750657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004333858500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2120                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2120                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              167533                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46763                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37793                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46763                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37793                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2339                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    708567250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  233715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1584998500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15158.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33908.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27812                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46763                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37793                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.381260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.526849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.924046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27423     65.09%     65.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10760     25.54%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1670      3.96%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          485      1.15%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      0.94%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          328      0.78%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          305      0.72%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          339      0.80%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          428      1.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42134                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.048585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.152639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.983433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2115     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2120                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.819811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.803255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              272     12.83%     12.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.33%     13.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1672     78.87%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      7.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2120                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2991552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2417792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2992832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2418752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  143349214000                       # Total gap between requests
system.mem_ctrls.avgGap                    1695316.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2957056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2417792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 240640.573822851031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20628120.728962913156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16866270.125936303288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        46224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37793                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14273500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1570725000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3320746251000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26481.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33980.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  87866701.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            149561580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79493865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           166411980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           98391780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11315522400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29206076670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30452086560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        71467544835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.550296                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78858799500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4786600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59705322500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            151282320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80404665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           167333040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           98809380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11315522400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29168745090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30483523680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        71465620575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.536872                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78943518250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4786600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59620603750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26967211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26967211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26967211                       # number of overall hits
system.cpu.icache.overall_hits::total        26967211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1206009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1206009                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1206009                       # number of overall misses
system.cpu.icache.overall_misses::total       1206009                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31398151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31398151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31398151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31398151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28173220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28173220                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28173220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28173220                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042807                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042807                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26034.756789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26034.756789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26034.756789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26034.756789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1205762                       # number of writebacks
system.cpu.icache.writebacks::total           1205762                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1206009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1206009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1206009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1206009                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28986135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28986135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28986135000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28986135000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.042807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.042807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042807                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24034.758447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24034.758447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24034.758447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24034.758447                       # average overall mshr miss latency
system.cpu.icache.replacements                1205762                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26967211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26967211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1206009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1206009                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31398151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31398151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28173220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28173220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26034.756789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26034.756789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1206009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1206009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28986135000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28986135000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.042807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24034.758447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24034.758447                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.952154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28173219                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1206008                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.360723                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.952154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57552448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57552448                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35435674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35435674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35438916                       # number of overall hits
system.cpu.dcache.overall_hits::total        35438916                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       297632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         297632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       297751                       # number of overall misses
system.cpu.dcache.overall_misses::total        297751                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12483600000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12483600000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12483600000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12483600000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35733306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35733306                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35736667                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35736667                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008329                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008329                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008332                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008332                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41943.070638                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41943.070638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41926.307552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41926.307552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70315                       # number of writebacks
system.cpu.dcache.writebacks::total             70315                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31623                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       266009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       266009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       266123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       266123                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10296544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10296544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10300864000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10300864000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007447                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007447                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38707.502378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38707.502378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38707.154211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38707.154211                       # average overall mshr miss latency
system.cpu.dcache.replacements                 265867                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21246608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21246608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       231947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        231947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6735955000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6735955000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21478555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21478555                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010799                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010799                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29040.923142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29040.923142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       221036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       221036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5968964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5968964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27004.487957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27004.487957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14189066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14189066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5747645000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5747645000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004608                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87503.159017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87503.159017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        44973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4327580000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4327580000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003155                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003155                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96226.180153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96226.180153                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3242                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3242                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          119                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          119                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.035406                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.035406                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          114                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          114                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4320000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4320000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 37894.736842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 37894.736842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.847706                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35883203                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            266123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.836910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.847706                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72095785                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72095785                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143350722000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
