;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @0, @2
	MOV -1, <-20
	SUB @0, @2
	SUB -0, -0
	SUB 210, 60
	ADD @121, 103
	SUB @121, 106
	MOV -1, <-20
	SPL 80, <-102
	SUB @0, @2
	SUB @121, 106
	SUB <-0, -14
	SPL 300, 500
	SPL 300, 500
	SUB @0, @2
	SPL @12, #0
	DJN -1, @-20
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	SUB @0, @2
	SUB @0, @2
	SUB 12, @19
	MOV @-0, @2
	MOV @-0, @2
	CMP @127, 106
	ADD 30, 9
	SLT @0, @2
	SUB @121, 103
	DAT <0, <140
	SUB 12, @19
	SUB 12, @19
	SUB @0, @2
	SLT 121, 1
	SPL @12, #0
	SUB @121, 106
	SUB -1, <-20
	CMP 12, @19
	DJN 121, 1
	MOV -1, <-20
	SPL 0, <802
	MOV -1, <-20
	CMP -207, <-120
	SUB @0, @2
	SPL 0, <802
	CMP -207, <-120
