strict digraph "" {
	node [label="\N"];
	"1198:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb0610>",
		fillcolor=springgreen,
		label="1198:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1201:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb0650>",
		fillcolor=springgreen,
		label="1201:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1198:IF" -> "1201:IF"	 [cond="['append_end_frame']",
		label="!(append_end_frame)",
		lineno=1198];
	"1198:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb0890>",
		fillcolor=turquoise,
		label="1198:BL
tx_undderrun_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb08d0>]",
		style=filled,
		typ=Block];
	"1198:IF" -> "1198:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=1198];
	"1201:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb0690>",
		fillcolor=turquoise,
		label="1201:BL
tx_undderrun_int <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb06d0>]",
		style=filled,
		typ=Block];
	"Leaf_1193:AL"	 [def_var="['tx_undderrun_int']",
		label="Leaf_1193:AL"];
	"1201:BL" -> "Leaf_1193:AL"	 [cond="[]",
		lineno=None];
	"1194:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb0c90>",
		fillcolor=turquoise,
		label="1194:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1195:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb0cd0>",
		fillcolor=springgreen,
		label="1195:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1194:BL" -> "1195:IF"	 [cond="[]",
		lineno=None];
	"1195:IF" -> "1198:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1195];
	"1195:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb0c50>",
		fillcolor=turquoise,
		label="1195:BL
tx_undderrun_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb0ad0>]",
		style=filled,
		typ=Block];
	"1195:IF" -> "1195:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1195];
	"1195:BL" -> "Leaf_1193:AL"	 [cond="[]",
		lineno=None];
	"1201:IF" -> "1201:BL"	 [cond="['TX_UNDERRUN']",
		label=TX_UNDERRUN,
		lineno=1201];
	"1193:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12fb0d50>",
		clk_sens=True,
		fillcolor=gold,
		label="1193:AL",
		sens="['TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_UNDERRUN', 'reset_int', 'append_end_frame']"];
	"1193:AL" -> "1194:BL"	 [cond="[]",
		lineno=None];
	"1198:BL" -> "Leaf_1193:AL"	 [cond="[]",
		lineno=None];
}
