INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_SlaveIntf_DualFIFO
INFO: [VRFC 10-311] analyzing module fifo_uart
INFO: [VRFC 10-311] analyzing module fifo_ram_uart
INFO: [VRFC 10-311] analyzing module fifo_control_unit_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Periph
INFO: [VRFC 10-311] analyzing module APB_SlaveIntf_FIFO
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module fifo_ram
INFO: [VRFC 10-311] analyzing module fifo_control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_UART
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sim_1/new/tb_0429_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_0429_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/CPU Design and Verification/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
