// Licensed under the Apache-2.0 license.
//
// generated by registers_generator with caliptra-ss repo at a621fff9df7015821eda6f7f73265fef74a01375
//
pub const MBOX_CSR_ADDR: u32 = 0x3002_0000;
pub mod bits {
    //! Types that represent individual registers (bitfields).
    use tock_registers::register_bitfields;
    register_bitfields! {
        u32,
            pub Execute [
                Execute OFFSET(0) NUMBITS(1) [],
            ],
            pub Lock [
                Lock OFFSET(0) NUMBITS(1) [],
            ],
            pub Status [
                /// Indicates the status of mailbox command
                /// [br]Caliptra Access: RW
                /// [br]SOC Access:      RW
                /// [br]TAP Access [in debug/manuf mode]: RO
                Status OFFSET(0) NUMBITS(4) [
                    CmdBusy = 0,
                    DataReady = 1,
                    CmdComplete = 2,
                    CmdFailure = 3,
                ],
                /// Indicates a correctable ECC single-bit error was
                /// detected and corrected while reading dataout.
                /// Auto-clears when mbox_execute field is cleared.
                /// [br]Caliptra Access: RO
                /// [br]SOC Access:      RO
                /// [br]TAP Access [in debug/manuf mode]: RO
                EccSingleError OFFSET(4) NUMBITS(1) [],
                /// Indicates an uncorrectable ECC double-bit error
                /// was detected while reading dataout.
                /// Firmware developers are advised to set the command
                /// status to CMD_FAILURE in response.
                /// Auto-clears when mbox_execute field is cleared.
                /// [br]Caliptra Access: RO
                /// [br]SOC Access:      RO
                /// [br]TAP Access [in debug/manuf mode]: RO
                EccDoubleError OFFSET(5) NUMBITS(1) [],
                /// Indicates the present state of the mailbox FSM
                /// [br]Caliptra Access: RO
                /// [br]SOC Access:      RO
                /// [br]TAP Access [in debug/manuf mode]: RO
                MboxFsmPs OFFSET(6) NUMBITS(3) [
                    MboxIdle = 0,
                    MboxRdyForCmd = 1,
                    MboxRdyForDlen = 3,
                    MboxRdyForData = 2,
                    MboxExecuteUc = 6,
                    MboxExecuteSoc = 4,
                    MboxError = 7,
                ],
                /// Indicates that the current lock was acquired by the SoC
                /// [br]Caliptra Access: RO
                /// [br]SOC Access:      RO
                /// [br]TAP Access [in debug/manuf mode]: RO
                SocHasLock OFFSET(9) NUMBITS(1) [],
                /// Returns the current read pointer for the mailbox
                /// [br]Caliptra Access: RO
                /// [br]SOC Access:      RO
                /// [br]TAP Access [in debug/manuf mode]: RO
                MboxRdptr OFFSET(10) NUMBITS(15) [],
            ],
            pub Unlock [
                Unlock OFFSET(0) NUMBITS(1) [],
            ],
    }
}
pub mod regs {
    //! Types that represent registers.
    use tock_registers::register_structs;
    register_structs! {
        pub Mbox {
            (0x0 => pub lock: tock_registers::registers::ReadOnly<u32, crate::mbox::bits::Lock::Register>),
            (0x4 => pub id: tock_registers::registers::ReadOnly<u32>),
            (0x8 => pub cmd: tock_registers::registers::ReadWrite<u32>),
            (0xc => pub dlen: tock_registers::registers::ReadWrite<u32>),
            (0x10 => pub datain: tock_registers::registers::ReadWrite<u32>),
            (0x14 => pub dataout: tock_registers::registers::ReadWrite<u32>),
            (0x18 => pub execute: tock_registers::registers::ReadWrite<u32, crate::mbox::bits::Execute::Register>),
            (0x1c => pub status: tock_registers::registers::ReadWrite<u32, crate::mbox::bits::Status::Register>),
            (0x20 => pub unlock: tock_registers::registers::ReadWrite<u32, crate::mbox::bits::Unlock::Register>),
            (0x24 => @END),
        }
    }
}
