# Gate-level combinational circuit 
Adder implementation in SystemVerilog
