#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 15 23:47:28 2017
# Process ID: 4720
# Log file: D:/Users/TEMP.PCLABS/Desktop/Projem/vivado.log
# Journal file: D:/Users/TEMP.PCLABS/Desktop/Projem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 15 23:57:59 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27CF7A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 00:02:07 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 00:02:07 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A27CF7A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183A27CF7A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 00:08:44 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
[Sat Dec 16 00:08:44 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 00:09:49 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 00:10:18 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
disconnect_hw_server localhost
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Dec 16 00:11:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 63.797 ; gain = 0.023
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 16 00:11:43 2017...
disconnect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 818.750 ; gain = 0.000
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A27E58A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A27E58A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 00:14:00 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 00:14:39 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/MyMain.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183A27E58A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210183A27E58A
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/LFSR.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Mapper.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/MyMain.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/Register.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv" into library work [D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.srcs/sources_1/new/steppermotor_wrapper.sv:1]
[Sat Dec 16 00:59:27 2017] Launched synth_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/synth_1/runme.log
launch_runs impl_1
[Sat Dec 16 00:59:53 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 01:00:33 2017] Launched impl_1...
Run output will be captured here: D:/Users/TEMP.PCLABS/Desktop/Projem/Projem.runs/impl_1/runme.log
