// Seed: 3632913306
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input tri id_3,
    input tri1 id_4,
    output tri0 id_5
);
  logic id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd34,
    parameter id_14 = 32'd52
) (
    input wor id_0,
    output tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    output wand id_6,
    input wand id_7,
    output wire id_8,
    output uwire id_9,
    input supply0 id_10,
    input wand _id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri0 _id_14,
    input tri id_15,
    input tri id_16,
    output wand id_17,
    input supply1 id_18,
    input uwire id_19,
    input supply0 id_20,
    input supply0 id_21
);
  logic [id_11  ===  1  - "" : id_14] id_23;
  wire [1 : -1] id_24, id_25, id_26;
  assign id_5 = (id_2);
  module_0 modCall_1 (
      id_21,
      id_2,
      id_15,
      id_15,
      id_18,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
