# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module arithmetic
# -- Compiling module adder
# 
# Top level modules:
# 	arithmetic
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux5to1
# 
# Top level modules:
# 	mux5to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module zero
# -- Compiling module bitAND
# -- Compiling module bitOR
# -- Compiling module bitXOR
# 
# Top level modules:
# 	zero
# 	bitAND
# 	bitOR
# 	bitXOR
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register
# 
# Top level modules:
# 	register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder
# -- Compiling module decoder3to8
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module multiplex
# -- Compiling module mux32to1
# -- Compiling module mux4to1
# -- Compiling module mux2to1other
# 
# Top level modules:
# 	multiplex
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPU
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ALUcontrol
# 
# Top level modules:
# 	ALUcontrol
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module signExtend
# -- Compiling module lsl
# -- Compiling module signExtend0
# 
# Top level modules:
# 	signExtend
# 	lsl
# 	signExtend0
# vsim -lib work -voptargs=\"+acc\" -t 1ps CPU_testbench 
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU
# Loading work.mux2to1
# Loading work.lsl
# Loading work.programCounter
# Loading work.alu
# Loading work.bitAND
# Loading work.bitOR
# Loading work.bitXOR
# Loading work.mult
# Loading work.shifter
# Loading work.arithmetic
# Loading work.mux5to1
# Loading work.zero
# Loading work.instructmem
# Loading work.control
# Loading work.ALUcontrol
# Loading work.regfile
# Loading work.decoder
# Loading work.decoder2to4
# Loading work.decoder3to8
# Loading work.multiplex
# Loading work.signExtend
# Loading work.signExtend0
# Loading work.datamem
# Loading work.D_FF
# Loading work.adder
# Loading work.mux32to1
# Loading work.mux4to1
# Loading work.mux2to1other
# Loading work.register
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test02_AddsSubs.arm
# Break in Module CPU_testbench at ./CPU.sv line 121
# Simulation Breakpoint: Break in Module CPU_testbench at ./CPU.sv line 121
# MACRO ./runlab.do PAUSED at line 43
