$date
	Sat Sep 20 05:15:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder_4bit $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$upscope $end
$scope task input_values $end
$var reg 1 ) c $end
$var reg 4 * x [3:0] $end
$var reg 4 + y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100 +
b11 *
1)
b0 (
b1100 '
b11 &
1%
b1100 $
b11 #
1"
b0 !
$end
#5
0"
b1111 !
b1111 (
0%
b100 $
b100 '
b1011 #
b1011 &
0)
b100 +
b1011 *
#10
b1110 !
b1110 (
1"
1%
b1110 $
b1110 '
b1111 #
b1111 &
1)
b1110 +
b1111 *
#15
0"
b1101 !
b1101 (
0%
b110 $
b110 '
b111 #
b111 &
0)
b110 +
b111 *
#20
