# Simple rv32i pipelined RISC-V processor with hazard handling
I built this as a class project in ECE 469 taught by professor Mark Oskin @UW 

## To Run:
Inside Linux environment with Icarus Verilog:
```
user@:~/rv32i_pipelined_cpu$ make
```
