-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Tue Jul 20 23:20:41 2021
-- Host        : ADAM-GALLAS running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/base/base.srcs/sources_1/bd/cam/ip/cam_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_91b0_phy_0_sim_netlist.vhdl
-- Design      : bd_91b0_phy_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sfvc784-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_mipi_iobuf_rx is
  port (
    data_to_bs_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_o_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_o_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hs_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_from_pins : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lp_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_mipi_iobuf_rx : entity is "bd_91b0_phy_0_hssio_rx_mipi_iobuf_rx";
end bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_mipi_iobuf_rx;

architecture STRUCTURE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_mipi_iobuf_rx is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \io_gen[0].ibufds_dphy\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \io_gen[2].ibufds_dphy\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \io_gen[4].ibufds_dphy\ : label is "PRIMITIVE";
begin
\io_gen[0].ibufds_dphy\: unisim.vcomponents.IBUFDS_DPHY
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      HSRX_DISABLE => hs_rx_disable(0),
      HSRX_O => data_to_bs_out(0),
      I => data_from_pins(0),
      IB => data_from_pins(1),
      LPRX_DISABLE => lp_rx_disable(0),
      LPRX_O_N => lp_rx_o_n(0),
      LPRX_O_P => lp_rx_o_p(0)
    );
\io_gen[2].ibufds_dphy\: unisim.vcomponents.IBUFDS_DPHY
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      HSRX_DISABLE => hs_rx_disable(1),
      HSRX_O => data_to_bs_out(1),
      I => data_from_pins(2),
      IB => data_from_pins(3),
      LPRX_DISABLE => lp_rx_disable(1),
      LPRX_O_N => lp_rx_o_n(1),
      LPRX_O_P => lp_rx_o_p(1)
    );
\io_gen[4].ibufds_dphy\: unisim.vcomponents.IBUFDS_DPHY
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      HSRX_DISABLE => hs_rx_disable(2),
      HSRX_O => data_to_bs_out(2),
      I => data_from_pins(4),
      IB => data_from_pins(5),
      LPRX_DISABLE => lp_rx_disable(2),
      LPRX_O_N => lp_rx_o_n(2),
      LPRX_O_P => lp_rx_o_p(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_ctrl_top is
  port (
    dly_rdy_bsc0 : out STD_LOGIC;
    riu_valid_bg0_bs0 : out STD_LOGIC;
    n0_vtc_rdy_out : out STD_LOGIC;
    riu_rd_data_bg0_bs0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_bs0_rx_bit_ctrl_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_rx_bit_ctrl_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_rx_bit_ctrl_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs0_tx_bit_ctrl_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_tx_bit_ctrl_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_tx_bit_ctrl_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    core_rdy : out STD_LOGIC;
    n0_en_vtc : in STD_LOGIC;
    shared_pll0_clkoutphy_out : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    riu_nibble_sel_bg0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_wr_en_bg0 : in STD_LOGIC;
    bsctrl_rst : in STD_LOGIC;
    riu_wr_data_bg0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_bs0_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs0_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    riu_addr_bg0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_ctrl_top : entity is "high_speed_selectio_wiz_v3_6_0_bs_ctrl_top";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_ctrl_top;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_ctrl_top is
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_263\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_264\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_265\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_266\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_267\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_268\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_269\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_270\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_271\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_272\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_273\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_274\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_275\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_276\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_277\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_278\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_279\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_280\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_281\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_282\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_283\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_284\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_285\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_286\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_287\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_288\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_289\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_290\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_291\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_292\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_293\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_294\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_295\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_296\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_297\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_298\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_299\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_300\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_301\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_302\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_543\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_544\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_545\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_546\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_547\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_548\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_549\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_550\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_551\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_552\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_553\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_554\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_555\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_556\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_557\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_558\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_559\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_560\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_561\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_562\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_563\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_564\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_565\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_566\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_567\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_568\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_569\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_570\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_571\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_572\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_573\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_574\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_575\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_576\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_577\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_578\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_579\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_580\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_581\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_582\ : STD_LOGIC;
  signal \^dly_rdy_bsc0\ : STD_LOGIC;
  signal n0_rx_bit_ctrl_in1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_in3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_in5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_in1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_in3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_in5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out_tri : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n0_vtc_rdy_out\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_NCLK_NIBBLE_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_PCLK_NIBBLE_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \BITSLICE_CTRL[0].bs_ctrl_inst\ : label is "PRIMITIVE";
begin
  dly_rdy_bsc0 <= \^dly_rdy_bsc0\;
  n0_vtc_rdy_out <= \^n0_vtc_rdy_out\;
  n0_rx_bit_ctrl_in1(0) <= 'Z';
  n0_rx_bit_ctrl_in1(10) <= 'Z';
  n0_rx_bit_ctrl_in1(11) <= 'Z';
  n0_rx_bit_ctrl_in1(12) <= 'Z';
  n0_rx_bit_ctrl_in1(13) <= 'Z';
  n0_rx_bit_ctrl_in1(14) <= 'Z';
  n0_rx_bit_ctrl_in1(15) <= 'Z';
  n0_rx_bit_ctrl_in1(16) <= 'Z';
  n0_rx_bit_ctrl_in1(17) <= 'Z';
  n0_rx_bit_ctrl_in1(18) <= 'Z';
  n0_rx_bit_ctrl_in1(19) <= 'Z';
  n0_rx_bit_ctrl_in1(1) <= 'Z';
  n0_rx_bit_ctrl_in1(20) <= 'Z';
  n0_rx_bit_ctrl_in1(21) <= 'Z';
  n0_rx_bit_ctrl_in1(22) <= 'Z';
  n0_rx_bit_ctrl_in1(23) <= 'Z';
  n0_rx_bit_ctrl_in1(24) <= 'Z';
  n0_rx_bit_ctrl_in1(25) <= 'Z';
  n0_rx_bit_ctrl_in1(26) <= 'Z';
  n0_rx_bit_ctrl_in1(27) <= 'Z';
  n0_rx_bit_ctrl_in1(28) <= 'Z';
  n0_rx_bit_ctrl_in1(29) <= 'Z';
  n0_rx_bit_ctrl_in1(2) <= 'Z';
  n0_rx_bit_ctrl_in1(30) <= 'Z';
  n0_rx_bit_ctrl_in1(31) <= 'Z';
  n0_rx_bit_ctrl_in1(32) <= 'Z';
  n0_rx_bit_ctrl_in1(33) <= 'Z';
  n0_rx_bit_ctrl_in1(34) <= 'Z';
  n0_rx_bit_ctrl_in1(35) <= 'Z';
  n0_rx_bit_ctrl_in1(36) <= 'Z';
  n0_rx_bit_ctrl_in1(37) <= 'Z';
  n0_rx_bit_ctrl_in1(38) <= 'Z';
  n0_rx_bit_ctrl_in1(39) <= 'Z';
  n0_rx_bit_ctrl_in1(3) <= 'Z';
  n0_rx_bit_ctrl_in1(4) <= 'Z';
  n0_rx_bit_ctrl_in1(5) <= 'Z';
  n0_rx_bit_ctrl_in1(6) <= 'Z';
  n0_rx_bit_ctrl_in1(7) <= 'Z';
  n0_rx_bit_ctrl_in1(8) <= 'Z';
  n0_rx_bit_ctrl_in1(9) <= 'Z';
  n0_rx_bit_ctrl_in3(0) <= 'Z';
  n0_rx_bit_ctrl_in3(10) <= 'Z';
  n0_rx_bit_ctrl_in3(11) <= 'Z';
  n0_rx_bit_ctrl_in3(12) <= 'Z';
  n0_rx_bit_ctrl_in3(13) <= 'Z';
  n0_rx_bit_ctrl_in3(14) <= 'Z';
  n0_rx_bit_ctrl_in3(15) <= 'Z';
  n0_rx_bit_ctrl_in3(16) <= 'Z';
  n0_rx_bit_ctrl_in3(17) <= 'Z';
  n0_rx_bit_ctrl_in3(18) <= 'Z';
  n0_rx_bit_ctrl_in3(19) <= 'Z';
  n0_rx_bit_ctrl_in3(1) <= 'Z';
  n0_rx_bit_ctrl_in3(20) <= 'Z';
  n0_rx_bit_ctrl_in3(21) <= 'Z';
  n0_rx_bit_ctrl_in3(22) <= 'Z';
  n0_rx_bit_ctrl_in3(23) <= 'Z';
  n0_rx_bit_ctrl_in3(24) <= 'Z';
  n0_rx_bit_ctrl_in3(25) <= 'Z';
  n0_rx_bit_ctrl_in3(26) <= 'Z';
  n0_rx_bit_ctrl_in3(27) <= 'Z';
  n0_rx_bit_ctrl_in3(28) <= 'Z';
  n0_rx_bit_ctrl_in3(29) <= 'Z';
  n0_rx_bit_ctrl_in3(2) <= 'Z';
  n0_rx_bit_ctrl_in3(30) <= 'Z';
  n0_rx_bit_ctrl_in3(31) <= 'Z';
  n0_rx_bit_ctrl_in3(32) <= 'Z';
  n0_rx_bit_ctrl_in3(33) <= 'Z';
  n0_rx_bit_ctrl_in3(34) <= 'Z';
  n0_rx_bit_ctrl_in3(35) <= 'Z';
  n0_rx_bit_ctrl_in3(36) <= 'Z';
  n0_rx_bit_ctrl_in3(37) <= 'Z';
  n0_rx_bit_ctrl_in3(38) <= 'Z';
  n0_rx_bit_ctrl_in3(39) <= 'Z';
  n0_rx_bit_ctrl_in3(3) <= 'Z';
  n0_rx_bit_ctrl_in3(4) <= 'Z';
  n0_rx_bit_ctrl_in3(5) <= 'Z';
  n0_rx_bit_ctrl_in3(6) <= 'Z';
  n0_rx_bit_ctrl_in3(7) <= 'Z';
  n0_rx_bit_ctrl_in3(8) <= 'Z';
  n0_rx_bit_ctrl_in3(9) <= 'Z';
  n0_rx_bit_ctrl_in5(0) <= 'Z';
  n0_rx_bit_ctrl_in5(10) <= 'Z';
  n0_rx_bit_ctrl_in5(11) <= 'Z';
  n0_rx_bit_ctrl_in5(12) <= 'Z';
  n0_rx_bit_ctrl_in5(13) <= 'Z';
  n0_rx_bit_ctrl_in5(14) <= 'Z';
  n0_rx_bit_ctrl_in5(15) <= 'Z';
  n0_rx_bit_ctrl_in5(16) <= 'Z';
  n0_rx_bit_ctrl_in5(17) <= 'Z';
  n0_rx_bit_ctrl_in5(18) <= 'Z';
  n0_rx_bit_ctrl_in5(19) <= 'Z';
  n0_rx_bit_ctrl_in5(1) <= 'Z';
  n0_rx_bit_ctrl_in5(20) <= 'Z';
  n0_rx_bit_ctrl_in5(21) <= 'Z';
  n0_rx_bit_ctrl_in5(22) <= 'Z';
  n0_rx_bit_ctrl_in5(23) <= 'Z';
  n0_rx_bit_ctrl_in5(24) <= 'Z';
  n0_rx_bit_ctrl_in5(25) <= 'Z';
  n0_rx_bit_ctrl_in5(26) <= 'Z';
  n0_rx_bit_ctrl_in5(27) <= 'Z';
  n0_rx_bit_ctrl_in5(28) <= 'Z';
  n0_rx_bit_ctrl_in5(29) <= 'Z';
  n0_rx_bit_ctrl_in5(2) <= 'Z';
  n0_rx_bit_ctrl_in5(30) <= 'Z';
  n0_rx_bit_ctrl_in5(31) <= 'Z';
  n0_rx_bit_ctrl_in5(32) <= 'Z';
  n0_rx_bit_ctrl_in5(33) <= 'Z';
  n0_rx_bit_ctrl_in5(34) <= 'Z';
  n0_rx_bit_ctrl_in5(35) <= 'Z';
  n0_rx_bit_ctrl_in5(36) <= 'Z';
  n0_rx_bit_ctrl_in5(37) <= 'Z';
  n0_rx_bit_ctrl_in5(38) <= 'Z';
  n0_rx_bit_ctrl_in5(39) <= 'Z';
  n0_rx_bit_ctrl_in5(3) <= 'Z';
  n0_rx_bit_ctrl_in5(4) <= 'Z';
  n0_rx_bit_ctrl_in5(5) <= 'Z';
  n0_rx_bit_ctrl_in5(6) <= 'Z';
  n0_rx_bit_ctrl_in5(7) <= 'Z';
  n0_rx_bit_ctrl_in5(8) <= 'Z';
  n0_rx_bit_ctrl_in5(9) <= 'Z';
  n0_tx_bit_ctrl_in1(0) <= 'Z';
  n0_tx_bit_ctrl_in1(10) <= 'Z';
  n0_tx_bit_ctrl_in1(11) <= 'Z';
  n0_tx_bit_ctrl_in1(12) <= 'Z';
  n0_tx_bit_ctrl_in1(13) <= 'Z';
  n0_tx_bit_ctrl_in1(14) <= 'Z';
  n0_tx_bit_ctrl_in1(15) <= 'Z';
  n0_tx_bit_ctrl_in1(16) <= 'Z';
  n0_tx_bit_ctrl_in1(17) <= 'Z';
  n0_tx_bit_ctrl_in1(18) <= 'Z';
  n0_tx_bit_ctrl_in1(19) <= 'Z';
  n0_tx_bit_ctrl_in1(1) <= 'Z';
  n0_tx_bit_ctrl_in1(20) <= 'Z';
  n0_tx_bit_ctrl_in1(21) <= 'Z';
  n0_tx_bit_ctrl_in1(22) <= 'Z';
  n0_tx_bit_ctrl_in1(23) <= 'Z';
  n0_tx_bit_ctrl_in1(24) <= 'Z';
  n0_tx_bit_ctrl_in1(25) <= 'Z';
  n0_tx_bit_ctrl_in1(26) <= 'Z';
  n0_tx_bit_ctrl_in1(27) <= 'Z';
  n0_tx_bit_ctrl_in1(28) <= 'Z';
  n0_tx_bit_ctrl_in1(29) <= 'Z';
  n0_tx_bit_ctrl_in1(2) <= 'Z';
  n0_tx_bit_ctrl_in1(30) <= 'Z';
  n0_tx_bit_ctrl_in1(31) <= 'Z';
  n0_tx_bit_ctrl_in1(32) <= 'Z';
  n0_tx_bit_ctrl_in1(33) <= 'Z';
  n0_tx_bit_ctrl_in1(34) <= 'Z';
  n0_tx_bit_ctrl_in1(35) <= 'Z';
  n0_tx_bit_ctrl_in1(36) <= 'Z';
  n0_tx_bit_ctrl_in1(37) <= 'Z';
  n0_tx_bit_ctrl_in1(38) <= 'Z';
  n0_tx_bit_ctrl_in1(39) <= 'Z';
  n0_tx_bit_ctrl_in1(3) <= 'Z';
  n0_tx_bit_ctrl_in1(4) <= 'Z';
  n0_tx_bit_ctrl_in1(5) <= 'Z';
  n0_tx_bit_ctrl_in1(6) <= 'Z';
  n0_tx_bit_ctrl_in1(7) <= 'Z';
  n0_tx_bit_ctrl_in1(8) <= 'Z';
  n0_tx_bit_ctrl_in1(9) <= 'Z';
  n0_tx_bit_ctrl_in3(0) <= 'Z';
  n0_tx_bit_ctrl_in3(10) <= 'Z';
  n0_tx_bit_ctrl_in3(11) <= 'Z';
  n0_tx_bit_ctrl_in3(12) <= 'Z';
  n0_tx_bit_ctrl_in3(13) <= 'Z';
  n0_tx_bit_ctrl_in3(14) <= 'Z';
  n0_tx_bit_ctrl_in3(15) <= 'Z';
  n0_tx_bit_ctrl_in3(16) <= 'Z';
  n0_tx_bit_ctrl_in3(17) <= 'Z';
  n0_tx_bit_ctrl_in3(18) <= 'Z';
  n0_tx_bit_ctrl_in3(19) <= 'Z';
  n0_tx_bit_ctrl_in3(1) <= 'Z';
  n0_tx_bit_ctrl_in3(20) <= 'Z';
  n0_tx_bit_ctrl_in3(21) <= 'Z';
  n0_tx_bit_ctrl_in3(22) <= 'Z';
  n0_tx_bit_ctrl_in3(23) <= 'Z';
  n0_tx_bit_ctrl_in3(24) <= 'Z';
  n0_tx_bit_ctrl_in3(25) <= 'Z';
  n0_tx_bit_ctrl_in3(26) <= 'Z';
  n0_tx_bit_ctrl_in3(27) <= 'Z';
  n0_tx_bit_ctrl_in3(28) <= 'Z';
  n0_tx_bit_ctrl_in3(29) <= 'Z';
  n0_tx_bit_ctrl_in3(2) <= 'Z';
  n0_tx_bit_ctrl_in3(30) <= 'Z';
  n0_tx_bit_ctrl_in3(31) <= 'Z';
  n0_tx_bit_ctrl_in3(32) <= 'Z';
  n0_tx_bit_ctrl_in3(33) <= 'Z';
  n0_tx_bit_ctrl_in3(34) <= 'Z';
  n0_tx_bit_ctrl_in3(35) <= 'Z';
  n0_tx_bit_ctrl_in3(36) <= 'Z';
  n0_tx_bit_ctrl_in3(37) <= 'Z';
  n0_tx_bit_ctrl_in3(38) <= 'Z';
  n0_tx_bit_ctrl_in3(39) <= 'Z';
  n0_tx_bit_ctrl_in3(3) <= 'Z';
  n0_tx_bit_ctrl_in3(4) <= 'Z';
  n0_tx_bit_ctrl_in3(5) <= 'Z';
  n0_tx_bit_ctrl_in3(6) <= 'Z';
  n0_tx_bit_ctrl_in3(7) <= 'Z';
  n0_tx_bit_ctrl_in3(8) <= 'Z';
  n0_tx_bit_ctrl_in3(9) <= 'Z';
  n0_tx_bit_ctrl_in5(0) <= 'Z';
  n0_tx_bit_ctrl_in5(10) <= 'Z';
  n0_tx_bit_ctrl_in5(11) <= 'Z';
  n0_tx_bit_ctrl_in5(12) <= 'Z';
  n0_tx_bit_ctrl_in5(13) <= 'Z';
  n0_tx_bit_ctrl_in5(14) <= 'Z';
  n0_tx_bit_ctrl_in5(15) <= 'Z';
  n0_tx_bit_ctrl_in5(16) <= 'Z';
  n0_tx_bit_ctrl_in5(17) <= 'Z';
  n0_tx_bit_ctrl_in5(18) <= 'Z';
  n0_tx_bit_ctrl_in5(19) <= 'Z';
  n0_tx_bit_ctrl_in5(1) <= 'Z';
  n0_tx_bit_ctrl_in5(20) <= 'Z';
  n0_tx_bit_ctrl_in5(21) <= 'Z';
  n0_tx_bit_ctrl_in5(22) <= 'Z';
  n0_tx_bit_ctrl_in5(23) <= 'Z';
  n0_tx_bit_ctrl_in5(24) <= 'Z';
  n0_tx_bit_ctrl_in5(25) <= 'Z';
  n0_tx_bit_ctrl_in5(26) <= 'Z';
  n0_tx_bit_ctrl_in5(27) <= 'Z';
  n0_tx_bit_ctrl_in5(28) <= 'Z';
  n0_tx_bit_ctrl_in5(29) <= 'Z';
  n0_tx_bit_ctrl_in5(2) <= 'Z';
  n0_tx_bit_ctrl_in5(30) <= 'Z';
  n0_tx_bit_ctrl_in5(31) <= 'Z';
  n0_tx_bit_ctrl_in5(32) <= 'Z';
  n0_tx_bit_ctrl_in5(33) <= 'Z';
  n0_tx_bit_ctrl_in5(34) <= 'Z';
  n0_tx_bit_ctrl_in5(35) <= 'Z';
  n0_tx_bit_ctrl_in5(36) <= 'Z';
  n0_tx_bit_ctrl_in5(37) <= 'Z';
  n0_tx_bit_ctrl_in5(38) <= 'Z';
  n0_tx_bit_ctrl_in5(39) <= 'Z';
  n0_tx_bit_ctrl_in5(3) <= 'Z';
  n0_tx_bit_ctrl_in5(4) <= 'Z';
  n0_tx_bit_ctrl_in5(5) <= 'Z';
  n0_tx_bit_ctrl_in5(6) <= 'Z';
  n0_tx_bit_ctrl_in5(7) <= 'Z';
  n0_tx_bit_ctrl_in5(8) <= 'Z';
  n0_tx_bit_ctrl_in5(9) <= 'Z';
\BITSLICE_CTRL[0].bs_ctrl_inst\: unisim.vcomponents.BITSLICE_CONTROL
    generic map(
      CTRL_CLK => "EXTERNAL",
      DIV_MODE => "DIV4",
      EN_CLK_TO_EXT_NORTH => "DISABLE",
      EN_CLK_TO_EXT_SOUTH => "DISABLE",
      EN_DYN_ODLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      IDLY_VT_TRACK => "TRUE",
      INV_RXCLK => "FALSE",
      ODLY_VT_TRACK => "TRUE",
      QDLY_VT_TRACK => "TRUE",
      READ_IDLE_COUNT => B"00" & X"0",
      REFCLK_SRC => "PLLCLK",
      ROUNDING_FACTOR => 16,
      RXGATE_EXTEND => "FALSE",
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_SPEEDUP => "FAST",
      SIM_VERSION => 2.000000,
      TX_GATING => "DISABLE"
    )
        port map (
      CLK_FROM_EXT => '1',
      CLK_TO_EXT_NORTH => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\,
      CLK_TO_EXT_SOUTH => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\,
      DLY_RDY => \^dly_rdy_bsc0\,
      DYN_DCI(6 downto 0) => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_DYN_DCI_UNCONNECTED\(6 downto 0),
      EN_VTC => n0_en_vtc,
      NCLK_NIBBLE_IN => '0',
      NCLK_NIBBLE_OUT => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_NCLK_NIBBLE_OUT_UNCONNECTED\,
      PCLK_NIBBLE_IN => '0',
      PCLK_NIBBLE_OUT => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_PCLK_NIBBLE_OUT_UNCONNECTED\,
      PHY_RDCS0(3 downto 0) => B"0000",
      PHY_RDCS1(3 downto 0) => B"0000",
      PHY_RDEN(3 downto 0) => B"1111",
      PHY_WRCS0(3 downto 0) => B"0000",
      PHY_WRCS1(3 downto 0) => B"0000",
      PLL_CLK => shared_pll0_clkoutphy_out,
      REFCLK => '0',
      RIU_ADDR(5 downto 0) => riu_addr_bg0(5 downto 0),
      RIU_CLK => riu_clk,
      RIU_NIBBLE_SEL => riu_nibble_sel_bg0(0),
      RIU_RD_DATA(15 downto 0) => riu_rd_data_bg0_bs0(15 downto 0),
      RIU_VALID => riu_valid_bg0_bs0,
      RIU_WR_DATA(15 downto 0) => riu_wr_data_bg0(15 downto 0),
      RIU_WR_EN => riu_wr_en_bg0,
      RST => bsctrl_rst,
      RX_BIT_CTRL_IN0(39 downto 0) => rx_bs0_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN1(39 downto 0) => n0_rx_bit_ctrl_in1(39 downto 0),
      RX_BIT_CTRL_IN2(39 downto 0) => rx_bs2_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN3(39 downto 0) => n0_rx_bit_ctrl_in3(39 downto 0),
      RX_BIT_CTRL_IN4(39 downto 0) => rx_bs4_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN5(39 downto 0) => n0_rx_bit_ctrl_in5(39 downto 0),
      RX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_OUT0(39 downto 0) => rx_bs0_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT1(39 downto 0) => n0_rx_bit_ctrl_out1(39 downto 0),
      RX_BIT_CTRL_OUT2(39 downto 0) => rx_bs2_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT3(39 downto 0) => n0_rx_bit_ctrl_out3(39 downto 0),
      RX_BIT_CTRL_OUT4(39 downto 0) => rx_bs4_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT5(39 downto 0) => n0_rx_bit_ctrl_out5(39 downto 0),
      RX_BIT_CTRL_OUT6(39) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_263\,
      RX_BIT_CTRL_OUT6(38) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_264\,
      RX_BIT_CTRL_OUT6(37) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_265\,
      RX_BIT_CTRL_OUT6(36) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_266\,
      RX_BIT_CTRL_OUT6(35) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_267\,
      RX_BIT_CTRL_OUT6(34) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_268\,
      RX_BIT_CTRL_OUT6(33) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_269\,
      RX_BIT_CTRL_OUT6(32) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_270\,
      RX_BIT_CTRL_OUT6(31) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_271\,
      RX_BIT_CTRL_OUT6(30) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_272\,
      RX_BIT_CTRL_OUT6(29) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_273\,
      RX_BIT_CTRL_OUT6(28) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_274\,
      RX_BIT_CTRL_OUT6(27) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_275\,
      RX_BIT_CTRL_OUT6(26) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_276\,
      RX_BIT_CTRL_OUT6(25) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_277\,
      RX_BIT_CTRL_OUT6(24) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_278\,
      RX_BIT_CTRL_OUT6(23) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_279\,
      RX_BIT_CTRL_OUT6(22) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_280\,
      RX_BIT_CTRL_OUT6(21) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_281\,
      RX_BIT_CTRL_OUT6(20) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_282\,
      RX_BIT_CTRL_OUT6(19) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_283\,
      RX_BIT_CTRL_OUT6(18) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_284\,
      RX_BIT_CTRL_OUT6(17) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_285\,
      RX_BIT_CTRL_OUT6(16) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_286\,
      RX_BIT_CTRL_OUT6(15) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_287\,
      RX_BIT_CTRL_OUT6(14) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_288\,
      RX_BIT_CTRL_OUT6(13) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_289\,
      RX_BIT_CTRL_OUT6(12) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_290\,
      RX_BIT_CTRL_OUT6(11) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_291\,
      RX_BIT_CTRL_OUT6(10) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_292\,
      RX_BIT_CTRL_OUT6(9) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_293\,
      RX_BIT_CTRL_OUT6(8) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_294\,
      RX_BIT_CTRL_OUT6(7) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_295\,
      RX_BIT_CTRL_OUT6(6) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_296\,
      RX_BIT_CTRL_OUT6(5) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_297\,
      RX_BIT_CTRL_OUT6(4) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_298\,
      RX_BIT_CTRL_OUT6(3) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_299\,
      RX_BIT_CTRL_OUT6(2) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_300\,
      RX_BIT_CTRL_OUT6(1) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_301\,
      RX_BIT_CTRL_OUT6(0) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_302\,
      TBYTE_IN(3 downto 0) => \out\(3 downto 0),
      TX_BIT_CTRL_IN0(39 downto 0) => rx_bs0_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN1(39 downto 0) => n0_tx_bit_ctrl_in1(39 downto 0),
      TX_BIT_CTRL_IN2(39 downto 0) => rx_bs2_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN3(39 downto 0) => n0_tx_bit_ctrl_in3(39 downto 0),
      TX_BIT_CTRL_IN4(39 downto 0) => rx_bs4_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN5(39 downto 0) => n0_tx_bit_ctrl_in5(39 downto 0),
      TX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN_TRI(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_OUT0(39 downto 0) => rx_bs0_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT1(39 downto 0) => n0_tx_bit_ctrl_out1(39 downto 0),
      TX_BIT_CTRL_OUT2(39 downto 0) => rx_bs2_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT3(39 downto 0) => n0_tx_bit_ctrl_out3(39 downto 0),
      TX_BIT_CTRL_OUT4(39 downto 0) => rx_bs4_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT5(39 downto 0) => n0_tx_bit_ctrl_out5(39 downto 0),
      TX_BIT_CTRL_OUT6(39) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_543\,
      TX_BIT_CTRL_OUT6(38) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_544\,
      TX_BIT_CTRL_OUT6(37) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_545\,
      TX_BIT_CTRL_OUT6(36) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_546\,
      TX_BIT_CTRL_OUT6(35) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_547\,
      TX_BIT_CTRL_OUT6(34) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_548\,
      TX_BIT_CTRL_OUT6(33) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_549\,
      TX_BIT_CTRL_OUT6(32) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_550\,
      TX_BIT_CTRL_OUT6(31) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_551\,
      TX_BIT_CTRL_OUT6(30) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_552\,
      TX_BIT_CTRL_OUT6(29) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_553\,
      TX_BIT_CTRL_OUT6(28) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_554\,
      TX_BIT_CTRL_OUT6(27) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_555\,
      TX_BIT_CTRL_OUT6(26) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_556\,
      TX_BIT_CTRL_OUT6(25) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_557\,
      TX_BIT_CTRL_OUT6(24) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_558\,
      TX_BIT_CTRL_OUT6(23) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_559\,
      TX_BIT_CTRL_OUT6(22) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_560\,
      TX_BIT_CTRL_OUT6(21) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_561\,
      TX_BIT_CTRL_OUT6(20) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_562\,
      TX_BIT_CTRL_OUT6(19) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_563\,
      TX_BIT_CTRL_OUT6(18) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_564\,
      TX_BIT_CTRL_OUT6(17) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_565\,
      TX_BIT_CTRL_OUT6(16) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_566\,
      TX_BIT_CTRL_OUT6(15) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_567\,
      TX_BIT_CTRL_OUT6(14) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_568\,
      TX_BIT_CTRL_OUT6(13) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_569\,
      TX_BIT_CTRL_OUT6(12) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_570\,
      TX_BIT_CTRL_OUT6(11) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_571\,
      TX_BIT_CTRL_OUT6(10) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_572\,
      TX_BIT_CTRL_OUT6(9) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_573\,
      TX_BIT_CTRL_OUT6(8) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_574\,
      TX_BIT_CTRL_OUT6(7) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_575\,
      TX_BIT_CTRL_OUT6(6) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_576\,
      TX_BIT_CTRL_OUT6(5) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_577\,
      TX_BIT_CTRL_OUT6(4) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_578\,
      TX_BIT_CTRL_OUT6(3) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_579\,
      TX_BIT_CTRL_OUT6(2) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_580\,
      TX_BIT_CTRL_OUT6(1) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_581\,
      TX_BIT_CTRL_OUT6(0) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_582\,
      TX_BIT_CTRL_OUT_TRI(39 downto 0) => n0_tx_bit_ctrl_out_tri(39 downto 0),
      VTC_RDY => \^n0_vtc_rdy_out\
    );
\CORE_RDY_GEN[0].core_rdy_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^n0_vtc_rdy_out\,
      I1 => \^dly_rdy_bsc0\,
      O => core_rdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_scheme is
  port (
    shared_pll0_clkoutphy_out : out STD_LOGIC;
    drdy : out STD_LOGIC;
    pll0_locked_out : out STD_LOGIC;
    do_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pll0_clkout0_out : out STD_LOGIC;
    clk : in STD_LOGIC;
    pll0_clkoutphy_en_in : in STD_LOGIC;
    dclk : in STD_LOGIC;
    den : in STD_LOGIC;
    dwe : in STD_LOGIC;
    pll0_rst_in : in STD_LOGIC;
    di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    daddr : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_scheme : entity is "high_speed_selectio_wiz_v3_6_0_clk_scheme";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_scheme;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_scheme is
  signal \GEN_PLL_IN_IP_USP.pll0_clkout0\ : STD_LOGIC;
  signal \GEN_PLL_IN_IP_USP.pll0_clkout1_buf_n_0\ : STD_LOGIC;
  signal pll0_clkout1 : STD_LOGIC;
  signal \^pll0_locked_out\ : STD_LOGIC;
  signal \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKFBIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKFBOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_PLL_IN_IP_USP.pll0_clkout0_buf\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_PLL_IN_IP_USP.pll0_clkout1_buf\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst\ : label is "MLO";
begin
  pll0_locked_out <= \^pll0_locked_out\;
\GEN_PLL_IN_IP_USP.pll0_clkout0_buf\: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^pll0_locked_out\,
      I => \GEN_PLL_IN_IP_USP.pll0_clkout0\,
      O => pll0_clkout0_out
    );
\GEN_PLL_IN_IP_USP.pll0_clkout1_buf\: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "SYNC",
      IS_CE_INVERTED => '0',
      IS_I_INVERTED => '0',
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^pll0_locked_out\,
      I => pll0_clkout1,
      O => \GEN_PLL_IN_IP_USP.pll0_clkout1_buf_n_0\
    );
\GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst\: unisim.vcomponents.PLLE4_ADV
    generic map(
      CLKFBOUT_MULT => 15,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN_PERIOD => 5.000000,
      CLKOUT0_DIVIDE => 8,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUTPHY_MODE => "VCO",
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 2,
      IS_CLKFBIN_INVERTED => '0',
      IS_CLKIN_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKFBIN_UNCONNECTED\,
      CLKFBOUT => \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKFBOUT_UNCONNECTED\,
      CLKIN => clk,
      CLKOUT0 => \GEN_PLL_IN_IP_USP.pll0_clkout0\,
      CLKOUT0B => \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => pll0_clkout1,
      CLKOUT1B => \NLW_GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst_CLKOUT1B_UNCONNECTED\,
      CLKOUTPHY => shared_pll0_clkoutphy_out,
      CLKOUTPHYEN => pll0_clkoutphy_en_in,
      DADDR(6 downto 0) => daddr(6 downto 0),
      DCLK => dclk,
      DEN => den,
      DI(15 downto 0) => di(15 downto 0),
      DO(15 downto 0) => do_out(15 downto 0),
      DRDY => drdy,
      DWE => dwe,
      LOCKED => \^pll0_locked_out\,
      PWRDWN => '0',
      RST => pll0_rst_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rx_bs is
  port (
    fifo_empty_0 : out STD_LOGIC;
    fifo_wr_clk_0 : out STD_LOGIC;
    rx_bs0_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs0_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    data_to_fabric_clk_rxp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_empty_2 : out STD_LOGIC;
    rx_bs2_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    data_to_fabric_data_rxp0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_empty_4 : out STD_LOGIC;
    rx_bs4_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    data_to_fabric_data_rxp1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_to_bs_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_rd_clk_0 : in STD_LOGIC;
    fifo_rd_en_0 : in STD_LOGIC;
    rx_bs_rst_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_bs_rst_dly_ext_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_bs0_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs0_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    fifo_rd_clk_2 : in STD_LOGIC;
    fifo_rd_en_2 : in STD_LOGIC;
    rx_bs2_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    fifo_rd_clk_4 : in STD_LOGIC;
    fifo_rd_en_4 : in STD_LOGIC;
    rx_bs4_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rx_bs : entity is "high_speed_selectio_wiz_v3_6_0_rx_bs";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rx_bs;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rx_bs is
  signal \NLW_RX_BS[0].rx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RX_BS[0].rx_bitslice_if_bs_CNTVALUEOUT_EXT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RX_BS[2].rx_bitslice_if_bs_FIFO_WRCLK_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RX_BS[2].rx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RX_BS[2].rx_bitslice_if_bs_CNTVALUEOUT_EXT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RX_BS[4].rx_bitslice_if_bs_FIFO_WRCLK_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RX_BS[4].rx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RX_BS[4].rx_bitslice_if_bs_CNTVALUEOUT_EXT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RX_BS[0].rx_bitslice_if_bs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \RX_BS[2].rx_bitslice_if_bs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \RX_BS[4].rx_bitslice_if_bs\ : label is "PRIMITIVE";
begin
\RX_BS[0].rx_bitslice_if_bs\: unisim.vcomponents.RX_BITSLICE
    generic map(
      CASCADE => "FALSE",
      DATA_TYPE => "DATA_AND_CLOCK",
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      DELAY_VALUE_EXT => 0,
      FIFO_SYNC_MODE => "FALSE",
      IS_CLK_EXT_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_EXT_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REFCLK_FREQUENCY => 1500.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      UPDATE_MODE => "ASYNC",
      UPDATE_MODE_EXT => "ASYNC"
    )
        port map (
      CE => '0',
      CE_EXT => '0',
      CLK => '0',
      CLK_EXT => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEIN_EXT(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_RX_BS[0].rx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      CNTVALUEOUT_EXT(8 downto 0) => \NLW_RX_BS[0].rx_bitslice_if_bs_CNTVALUEOUT_EXT_UNCONNECTED\(8 downto 0),
      DATAIN => data_to_bs_out(0),
      EN_VTC => '1',
      EN_VTC_EXT => '1',
      FIFO_EMPTY => fifo_empty_0,
      FIFO_RD_CLK => fifo_rd_clk_0,
      FIFO_RD_EN => fifo_rd_en_0,
      FIFO_WRCLK_OUT => fifo_wr_clk_0,
      INC => '0',
      INC_EXT => '0',
      LOAD => '0',
      LOAD_EXT => '0',
      Q(7 downto 0) => data_to_fabric_clk_rxp(7 downto 0),
      RST => rx_bs_rst_in(0),
      RST_DLY => rx_bs_rst_dly_ext_in(0),
      RST_DLY_EXT => rx_bs_rst_dly_ext_in(0),
      RX_BIT_CTRL_IN(39 downto 0) => rx_bs0_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => rx_bs0_rx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN(39 downto 0) => rx_bs0_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => rx_bs0_tx_bit_ctrl_out(39 downto 0)
    );
\RX_BS[2].rx_bitslice_if_bs\: unisim.vcomponents.RX_BITSLICE
    generic map(
      CASCADE => "FALSE",
      DATA_TYPE => "DATA",
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      DELAY_VALUE_EXT => 0,
      FIFO_SYNC_MODE => "FALSE",
      IS_CLK_EXT_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_EXT_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REFCLK_FREQUENCY => 1500.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      UPDATE_MODE => "ASYNC",
      UPDATE_MODE_EXT => "ASYNC"
    )
        port map (
      CE => '0',
      CE_EXT => '0',
      CLK => '0',
      CLK_EXT => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEIN_EXT(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_RX_BS[2].rx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      CNTVALUEOUT_EXT(8 downto 0) => \NLW_RX_BS[2].rx_bitslice_if_bs_CNTVALUEOUT_EXT_UNCONNECTED\(8 downto 0),
      DATAIN => data_to_bs_out(1),
      EN_VTC => '1',
      EN_VTC_EXT => '1',
      FIFO_EMPTY => fifo_empty_2,
      FIFO_RD_CLK => fifo_rd_clk_2,
      FIFO_RD_EN => fifo_rd_en_2,
      FIFO_WRCLK_OUT => \NLW_RX_BS[2].rx_bitslice_if_bs_FIFO_WRCLK_OUT_UNCONNECTED\,
      INC => '0',
      INC_EXT => '0',
      LOAD => '0',
      LOAD_EXT => '0',
      Q(7 downto 0) => data_to_fabric_data_rxp0(7 downto 0),
      RST => rx_bs_rst_in(1),
      RST_DLY => rx_bs_rst_dly_ext_in(1),
      RST_DLY_EXT => rx_bs_rst_dly_ext_in(1),
      RX_BIT_CTRL_IN(39 downto 0) => rx_bs2_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => rx_bs2_rx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN(39 downto 0) => rx_bs2_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => rx_bs2_tx_bit_ctrl_out(39 downto 0)
    );
\RX_BS[4].rx_bitslice_if_bs\: unisim.vcomponents.RX_BITSLICE
    generic map(
      CASCADE => "FALSE",
      DATA_TYPE => "DATA",
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      DELAY_VALUE_EXT => 0,
      FIFO_SYNC_MODE => "FALSE",
      IS_CLK_EXT_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_EXT_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REFCLK_FREQUENCY => 1500.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      UPDATE_MODE => "ASYNC",
      UPDATE_MODE_EXT => "ASYNC"
    )
        port map (
      CE => '0',
      CE_EXT => '0',
      CLK => '0',
      CLK_EXT => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEIN_EXT(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_RX_BS[4].rx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      CNTVALUEOUT_EXT(8 downto 0) => \NLW_RX_BS[4].rx_bitslice_if_bs_CNTVALUEOUT_EXT_UNCONNECTED\(8 downto 0),
      DATAIN => data_to_bs_out(2),
      EN_VTC => '1',
      EN_VTC_EXT => '1',
      FIFO_EMPTY => fifo_empty_4,
      FIFO_RD_CLK => fifo_rd_clk_4,
      FIFO_RD_EN => fifo_rd_en_4,
      FIFO_WRCLK_OUT => \NLW_RX_BS[4].rx_bitslice_if_bs_FIFO_WRCLK_OUT_UNCONNECTED\,
      INC => '0',
      INC_EXT => '0',
      LOAD => '0',
      LOAD_EXT => '0',
      Q(7 downto 0) => data_to_fabric_data_rxp1(7 downto 0),
      RST => rx_bs_rst_in(2),
      RST_DLY => rx_bs_rst_dly_ext_in(2),
      RST_DLY_EXT => rx_bs_rst_dly_ext_in(2),
      RX_BIT_CTRL_IN(39 downto 0) => rx_bs4_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => rx_bs4_rx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN(39 downto 0) => rx_bs4_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => rx_bs4_tx_bit_ctrl_out(39 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell is
  port (
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_0 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    bs_rst_dphy_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_0 : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_0;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_0 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  SS(0) <= sync_flop_1;
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_dphy_in,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_1 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    timeout_cntr_rst_1 : out STD_LOGIC;
    \sync_flop_1_reg[0]_0\ : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\ : out STD_LOGIC;
    dly_rdy_bsc0 : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\ : in STD_LOGIC;
    n0_vtc_rdy_out : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_1\ : in STD_LOGIC;
    bsc_en_vtc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_1 : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_1;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_1 is
  signal \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6_n_0\ : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEFAAAA0020"
    )
        port map (
      I0 => Q(5),
      I1 => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_1\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2_n_0\,
      I5 => bsc_en_vtc,
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\
    );
\GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => sync_flop_1,
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\,
      I5 => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_0\,
      O => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF545454545454"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(5),
      I2 => Q(6),
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\,
      I4 => Q(2),
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\,
      O => \sync_flop_1_reg[0]_0\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\,
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\,
      I3 => Q(4),
      O => D(0)
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEED"
    )
        port map (
      I0 => Q(1),
      I1 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6_n_0\,
      I2 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\,
      I3 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\,
      I4 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\,
      I5 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\,
      O => timeout_cntr_rst_1
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFAFCF0FEFAFC00"
    )
        port map (
      I0 => sync_flop_1,
      I1 => n0_vtc_rdy_out,
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\,
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6_n_0\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => dly_rdy_bsc0,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_2 is
  port (
    multi_intf_lock_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_2 : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_2;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_2 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => multi_intf_lock_in,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_3 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\ : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ : out STD_LOGIC;
    \sync_flop_1_reg[0]_0\ : out STD_LOGIC;
    \sync_flop_1_reg[0]_1\ : out STD_LOGIC;
    pll0_locked_out : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ : in STD_LOGIC;
    n0_vtc_rdy_out : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\ : in STD_LOGIC;
    timeout_cntr_rst_1 : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\ : in STD_LOGIC;
    timeout_cntr_rst : in STD_LOGIC;
    rst_seq_done : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    bs_dly_rst : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_3 : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_3;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_3 is
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_10_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5_n_0\ : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => bs_dly_rst,
      I1 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\,
      I2 => sync_flop_1,
      I3 => Q(2),
      I4 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\,
      O => \sync_flop_1_reg[0]_1\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FEFFFFFFFF"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\,
      I1 => Q(4),
      I2 => Q(6),
      I3 => sync_flop_1,
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]_0\,
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\,
      O => D(0)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB00AA00"
    )
        port map (
      I0 => Q(0),
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\,
      I2 => sync_flop_1,
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\,
      I4 => Q(1),
      O => D(1)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\,
      I2 => Q(1),
      O => D(2)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080C080"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\,
      I2 => sync_flop_1,
      I3 => Q(3),
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\,
      O => D(3)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => n0_vtc_rdy_out,
      I2 => Q(6),
      I3 => sync_flop_1,
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\,
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      O => D(4)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808080808080"
    )
        port map (
      I0 => Q(7),
      I1 => sync_flop_1,
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\,
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      I4 => Q(6),
      I5 => n0_vtc_rdy_out,
      O => D(5)
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => rst_seq_done,
      I1 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\,
      I2 => sync_flop_1,
      I3 => Q(7),
      I4 => in0,
      O => \sync_flop_1_reg[0]_0\
    );
\GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(7),
      I2 => Q(5),
      I3 => sync_flop_1,
      I4 => Q(3),
      I5 => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\,
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => timeout_cntr_rst_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3_n_0\,
      I2 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\,
      I3 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5_n_0\,
      I4 => timeout_cntr_rst,
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00AA00"
    )
        port map (
      I0 => Q(3),
      I1 => n0_vtc_rdy_out,
      I2 => Q(6),
      I3 => sync_flop_1,
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_10_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFEFCC2"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(4),
      I4 => Q(3),
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFCFCECEF"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_10_n_0\,
      I2 => Q(2),
      I3 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\,
      I4 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\,
      I5 => Q(1),
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5_n_0\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => pll0_locked_out,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_4 is
  port (
    \out\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    riu_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_4 : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_4;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_4 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => rst,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_5 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pll0_clkout0_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pll0_fab_clk_cntr_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_5 : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_5;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_5 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
\pll0_fab_clk_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(0),
      I2 => \pll0_fab_clk_cntr_reg[0]\,
      O => SR(0)
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_6 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_flop_1_reg[0]_0\ : out STD_LOGIC;
    \sync_flop_1_reg[0]_1\ : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg_1\ : in STD_LOGIC;
    pll0_clkoutphy_en_in : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_6 : entity is "high_speed_selectio_wiz_v3_6_0_sync_cell";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_6;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_6 is
  signal pll0_clkoutphy_en : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\GEN_RIU_NOT_FROM_PLL.hssio_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000F0008000"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(1),
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\,
      I3 => \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg\,
      I4 => Q(2),
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_0\,
      O => D(0)
    );
\GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => pll0_clkoutphy_en,
      I1 => \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg_1\,
      I2 => \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg\,
      I3 => Q(1),
      I4 => pll0_clkoutphy_en_in,
      O => \sync_flop_1_reg[0]_1\
    );
\GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => sync_flop_1,
      I5 => \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg_0\,
      O => pll0_clkoutphy_en
    );
\GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
        port map (
      I0 => Q(1),
      I1 => sync_flop_1,
      I2 => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\,
      I3 => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_0\,
      I4 => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_1\(0),
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(0),
      O => \sync_flop_1_reg[0]_0\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync is
  port (
    prmry_in : in STD_LOGIC;
    scndry_aclk : in STD_LOGIC;
    scndry_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync : entity is "mipi_dphy_v4_2_0_rx_rst_sync";
  attribute c_init_val : string;
  attribute c_init_val of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync : entity is "1'b1";
  attribute c_mtbf_stages : string;
  attribute c_mtbf_stages of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync : entity is "5'b00010";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync is
  signal stg1_mipi_dphy_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_mipi_dphy_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_mipi_dphy_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_mipi_dphy_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_mipi_dphy_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_mipi_dphy_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  scndry_out <= stg3;
stg1_mipi_dphy_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => stg1_mipi_dphy_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg1_mipi_dphy_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync__1\ is
  port (
    prmry_in : in STD_LOGIC;
    scndry_aclk : in STD_LOGIC;
    scndry_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync__1\ : entity is "mipi_dphy_v4_2_0_rx_rst_sync";
  attribute c_init_val : string;
  attribute c_init_val of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync__1\ : entity is "1'b1";
  attribute c_mtbf_stages : string;
  attribute c_mtbf_stages of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync__1\ : entity is "5'b00010";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync__1\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync__1\ is
  signal stg1_mipi_dphy_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_mipi_dphy_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_mipi_dphy_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_mipi_dphy_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_mipi_dphy_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_mipi_dphy_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  scndry_out <= stg3;
stg1_mipi_dphy_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => stg1_mipi_dphy_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg1_mipi_dphy_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell : entity is "8'b00000010";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scndry_rst_n,
      O => p_0_in
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ : entity is "8'b00000010";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ : entity is "8'b00000010";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ : entity is "8'b00000010";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ : entity is "8'b00000010";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scndry_rst_n,
      O => p_0_in
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ : entity is "8'b00000010";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ is
  port (
    prmry_aclk : in STD_LOGIC;
    prmry_rst_n : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    prmry_vect_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    scndry_aclk : in STD_LOGIC;
    scndry_rst_n : in STD_LOGIC;
    prmry_ack : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ : entity is "8'b00000010";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  prmry_ack <= \<const0>\;
  scndry_out <= s_level_out_d3;
  scndry_vect_out(1) <= \<const0>\;
  scndry_vect_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => scndry_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0\ is
  port (
    cl_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_enable,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_14\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : out STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ : in STD_LOGIC;
    dl_en_hs_lpn_i : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_14\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_14\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_14\ is
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFA8A847770000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\,
      I4 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\,
      I5 => dl_en_hs_lpn_i,
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => Q(0),
      I2 => rxactivehs_coreclk_sync_r,
      O => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl0_rxactivehs,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_7\ is
  port (
    clk_active_r : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_7\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_7\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_7\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => clk_active_r,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_9\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : out STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ : in STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ : in STD_LOGIC;
    dl_en_hs_lpn_i : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_9\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_9\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_9\ is
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFA8A847770000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\,
      I4 => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\,
      I5 => dl_en_hs_lpn_i,
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => Q(0),
      I2 => rxactivehs_coreclk_sync_r,
      O => \gen_hs_high_rates_spec_v1_1.active_sm_r_i_2__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl1_rxactivehs,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= dl_en_hs_lpn_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_10\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_rx_state_reg[1]\ : out STD_LOGIC;
    rx_dl1_lp_dn : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_1\ : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_4\ : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    dl_stopstate_reg_1 : in STD_LOGIC;
    dl_stopstate : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_10\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_10\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_10\ is
  signal \FSM_sequential_dl_rx_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_3__0_n_0\ : STD_LOGIC;
  signal dl_stopstate_i_5_n_0 : STD_LOGIC;
  signal \dl_stopstate_i_6__0_n_0\ : STD_LOGIC;
  signal dl_stopstate_i_7_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl1_lp_dn;
\FSM_sequential_dl_rx_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00FF00EA00"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_d2,
      I2 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I3 => \FSM_sequential_dl_rx_state[1]_i_2__0_n_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[1]_1\,
      I5 => \FSM_sequential_dl_rx_state_reg[1]_2\,
      O => D(0)
    );
\FSM_sequential_dl_rx_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0000000D0A00"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_sequential_dl_rx_state[1]_i_3__0_n_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => dl_stopstate_reg,
      O => \FSM_sequential_dl_rx_state[1]_i_2__0_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      O => \FSM_sequential_dl_rx_state[1]_i_3__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545444444"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[2]\,
      I1 => \FSM_sequential_dl_rx_state[2]_i_2__0_n_0\,
      I2 => Q(2),
      I3 => \FSM_sequential_dl_rx_state_reg[0]\,
      I4 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I5 => \FSM_sequential_dl_rx_state_reg[2]_1\,
      O => D(1)
    );
\FSM_sequential_dl_rx_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0C080C0C00"
    )
        port map (
      I0 => dl_stopstate_reg,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \FSM_sequential_dl_rx_state[2]_i_4_n_0\,
      O => \FSM_sequential_dl_rx_state[2]_i_2__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      O => \FSM_sequential_dl_rx_state[2]_i_4_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      O => \FSM_sequential_dl_rx_state[3]_i_11__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBA0000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[0]\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_0\,
      I2 => \FSM_sequential_dl_rx_state_reg[0]_1\,
      I3 => \FSM_sequential_dl_rx_state[3]_i_6__0_n_0\,
      I4 => Q(2),
      I5 => \FSM_sequential_dl_rx_state[3]_i_7_n_0\,
      O => E(0)
    );
\FSM_sequential_dl_rx_state[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20020002"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I4 => lp_11_r_dly,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_4\,
      O => \FSM_sequential_dl_rx_state[3]_i_6__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11011001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \FSM_sequential_dl_rx_state_reg[0]_2\,
      I3 => \FSM_sequential_dl_rx_state[3]_i_11__0_n_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[1]_1\,
      I5 => \FSM_sequential_dl_rx_state_reg[0]_3\,
      O => \FSM_sequential_dl_rx_state[3]_i_7_n_0\
    );
\dl_stopstate_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFF00FE0000"
    )
        port map (
      I0 => Q(1),
      I1 => dl_stopstate_reg_0,
      I2 => \dl_stopstate_i_3__0_n_0\,
      I3 => dl_stopstate_reg_1,
      I4 => dl_stopstate_i_5_n_0,
      I5 => dl_stopstate,
      O => \FSM_sequential_dl_rx_state_reg[1]\
    );
\dl_stopstate_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808080808080808"
    )
        port map (
      I0 => Q(0),
      I1 => dl_stopstate_reg,
      I2 => Q(2),
      I3 => s_level_out_d2,
      I4 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I5 => lp_11_r_dly,
      O => \dl_stopstate_i_3__0_n_0\
    );
dl_stopstate_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00480F48"
    )
        port map (
      I0 => Q(2),
      I1 => \dl_stopstate_i_6__0_n_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => dl_stopstate_i_7_n_0,
      I5 => \FSM_sequential_dl_rx_state_reg[2]\,
      O => dl_stopstate_i_5_n_0
    );
\dl_stopstate_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEAAAEFAAEF"
    )
        port map (
      I0 => \dl_stopstate_i_3__0_n_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[0]_1\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => dl_stopstate_reg,
      I5 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      O => \dl_stopstate_i_6__0_n_0\
    );
dl_stopstate_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF7F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => dl_stopstate_reg,
      O => dl_stopstate_i_7_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_11\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_level_out_d2_reg_0 : out STD_LOGIC;
    lp_11_r_reg : out STD_LOGIC;
    dl_en_hs_rx_term_reg : out STD_LOGIC;
    lp_11_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_dl1_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl_en_hs_lpn_reg : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    \lp_st_cnt_reg[0]\ : in STD_LOGIC;
    dl_en_hs_rx_term_reg_0 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_1 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]\ : in STD_LOGIC;
    lp_01_r : in STD_LOGIC;
    \lp_st_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \lp_st_cnt_reg[0]_0\ : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    \lp_st_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_en_hs_lpn_reg_1 : in STD_LOGIC;
    dl_en_hs_lpn_reg_2 : in STD_LOGIC;
    dl_en_hs_lpn_reg_3 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_2 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_3 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_4 : in STD_LOGIC;
    rx_dl1_disable_ibuf : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_11\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_11\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_11\ is
  signal \FSM_sequential_dl_rx_state[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \dl_en_hs_lpn_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_en_hs_lpn_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_en_hs_lpn_i_5__0_n_0\ : STD_LOGIC;
  signal \dl_en_hs_rx_term_i_3__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lp_st_cnt[2]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \lp_st_cnt[3]_i_1__0\ : label is "soft_lutpair26";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl1_lp_dp;
\FSM_sequential_dl_rx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001055555555"
    )
        port map (
      I0 => dl_en_hs_lpn_reg_2,
      I1 => dl_en_hs_lpn_reg,
      I2 => Q(0),
      I3 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      I4 => Q(3),
      I5 => \FSM_sequential_dl_rx_state[3]_i_9__0_n_0\,
      O => lp_11_r_reg_0(0)
    );
\FSM_sequential_dl_rx_state[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => dl_en_hs_rx_term_reg_1,
      I2 => lp_00_r,
      I3 => lp_10_r,
      O => s_level_out_d2_reg_0
    );
\FSM_sequential_dl_rx_state[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF30AAFF"
    )
        port map (
      I0 => dl_en_hs_lpn_reg_0,
      I1 => s_level_out_d2,
      I2 => dl_en_hs_rx_term_reg_1,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_rx_state_reg[3]\,
      O => \FSM_sequential_dl_rx_state[3]_i_9__0_n_0\
    );
\dl_en_hs_lpn_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000FF00400000"
    )
        port map (
      I0 => dl_en_hs_lpn_reg,
      I1 => Q(0),
      I2 => dl_en_hs_lpn_reg_1,
      I3 => dl_en_hs_lpn_reg_2,
      I4 => \dl_en_hs_lpn_i_3__0_n_0\,
      I5 => dl_en_hs_lpn_reg_3,
      O => lp_11_r_reg
    );
\dl_en_hs_lpn_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28202828"
    )
        port map (
      I0 => \dl_en_hs_lpn_i_4__0_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => dl_en_hs_lpn_reg,
      I4 => dl_en_hs_lpn_reg_0,
      O => \dl_en_hs_lpn_i_3__0_n_0\
    );
\dl_en_hs_lpn_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88800330033"
    )
        port map (
      I0 => dl_en_hs_rx_term_reg_0,
      I1 => Q(0),
      I2 => dl_en_hs_lpn_reg,
      I3 => Q(1),
      I4 => \dl_en_hs_lpn_i_5__0_n_0\,
      I5 => Q(2),
      O => \dl_en_hs_lpn_i_4__0_n_0\
    );
\dl_en_hs_lpn_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_10_r,
      I2 => s_level_out_d2,
      I3 => dl_en_hs_rx_term_reg_1,
      O => \dl_en_hs_lpn_i_5__0_n_0\
    );
\dl_en_hs_rx_term_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEFFFFFAA20"
    )
        port map (
      I0 => dl_en_hs_rx_term_reg_2,
      I1 => \dl_en_hs_rx_term_i_3__0_n_0\,
      I2 => dl_en_hs_rx_term_reg_3,
      I3 => dl_en_hs_rx_term_reg_4,
      I4 => dl_en_hs_lpn_reg_2,
      I5 => rx_dl1_disable_ibuf,
      O => dl_en_hs_rx_term_reg
    );
\dl_en_hs_rx_term_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333000033301311"
    )
        port map (
      I0 => \lp_st_cnt_reg[0]\,
      I1 => dl_en_hs_rx_term_reg_0,
      I2 => s_level_out_d2,
      I3 => dl_en_hs_rx_term_reg_1,
      I4 => Q(0),
      I5 => Q(1),
      O => \dl_en_hs_rx_term_i_3__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_st_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF01FF01FF"
    )
        port map (
      I0 => dl_en_hs_lpn_reg,
      I1 => lp_01_r,
      I2 => \lp_st_cnt_reg[0]\,
      I3 => \lp_st_cnt_reg[1]\(0),
      I4 => \lp_st_cnt_reg[0]_0\,
      I5 => \lp_st_cnt[0]_i_4__0_n_0\,
      O => D(0)
    );
\lp_st_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lp_st_cnt_reg[0]_1\(1),
      I1 => s_level_out_d2,
      I2 => \lp_st_cnt_reg[0]_1\(0),
      I3 => dl_en_hs_rx_term_reg_1,
      O => \lp_st_cnt[0]_i_4__0_n_0\
    );
\lp_st_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FE000000"
    )
        port map (
      I0 => \lp_st_cnt_reg[1]\(3),
      I1 => \lp_st_cnt_reg[1]\(4),
      I2 => \lp_st_cnt_reg[1]\(2),
      I3 => \lp_st_cnt[4]_i_2__0_n_0\,
      I4 => \lp_st_cnt_reg[1]\(1),
      I5 => \lp_st_cnt_reg[1]\(0),
      O => D(1)
    );
\lp_st_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__0_n_0\,
      I1 => \lp_st_cnt_reg[1]\(0),
      I2 => \lp_st_cnt_reg[1]\(1),
      I3 => \lp_st_cnt_reg[1]\(2),
      O => D(2)
    );
\lp_st_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__0_n_0\,
      I1 => \lp_st_cnt_reg[1]\(1),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(2),
      I4 => \lp_st_cnt_reg[1]\(3),
      O => D(3)
    );
\lp_st_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__0_n_0\,
      I1 => \lp_st_cnt_reg[1]\(2),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(1),
      I4 => \lp_st_cnt_reg[1]\(3),
      I5 => \lp_st_cnt_reg[1]\(4),
      O => D(4)
    );
\lp_st_cnt[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lp_st_cnt[0]_i_4__0_n_0\,
      I1 => dl_en_hs_lpn_reg,
      I2 => lp_01_r,
      I3 => lp_10_r,
      I4 => lp_00_r,
      O => \lp_st_cnt[4]_i_2__0_n_0\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_15\ is
  port (
    \out\ : out STD_LOGIC;
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_15\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_15\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_15\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= dl_en_hs_lpn_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_16\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d2_reg_0 : out STD_LOGIC;
    dl_en_hs_rx_term_reg : out STD_LOGIC;
    rx_dl0_lp_dn : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]\ : in STD_LOGIC;
    dl_en_hs_rx_term_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_1\ : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_2\ : in STD_LOGIC;
    dl_en_hs_rx_term_reg_1 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_2 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_3 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_4 : in STD_LOGIC;
    dl_en_hs_rx_term_reg_5 : in STD_LOGIC;
    rx_dl0_disable_ibuf : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_16\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_16\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_16\ is
  signal \FSM_sequential_dl_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal dl_en_hs_rx_term_i_3_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl0_lp_dn;
\FSM_sequential_dl_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00FF00EA00"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_d2,
      I2 => \FSM_sequential_dl_rx_state_reg[1]\,
      I3 => \FSM_sequential_dl_rx_state[1]_i_2_n_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I5 => \FSM_sequential_dl_rx_state_reg[1]_1\,
      O => D(0)
    );
\FSM_sequential_dl_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0000000D0A00"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_sequential_dl_rx_state[1]_i_3_n_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_rx_state_reg[2]_2\,
      O => \FSM_sequential_dl_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_dl_rx_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]\,
      O => \FSM_sequential_dl_rx_state[1]_i_3_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545444444"
    )
        port map (
      I0 => dl_en_hs_rx_term_reg_0,
      I1 => \FSM_sequential_dl_rx_state[2]_i_2_n_0\,
      I2 => Q(2),
      I3 => \FSM_sequential_dl_rx_state_reg[2]\,
      I4 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I5 => \FSM_sequential_dl_rx_state_reg[2]_1\,
      O => D(1)
    );
\FSM_sequential_dl_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C0C0C080C0C00"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[2]_2\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \FSM_sequential_dl_rx_state[2]_i_5_n_0\,
      O => \FSM_sequential_dl_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]\,
      O => \FSM_sequential_dl_rx_state[2]_i_5_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state[3]_i_3_n_0\,
      I1 => \FSM_sequential_dl_rx_state[3]_i_4_n_0\,
      I2 => Q(2),
      I3 => \FSM_sequential_dl_rx_state_reg[0]\,
      I4 => \FSM_sequential_dl_rx_state[3]_i_6_n_0\,
      O => E(0)
    );
\FSM_sequential_dl_rx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => dl_en_hs_rx_term_reg_1,
      I1 => Q(1),
      I2 => Q(0),
      I3 => s_level_out_d2,
      I4 => \FSM_sequential_dl_rx_state_reg[1]\,
      O => \FSM_sequential_dl_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF008800F0"
    )
        port map (
      I0 => lp_11_r_dly,
      I1 => \FSM_sequential_dl_rx_state[3]_i_9_n_0\,
      I2 => \FSM_sequential_dl_rx_state_reg[0]_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => \FSM_sequential_dl_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB0C"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \FSM_sequential_dl_rx_state[3]_i_9_n_0\,
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_dl_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]\,
      O => \FSM_sequential_dl_rx_state[3]_i_9_n_0\
    );
dl_en_hs_rx_term_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEFFFFFAA20"
    )
        port map (
      I0 => dl_en_hs_rx_term_reg_3,
      I1 => dl_en_hs_rx_term_i_3_n_0,
      I2 => dl_en_hs_rx_term_reg_4,
      I3 => dl_en_hs_rx_term_reg_5,
      I4 => dl_en_hs_rx_term_reg_0,
      I5 => rx_dl0_disable_ibuf,
      O => dl_en_hs_rx_term_reg
    );
dl_en_hs_rx_term_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA800202222"
    )
        port map (
      I0 => dl_en_hs_rx_term_reg_1,
      I1 => Q(1),
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_rx_state_reg[1]\,
      I4 => dl_en_hs_rx_term_reg_2,
      I5 => Q(0),
      O => dl_en_hs_rx_term_i_3_n_0
    );
dl_stopstate_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFF7F"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[1]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_rx_state_reg[2]_2\,
      O => s_level_out_d2_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_17\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d2_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_dl_rx_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_dl0_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl_stopstate_reg : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    \lp_st_cnt_reg[0]\ : in STD_LOGIC;
    dl_stopstate_reg_1 : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[3]_1\ : in STD_LOGIC;
    lp_01_r : in STD_LOGIC;
    \lp_st_cnt_reg[0]_0\ : in STD_LOGIC;
    \lp_st_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \lp_st_cnt_reg[0]_1\ : in STD_LOGIC;
    lp_10_r : in STD_LOGIC;
    lp_00_r : in STD_LOGIC;
    dl_en_hs_lpn_i_3_0 : in STD_LOGIC;
    \lp_st_cnt_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dl_stopstate_reg_2 : in STD_LOGIC;
    dl_stopstate : in STD_LOGIC;
    dl_en_hs_lpn_reg : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    dl_en_hs_lpn_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_17\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_17\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_17\ is
  signal \FSM_sequential_dl_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal dl_en_hs_lpn_i_3_n_0 : STD_LOGIC;
  signal dl_en_hs_lpn_i_4_n_0 : STD_LOGIC;
  signal dl_en_hs_lpn_i_5_n_0 : STD_LOGIC;
  signal dl_stopstate_i_2_n_0 : STD_LOGIC;
  signal dl_stopstate_i_3_n_0 : STD_LOGIC;
  signal \dl_stopstate_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_5__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal \^s_level_out_d2_reg_0\ : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lp_st_cnt[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \lp_st_cnt[3]_i_1\ : label is "soft_lutpair13";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_dl0_lp_dp;
  s_level_out_d2_reg_0 <= \^s_level_out_d2_reg_0\;
\FSM_sequential_dl_rx_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      I2 => lp_00_r,
      I3 => lp_10_r,
      O => \^s_level_out_d2_reg_0\
    );
\FSM_sequential_dl_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000055555555"
    )
        port map (
      I0 => dl_stopstate_reg_0,
      I1 => Q(3),
      I2 => dl_stopstate_reg_2,
      I3 => Q(2),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_rx_state[3]_i_8_n_0\,
      O => \FSM_sequential_dl_rx_state_reg[3]\(0)
    );
\FSM_sequential_dl_rx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF44F0FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      I2 => dl_stopstate_reg_1,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_rx_state_reg[3]_1\,
      O => \FSM_sequential_dl_rx_state[3]_i_8_n_0\
    );
dl_en_hs_lpn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000FF00800000"
    )
        port map (
      I0 => Q(0),
      I1 => dl_en_hs_lpn_reg,
      I2 => dl_en_hs_lpn_reg_0,
      I3 => dl_stopstate_reg_0,
      I4 => dl_en_hs_lpn_i_3_n_0,
      I5 => dl_en_hs_lpn_reg_1,
      O => \FSM_sequential_dl_rx_state_reg[0]\
    );
dl_en_hs_lpn_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28202828"
    )
        port map (
      I0 => dl_en_hs_lpn_i_4_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \lp_st_cnt_reg[0]\,
      I4 => dl_stopstate_reg_1,
      O => dl_en_hs_lpn_i_3_n_0
    );
dl_en_hs_lpn_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477744400330033"
    )
        port map (
      I0 => dl_en_hs_lpn_i_3_0,
      I1 => Q(0),
      I2 => \lp_st_cnt_reg[0]\,
      I3 => Q(1),
      I4 => dl_en_hs_lpn_i_5_n_0,
      I5 => Q(2),
      O => dl_en_hs_lpn_i_4_n_0
    );
dl_en_hs_lpn_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => lp_00_r,
      I1 => lp_10_r,
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      O => dl_en_hs_lpn_i_5_n_0
    );
dl_stopstate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AFFFF002A0000"
    )
        port map (
      I0 => dl_stopstate_i_2_n_0,
      I1 => dl_stopstate_reg_2,
      I2 => Q(2),
      I3 => dl_stopstate_reg_0,
      I4 => dl_stopstate_i_3_n_0,
      I5 => dl_stopstate,
      O => \FSM_sequential_dl_rx_state_reg[2]\
    );
dl_stopstate_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEF"
    )
        port map (
      I0 => \dl_stopstate_i_4__0_n_0\,
      I1 => \lp_st_cnt_reg[0]\,
      I2 => dl_stopstate_reg_1,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => dl_stopstate_i_2_n_0
    );
dl_stopstate_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00480F48"
    )
        port map (
      I0 => Q(2),
      I1 => \dl_stopstate_i_5__0_n_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => dl_stopstate_reg,
      I5 => dl_stopstate_reg_0,
      O => dl_stopstate_i_3_n_0
    );
\dl_stopstate_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C808080808080808"
    )
        port map (
      I0 => \lp_st_cnt_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => lp_11_r_dly,
      I4 => s_level_out_d2,
      I5 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      O => \dl_stopstate_i_4__0_n_0\
    );
\dl_stopstate_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABBABABAAAB"
    )
        port map (
      I0 => \dl_stopstate_i_4__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => dl_stopstate_reg_1,
      I4 => \lp_st_cnt_reg[0]\,
      I5 => \^s_level_out_d2_reg_0\,
      O => \dl_stopstate_i_5__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_st_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF01FF01FF"
    )
        port map (
      I0 => \lp_st_cnt_reg[0]\,
      I1 => lp_01_r,
      I2 => \lp_st_cnt_reg[0]_0\,
      I3 => \lp_st_cnt_reg[1]\(0),
      I4 => \lp_st_cnt_reg[0]_1\,
      I5 => \lp_st_cnt[0]_i_4_n_0\,
      O => D(0)
    );
\lp_st_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lp_st_cnt_reg[0]_2\(1),
      I1 => s_level_out_d2,
      I2 => \lp_st_cnt_reg[0]_2\(0),
      I3 => \FSM_sequential_dl_rx_state_reg[3]_0\,
      O => \lp_st_cnt[0]_i_4_n_0\
    );
\lp_st_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FE000000"
    )
        port map (
      I0 => \lp_st_cnt_reg[1]\(3),
      I1 => \lp_st_cnt_reg[1]\(4),
      I2 => \lp_st_cnt_reg[1]\(2),
      I3 => \lp_st_cnt[4]_i_2_n_0\,
      I4 => \lp_st_cnt_reg[1]\(1),
      I5 => \lp_st_cnt_reg[1]\(0),
      O => D(1)
    );
\lp_st_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2_n_0\,
      I1 => \lp_st_cnt_reg[1]\(0),
      I2 => \lp_st_cnt_reg[1]\(1),
      I3 => \lp_st_cnt_reg[1]\(2),
      O => D(2)
    );
\lp_st_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2_n_0\,
      I1 => \lp_st_cnt_reg[1]\(1),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(2),
      I4 => \lp_st_cnt_reg[1]\(3),
      O => D(3)
    );
\lp_st_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2_n_0\,
      I1 => \lp_st_cnt_reg[1]\(2),
      I2 => \lp_st_cnt_reg[1]\(0),
      I3 => \lp_st_cnt_reg[1]\(1),
      I4 => \lp_st_cnt_reg[1]\(3),
      I5 => \lp_st_cnt_reg[1]\(4),
      O => D(4)
    );
\lp_st_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lp_st_cnt[0]_i_4_n_0\,
      I1 => \lp_st_cnt_reg[0]\,
      I2 => lp_01_r,
      I3 => lp_10_r,
      I4 => lp_00_r,
      O => \lp_st_cnt[4]_i_2_n_0\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_18\ is
  port (
    \out\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cl_rx_state_reg[1]\ : out STD_LOGIC;
    \cl_rx_state_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_cl_lp_dn : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \cl_rx_state_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cl_rx_state_reg[2]_1\ : in STD_LOGIC;
    \cl_rx_state_reg[2]_2\ : in STD_LOGIC;
    \cl_rx_state_reg[1]_0\ : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    \lp_st_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \lp_st_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lp_st_cnt_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_18\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_18\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_18\ is
  signal \cl_rx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \cl_rx_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lp_st_cnt[2]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \lp_st_cnt[3]_i_1__1\ : label is "soft_lutpair5";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_cl_lp_dn;
\cl_rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FEFE5555AA80"
    )
        port map (
      I0 => Q(0),
      I1 => s_level_out_d2,
      I2 => \cl_rx_state_reg[2]_2\,
      I3 => \cl_rx_state_reg[1]_0\,
      I4 => \cl_rx_state_reg[2]_1\,
      I5 => Q(1),
      O => p_0_out(0)
    );
\cl_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF003F33AA00"
    )
        port map (
      I0 => \cl_rx_state[2]_i_5_n_0\,
      I1 => \cl_rx_state[2]_i_6_n_0\,
      I2 => \cl_rx_state_reg[2]_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \cl_rx_state_reg[2]_1\,
      O => p_0_out(1)
    );
\cl_rx_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AA0"
    )
        port map (
      I0 => Q(1),
      I1 => lp_11_r_dly,
      I2 => s_level_out_d2,
      I3 => \cl_rx_state_reg[2]_2\,
      I4 => \cl_rx_state_reg[2]_1\,
      I5 => Q(0),
      O => \cl_rx_state_reg[2]\
    );
\cl_rx_state[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \cl_rx_state_reg[1]_0\,
      I1 => s_level_out_d2,
      I2 => \cl_rx_state_reg[2]_2\,
      O => \cl_rx_state[2]_i_5_n_0\
    );
\cl_rx_state[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => s_level_out_d2,
      I2 => \cl_rx_state_reg[2]_2\,
      O => \cl_rx_state[2]_i_6_n_0\
    );
cl_stopstate_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
        port map (
      I0 => \cl_rx_state_reg[2]_1\,
      I1 => Q(1),
      I2 => s_level_out_d2,
      I3 => \cl_rx_state_reg[2]_2\,
      I4 => Q(0),
      O => \cl_rx_state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\lp_st_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFFFFFFFEFF"
    )
        port map (
      I0 => \lp_st_cnt_reg[4]\(4),
      I1 => \lp_st_cnt_reg[4]\(3),
      I2 => \lp_st_cnt_reg[4]\(2),
      I3 => \lp_st_cnt_reg[4]\(1),
      I4 => \lp_st_cnt_reg[4]\(0),
      I5 => \lp_st_cnt[4]_i_2__1_n_0\,
      O => D(0)
    );
\lp_st_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FE000000"
    )
        port map (
      I0 => \lp_st_cnt_reg[4]\(2),
      I1 => \lp_st_cnt_reg[4]\(3),
      I2 => \lp_st_cnt_reg[4]\(4),
      I3 => \lp_st_cnt[4]_i_2__1_n_0\,
      I4 => \lp_st_cnt_reg[4]\(1),
      I5 => \lp_st_cnt_reg[4]\(0),
      O => D(1)
    );
\lp_st_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__1_n_0\,
      I1 => \lp_st_cnt_reg[4]\(0),
      I2 => \lp_st_cnt_reg[4]\(1),
      I3 => \lp_st_cnt_reg[4]\(2),
      O => D(2)
    );
\lp_st_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__1_n_0\,
      I1 => \lp_st_cnt_reg[4]\(1),
      I2 => \lp_st_cnt_reg[4]\(0),
      I3 => \lp_st_cnt_reg[4]\(2),
      I4 => \lp_st_cnt_reg[4]\(3),
      O => D(3)
    );
\lp_st_cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \lp_st_cnt[4]_i_2__1_n_0\,
      I1 => \lp_st_cnt_reg[4]\(2),
      I2 => \lp_st_cnt_reg[4]\(0),
      I3 => \lp_st_cnt_reg[4]\(1),
      I4 => \lp_st_cnt_reg[4]\(3),
      I5 => \lp_st_cnt_reg[4]\(4),
      O => D(4)
    );
\lp_st_cnt[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9009"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \lp_st_cnt_reg[0]\(0),
      I2 => \cl_rx_state_reg[2]_2\,
      I3 => \lp_st_cnt_reg[0]\(1),
      I4 => \lp_st_cnt_reg[0]_0\,
      O => \lp_st_cnt[4]_i_2__1_n_0\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_19\ is
  port (
    \out\ : out STD_LOGIC;
    \cl_rx_state_reg[1]\ : out STD_LOGIC;
    \cl_rx_state_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cl_status_reg_bit_4__0\ : out STD_LOGIC;
    cl_stopstate_reg : out STD_LOGIC;
    rx_cl_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \init_count_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cl_init_done_div4clk_reg : in STD_LOGIC;
    cl_init_done_div4clk_reg_0 : in STD_LOGIC;
    \init_count_reg[0]_0\ : in STD_LOGIC;
    \init_count_reg[0]_1\ : in STD_LOGIC;
    \cl_rx_state_reg[0]\ : in STD_LOGIC;
    \cl_rx_state_reg[0]_0\ : in STD_LOGIC;
    lp_11_r_dly : in STD_LOGIC;
    \cl_rx_state_reg[0]_1\ : in STD_LOGIC;
    cl_status_reg_bit_4_reg : in STD_LOGIC;
    cl_status_reg_bit_4_reg_0 : in STD_LOGIC;
    cl_stopstate_reg_0 : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_19\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_19\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_19\ is
  signal \cl_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \cl_rx_state[2]_i_3_n_0\ : STD_LOGIC;
  signal cl_status_reg_bit_4_i_2_n_0 : STD_LOGIC;
  signal cl_stopstate_i_3_n_0 : STD_LOGIC;
  signal cl_stopstate_i_4_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= rx_cl_lp_dp;
cl_init_done_coreclk_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \init_count_reg[0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \cl_rx_state[0]_i_2_n_0\,
      I4 => cl_init_done_div4clk_reg,
      I5 => cl_init_done_div4clk_reg_0,
      O => \cl_rx_state_reg[1]\
    );
\cl_rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF888DFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => \cl_rx_state_reg[0]\,
      I2 => \cl_rx_state[0]_i_2_n_0\,
      I3 => \cl_rx_state_reg[0]_0\,
      I4 => Q(0),
      I5 => \init_count_reg[0]\,
      O => D(0)
    );
\cl_rx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => \init_count_reg[0]_0\,
      O => \cl_rx_state[0]_i_2_n_0\
    );
\cl_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222202222222222"
    )
        port map (
      I0 => \cl_rx_state[2]_i_3_n_0\,
      I1 => \cl_rx_state_reg[0]_1\,
      I2 => \cl_rx_state_reg[0]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \init_count_reg[0]\,
      O => E(0)
    );
\cl_rx_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCFCCCEFFFFCCC"
    )
        port map (
      I0 => \cl_rx_state_reg[0]_0\,
      I1 => Q(1),
      I2 => s_level_out_d2,
      I3 => \init_count_reg[0]_0\,
      I4 => Q(0),
      I5 => \init_count_reg[0]\,
      O => \cl_rx_state[2]_i_3_n_0\
    );
cl_status_reg_bit_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEE0EEEEEE"
    )
        port map (
      I0 => cl_status_reg_bit_4_i_2_n_0,
      I1 => cl_status_reg_bit_4_reg,
      I2 => Q(1),
      I3 => cl_status_reg_bit_4_reg_0,
      I4 => \init_count_reg[0]_0\,
      I5 => s_level_out_d2,
      O => \cl_status_reg_bit_4__0\
    );
cl_status_reg_bit_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F3200F000320"
    )
        port map (
      I0 => lp_11_r_dly,
      I1 => \cl_rx_state[0]_i_2_n_0\,
      I2 => Q(1),
      I3 => \init_count_reg[0]\,
      I4 => Q(0),
      I5 => \cl_rx_state_reg[0]\,
      O => cl_status_reg_bit_4_i_2_n_0
    );
cl_stopstate_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => cl_stopstate_i_3_n_0,
      I1 => cl_stopstate_i_4_n_0,
      I2 => cl_stopstate_reg_0,
      I3 => cl_stopstate,
      O => cl_stopstate_reg
    );
cl_stopstate_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0FFF00022FF"
    )
        port map (
      I0 => lp_11_r_dly,
      I1 => \cl_rx_state[0]_i_2_n_0\,
      I2 => \cl_rx_state_reg[0]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \init_count_reg[0]\,
      O => cl_stopstate_i_3_n_0
    );
cl_stopstate_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F02000000020"
    )
        port map (
      I0 => lp_11_r_dly,
      I1 => \cl_rx_state[0]_i_2_n_0\,
      I2 => Q(1),
      I3 => \init_count_reg[0]\,
      I4 => Q(0),
      I5 => \cl_rx_state_reg[0]\,
      O => cl_stopstate_i_4_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\init_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \init_count_reg[0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => s_level_out_d2,
      I4 => \init_count_reg[0]_0\,
      I5 => \init_count_reg[0]_1\,
      O => \cl_rx_state_reg[1]_0\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized2\ is
  port (
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized2\ : entity is "mipi_dphy_v4_2_0_rx_sync_cell";
end \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized2\;

architecture STRUCTURE of \bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= \out\;
  s_level_out_d3_reg_0 <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_top is
  port (
    fifo_empty_0 : out STD_LOGIC;
    fifo_wr_clk_0 : out STD_LOGIC;
    rx_bs0_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs0_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    data_to_fabric_clk_rxp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_empty_2 : out STD_LOGIC;
    rx_bs2_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    data_to_fabric_data_rxp0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_empty_4 : out STD_LOGIC;
    rx_bs4_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    data_to_fabric_data_rxp1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_to_bs_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_rd_clk_0 : in STD_LOGIC;
    fifo_rd_en_0 : in STD_LOGIC;
    rx_bs_rst_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_bs_rst_dly_ext_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_bs0_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs0_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    fifo_rd_clk_2 : in STD_LOGIC;
    fifo_rd_en_2 : in STD_LOGIC;
    rx_bs2_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs2_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    fifo_rd_clk_4 : in STD_LOGIC;
    fifo_rd_en_4 : in STD_LOGIC;
    rx_bs4_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rx_bs4_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_top : entity is "high_speed_selectio_wiz_v3_6_0_bs_top";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_top;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_top is
begin
u_rx_bs: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rx_bs
     port map (
      data_to_bs_out(2 downto 0) => data_to_bs_out(2 downto 0),
      data_to_fabric_clk_rxp(7 downto 0) => data_to_fabric_clk_rxp(7 downto 0),
      data_to_fabric_data_rxp0(7 downto 0) => data_to_fabric_data_rxp0(7 downto 0),
      data_to_fabric_data_rxp1(7 downto 0) => data_to_fabric_data_rxp1(7 downto 0),
      fifo_empty_0 => fifo_empty_0,
      fifo_empty_2 => fifo_empty_2,
      fifo_empty_4 => fifo_empty_4,
      fifo_rd_clk_0 => fifo_rd_clk_0,
      fifo_rd_clk_2 => fifo_rd_clk_2,
      fifo_rd_clk_4 => fifo_rd_clk_4,
      fifo_rd_en_0 => fifo_rd_en_0,
      fifo_rd_en_2 => fifo_rd_en_2,
      fifo_rd_en_4 => fifo_rd_en_4,
      fifo_wr_clk_0 => fifo_wr_clk_0,
      rx_bs0_rx_bit_ctrl_in(39 downto 0) => rx_bs0_rx_bit_ctrl_in(39 downto 0),
      rx_bs0_rx_bit_ctrl_out(39 downto 0) => rx_bs0_rx_bit_ctrl_out(39 downto 0),
      rx_bs0_tx_bit_ctrl_in(39 downto 0) => rx_bs0_tx_bit_ctrl_in(39 downto 0),
      rx_bs0_tx_bit_ctrl_out(39 downto 0) => rx_bs0_tx_bit_ctrl_out(39 downto 0),
      rx_bs2_rx_bit_ctrl_in(39 downto 0) => rx_bs2_rx_bit_ctrl_in(39 downto 0),
      rx_bs2_rx_bit_ctrl_out(39 downto 0) => rx_bs2_rx_bit_ctrl_out(39 downto 0),
      rx_bs2_tx_bit_ctrl_in(39 downto 0) => rx_bs2_tx_bit_ctrl_in(39 downto 0),
      rx_bs2_tx_bit_ctrl_out(39 downto 0) => rx_bs2_tx_bit_ctrl_out(39 downto 0),
      rx_bs4_rx_bit_ctrl_in(39 downto 0) => rx_bs4_rx_bit_ctrl_in(39 downto 0),
      rx_bs4_rx_bit_ctrl_out(39 downto 0) => rx_bs4_rx_bit_ctrl_out(39 downto 0),
      rx_bs4_tx_bit_ctrl_in(39 downto 0) => rx_bs4_tx_bit_ctrl_in(39 downto 0),
      rx_bs4_tx_bit_ctrl_out(39 downto 0) => rx_bs4_tx_bit_ctrl_out(39 downto 0),
      rx_bs_rst_dly_ext_in(2 downto 0) => rx_bs_rst_dly_ext_in(2 downto 0),
      rx_bs_rst_in(2 downto 0) => rx_bs_rst_in(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rst_scheme is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bs_rst_int_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ : out STD_LOGIC;
    pll0_clkoutphy_en_in : out STD_LOGIC;
    pll0_rst_in : out STD_LOGIC;
    in0 : out STD_LOGIC;
    n0_en_vtc : out STD_LOGIC;
    pll0_locked_out : in STD_LOGIC;
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    dly_rdy_bsc0 : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    pll0_clkout0_out : in STD_LOGIC;
    n0_vtc_rdy_out : in STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rst_scheme : entity is "high_speed_selectio_wiz_v3_6_0_rst_scheme";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rst_scheme;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rst_scheme is
  signal \^gen_riu_not_from_pll.bs_dly_rst_reg_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_2_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_4_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_2_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_7_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\ : STD_LOGIC;
  signal all_bsc_dly_rdy : STD_LOGIC;
  signal bs_dly_rst : STD_LOGIC;
  signal bs_dly_rst_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of bs_dly_rst_r : signal is "true";
  signal bs_rst_dphy_sync : STD_LOGIC;
  signal bs_rst_int_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP of bs_rst_int_r : signal is "true";
  signal bs_rst_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP of bs_rst_r : signal is "true";
  signal bsc_en_vtc : STD_LOGIC;
  signal bsc_en_vtc_2 : STD_LOGIC;
  signal hssio_state : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \hssio_state_inferred__3/i___0_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i___1_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i___2_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i___3_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal locked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^pll0_clkoutphy_en_in\ : STD_LOGIC;
  signal \pll0_fab_clk_cntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \pll0_fab_clk_cntr[6]_i_4_n_0\ : STD_LOGIC;
  signal pll0_fab_clk_cntr_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \pll0_fab_clk_cntr_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^pll0_rst_in\ : STD_LOGIC;
  signal rst_in_sync : STD_LOGIC;
  signal rst_seq_done : STD_LOGIC;
  signal sync_cell_dly_rdy_inst_n_3 : STD_LOGIC;
  signal sync_cell_dly_rdy_inst_n_4 : STD_LOGIC;
  signal sync_cell_pll0lock_inst_n_10 : STD_LOGIC;
  signal sync_cell_pll0lock_inst_n_7 : STD_LOGIC;
  signal sync_cell_pll0lock_inst_n_8 : STD_LOGIC;
  signal sync_cell_pll0lock_inst_n_9 : STD_LOGIC;
  signal sync_cell_start_fab_cntr_pll0_inst_n_0 : STD_LOGIC;
  signal sync_cell_wait_pll0_fab_timeout_inst_n_2 : STD_LOGIC;
  signal sync_cell_wait_pll0_fab_timeout_inst_n_3 : STD_LOGIC;
  signal sync_cell_wait_pll0_fab_timeout_inst_n_4 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC;
  signal \timeout_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \timeout_cntr[0]_i_6_n_0\ : STD_LOGIC;
  signal timeout_cntr_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \timeout_cntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal timeout_cntr_rst : STD_LOGIC;
  signal timeout_cntr_rst_1 : STD_LOGIC;
  signal wait_pll0_x_fab_clk_timeout : STD_LOGIC;
  signal wait_pll0_x_fab_clk_timeout_sync : STD_LOGIC;
  signal wait_pll_lock_timeout_i_10_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_1_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_2_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_3_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_4_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_5_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_6_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_7_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_8_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_9_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_reg_n_0 : STD_LOGIC;
  signal \NLW_timeout_cntr_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_timeout_cntr_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.hssio_state[1]_i_1\ : label is "soft_lutpair49";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[1]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8\ : label is "soft_lutpair47";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \bs_rst_gen[0].bs_rst_r_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[10].bs_dly_rst_r_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[10].bs_rst_r_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[11].bs_dly_rst_r_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[11].bs_rst_r_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[12].bs_dly_rst_r_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[12].bs_rst_r_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[13].bs_dly_rst_r_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[13].bs_rst_r_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[14].bs_dly_rst_r_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[14].bs_rst_r_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[15].bs_dly_rst_r_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[15].bs_rst_r_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[16].bs_dly_rst_r_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[16].bs_rst_r_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[17].bs_dly_rst_r_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[17].bs_rst_r_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[18].bs_dly_rst_r_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[18].bs_rst_r_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[19].bs_dly_rst_r_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[19].bs_rst_r_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[1].bs_dly_rst_r_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[1].bs_rst_r_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[20].bs_dly_rst_r_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[20].bs_rst_r_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[21].bs_dly_rst_r_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[21].bs_rst_r_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[22].bs_dly_rst_r_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[22].bs_rst_r_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[23].bs_dly_rst_r_reg[23]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[23].bs_rst_r_reg[23]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[24].bs_dly_rst_r_reg[24]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[24].bs_rst_r_reg[24]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[25].bs_dly_rst_r_reg[25]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[25].bs_rst_r_reg[25]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[26].bs_dly_rst_r_reg[26]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[26].bs_rst_r_reg[26]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[27].bs_dly_rst_r_reg[27]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[27].bs_rst_r_reg[27]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[28].bs_dly_rst_r_reg[28]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[28].bs_rst_r_reg[28]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[29].bs_dly_rst_r_reg[29]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[29].bs_rst_r_reg[29]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[2].bs_dly_rst_r_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[2].bs_rst_r_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[30].bs_dly_rst_r_reg[30]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[30].bs_rst_r_reg[30]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[31].bs_dly_rst_r_reg[31]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[31].bs_rst_r_reg[31]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[32].bs_dly_rst_r_reg[32]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[32].bs_rst_r_reg[32]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[33].bs_dly_rst_r_reg[33]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[33].bs_rst_r_reg[33]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[34].bs_dly_rst_r_reg[34]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[34].bs_rst_r_reg[34]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[35].bs_dly_rst_r_reg[35]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[35].bs_rst_r_reg[35]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[36].bs_dly_rst_r_reg[36]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[36].bs_rst_r_reg[36]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[37].bs_dly_rst_r_reg[37]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[37].bs_rst_r_reg[37]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[38].bs_dly_rst_r_reg[38]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[38].bs_rst_r_reg[38]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[39].bs_dly_rst_r_reg[39]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[39].bs_rst_r_reg[39]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[3].bs_dly_rst_r_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[3].bs_rst_r_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[40].bs_dly_rst_r_reg[40]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[40].bs_rst_r_reg[40]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[41].bs_dly_rst_r_reg[41]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[41].bs_rst_r_reg[41]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[42].bs_dly_rst_r_reg[42]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[42].bs_rst_r_reg[42]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[43].bs_dly_rst_r_reg[43]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[43].bs_rst_r_reg[43]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[44].bs_dly_rst_r_reg[44]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[44].bs_rst_r_reg[44]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[45].bs_dly_rst_r_reg[45]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[45].bs_rst_r_reg[45]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[46].bs_dly_rst_r_reg[46]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[46].bs_rst_r_reg[46]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[47].bs_dly_rst_r_reg[47]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[47].bs_rst_r_reg[47]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[48].bs_dly_rst_r_reg[48]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[48].bs_rst_r_reg[48]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[49].bs_dly_rst_r_reg[49]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[49].bs_rst_r_reg[49]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[4].bs_dly_rst_r_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[4].bs_rst_r_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[50].bs_dly_rst_r_reg[50]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[50].bs_rst_r_reg[50]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[51].bs_dly_rst_r_reg[51]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[51].bs_rst_r_reg[51]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[5].bs_dly_rst_r_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[5].bs_rst_r_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[6].bs_dly_rst_r_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[6].bs_rst_r_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[7].bs_dly_rst_r_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[7].bs_rst_r_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[8].bs_dly_rst_r_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[8].bs_rst_r_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[9].bs_dly_rst_r_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[9].bs_rst_r_reg[9]\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \bs_rst_int_r_reg[0]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[10]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[11]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[12]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[13]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[14]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[15]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[16]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[17]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[18]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[19]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[1]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[20]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[21]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[22]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[23]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[24]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[25]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[26]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[27]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[28]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[29]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[2]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[30]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[31]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[32]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[33]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[34]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[35]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[36]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[37]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[38]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[39]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[3]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[40]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[41]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[42]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[43]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[44]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[45]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[46]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[47]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[48]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[49]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[4]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[50]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[51]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[5]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[6]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[7]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[8]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i_\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i___0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i___1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i___2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[6]_i_4\ : label is "soft_lutpair45";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \timeout_cntr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \timeout_cntr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \timeout_cntr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of wait_pll_lock_timeout_i_10 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wait_pll_lock_timeout_i_4 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of wait_pll_lock_timeout_i_9 : label is "soft_lutpair40";
begin
  \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ <= \^gen_riu_not_from_pll.bs_dly_rst_reg_0\;
  \bs_rst_int_r_reg[4]_0\(2) <= bs_rst_int_r(4);
  \bs_rst_int_r_reg[4]_0\(1) <= bs_rst_int_r(2);
  \bs_rst_int_r_reg[4]_0\(0) <= bs_rst_int_r(0);
  in0 <= \^in0\;
  \out\(2) <= bs_dly_rst_r(4);
  \out\(1) <= bs_dly_rst_r(2);
  \out\(0) <= bs_dly_rst_r(0);
  pll0_clkoutphy_en_in <= \^pll0_clkoutphy_en_in\;
  pll0_rst_in <= \^pll0_rst_in\;
\BITSLICE_CTRL[0].bs_ctrl_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => en_vtc_bsc0,
      I1 => \^in0\,
      I2 => bsc_en_vtc,
      O => n0_en_vtc
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => hssio_state(4),
      I1 => bsc_en_vtc_2,
      I2 => hssio_state(8),
      I3 => hssio_state(3),
      I4 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      O => bs_dly_rst
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_pll0lock_inst_n_10,
      Q => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      S => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hssio_state(3),
      I1 => hssio_state(8),
      O => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_dly_rdy_inst_n_4,
      Q => bsc_en_vtc,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => hssio_state(8),
      I1 => hssio_state(3),
      I2 => bsc_en_vtc_2,
      I3 => hssio_state(4),
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hssio_state(0),
      I1 => \hssio_state_inferred__3/i___3_n_0\,
      O => p_0_in_0(1)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(0),
      Q => hssio_state(0),
      S => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(1),
      Q => hssio_state(1),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(2),
      Q => hssio_state(2),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(3),
      Q => hssio_state(3),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(4),
      Q => hssio_state(4),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(5),
      Q => hssio_state(5),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(6),
      Q => bsc_en_vtc_2,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(7),
      Q => hssio_state(7),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(8),
      Q => hssio_state(8),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_wait_pll0_fab_timeout_inst_n_3,
      Q => \^pll0_clkoutphy_en_in\,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.pll0_rst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFFFDFDFD00"
    )
        port map (
      I0 => hssio_state(1),
      I1 => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_2_n_0\,
      I2 => hssio_state(0),
      I3 => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_3_n_0\,
      I4 => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_4_n_0\,
      I5 => \^pll0_rst_in\,
      O => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_1_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.pll0_rst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hssio_state(2),
      I1 => hssio_state(8),
      I2 => hssio_state(3),
      I3 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\,
      I4 => hssio_state(7),
      I5 => hssio_state(5),
      O => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_2_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.pll0_rst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEEF"
    )
        port map (
      I0 => hssio_state(0),
      I1 => hssio_state(1),
      I2 => hssio_state(2),
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\,
      I4 => hssio_state(5),
      I5 => hssio_state(7),
      O => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.pll0_rst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8F888"
    )
        port map (
      I0 => hssio_state(5),
      I1 => hssio_state(7),
      I2 => hssio_state(3),
      I3 => hssio_state(8),
      I4 => bsc_en_vtc_2,
      I5 => hssio_state(4),
      O => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_4_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.pll0_rst_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_1_n_0\,
      Q => \^pll0_rst_in\,
      S => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => hssio_state(4),
      I1 => bsc_en_vtc_2,
      I2 => hssio_state(8),
      I3 => hssio_state(3),
      I4 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      O => rst_seq_done
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEE9"
    )
        port map (
      I0 => hssio_state(1),
      I1 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5_n_0\,
      I2 => hssio_state(2),
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\,
      I4 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      I5 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\,
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hssio_state(2),
      I1 => hssio_state(5),
      I2 => hssio_state(7),
      I3 => hssio_state(1),
      I4 => hssio_state(0),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hssio_state(5),
      I1 => hssio_state(7),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => hssio_state(5),
      I1 => hssio_state(7),
      I2 => hssio_state(4),
      I3 => bsc_en_vtc_2,
      I4 => hssio_state(0),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE0"
    )
        port map (
      I0 => hssio_state(4),
      I1 => bsc_en_vtc_2,
      I2 => hssio_state(8),
      I3 => hssio_state(3),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_pll0lock_inst_n_9,
      Q => \^in0\,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => hssio_state(1),
      I1 => hssio_state(0),
      I2 => hssio_state(5),
      I3 => hssio_state(7),
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\,
      I5 => hssio_state(2),
      O => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_2_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_wait_pll0_fab_timeout_inst_n_4,
      Q => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFECE0"
    )
        port map (
      I0 => bsc_en_vtc_2,
      I1 => hssio_state(4),
      I2 => hssio_state(3),
      I3 => hssio_state(5),
      I4 => hssio_state(8),
      I5 => wait_pll_lock_timeout_i_4_n_0,
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => hssio_state(7),
      I1 => hssio_state(5),
      I2 => hssio_state(2),
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_7_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hssio_state(4),
      I1 => bsc_en_vtc_2,
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_pll0lock_inst_n_8,
      Q => timeout_cntr_rst,
      S => rst_in_sync
    );
\bs_rst_gen[0].bs_dly_rst_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(0),
      R => '0'
    );
\bs_rst_gen[0].bs_rst_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(0),
      R => '0'
    );
\bs_rst_gen[10].bs_dly_rst_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(10),
      R => '0'
    );
\bs_rst_gen[10].bs_rst_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(10),
      R => '0'
    );
\bs_rst_gen[11].bs_dly_rst_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(11),
      R => '0'
    );
\bs_rst_gen[11].bs_rst_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(11),
      R => '0'
    );
\bs_rst_gen[12].bs_dly_rst_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(12),
      R => '0'
    );
\bs_rst_gen[12].bs_rst_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(12),
      R => '0'
    );
\bs_rst_gen[13].bs_dly_rst_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(13),
      R => '0'
    );
\bs_rst_gen[13].bs_rst_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(13),
      R => '0'
    );
\bs_rst_gen[14].bs_dly_rst_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(14),
      R => '0'
    );
\bs_rst_gen[14].bs_rst_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(14),
      R => '0'
    );
\bs_rst_gen[15].bs_dly_rst_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(15),
      R => '0'
    );
\bs_rst_gen[15].bs_rst_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(15),
      R => '0'
    );
\bs_rst_gen[16].bs_dly_rst_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(16),
      R => '0'
    );
\bs_rst_gen[16].bs_rst_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(16),
      R => '0'
    );
\bs_rst_gen[17].bs_dly_rst_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(17),
      R => '0'
    );
\bs_rst_gen[17].bs_rst_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(17),
      R => '0'
    );
\bs_rst_gen[18].bs_dly_rst_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(18),
      R => '0'
    );
\bs_rst_gen[18].bs_rst_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(18),
      R => '0'
    );
\bs_rst_gen[19].bs_dly_rst_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(19),
      R => '0'
    );
\bs_rst_gen[19].bs_rst_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(19),
      R => '0'
    );
\bs_rst_gen[1].bs_dly_rst_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(1),
      R => '0'
    );
\bs_rst_gen[1].bs_rst_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(1),
      R => '0'
    );
\bs_rst_gen[20].bs_dly_rst_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(20),
      R => '0'
    );
\bs_rst_gen[20].bs_rst_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(20),
      R => '0'
    );
\bs_rst_gen[21].bs_dly_rst_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(21),
      R => '0'
    );
\bs_rst_gen[21].bs_rst_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(21),
      R => '0'
    );
\bs_rst_gen[22].bs_dly_rst_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(22),
      R => '0'
    );
\bs_rst_gen[22].bs_rst_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(22),
      R => '0'
    );
\bs_rst_gen[23].bs_dly_rst_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(23),
      R => '0'
    );
\bs_rst_gen[23].bs_rst_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(23),
      R => '0'
    );
\bs_rst_gen[24].bs_dly_rst_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(24),
      R => '0'
    );
\bs_rst_gen[24].bs_rst_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(24),
      R => '0'
    );
\bs_rst_gen[25].bs_dly_rst_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(25),
      R => '0'
    );
\bs_rst_gen[25].bs_rst_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(25),
      R => '0'
    );
\bs_rst_gen[26].bs_dly_rst_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(26),
      R => '0'
    );
\bs_rst_gen[26].bs_rst_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(26),
      R => '0'
    );
\bs_rst_gen[27].bs_dly_rst_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(27),
      R => '0'
    );
\bs_rst_gen[27].bs_rst_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(27),
      R => '0'
    );
\bs_rst_gen[28].bs_dly_rst_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(28),
      R => '0'
    );
\bs_rst_gen[28].bs_rst_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(28),
      R => '0'
    );
\bs_rst_gen[29].bs_dly_rst_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(29),
      R => '0'
    );
\bs_rst_gen[29].bs_rst_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(29),
      R => '0'
    );
\bs_rst_gen[2].bs_dly_rst_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(2),
      R => '0'
    );
\bs_rst_gen[2].bs_rst_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(2),
      R => '0'
    );
\bs_rst_gen[30].bs_dly_rst_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(30),
      R => '0'
    );
\bs_rst_gen[30].bs_rst_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(30),
      R => '0'
    );
\bs_rst_gen[31].bs_dly_rst_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(31),
      R => '0'
    );
\bs_rst_gen[31].bs_rst_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(31),
      R => '0'
    );
\bs_rst_gen[32].bs_dly_rst_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(32),
      R => '0'
    );
\bs_rst_gen[32].bs_rst_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(32),
      R => '0'
    );
\bs_rst_gen[33].bs_dly_rst_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(33),
      R => '0'
    );
\bs_rst_gen[33].bs_rst_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(33),
      R => '0'
    );
\bs_rst_gen[34].bs_dly_rst_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(34),
      R => '0'
    );
\bs_rst_gen[34].bs_rst_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(34),
      R => '0'
    );
\bs_rst_gen[35].bs_dly_rst_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(35),
      R => '0'
    );
\bs_rst_gen[35].bs_rst_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(35),
      R => '0'
    );
\bs_rst_gen[36].bs_dly_rst_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(36),
      R => '0'
    );
\bs_rst_gen[36].bs_rst_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(36),
      R => '0'
    );
\bs_rst_gen[37].bs_dly_rst_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(37),
      R => '0'
    );
\bs_rst_gen[37].bs_rst_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(37),
      R => '0'
    );
\bs_rst_gen[38].bs_dly_rst_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(38),
      R => '0'
    );
\bs_rst_gen[38].bs_rst_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(38),
      R => '0'
    );
\bs_rst_gen[39].bs_dly_rst_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(39),
      R => '0'
    );
\bs_rst_gen[39].bs_rst_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(39),
      R => '0'
    );
\bs_rst_gen[3].bs_dly_rst_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(3),
      R => '0'
    );
\bs_rst_gen[3].bs_rst_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(3),
      R => '0'
    );
\bs_rst_gen[40].bs_dly_rst_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(40),
      R => '0'
    );
\bs_rst_gen[40].bs_rst_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(40),
      R => '0'
    );
\bs_rst_gen[41].bs_dly_rst_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(41),
      R => '0'
    );
\bs_rst_gen[41].bs_rst_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(41),
      R => '0'
    );
\bs_rst_gen[42].bs_dly_rst_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(42),
      R => '0'
    );
\bs_rst_gen[42].bs_rst_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(42),
      R => '0'
    );
\bs_rst_gen[43].bs_dly_rst_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(43),
      R => '0'
    );
\bs_rst_gen[43].bs_rst_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(43),
      R => '0'
    );
\bs_rst_gen[44].bs_dly_rst_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(44),
      R => '0'
    );
\bs_rst_gen[44].bs_rst_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(44),
      R => '0'
    );
\bs_rst_gen[45].bs_dly_rst_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(45),
      R => '0'
    );
\bs_rst_gen[45].bs_rst_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(45),
      R => '0'
    );
\bs_rst_gen[46].bs_dly_rst_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(46),
      R => '0'
    );
\bs_rst_gen[46].bs_rst_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(46),
      R => '0'
    );
\bs_rst_gen[47].bs_dly_rst_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(47),
      R => '0'
    );
\bs_rst_gen[47].bs_rst_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(47),
      R => '0'
    );
\bs_rst_gen[48].bs_dly_rst_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(48),
      R => '0'
    );
\bs_rst_gen[48].bs_rst_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(48),
      R => '0'
    );
\bs_rst_gen[49].bs_dly_rst_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(49),
      R => '0'
    );
\bs_rst_gen[49].bs_rst_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(49),
      R => '0'
    );
\bs_rst_gen[4].bs_dly_rst_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(4),
      R => '0'
    );
\bs_rst_gen[4].bs_rst_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(4),
      R => '0'
    );
\bs_rst_gen[50].bs_dly_rst_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(50),
      R => '0'
    );
\bs_rst_gen[50].bs_rst_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(50),
      R => '0'
    );
\bs_rst_gen[51].bs_dly_rst_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(51),
      R => '0'
    );
\bs_rst_gen[51].bs_rst_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(51),
      R => '0'
    );
\bs_rst_gen[5].bs_dly_rst_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(5),
      R => '0'
    );
\bs_rst_gen[5].bs_rst_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(5),
      R => '0'
    );
\bs_rst_gen[6].bs_dly_rst_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(6),
      R => '0'
    );
\bs_rst_gen[6].bs_rst_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(6),
      R => '0'
    );
\bs_rst_gen[7].bs_dly_rst_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(7),
      R => '0'
    );
\bs_rst_gen[7].bs_rst_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(7),
      R => '0'
    );
\bs_rst_gen[8].bs_dly_rst_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(8),
      R => '0'
    );
\bs_rst_gen[8].bs_rst_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(8),
      R => '0'
    );
\bs_rst_gen[9].bs_dly_rst_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(9),
      R => '0'
    );
\bs_rst_gen[9].bs_rst_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(9),
      R => '0'
    );
\bs_rst_int_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(0),
      Q => bs_rst_int_r(0),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(10),
      Q => bs_rst_int_r(10),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(11),
      Q => bs_rst_int_r(11),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(12),
      Q => bs_rst_int_r(12),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(13),
      Q => bs_rst_int_r(13),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(14),
      Q => bs_rst_int_r(14),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(15),
      Q => bs_rst_int_r(15),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(16),
      Q => bs_rst_int_r(16),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(17),
      Q => bs_rst_int_r(17),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(18),
      Q => bs_rst_int_r(18),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(19),
      Q => bs_rst_int_r(19),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(1),
      Q => bs_rst_int_r(1),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(20),
      Q => bs_rst_int_r(20),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(21),
      Q => bs_rst_int_r(21),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(22),
      Q => bs_rst_int_r(22),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(23),
      Q => bs_rst_int_r(23),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(24),
      Q => bs_rst_int_r(24),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(25),
      Q => bs_rst_int_r(25),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(26),
      Q => bs_rst_int_r(26),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(27),
      Q => bs_rst_int_r(27),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(28),
      Q => bs_rst_int_r(28),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(29),
      Q => bs_rst_int_r(29),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(2),
      Q => bs_rst_int_r(2),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(30),
      Q => bs_rst_int_r(30),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(31),
      Q => bs_rst_int_r(31),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[32]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(32),
      Q => bs_rst_int_r(32),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[33]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(33),
      Q => bs_rst_int_r(33),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[34]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(34),
      Q => bs_rst_int_r(34),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[35]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(35),
      Q => bs_rst_int_r(35),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[36]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(36),
      Q => bs_rst_int_r(36),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[37]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(37),
      Q => bs_rst_int_r(37),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[38]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(38),
      Q => bs_rst_int_r(38),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[39]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(39),
      Q => bs_rst_int_r(39),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(3),
      Q => bs_rst_int_r(3),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[40]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(40),
      Q => bs_rst_int_r(40),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[41]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(41),
      Q => bs_rst_int_r(41),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[42]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(42),
      Q => bs_rst_int_r(42),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[43]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(43),
      Q => bs_rst_int_r(43),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[44]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(44),
      Q => bs_rst_int_r(44),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[45]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(45),
      Q => bs_rst_int_r(45),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[46]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(46),
      Q => bs_rst_int_r(46),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[47]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(47),
      Q => bs_rst_int_r(47),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[48]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(48),
      Q => bs_rst_int_r(48),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[49]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(49),
      Q => bs_rst_int_r(49),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(4),
      Q => bs_rst_int_r(4),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[50]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(50),
      Q => bs_rst_int_r(50),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[51]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(51),
      Q => bs_rst_int_r(51),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(5),
      Q => bs_rst_int_r(5),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(6),
      Q => bs_rst_int_r(6),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(7),
      Q => bs_rst_int_r(7),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(8),
      Q => bs_rst_int_r(8),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(9),
      Q => bs_rst_int_r(9),
      S => bs_rst_dphy_sync
    );
\hssio_state_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => hssio_state(0),
      I1 => hssio_state(1),
      I2 => hssio_state(2),
      I3 => hssio_state(3),
      O => \hssio_state_inferred__3/i__n_0\
    );
\hssio_state_inferred__3/i___0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => hssio_state(0),
      I1 => hssio_state(1),
      I2 => hssio_state(2),
      I3 => hssio_state(3),
      O => \hssio_state_inferred__3/i___0_n_0\
    );
\hssio_state_inferred__3/i___1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => hssio_state(4),
      I1 => hssio_state(5),
      I2 => bsc_en_vtc_2,
      I3 => hssio_state(7),
      I4 => hssio_state(8),
      O => \hssio_state_inferred__3/i___1_n_0\
    );
\hssio_state_inferred__3/i___2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => hssio_state(4),
      I1 => hssio_state(5),
      I2 => bsc_en_vtc_2,
      I3 => hssio_state(7),
      I4 => hssio_state(8),
      O => \hssio_state_inferred__3/i___2_n_0\
    );
\hssio_state_inferred__3/i___3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \hssio_state_inferred__3/i__n_0\,
      I1 => \hssio_state_inferred__3/i___0_n_0\,
      I2 => \hssio_state_inferred__3/i___1_n_0\,
      I3 => \hssio_state_inferred__3/i___2_n_0\,
      O => \hssio_state_inferred__3/i___3_n_0\
    );
\pll0_fab_clk_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(0),
      O => p_0_in(0)
    );
\pll0_fab_clk_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(0),
      I1 => \pll0_fab_clk_cntr_reg__0\(1),
      O => p_0_in(1)
    );
\pll0_fab_clk_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(0),
      I1 => \pll0_fab_clk_cntr_reg__0\(1),
      I2 => \pll0_fab_clk_cntr_reg__0\(2),
      O => p_0_in(2)
    );
\pll0_fab_clk_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(1),
      I1 => \pll0_fab_clk_cntr_reg__0\(0),
      I2 => \pll0_fab_clk_cntr_reg__0\(2),
      I3 => \pll0_fab_clk_cntr_reg__0\(3),
      O => p_0_in(3)
    );
\pll0_fab_clk_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(2),
      I1 => \pll0_fab_clk_cntr_reg__0\(0),
      I2 => \pll0_fab_clk_cntr_reg__0\(1),
      I3 => \pll0_fab_clk_cntr_reg__0\(3),
      I4 => \pll0_fab_clk_cntr_reg__0\(4),
      O => p_0_in(4)
    );
\pll0_fab_clk_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(3),
      I1 => \pll0_fab_clk_cntr_reg__0\(1),
      I2 => \pll0_fab_clk_cntr_reg__0\(0),
      I3 => \pll0_fab_clk_cntr_reg__0\(2),
      I4 => \pll0_fab_clk_cntr_reg__0\(4),
      I5 => \pll0_fab_clk_cntr_reg__0\(5),
      O => p_0_in(5)
    );
\pll0_fab_clk_cntr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pll0_fab_clk_cntr[6]_i_4_n_0\,
      I1 => \pll0_fab_clk_cntr_reg__0\(5),
      I2 => pll0_fab_clk_cntr_reg(6),
      O => p_0_in(6)
    );
\pll0_fab_clk_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(3),
      I1 => \pll0_fab_clk_cntr_reg__0\(2),
      I2 => \pll0_fab_clk_cntr_reg__0\(5),
      I3 => \pll0_fab_clk_cntr_reg__0\(4),
      I4 => \pll0_fab_clk_cntr_reg__0\(1),
      I5 => \pll0_fab_clk_cntr_reg__0\(0),
      O => \pll0_fab_clk_cntr[6]_i_3_n_0\
    );
\pll0_fab_clk_cntr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(4),
      I1 => \pll0_fab_clk_cntr_reg__0\(2),
      I2 => \pll0_fab_clk_cntr_reg__0\(0),
      I3 => \pll0_fab_clk_cntr_reg__0\(1),
      I4 => \pll0_fab_clk_cntr_reg__0\(3),
      O => \pll0_fab_clk_cntr[6]_i_4_n_0\
    );
\pll0_fab_clk_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => p_0_in(0),
      Q => \pll0_fab_clk_cntr_reg__0\(0),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => p_0_in(1),
      Q => \pll0_fab_clk_cntr_reg__0\(1),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => p_0_in(2),
      Q => \pll0_fab_clk_cntr_reg__0\(2),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => p_0_in(3),
      Q => \pll0_fab_clk_cntr_reg__0\(3),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => p_0_in(4),
      Q => \pll0_fab_clk_cntr_reg__0\(4),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => p_0_in(5),
      Q => \pll0_fab_clk_cntr_reg__0\(5),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => p_0_in(6),
      Q => pll0_fab_clk_cntr_reg(6),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
sync_cell_bs_rst_dphy_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_0
     port map (
      SS(0) => bs_rst_dphy_sync,
      bs_rst_dphy_in => bs_rst_dphy_in,
      riu_clk => riu_clk
    );
sync_cell_dly_rdy_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_1
     port map (
      D(0) => p_0_in_0(6),
      \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\ => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_0\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_1\ => \GEN_RIU_NOT_FROM_PLL.pll0_rst_i_2_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ => wait_pll_lock_timeout_reg_n_0,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\ => sync_cell_dly_rdy_inst_n_4,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\ => \hssio_state_inferred__3/i___3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\ => locked,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_7_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ => sync_cell_wait_pll0_fab_timeout_inst_n_2,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      Q(6) => hssio_state(7),
      Q(5) => bsc_en_vtc_2,
      Q(4 downto 3) => hssio_state(5 downto 4),
      Q(2 downto 0) => hssio_state(2 downto 0),
      bsc_en_vtc => bsc_en_vtc,
      dly_rdy_bsc0 => dly_rdy_bsc0,
      n0_vtc_rdy_out => n0_vtc_rdy_out,
      \out\ => all_bsc_dly_rdy,
      riu_clk => riu_clk,
      \sync_flop_1_reg[0]_0\ => sync_cell_dly_rdy_inst_n_3,
      timeout_cntr_rst_1 => timeout_cntr_rst_1
    );
sync_cell_mult_intf_lock_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_2
     port map (
      multi_intf_lock_in => multi_intf_lock_in,
      riu_clk => riu_clk
    );
sync_cell_pll0lock_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_3
     port map (
      D(5 downto 4) => p_0_in_0(8 downto 7),
      D(3 downto 1) => p_0_in_0(4 downto 2),
      D(0) => p_0_in_0(0),
      \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\ => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]_0\ => sync_cell_dly_rdy_inst_n_3,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\ => wait_pll_lock_timeout_reg_n_0,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\ => sync_cell_pll0lock_inst_n_7,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]_0\ => \hssio_state_inferred__3/i___3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ => wait_pll0_x_fab_clk_timeout_sync,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ => all_bsc_dly_rdy,
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ => sync_cell_pll0lock_inst_n_8,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4_n_0\,
      Q(7 downto 6) => hssio_state(8 downto 7),
      Q(5) => bsc_en_vtc_2,
      Q(4 downto 0) => hssio_state(5 downto 1),
      bs_dly_rst => bs_dly_rst,
      in0 => \^in0\,
      n0_vtc_rdy_out => n0_vtc_rdy_out,
      \out\ => locked,
      pll0_locked_out => pll0_locked_out,
      riu_clk => riu_clk,
      rst_seq_done => rst_seq_done,
      \sync_flop_1_reg[0]_0\ => sync_cell_pll0lock_inst_n_9,
      \sync_flop_1_reg[0]_1\ => sync_cell_pll0lock_inst_n_10,
      timeout_cntr_rst => timeout_cntr_rst,
      timeout_cntr_rst_1 => timeout_cntr_rst_1
    );
sync_cell_rst_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_4
     port map (
      \out\ => rst_in_sync,
      riu_clk => riu_clk,
      rst => rst
    );
sync_cell_start_fab_cntr_pll0_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_5
     port map (
      Q(0) => pll0_fab_clk_cntr_reg(6),
      SR(0) => sync_cell_start_fab_cntr_pll0_inst_n_0,
      in0(0) => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\,
      pll0_clkout0_out => pll0_clkout0_out,
      \pll0_fab_clk_cntr_reg[0]\ => \pll0_fab_clk_cntr[6]_i_3_n_0\
    );
sync_cell_wait_pll0_fab_timeout_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell_6
     port map (
      D(0) => p_0_in_0(5),
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ => sync_cell_wait_pll0_fab_timeout_inst_n_4,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\ => \hssio_state_inferred__3/i___3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_0\ => all_bsc_dly_rdy,
      \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg\ => locked,
      \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg_0\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      \GEN_RIU_NOT_FROM_PLL.pll0_clkoutphy_en_reg_1\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\ => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_2_n_0\,
      \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_0\ => sync_cell_pll0lock_inst_n_7,
      \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_1\(0) => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\,
      Q(4) => hssio_state(8),
      Q(3) => bsc_en_vtc_2,
      Q(2 downto 0) => hssio_state(5 downto 3),
      in0(0) => wait_pll0_x_fab_clk_timeout,
      \out\ => wait_pll0_x_fab_clk_timeout_sync,
      pll0_clkoutphy_en_in => \^pll0_clkoutphy_en_in\,
      riu_clk => riu_clk,
      \sync_flop_1_reg[0]_0\ => sync_cell_wait_pll0_fab_timeout_inst_n_2,
      \sync_flop_1_reg[0]_1\ => sync_cell_wait_pll0_fab_timeout_inst_n_3
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => timeout_cntr_reg(0),
      I1 => timeout_cntr_reg(1),
      I2 => \timeout_cntr[0]_i_3_n_0\,
      I3 => \timeout_cntr[0]_i_4_n_0\,
      I4 => \timeout_cntr[0]_i_5_n_0\,
      O => timeout_cntr
    );
\timeout_cntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => timeout_cntr_reg(6),
      I1 => timeout_cntr_reg(7),
      I2 => timeout_cntr_reg(4),
      I3 => timeout_cntr_reg(5),
      I4 => timeout_cntr_reg(3),
      I5 => timeout_cntr_reg(2),
      O => \timeout_cntr[0]_i_3_n_0\
    );
\timeout_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => timeout_cntr_reg(18),
      I1 => timeout_cntr_reg(19),
      I2 => timeout_cntr_reg(16),
      I3 => timeout_cntr_reg(17),
      I4 => timeout_cntr_reg(15),
      I5 => timeout_cntr_reg(14),
      O => \timeout_cntr[0]_i_4_n_0\
    );
\timeout_cntr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => timeout_cntr_reg(12),
      I1 => timeout_cntr_reg(13),
      I2 => timeout_cntr_reg(10),
      I3 => timeout_cntr_reg(11),
      I4 => timeout_cntr_reg(8),
      I5 => timeout_cntr_reg(9),
      O => \timeout_cntr[0]_i_5_n_0\
    );
\timeout_cntr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout_cntr_reg(0),
      O => \timeout_cntr[0]_i_6_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_15\,
      Q => timeout_cntr_reg(0),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \timeout_cntr_reg[0]_i_2_n_0\,
      CO(6) => \timeout_cntr_reg[0]_i_2_n_1\,
      CO(5) => \timeout_cntr_reg[0]_i_2_n_2\,
      CO(4) => \timeout_cntr_reg[0]_i_2_n_3\,
      CO(3) => \timeout_cntr_reg[0]_i_2_n_4\,
      CO(2) => \timeout_cntr_reg[0]_i_2_n_5\,
      CO(1) => \timeout_cntr_reg[0]_i_2_n_6\,
      CO(0) => \timeout_cntr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \timeout_cntr_reg[0]_i_2_n_8\,
      O(6) => \timeout_cntr_reg[0]_i_2_n_9\,
      O(5) => \timeout_cntr_reg[0]_i_2_n_10\,
      O(4) => \timeout_cntr_reg[0]_i_2_n_11\,
      O(3) => \timeout_cntr_reg[0]_i_2_n_12\,
      O(2) => \timeout_cntr_reg[0]_i_2_n_13\,
      O(1) => \timeout_cntr_reg[0]_i_2_n_14\,
      O(0) => \timeout_cntr_reg[0]_i_2_n_15\,
      S(7 downto 1) => timeout_cntr_reg(7 downto 1),
      S(0) => \timeout_cntr[0]_i_6_n_0\
    );
\timeout_cntr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_13\,
      Q => timeout_cntr_reg(10),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_12\,
      Q => timeout_cntr_reg(11),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_11\,
      Q => timeout_cntr_reg(12),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_10\,
      Q => timeout_cntr_reg(13),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_9\,
      Q => timeout_cntr_reg(14),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_8\,
      Q => timeout_cntr_reg(15),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_15\,
      Q => timeout_cntr_reg(16),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \timeout_cntr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_timeout_cntr_reg[16]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \timeout_cntr_reg[16]_i_1_n_5\,
      CO(1) => \timeout_cntr_reg[16]_i_1_n_6\,
      CO(0) => \timeout_cntr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_timeout_cntr_reg[16]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \timeout_cntr_reg[16]_i_1_n_12\,
      O(2) => \timeout_cntr_reg[16]_i_1_n_13\,
      O(1) => \timeout_cntr_reg[16]_i_1_n_14\,
      O(0) => \timeout_cntr_reg[16]_i_1_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => timeout_cntr_reg(19 downto 16)
    );
\timeout_cntr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_14\,
      Q => timeout_cntr_reg(17),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_13\,
      Q => timeout_cntr_reg(18),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_12\,
      Q => timeout_cntr_reg(19),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_14\,
      Q => timeout_cntr_reg(1),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_13\,
      Q => timeout_cntr_reg(2),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_12\,
      Q => timeout_cntr_reg(3),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_11\,
      Q => timeout_cntr_reg(4),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_10\,
      Q => timeout_cntr_reg(5),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_9\,
      Q => timeout_cntr_reg(6),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_8\,
      Q => timeout_cntr_reg(7),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_15\,
      Q => timeout_cntr_reg(8),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \timeout_cntr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \timeout_cntr_reg[8]_i_1_n_0\,
      CO(6) => \timeout_cntr_reg[8]_i_1_n_1\,
      CO(5) => \timeout_cntr_reg[8]_i_1_n_2\,
      CO(4) => \timeout_cntr_reg[8]_i_1_n_3\,
      CO(3) => \timeout_cntr_reg[8]_i_1_n_4\,
      CO(2) => \timeout_cntr_reg[8]_i_1_n_5\,
      CO(1) => \timeout_cntr_reg[8]_i_1_n_6\,
      CO(0) => \timeout_cntr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \timeout_cntr_reg[8]_i_1_n_8\,
      O(6) => \timeout_cntr_reg[8]_i_1_n_9\,
      O(5) => \timeout_cntr_reg[8]_i_1_n_10\,
      O(4) => \timeout_cntr_reg[8]_i_1_n_11\,
      O(3) => \timeout_cntr_reg[8]_i_1_n_12\,
      O(2) => \timeout_cntr_reg[8]_i_1_n_13\,
      O(1) => \timeout_cntr_reg[8]_i_1_n_14\,
      O(0) => \timeout_cntr_reg[8]_i_1_n_15\,
      S(7 downto 0) => timeout_cntr_reg(15 downto 8)
    );
\timeout_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_14\,
      Q => timeout_cntr_reg(9),
      R => timeout_cntr_rst
    );
wait_pll0_x_fab_clk_timeout_reg: unisim.vcomponents.FDRE
     port map (
      C => pll0_clkout0_out,
      CE => '1',
      D => pll0_fab_clk_cntr_reg(6),
      Q => wait_pll0_x_fab_clk_timeout,
      R => '0'
    );
wait_pll_lock_timeout_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => wait_pll_lock_timeout_reg_n_0,
      I1 => wait_pll_lock_timeout_i_2_n_0,
      I2 => wait_pll_lock_timeout_i_3_n_0,
      I3 => hssio_state(2),
      I4 => wait_pll_lock_timeout_i_4_n_0,
      I5 => timeout_cntr_rst,
      O => wait_pll_lock_timeout_i_1_n_0
    );
wait_pll_lock_timeout_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => hssio_state(1),
      I1 => hssio_state(0),
      I2 => hssio_state(7),
      I3 => hssio_state(5),
      O => wait_pll_lock_timeout_i_10_n_0
    );
wait_pll_lock_timeout_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => wait_pll_lock_timeout_i_5_n_0,
      I1 => wait_pll_lock_timeout_i_6_n_0,
      I2 => wait_pll_lock_timeout_i_7_n_0,
      I3 => wait_pll_lock_timeout_i_8_n_0,
      I4 => wait_pll_lock_timeout_i_9_n_0,
      I5 => wait_pll_lock_timeout_i_10_n_0,
      O => wait_pll_lock_timeout_i_2_n_0
    );
wait_pll_lock_timeout_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hssio_state(7),
      I1 => hssio_state(5),
      I2 => hssio_state(4),
      I3 => bsc_en_vtc_2,
      I4 => hssio_state(3),
      I5 => hssio_state(8),
      O => wait_pll_lock_timeout_i_3_n_0
    );
wait_pll_lock_timeout_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hssio_state(0),
      I1 => hssio_state(1),
      O => wait_pll_lock_timeout_i_4_n_0
    );
wait_pll_lock_timeout_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout_cntr_reg(0),
      I1 => timeout_cntr_reg(1),
      O => wait_pll_lock_timeout_i_5_n_0
    );
wait_pll_lock_timeout_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => timeout_cntr_reg(16),
      I1 => timeout_cntr_reg(17),
      I2 => timeout_cntr_reg(14),
      I3 => timeout_cntr_reg(15),
      I4 => timeout_cntr_reg(19),
      I5 => timeout_cntr_reg(18),
      O => wait_pll_lock_timeout_i_6_n_0
    );
wait_pll_lock_timeout_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => timeout_cntr_reg(4),
      I1 => timeout_cntr_reg(5),
      I2 => timeout_cntr_reg(2),
      I3 => timeout_cntr_reg(3),
      I4 => timeout_cntr_reg(7),
      I5 => timeout_cntr_reg(6),
      O => wait_pll_lock_timeout_i_7_n_0
    );
wait_pll_lock_timeout_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => timeout_cntr_reg(10),
      I1 => timeout_cntr_reg(11),
      I2 => timeout_cntr_reg(9),
      I3 => timeout_cntr_reg(8),
      I4 => timeout_cntr_reg(13),
      I5 => timeout_cntr_reg(12),
      O => wait_pll_lock_timeout_i_8_n_0
    );
wait_pll_lock_timeout_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hssio_state(4),
      I1 => bsc_en_vtc_2,
      I2 => hssio_state(3),
      I3 => hssio_state(8),
      I4 => hssio_state(2),
      O => wait_pll_lock_timeout_i_9_n_0
    );
wait_pll_lock_timeout_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => wait_pll_lock_timeout_i_1_n_0,
      Q => wait_pll_lock_timeout_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_clk_lane is
  port (
    \out\ : out STD_LOGIC;
    cl_rxclkactivehs_reg_0 : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_en_hs_rx_term_reg_0 : out STD_LOGIC;
    cl_init_done_coreclk_reg_0 : out STD_LOGIC;
    cl_init_done_coreclk_reg_1 : out STD_LOGIC;
    cl_rxclkactivehs_reg_1 : out STD_LOGIC;
    cl_rxclkactivehs_reg_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bit_slc_rst : out STD_LOGIC;
    \reset_pulse_extsn_cntr_r_reg[2]\ : out STD_LOGIC;
    rx_cl_lp_dn : in STD_LOGIC;
    rx_cl_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_rst : in STD_LOGIC;
    \cl_rx_state_reg[1]_0\ : in STD_LOGIC;
    dl_en_hs_lpn_reg : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_cl_disable_ibuf_r : in STD_LOGIC;
    en_falling_edge_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_clk_lane : entity is "mipi_dphy_v4_2_0_csi_rx_clk_lane";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_clk_lane;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_clk_lane is
  signal cl_en_hs_rx_term_i_1_n_0 : STD_LOGIC;
  signal \^cl_en_hs_rx_term_reg_0\ : STD_LOGIC;
  signal cl_init_done_coreclk_i_1_n_0 : STD_LOGIC;
  signal cl_init_done_coreclk_i_3_n_0 : STD_LOGIC;
  signal cl_init_done_coreclk_i_4_n_0 : STD_LOGIC;
  signal cl_init_done_coreclk_i_5_n_0 : STD_LOGIC;
  signal cl_init_done_coreclk_i_6_n_0 : STD_LOGIC;
  signal \^cl_init_done_coreclk_reg_0\ : STD_LOGIC;
  signal \^cl_init_done_coreclk_reg_1\ : STD_LOGIC;
  signal cl_init_done_div4clk_i_1_n_0 : STD_LOGIC;
  signal cl_init_done_div4clk_i_2_n_0 : STD_LOGIC;
  signal cl_init_done_div4clk_i_3_n_0 : STD_LOGIC;
  signal cl_rx_state : STD_LOGIC;
  signal \cl_rx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \cl_rx_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cl_rx_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \cl_rx_state_reg_n_0_[2]\ : STD_LOGIC;
  signal cl_rxclkactivehs1_out : STD_LOGIC;
  signal \^cl_rxclkactivehs_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of cl_rxclkactivehs_reg_0 : signal is "true";
  signal cl_status_reg_bit_4 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of cl_status_reg_bit_4 : signal is std.standard.true;
  signal \cl_status_reg_bit_4__0\ : STD_LOGIC;
  signal cl_status_reg_bit_4_i_3_n_0 : STD_LOGIC;
  signal \^cl_stopstate\ : STD_LOGIC;
  signal falling_edge_rx_cl_disable_ibuf_c : STD_LOGIC;
  signal \init_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \init_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \init_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \init_count[0]_i_6_n_0\ : STD_LOGIC;
  signal init_count_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \init_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \init_count_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal lp_00_r : STD_LOGIC;
  signal lp_00_r_i_2_n_0 : STD_LOGIC;
  signal lp_01_r : STD_LOGIC;
  signal lp_01_r_i_1_n_0 : STD_LOGIC;
  signal lp_10_r : STD_LOGIC;
  signal lp_10_r_i_1_n_0 : STD_LOGIC;
  signal lp_11_r : STD_LOGIC;
  signal lp_11_r_dly : STD_LOGIC;
  signal lp_11_r_i_1_n_0 : STD_LOGIC;
  signal lp_11_r_nxt : STD_LOGIC;
  signal lp_11_r_reg_n_0 : STD_LOGIC;
  signal lp_st_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \lp_st_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal lp_st_dup : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync0_i_n_3 : STD_LOGIC;
  signal lp_state_sync0_i_n_4 : STD_LOGIC;
  signal lp_state_sync0_i_n_5 : STD_LOGIC;
  signal lp_state_sync0_i_n_6 : STD_LOGIC;
  signal lp_state_sync0_i_n_7 : STD_LOGIC;
  signal lp_state_sync0_i_n_8 : STD_LOGIC;
  signal lp_state_sync0_i_n_9 : STD_LOGIC;
  signal lp_state_sync1_i_n_1 : STD_LOGIC;
  signal lp_state_sync1_i_n_2 : STD_LOGIC;
  signal lp_state_sync1_i_n_6 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute DONT_TOUCH of \out\ : signal is std.standard.true;
  signal p_0_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \reset_pulse_extsn_cntr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_init_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_init_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bit_slc_rst_INST_0 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of cl_init_done_coreclk_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of cl_init_done_coreclk_i_6 : label is "soft_lutpair6";
  attribute DONT_TOUCH of cl_init_done_div4clk_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of cl_init_done_div4clk_reg : label is "yes";
  attribute SOFT_HLUTNM of \cl_rx_state[1]_i_1\ : label is "soft_lutpair8";
  attribute KEEP of cl_rxclkactivehs_reg : label is "yes";
  attribute SOFT_HLUTNM of cl_status_reg_bit_4_i_3 : label is "soft_lutpair7";
  attribute DONT_TOUCH of cl_status_reg_bit_4_reg : label is std.standard.true;
  attribute KEEP of cl_status_reg_bit_4_reg : label is "yes";
  attribute SOFT_HLUTNM of dl_en_hs_rx_term_i_6 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \init_count[0]_i_6\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \init_count_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \init_count_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \init_count_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of lp_00_r_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of lp_01_r_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of lp_10_r_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of lp_11_r_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \reset_pulse_extsn_cntr_r[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \reset_pulse_extsn_cntr_r[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \reset_pulse_extsn_cntr_r[3]_i_2\ : label is "soft_lutpair10";
begin
  cl_en_hs_rx_term_reg_0 <= \^cl_en_hs_rx_term_reg_0\;
  cl_init_done_coreclk_reg_0 <= \^cl_init_done_coreclk_reg_0\;
  cl_init_done_coreclk_reg_1 <= \^cl_init_done_coreclk_reg_1\;
  cl_rxclkactivehs_reg_0 <= \^cl_rxclkactivehs_reg_0\;
  cl_stopstate <= \^cl_stopstate\;
  \out\ <= \^out\;
bit_slc_rst_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => rx_cl_disable_ibuf_r,
      I1 => \^cl_en_hs_rx_term_reg_0\,
      I2 => en_falling_edge_r_reg,
      O => bit_slc_rst
    );
cl_en_hs_rx_term_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002800"
    )
        port map (
      I0 => lp_11_r_reg_n_0,
      I1 => \cl_rx_state_reg_n_0_[1]\,
      I2 => \cl_rx_state_reg_n_0_[0]\,
      I3 => \cl_rx_state_reg_n_0_[2]\,
      I4 => \^cl_init_done_coreclk_reg_0\,
      I5 => \^cl_en_hs_rx_term_reg_0\,
      O => cl_en_hs_rx_term_i_1_n_0
    );
cl_en_hs_rx_term_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_en_hs_rx_term_i_1_n_0,
      Q => \^cl_en_hs_rx_term_reg_0\,
      S => core_rst
    );
cl_init_done_coreclk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \^cl_init_done_coreclk_reg_1\,
      I1 => lp_state_sync1_i_n_1,
      I2 => \cl_rx_state_reg_n_0_[1]\,
      I3 => \cl_rx_state_reg_n_0_[0]\,
      I4 => \cl_rx_state_reg_n_0_[2]\,
      O => cl_init_done_coreclk_i_1_n_0
    );
cl_init_done_coreclk_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => init_count_reg(12),
      I1 => init_count_reg(13),
      I2 => init_count_reg(8),
      I3 => init_count_reg(20),
      I4 => init_count_reg(16),
      I5 => init_count_reg(3),
      O => cl_init_done_coreclk_i_3_n_0
    );
cl_init_done_coreclk_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => cl_init_done_coreclk_i_5_n_0,
      I1 => cl_init_done_coreclk_i_6_n_0,
      I2 => \init_count[0]_i_5_n_0\,
      I3 => init_count_reg(4),
      I4 => init_count_reg(7),
      I5 => init_count_reg(14),
      O => cl_init_done_coreclk_i_4_n_0
    );
cl_init_done_coreclk_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_count_reg(11),
      I1 => init_count_reg(2),
      I2 => init_count_reg(17),
      I3 => init_count_reg(0),
      O => cl_init_done_coreclk_i_5_n_0
    );
cl_init_done_coreclk_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => init_count_reg(19),
      I1 => init_count_reg(6),
      I2 => init_count_reg(1),
      I3 => init_count_reg(15),
      O => cl_init_done_coreclk_i_6_n_0
    );
cl_init_done_coreclk_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_init_done_coreclk_i_1_n_0,
      Q => \^cl_init_done_coreclk_reg_1\,
      R => '0'
    );
cl_init_done_div4clk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[2]\,
      I1 => \cl_rx_state_reg_n_0_[0]\,
      I2 => \cl_rx_state_reg_n_0_[1]\,
      O => cl_init_done_div4clk_i_1_n_0
    );
cl_init_done_div4clk_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[1]\,
      I1 => \cl_rx_state_reg_n_0_[2]\,
      I2 => \cl_rx_state_reg_n_0_[0]\,
      I3 => lp_state_sync(1),
      I4 => lp_state_sync(0),
      I5 => lp_state_sync1_i_n_1,
      O => cl_init_done_div4clk_i_2_n_0
    );
cl_init_done_div4clk_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\,
      I1 => lp_state_sync1_i_n_1,
      O => cl_init_done_div4clk_i_3_n_0
    );
cl_init_done_div4clk_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => cl_init_done_div4clk_i_2_n_0,
      D => cl_init_done_div4clk_i_3_n_0,
      Q => \^out\,
      R => cl_init_done_div4clk_i_1_n_0
    );
\cl_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => cl_rx_state,
      I2 => \cl_rx_state_reg[1]_0\,
      I3 => \^cl_init_done_coreclk_reg_1\,
      I4 => \cl_rx_state_reg_n_0_[1]\,
      O => \cl_rx_state[1]_i_1_n_0\
    );
\cl_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => cl_rx_state,
      D => p_0_out(0),
      Q => \cl_rx_state_reg_n_0_[0]\,
      R => SR(0)
    );
\cl_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \cl_rx_state[1]_i_1_n_0\,
      Q => \cl_rx_state_reg_n_0_[1]\,
      R => core_rst
    );
\cl_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => cl_rx_state,
      D => p_0_out(2),
      Q => \cl_rx_state_reg_n_0_[2]\,
      R => SR(0)
    );
cl_rxclkactivehs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF20"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[1]\,
      I1 => \cl_rx_state_reg_n_0_[0]\,
      I2 => \cl_rx_state_reg_n_0_[2]\,
      I3 => \^cl_rxclkactivehs_reg_0\,
      I4 => lp_11_r_reg_n_0,
      I5 => \cl_rx_state_reg[1]_0\,
      O => cl_rxclkactivehs1_out
    );
cl_rxclkactivehs_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => cl_rxclkactivehs1_out,
      Q => \^cl_rxclkactivehs_reg_0\
    );
cl_status_reg_bit_4_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cl_rx_state_reg_n_0_[1]\,
      I1 => \cl_rx_state_reg_n_0_[0]\,
      O => cl_status_reg_bit_4_i_3_n_0
    );
cl_status_reg_bit_4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \cl_status_reg_bit_4__0\,
      Q => cl_status_reg_bit_4,
      R => SR(0)
    );
cl_stopstate_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync1_i_n_6,
      Q => \^cl_stopstate\,
      R => SR(0)
    );
dl_en_hs_lpn_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cl_rxclkactivehs_reg_0\,
      I1 => dl_en_hs_lpn_reg,
      O => cl_rxclkactivehs_reg_1
    );
\dl_en_hs_lpn_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cl_rxclkactivehs_reg_0\,
      I1 => dl_en_hs_lpn_reg_0,
      O => cl_rxclkactivehs_reg_2
    );
dl_en_hs_rx_term_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cl_init_done_coreclk_reg_1\,
      I1 => \cl_rx_state_reg[1]_0\,
      O => \^cl_init_done_coreclk_reg_0\
    );
en_falling_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFAAAAAAAA"
    )
        port map (
      I0 => falling_edge_rx_cl_disable_ibuf_c,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => en_falling_edge_r_reg,
      O => \reset_pulse_extsn_cntr_r_reg[2]\
    );
en_falling_edge_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_cl_disable_ibuf_r,
      I1 => \^cl_en_hs_rx_term_reg_0\,
      O => falling_edge_rx_cl_disable_ibuf_c
    );
\init_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => init_count_reg(14),
      I1 => init_count_reg(7),
      I2 => init_count_reg(4),
      I3 => \init_count[0]_i_5_n_0\,
      I4 => \init_count[0]_i_6_n_0\,
      I5 => cl_init_done_coreclk_i_3_n_0,
      O => \init_count[0]_i_3_n_0\
    );
\init_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_count_reg(0),
      O => \init_count[0]_i_4_n_0\
    );
\init_count[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => init_count_reg(10),
      I1 => init_count_reg(18),
      I2 => init_count_reg(9),
      I3 => init_count_reg(5),
      O => \init_count[0]_i_5_n_0\
    );
\init_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => init_count_reg(15),
      I1 => init_count_reg(1),
      I2 => init_count_reg(6),
      I3 => init_count_reg(19),
      I4 => cl_init_done_coreclk_i_5_n_0,
      O => \init_count[0]_i_6_n_0\
    );
\init_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_15\,
      Q => init_count_reg(0),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \init_count_reg[0]_i_2_n_0\,
      CO(6) => \init_count_reg[0]_i_2_n_1\,
      CO(5) => \init_count_reg[0]_i_2_n_2\,
      CO(4) => \init_count_reg[0]_i_2_n_3\,
      CO(3) => \init_count_reg[0]_i_2_n_4\,
      CO(2) => \init_count_reg[0]_i_2_n_5\,
      CO(1) => \init_count_reg[0]_i_2_n_6\,
      CO(0) => \init_count_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \init_count_reg[0]_i_2_n_8\,
      O(6) => \init_count_reg[0]_i_2_n_9\,
      O(5) => \init_count_reg[0]_i_2_n_10\,
      O(4) => \init_count_reg[0]_i_2_n_11\,
      O(3) => \init_count_reg[0]_i_2_n_12\,
      O(2) => \init_count_reg[0]_i_2_n_13\,
      O(1) => \init_count_reg[0]_i_2_n_14\,
      O(0) => \init_count_reg[0]_i_2_n_15\,
      S(7 downto 1) => init_count_reg(7 downto 1),
      S(0) => \init_count[0]_i_4_n_0\
    );
\init_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_13\,
      Q => init_count_reg(10),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_12\,
      Q => init_count_reg(11),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_11\,
      Q => init_count_reg(12),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_10\,
      Q => init_count_reg(13),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_9\,
      Q => init_count_reg(14),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_8\,
      Q => init_count_reg(15),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[16]_i_1_n_15\,
      Q => init_count_reg(16),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_init_count_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \init_count_reg[16]_i_1_n_4\,
      CO(2) => \init_count_reg[16]_i_1_n_5\,
      CO(1) => \init_count_reg[16]_i_1_n_6\,
      CO(0) => \init_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_init_count_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \init_count_reg[16]_i_1_n_11\,
      O(3) => \init_count_reg[16]_i_1_n_12\,
      O(2) => \init_count_reg[16]_i_1_n_13\,
      O(1) => \init_count_reg[16]_i_1_n_14\,
      O(0) => \init_count_reg[16]_i_1_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => init_count_reg(20 downto 16)
    );
\init_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[16]_i_1_n_14\,
      Q => init_count_reg(17),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[16]_i_1_n_13\,
      Q => init_count_reg(18),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[16]_i_1_n_12\,
      Q => init_count_reg(19),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_14\,
      Q => init_count_reg(1),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[16]_i_1_n_11\,
      Q => init_count_reg(20),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_13\,
      Q => init_count_reg(2),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_12\,
      Q => init_count_reg(3),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_11\,
      Q => init_count_reg(4),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_10\,
      Q => init_count_reg(5),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_9\,
      Q => init_count_reg(6),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[0]_i_2_n_8\,
      Q => init_count_reg(7),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_15\,
      Q => init_count_reg(8),
      R => cl_init_done_div4clk_i_1_n_0
    );
\init_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \init_count_reg[8]_i_1_n_0\,
      CO(6) => \init_count_reg[8]_i_1_n_1\,
      CO(5) => \init_count_reg[8]_i_1_n_2\,
      CO(4) => \init_count_reg[8]_i_1_n_3\,
      CO(3) => \init_count_reg[8]_i_1_n_4\,
      CO(2) => \init_count_reg[8]_i_1_n_5\,
      CO(1) => \init_count_reg[8]_i_1_n_6\,
      CO(0) => \init_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \init_count_reg[8]_i_1_n_8\,
      O(6) => \init_count_reg[8]_i_1_n_9\,
      O(5) => \init_count_reg[8]_i_1_n_10\,
      O(4) => \init_count_reg[8]_i_1_n_11\,
      O(3) => \init_count_reg[8]_i_1_n_12\,
      O(2) => \init_count_reg[8]_i_1_n_13\,
      O(1) => \init_count_reg[8]_i_1_n_14\,
      O(0) => \init_count_reg[8]_i_1_n_15\,
      S(7 downto 0) => init_count_reg(15 downto 8)
    );
\init_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => lp_state_sync1_i_n_2,
      D => \init_count_reg[8]_i_1_n_14\,
      Q => init_count_reg(9),
      R => cl_init_done_div4clk_i_1_n_0
    );
lp_00_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => lp_st_cnt(0),
      I1 => lp_st_cnt(1),
      I2 => lp_st_cnt(2),
      I3 => lp_st_cnt(3),
      I4 => lp_st_cnt(4),
      O => lp_11_r
    );
lp_00_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lp_st_dup(0),
      I1 => lp_st_dup(1),
      O => lp_00_r_i_2_n_0
    );
lp_00_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_00_r_i_2_n_0,
      Q => lp_00_r,
      R => lp_11_r
    );
lp_01_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(0),
      I1 => lp_st_dup(1),
      O => lp_01_r_i_1_n_0
    );
lp_01_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_01_r_i_1_n_0,
      Q => lp_01_r,
      R => lp_11_r
    );
lp_10_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lp_st_dup(1),
      I1 => lp_st_dup(0),
      O => lp_10_r_i_1_n_0
    );
lp_10_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_10_r_i_1_n_0,
      Q => lp_10_r,
      R => lp_11_r
    );
lp_11_r_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_nxt,
      Q => lp_11_r_dly,
      R => '0'
    );
lp_11_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_st_dup(0),
      I1 => lp_st_dup(1),
      O => lp_11_r_i_1_n_0
    );
lp_11_r_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_reg_n_0,
      Q => lp_11_r_nxt,
      R => '0'
    );
lp_11_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_i_1_n_0,
      Q => lp_11_r_reg_n_0,
      R => lp_11_r
    );
\lp_st_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_11_r_reg_n_0,
      I2 => lp_01_r,
      I3 => lp_00_r,
      O => \lp_st_cnt[4]_i_3_n_0\
    );
\lp_st_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_9,
      Q => lp_st_cnt(0),
      R => '0'
    );
\lp_st_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_8,
      Q => lp_st_cnt(1),
      R => '0'
    );
\lp_st_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_7,
      Q => lp_st_cnt(2),
      R => '0'
    );
\lp_st_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_6,
      Q => lp_st_cnt(3),
      R => '0'
    );
\lp_st_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_5,
      Q => lp_st_cnt(4),
      R => '0'
    );
\lp_st_dup_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(0),
      Q => lp_st_dup(0),
      R => '0'
    );
\lp_st_dup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(1),
      Q => lp_st_dup(1),
      R => '0'
    );
lp_state_sync0_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_18\
     port map (
      D(4) => lp_state_sync0_i_n_5,
      D(3) => lp_state_sync0_i_n_6,
      D(2) => lp_state_sync0_i_n_7,
      D(1) => lp_state_sync0_i_n_8,
      D(0) => lp_state_sync0_i_n_9,
      Q(1) => \cl_rx_state_reg_n_0_[2]\,
      Q(0) => \cl_rx_state_reg_n_0_[0]\,
      \cl_rx_state_reg[1]\ => lp_state_sync0_i_n_3,
      \cl_rx_state_reg[1]_0\ => \^cl_init_done_coreclk_reg_1\,
      \cl_rx_state_reg[2]\ => lp_state_sync0_i_n_4,
      \cl_rx_state_reg[2]_0\ => lp_11_r_reg_n_0,
      \cl_rx_state_reg[2]_1\ => \cl_rx_state_reg_n_0_[1]\,
      \cl_rx_state_reg[2]_2\ => lp_state_sync(1),
      core_clk => core_clk,
      lp_11_r_dly => lp_11_r_dly,
      \lp_st_cnt_reg[0]\(1 downto 0) => lp_st_dup(1 downto 0),
      \lp_st_cnt_reg[0]_0\ => \lp_st_cnt[4]_i_3_n_0\,
      \lp_st_cnt_reg[4]\(4 downto 0) => lp_st_cnt(4 downto 0),
      \out\ => lp_state_sync(0),
      p_0_out(1 downto 0) => p_0_out(2 downto 1),
      rx_cl_lp_dn => rx_cl_lp_dn
    );
lp_state_sync1_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_19\
     port map (
      D(0) => p_0_out(0),
      E(0) => cl_rx_state,
      Q(1) => \cl_rx_state_reg_n_0_[2]\,
      Q(0) => \cl_rx_state_reg_n_0_[0]\,
      cl_init_done_div4clk_reg => cl_init_done_coreclk_i_3_n_0,
      cl_init_done_div4clk_reg_0 => cl_init_done_coreclk_i_4_n_0,
      \cl_rx_state_reg[0]\ => lp_11_r_reg_n_0,
      \cl_rx_state_reg[0]_0\ => \^cl_init_done_coreclk_reg_1\,
      \cl_rx_state_reg[0]_1\ => lp_state_sync0_i_n_4,
      \cl_rx_state_reg[1]\ => lp_state_sync1_i_n_1,
      \cl_rx_state_reg[1]_0\ => lp_state_sync1_i_n_2,
      \cl_status_reg_bit_4__0\ => \cl_status_reg_bit_4__0\,
      cl_status_reg_bit_4_reg => cl_status_reg_bit_4,
      cl_status_reg_bit_4_reg_0 => cl_status_reg_bit_4_i_3_n_0,
      cl_stopstate => \^cl_stopstate\,
      cl_stopstate_reg => lp_state_sync1_i_n_6,
      cl_stopstate_reg_0 => lp_state_sync0_i_n_3,
      core_clk => core_clk,
      \init_count_reg[0]\ => \cl_rx_state_reg_n_0_[1]\,
      \init_count_reg[0]_0\ => lp_state_sync(0),
      \init_count_reg[0]_1\ => \init_count[0]_i_3_n_0\,
      lp_11_r_dly => lp_11_r_dly,
      \out\ => lp_state_sync(1),
      rx_cl_lp_dp => rx_cl_lp_dp
    );
\reset_pulse_extsn_cntr_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => Q(0),
      I1 => rx_cl_disable_ibuf_r,
      I2 => \^cl_en_hs_rx_term_reg_0\,
      I3 => en_falling_edge_r_reg,
      O => D(0)
    );
\reset_pulse_extsn_cntr_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660060"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rx_cl_disable_ibuf_r,
      I3 => \^cl_en_hs_rx_term_reg_0\,
      I4 => en_falling_edge_r_reg,
      O => D(1)
    );
\reset_pulse_extsn_cntr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878787800007800"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => rx_cl_disable_ibuf_r,
      I4 => \^cl_en_hs_rx_term_reg_0\,
      I5 => en_falling_edge_r_reg,
      O => D(2)
    );
\reset_pulse_extsn_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \reset_pulse_extsn_cntr_r[3]_i_2_n_0\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => D(3)
    );
\reset_pulse_extsn_cntr_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => en_falling_edge_r_reg,
      I1 => \^cl_en_hs_rx_term_reg_0\,
      I2 => rx_cl_disable_ibuf_r,
      O => \reset_pulse_extsn_cntr_r[3]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm is
  port (
    time_out_settle_reg_0 : out STD_LOGIC;
    dl_en_hs_lpn_i : out STD_LOGIC;
    rx_dl1_disable_ibuf : out STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_dl1_lp_dn : in STD_LOGIC;
    rx_dl1_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_0\ : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    dl_en_hs_lpn_reg_1 : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm : entity is "mipi_dphy_v4_2_0_csi_rx_data_lane_sm";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_dl_rx_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal SETTLE_TIMEOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of SETTLE_TIMEOUT : signal is std.standard.true;
  signal \^dl_en_hs_lpn_i\ : STD_LOGIC;
  signal \dl_en_hs_rx_term_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_en_hs_rx_term_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_en_hs_rx_term_i_5__0_n_0\ : STD_LOGIC;
  signal \dl_en_hs_rx_term_i_6__0_n_0\ : STD_LOGIC;
  signal \dl_rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dl_stopstate : STD_LOGIC;
  signal \dl_stopstate_i_2__0_n_0\ : STD_LOGIC;
  signal dl_stopstate_i_4_n_0 : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0\ : STD_LOGIC;
  signal lp_00_r : STD_LOGIC;
  signal \lp_00_r_i_1__1_n_0\ : STD_LOGIC;
  signal \lp_00_r_i_2__1_n_0\ : STD_LOGIC;
  signal lp_01_r : STD_LOGIC;
  signal \lp_01_r_i_1__1_n_0\ : STD_LOGIC;
  signal lp_10_r : STD_LOGIC;
  signal \lp_10_r_i_1__1_n_0\ : STD_LOGIC;
  signal lp_11_r_dly : STD_LOGIC;
  signal \lp_11_r_i_1__1_n_0\ : STD_LOGIC;
  signal lp_11_r_nxt_reg_n_0 : STD_LOGIC;
  signal lp_11_r_reg_n_0 : STD_LOGIC;
  signal lp_st_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \lp_st_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st_dup_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st_dup_reg_n_0_[1]\ : STD_LOGIC;
  signal lp_state_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync0_i_n_1 : STD_LOGIC;
  signal lp_state_sync0_i_n_2 : STD_LOGIC;
  signal lp_state_sync0_i_n_3 : STD_LOGIC;
  signal lp_state_sync0_i_n_4 : STD_LOGIC;
  signal lp_state_sync1_i_n_6 : STD_LOGIC;
  signal lp_state_sync1_i_n_7 : STD_LOGIC;
  signal lp_state_sync1_i_n_8 : STD_LOGIC;
  signal lp_state_sync1_i_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_dl1_disable_ibuf\ : STD_LOGIC;
  signal \settle_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \settle_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_4__0_n_0\ : STD_LOGIC;
  signal settle_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \time_out_settle0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_5\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_6\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_7\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal time_out_settle0_carry_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_n_1 : STD_LOGIC;
  signal time_out_settle0_carry_n_2 : STD_LOGIC;
  signal time_out_settle0_carry_n_3 : STD_LOGIC;
  signal time_out_settle0_carry_n_4 : STD_LOGIC;
  signal time_out_settle0_carry_n_5 : STD_LOGIC;
  signal time_out_settle0_carry_n_6 : STD_LOGIC;
  signal time_out_settle0_carry_n_7 : STD_LOGIC;
  signal \time_out_settle_i_1__0_n_0\ : STD_LOGIC;
  signal \^time_out_settle_reg_0\ : STD_LOGIC;
  signal NLW_time_out_settle0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_time_out_settle0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_time_out_settle0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[0]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[2]_i_3__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[3]_i_10__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[3]_i_3__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[3]_i_8__0\ : label is "soft_lutpair27";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[0]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[1]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[2]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[3]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SETTLE_TIMEOUT_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[10]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[11]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[12]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[13]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[14]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[15]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[16]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[17]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[18]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[19]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[1]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[20]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[21]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[22]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[23]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[24]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[25]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[26]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[27]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[28]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[29]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[2]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[30]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[31]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[3]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[4]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[5]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[6]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[7]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[8]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[9]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \dl_en_hs_rx_term_i_6__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dl_stopstate_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of dl_stopstate_i_4 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \lp_00_r_i_2__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \lp_10_r_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \lp_11_r_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \settle_cnt[0]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \settle_cnt[1]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \settle_cnt[2]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \settle_cnt[3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \settle_cnt[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \settle_cnt[6]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \settle_cnt[7]_i_3__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \settle_cnt[7]_i_4__0\ : label is "soft_lutpair28";
begin
  E(0) <= \^e\(0);
  dl_en_hs_lpn_i <= \^dl_en_hs_lpn_i\;
  rx_dl1_disable_ibuf <= \^rx_dl1_disable_ibuf\;
  time_out_settle_reg_0 <= \^time_out_settle_reg_0\;
\FSM_sequential_dl_rx_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1115"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \FSM_sequential_dl_rx_state[3]_i_4__0_n_0\,
      I2 => \FSM_sequential_dl_rx_state[0]_i_2__0_n_0\,
      I3 => lp_11_r_reg_n_0,
      I4 => \FSM_sequential_dl_rx_state[0]_i_3__0_n_0\,
      I5 => dl_en_hs_lpn_reg_0,
      O => \FSM_sequential_dl_rx_state[0]_i_1__0_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[0]_i_2__0_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111100010001"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(1),
      I2 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I3 => \dl_rx_state__0\(0),
      I4 => \dl_rx_state__0\(3),
      I5 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      O => \FSM_sequential_dl_rx_state[0]_i_3__0_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(0),
      O => \FSM_sequential_dl_rx_state[2]_i_3__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(0),
      O => \FSM_sequential_dl_rx_state[3]_i_10__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FCC0DC"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(0),
      I4 => lp_11_r_reg_n_0,
      I5 => dl_en_hs_lpn_reg_0,
      O => \FSM_sequential_dl_rx_state[3]_i_12_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(1),
      O => \FSM_sequential_dl_rx_state[3]_i_3__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(1),
      O => \FSM_sequential_dl_rx_state[3]_i_4__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[3]_i_8__0_n_0\
    );
\FSM_sequential_dl_rx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => \FSM_sequential_dl_rx_state[0]_i_1__0_n_0\,
      Q => \dl_rx_state__0\(0)
    );
\FSM_sequential_dl_rx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => lp_state_sync0_i_n_2,
      Q => \dl_rx_state__0\(1)
    );
\FSM_sequential_dl_rx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => lp_state_sync0_i_n_1,
      Q => \dl_rx_state__0\(2)
    );
\FSM_sequential_dl_rx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => lp_state_sync1_i_n_9,
      Q => \dl_rx_state__0\(3)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABABABB"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^dl_en_hs_lpn_i\,
      I4 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I5 => rxactivehs_coreclk_sync_r,
      O => D(0)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333332FE3332"
    )
        port map (
      I0 => dl_stopstate,
      I1 => Q(1),
      I2 => \^dl_en_hs_lpn_i\,
      I3 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I4 => rxactivehs_coreclk_sync_r,
      I5 => Q(0),
      O => \^e\(0)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"554000005540FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\,
      I2 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\,
      I3 => \^dl_en_hs_lpn_i\,
      I4 => Q(0),
      I5 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0_n_0\,
      O => D(1)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => Q(1),
      I1 => \^dl_en_hs_lpn_i\,
      I2 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I3 => rxactivehs_coreclk_sync_r,
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3__0_n_0\
    );
\SETTLE_TIMEOUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(0),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(10),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(11),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(12),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(13),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(14),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(15),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(16),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(17),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(18),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(19),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(1),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(20),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(21),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(22),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(23),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(24),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(25),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(26),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(27),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(28),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(29),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(2),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(30),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(31),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(3),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(4),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(5),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(6),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(7),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(8),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(9),
      R => '0'
    );
dl_en_hs_lpn_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_state_sync1_i_n_7,
      Q => \^dl_en_hs_lpn_i\
    );
\dl_en_hs_rx_term_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0EEEEF0FF"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \lp_st_cnt[0]_i_2__0_n_0\,
      I2 => lp_11_r_reg_n_0,
      I3 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I4 => \dl_rx_state__0\(2),
      I5 => \dl_rx_state__0\(1),
      O => \dl_en_hs_rx_term_i_2__0_n_0\
    );
\dl_en_hs_rx_term_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => \dl_en_hs_rx_term_i_4__0_n_0\
    );
\dl_en_hs_rx_term_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000D00000000"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I1 => lp_11_r_reg_n_0,
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(2),
      I4 => \dl_rx_state__0\(1),
      I5 => \dl_rx_state__0\(3),
      O => \dl_en_hs_rx_term_i_5__0_n_0\
    );
\dl_en_hs_rx_term_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I2 => \^time_out_settle_reg_0\,
      I3 => lp_11_r_reg_n_0,
      O => \dl_en_hs_rx_term_i_6__0_n_0\
    );
dl_en_hs_rx_term_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync1_i_n_8,
      PRE => core_rst,
      Q => \^rx_dl1_disable_ibuf\
    );
\dl_stopstate_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(0),
      I2 => lp_11_r_reg_n_0,
      I3 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      O => \dl_stopstate_i_2__0_n_0\
    );
dl_stopstate_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => \out\,
      I1 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(2),
      I4 => lp_11_r_reg_n_0,
      O => dl_stopstate_i_4_n_0
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_state_sync0_i_n_4,
      Q => dl_stopstate
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0\,
      I2 => \^e\(0),
      I3 => dl1_stopstate,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_reg\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00220022000B0000"
    )
        port map (
      I0 => rxactivehs_coreclk_sync_r,
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I2 => \^dl_en_hs_lpn_i\,
      I3 => Q(0),
      I4 => dl_stopstate,
      I5 => Q(1),
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_2_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004040404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^dl_en_hs_lpn_i\,
      I3 => dl_stopstate,
      I4 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\,
      I5 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_3__0_n_0\
    );
\lp_00_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[2]\,
      I1 => \lp_st_cnt_reg_n_0_[1]\,
      I2 => \lp_st_cnt_reg_n_0_[0]\,
      I3 => \lp_st_cnt_reg_n_0_[4]\,
      I4 => \lp_st_cnt_reg_n_0_[3]\,
      O => \lp_00_r_i_1__1_n_0\
    );
\lp_00_r_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[0]\,
      I1 => \lp_st_dup_reg_n_0_[1]\,
      O => \lp_00_r_i_2__1_n_0\
    );
lp_00_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_00_r_i_2__1_n_0\,
      Q => lp_00_r,
      R => \lp_00_r_i_1__1_n_0\
    );
\lp_01_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[0]\,
      I1 => \lp_st_dup_reg_n_0_[1]\,
      O => \lp_01_r_i_1__1_n_0\
    );
lp_01_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_01_r_i_1__1_n_0\,
      Q => lp_01_r,
      R => \lp_00_r_i_1__1_n_0\
    );
\lp_10_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[1]\,
      I1 => \lp_st_dup_reg_n_0_[0]\,
      O => \lp_10_r_i_1__1_n_0\
    );
lp_10_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_10_r_i_1__1_n_0\,
      Q => lp_10_r,
      R => \lp_00_r_i_1__1_n_0\
    );
lp_11_r_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_nxt_reg_n_0,
      Q => lp_11_r_dly,
      R => '0'
    );
\lp_11_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[0]\,
      I1 => \lp_st_dup_reg_n_0_[1]\,
      O => \lp_11_r_i_1__1_n_0\
    );
lp_11_r_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_reg_n_0,
      Q => lp_11_r_nxt_reg_n_0,
      R => '0'
    );
lp_11_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_11_r_i_1__1_n_0\,
      Q => lp_11_r_reg_n_0,
      R => \lp_00_r_i_1__1_n_0\
    );
\lp_st_cnt[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_00_r,
      O => \lp_st_cnt[0]_i_2__0_n_0\
    );
\lp_st_cnt[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[3]\,
      I1 => \lp_st_cnt_reg_n_0_[4]\,
      I2 => \lp_st_cnt_reg_n_0_[0]\,
      I3 => \lp_st_cnt_reg_n_0_[1]\,
      I4 => \lp_st_cnt_reg_n_0_[2]\,
      O => \lp_st_cnt[0]_i_3__0_n_0\
    );
\lp_st_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(0),
      Q => \lp_st_cnt_reg_n_0_[0]\,
      R => '0'
    );
\lp_st_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(1),
      Q => \lp_st_cnt_reg_n_0_[1]\,
      R => '0'
    );
\lp_st_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(2),
      Q => \lp_st_cnt_reg_n_0_[2]\,
      R => '0'
    );
\lp_st_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(3),
      Q => \lp_st_cnt_reg_n_0_[3]\,
      R => '0'
    );
\lp_st_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(4),
      Q => \lp_st_cnt_reg_n_0_[4]\,
      R => '0'
    );
\lp_st_dup_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(0),
      Q => \lp_st_dup_reg_n_0_[0]\,
      R => '0'
    );
\lp_st_dup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(1),
      Q => \lp_st_dup_reg_n_0_[1]\,
      R => '0'
    );
lp_state_sync0_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_10\
     port map (
      D(1) => lp_state_sync0_i_n_1,
      D(0) => lp_state_sync0_i_n_2,
      E(0) => lp_state_sync0_i_n_3,
      \FSM_sequential_dl_rx_state_reg[0]\ => \FSM_sequential_dl_rx_state[3]_i_3__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => \FSM_sequential_dl_rx_state[3]_i_4__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_1\ => lp_state_sync1_i_n_6,
      \FSM_sequential_dl_rx_state_reg[0]_2\ => \FSM_sequential_dl_rx_state[3]_i_10__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_3\ => \FSM_sequential_dl_rx_state[3]_i_12_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_4\ => \dl_en_hs_rx_term_i_6__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[1]\ => lp_state_sync0_i_n_4,
      \FSM_sequential_dl_rx_state_reg[1]_0\ => lp_state_sync(1),
      \FSM_sequential_dl_rx_state_reg[1]_1\ => \FSM_sequential_dl_rx_state_reg[1]_0\,
      \FSM_sequential_dl_rx_state_reg[1]_2\ => \out\,
      \FSM_sequential_dl_rx_state_reg[2]\ => dl_en_hs_lpn_reg_0,
      \FSM_sequential_dl_rx_state_reg[2]_0\ => \FSM_sequential_dl_rx_state_reg[2]_0\,
      \FSM_sequential_dl_rx_state_reg[2]_1\ => \FSM_sequential_dl_rx_state[2]_i_3__0_n_0\,
      Q(3 downto 0) => \dl_rx_state__0\(3 downto 0),
      core_clk => core_clk,
      dl_stopstate => dl_stopstate,
      dl_stopstate_reg => lp_11_r_reg_n_0,
      dl_stopstate_reg_0 => \dl_stopstate_i_2__0_n_0\,
      dl_stopstate_reg_1 => dl_stopstate_i_4_n_0,
      lp_11_r_dly => lp_11_r_dly,
      \out\ => lp_state_sync(0),
      rx_dl1_lp_dn => rx_dl1_lp_dn
    );
lp_state_sync1_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_11\
     port map (
      D(4 downto 0) => lp_st_cnt(4 downto 0),
      \FSM_sequential_dl_rx_state_reg[3]\ => \FSM_sequential_dl_rx_state[3]_i_4__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[3]_0\ => \FSM_sequential_dl_rx_state[3]_i_8__0_n_0\,
      Q(3 downto 0) => \dl_rx_state__0\(3 downto 0),
      core_clk => core_clk,
      dl_en_hs_lpn_reg => lp_11_r_reg_n_0,
      dl_en_hs_lpn_reg_0 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      dl_en_hs_lpn_reg_1 => dl_en_hs_lpn_reg_1,
      dl_en_hs_lpn_reg_2 => dl_en_hs_lpn_reg_0,
      dl_en_hs_lpn_reg_3 => \^dl_en_hs_lpn_i\,
      dl_en_hs_rx_term_reg => lp_state_sync1_i_n_8,
      dl_en_hs_rx_term_reg_0 => \dl_en_hs_rx_term_i_6__0_n_0\,
      dl_en_hs_rx_term_reg_1 => lp_state_sync(0),
      dl_en_hs_rx_term_reg_2 => \dl_en_hs_rx_term_i_2__0_n_0\,
      dl_en_hs_rx_term_reg_3 => \dl_en_hs_rx_term_i_4__0_n_0\,
      dl_en_hs_rx_term_reg_4 => \dl_en_hs_rx_term_i_5__0_n_0\,
      lp_00_r => lp_00_r,
      lp_01_r => lp_01_r,
      lp_10_r => lp_10_r,
      lp_11_r_reg => lp_state_sync1_i_n_7,
      lp_11_r_reg_0(0) => lp_state_sync1_i_n_9,
      \lp_st_cnt_reg[0]\ => \lp_st_cnt[0]_i_2__0_n_0\,
      \lp_st_cnt_reg[0]_0\ => \lp_st_cnt[0]_i_3__0_n_0\,
      \lp_st_cnt_reg[0]_1\(1) => \lp_st_dup_reg_n_0_[1]\,
      \lp_st_cnt_reg[0]_1\(0) => \lp_st_dup_reg_n_0_[0]\,
      \lp_st_cnt_reg[1]\(4) => \lp_st_cnt_reg_n_0_[4]\,
      \lp_st_cnt_reg[1]\(3) => \lp_st_cnt_reg_n_0_[3]\,
      \lp_st_cnt_reg[1]\(2) => \lp_st_cnt_reg_n_0_[2]\,
      \lp_st_cnt_reg[1]\(1) => \lp_st_cnt_reg_n_0_[1]\,
      \lp_st_cnt_reg[1]\(0) => \lp_st_cnt_reg_n_0_[0]\,
      \out\ => lp_state_sync(1),
      rx_dl1_disable_ibuf => \^rx_dl1_disable_ibuf\,
      rx_dl1_lp_dp => rx_dl1_lp_dp,
      s_level_out_d2_reg_0 => lp_state_sync1_i_n_6
    );
\settle_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => settle_cnt_reg(0),
      O => p_0_in(0)
    );
\settle_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      O => p_0_in(1)
    );
\settle_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => settle_cnt_reg(2),
      I1 => settle_cnt_reg(1),
      I2 => settle_cnt_reg(0),
      O => \settle_cnt[2]_i_1__0_n_0\
    );
\settle_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => settle_cnt_reg(3),
      I1 => settle_cnt_reg(1),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(2),
      O => p_0_in(3)
    );
\settle_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => settle_cnt_reg(4),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(1),
      I4 => settle_cnt_reg(3),
      O => p_0_in(4)
    );
\settle_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => settle_cnt_reg(5),
      I1 => settle_cnt_reg(4),
      I2 => settle_cnt_reg(2),
      I3 => settle_cnt_reg(0),
      I4 => settle_cnt_reg(1),
      I5 => settle_cnt_reg(3),
      O => \settle_cnt[5]_i_1__0_n_0\
    );
\settle_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => settle_cnt_reg(6),
      I1 => \settle_cnt[7]_i_4__0_n_0\,
      I2 => settle_cnt_reg(5),
      O => p_0_in(6)
    );
\settle_cnt[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(0),
      O => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt[7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_out_settle0_carry__0_n_5\,
      O => \settle_cnt[7]_i_2__0_n_0\
    );
\settle_cnt[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => settle_cnt_reg(7),
      I1 => settle_cnt_reg(6),
      I2 => settle_cnt_reg(5),
      I3 => \settle_cnt[7]_i_4__0_n_0\,
      O => p_0_in(7)
    );
\settle_cnt[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => settle_cnt_reg(3),
      I1 => settle_cnt_reg(1),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(2),
      I4 => settle_cnt_reg(4),
      O => \settle_cnt[7]_i_4__0_n_0\
    );
\settle_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => p_0_in(0),
      Q => settle_cnt_reg(0),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => p_0_in(1),
      Q => settle_cnt_reg(1),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => \settle_cnt[2]_i_1__0_n_0\,
      Q => settle_cnt_reg(2),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => p_0_in(3),
      Q => settle_cnt_reg(3),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => p_0_in(4),
      Q => settle_cnt_reg(4),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => \settle_cnt[5]_i_1__0_n_0\,
      Q => settle_cnt_reg(5),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => p_0_in(6),
      Q => settle_cnt_reg(6),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
\settle_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \settle_cnt[7]_i_2__0_n_0\,
      D => p_0_in(7),
      Q => settle_cnt_reg(7),
      R => \settle_cnt[7]_i_1__0_n_0\
    );
time_out_settle0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => time_out_settle0_carry_n_0,
      CO(6) => time_out_settle0_carry_n_1,
      CO(5) => time_out_settle0_carry_n_2,
      CO(4) => time_out_settle0_carry_n_3,
      CO(3) => time_out_settle0_carry_n_4,
      CO(2) => time_out_settle0_carry_n_5,
      CO(1) => time_out_settle0_carry_n_6,
      CO(0) => time_out_settle0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_time_out_settle0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \time_out_settle0_carry_i_1__0_n_0\,
      S(6) => \time_out_settle0_carry_i_2__0_n_0\,
      S(5) => \time_out_settle0_carry_i_3__0_n_0\,
      S(4) => \time_out_settle0_carry_i_4__0_n_0\,
      S(3) => \time_out_settle0_carry_i_5__0_n_0\,
      S(2) => \time_out_settle0_carry_i_6__0_n_0\,
      S(1) => \time_out_settle0_carry_i_7__0_n_0\,
      S(0) => \time_out_settle0_carry_i_8__0_n_0\
    );
\time_out_settle0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => time_out_settle0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_time_out_settle0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \time_out_settle0_carry__0_n_5\,
      CO(1) => \time_out_settle0_carry__0_n_6\,
      CO(0) => \time_out_settle0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_time_out_settle0_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \time_out_settle0_carry__0_i_1__0_n_0\,
      S(1) => \time_out_settle0_carry__0_i_2__0_n_0\,
      S(0) => \time_out_settle0_carry__0_i_3__0_n_0\
    );
\time_out_settle0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SETTLE_TIMEOUT(30),
      I1 => SETTLE_TIMEOUT(31),
      O => \time_out_settle0_carry__0_i_1__0_n_0\
    );
\time_out_settle0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(28),
      I1 => SETTLE_TIMEOUT(27),
      I2 => SETTLE_TIMEOUT(29),
      O => \time_out_settle0_carry__0_i_2__0_n_0\
    );
\time_out_settle0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(25),
      I1 => SETTLE_TIMEOUT(24),
      I2 => SETTLE_TIMEOUT(26),
      O => \time_out_settle0_carry__0_i_3__0_n_0\
    );
\time_out_settle0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(22),
      I1 => SETTLE_TIMEOUT(21),
      I2 => SETTLE_TIMEOUT(23),
      O => \time_out_settle0_carry_i_1__0_n_0\
    );
\time_out_settle0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(19),
      I1 => SETTLE_TIMEOUT(18),
      I2 => SETTLE_TIMEOUT(20),
      O => \time_out_settle0_carry_i_2__0_n_0\
    );
\time_out_settle0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(16),
      I1 => SETTLE_TIMEOUT(15),
      I2 => SETTLE_TIMEOUT(17),
      O => \time_out_settle0_carry_i_3__0_n_0\
    );
\time_out_settle0_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(13),
      I1 => SETTLE_TIMEOUT(12),
      I2 => SETTLE_TIMEOUT(14),
      O => \time_out_settle0_carry_i_4__0_n_0\
    );
\time_out_settle0_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(10),
      I1 => SETTLE_TIMEOUT(9),
      I2 => SETTLE_TIMEOUT(11),
      O => \time_out_settle0_carry_i_5__0_n_0\
    );
\time_out_settle0_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(6),
      I1 => settle_cnt_reg(6),
      I2 => settle_cnt_reg(7),
      I3 => SETTLE_TIMEOUT(7),
      I4 => SETTLE_TIMEOUT(8),
      O => \time_out_settle0_carry_i_6__0_n_0\
    );
\time_out_settle0_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(5),
      I1 => settle_cnt_reg(5),
      I2 => settle_cnt_reg(3),
      I3 => SETTLE_TIMEOUT(3),
      I4 => settle_cnt_reg(4),
      I5 => SETTLE_TIMEOUT(4),
      O => \time_out_settle0_carry_i_7__0_n_0\
    );
\time_out_settle0_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(2),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(0),
      I3 => SETTLE_TIMEOUT(0),
      I4 => settle_cnt_reg(1),
      I5 => SETTLE_TIMEOUT(1),
      O => \time_out_settle0_carry_i_8__0_n_0\
    );
\time_out_settle_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000020000000"
    )
        port map (
      I0 => \^time_out_settle_reg_0\,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(0),
      I5 => \time_out_settle0_carry__0_n_5\,
      O => \time_out_settle_i_1__0_n_0\
    );
time_out_settle_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \time_out_settle_i_1__0_n_0\,
      Q => \^time_out_settle_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm_12 is
  port (
    lp_11_r_reg_0 : out STD_LOGIC;
    dl_en_hs_lpn_i : out STD_LOGIC;
    rx_dl0_disable_ibuf : out STD_LOGIC;
    \gen_hs_high_rates_spec_v1_1.stopstate_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_dl0_lp_dn : in STD_LOGIC;
    rx_dl0_lp_dp : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]_0\ : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    rxactivehs_coreclk_sync_r : in STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm_12 : entity is "mipi_dphy_v4_2_0_csi_rx_data_lane_sm";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm_12;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm_12 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_dl_rx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_rx_state[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3_n_0\ : STD_LOGIC;
  signal SETTLE_TIMEOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of SETTLE_TIMEOUT : signal is std.standard.true;
  signal \^dl_en_hs_lpn_i\ : STD_LOGIC;
  signal dl_en_hs_rx_term_i_2_n_0 : STD_LOGIC;
  signal dl_en_hs_rx_term_i_4_n_0 : STD_LOGIC;
  signal dl_en_hs_rx_term_i_5_n_0 : STD_LOGIC;
  signal dl_en_hs_rx_term_i_7_n_0 : STD_LOGIC;
  signal \dl_rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dl_stopstate : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0\ : STD_LOGIC;
  signal lp_00_r : STD_LOGIC;
  signal \lp_00_r_i_1__0_n_0\ : STD_LOGIC;
  signal \lp_00_r_i_2__0_n_0\ : STD_LOGIC;
  signal lp_01_r : STD_LOGIC;
  signal \lp_01_r_i_1__0_n_0\ : STD_LOGIC;
  signal lp_10_r : STD_LOGIC;
  signal \lp_10_r_i_1__0_n_0\ : STD_LOGIC;
  signal lp_11_r_dly : STD_LOGIC;
  signal \lp_11_r_i_1__0_n_0\ : STD_LOGIC;
  signal lp_11_r_nxt_reg_n_0 : STD_LOGIC;
  signal \^lp_11_r_reg_0\ : STD_LOGIC;
  signal lp_st_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \lp_st_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st_dup_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st_dup_reg_n_0_[1]\ : STD_LOGIC;
  signal lp_state_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lp_state_sync0_i_n_1 : STD_LOGIC;
  signal lp_state_sync0_i_n_2 : STD_LOGIC;
  signal lp_state_sync0_i_n_3 : STD_LOGIC;
  signal lp_state_sync0_i_n_4 : STD_LOGIC;
  signal lp_state_sync0_i_n_5 : STD_LOGIC;
  signal lp_state_sync1_i_n_1 : STD_LOGIC;
  signal lp_state_sync1_i_n_7 : STD_LOGIC;
  signal lp_state_sync1_i_n_8 : STD_LOGIC;
  signal lp_state_sync1_i_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_dl0_disable_ibuf\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \settle_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \settle_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \settle_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal settle_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \time_out_settle0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_5\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_6\ : STD_LOGIC;
  signal \time_out_settle0_carry__0_n_7\ : STD_LOGIC;
  signal time_out_settle0_carry_i_1_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_2_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_3_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_4_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_5_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_6_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_7_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_i_8_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_n_0 : STD_LOGIC;
  signal time_out_settle0_carry_n_1 : STD_LOGIC;
  signal time_out_settle0_carry_n_2 : STD_LOGIC;
  signal time_out_settle0_carry_n_3 : STD_LOGIC;
  signal time_out_settle0_carry_n_4 : STD_LOGIC;
  signal time_out_settle0_carry_n_5 : STD_LOGIC;
  signal time_out_settle0_carry_n_6 : STD_LOGIC;
  signal time_out_settle0_carry_n_7 : STD_LOGIC;
  signal time_out_settle_i_1_n_0 : STD_LOGIC;
  signal time_out_settle_reg_n_0 : STD_LOGIC;
  signal NLW_time_out_settle0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_time_out_settle0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_time_out_settle0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[0]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[0]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[2]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[2]_i_4__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[3]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_rx_state[3]_i_7__0\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[0]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[1]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[2]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_rx_state_reg[3]\ : label is "DL_RX_HS_RQST:0101,DL_RX_STOP:0100,DL_RX_INIT_DONE:0011,DL_WO_INIT_LP_11:0001,DL_RX_BEGIN:0000,DL_RX_HS_RUN:1000,DL_RX_HS_ABORT:1001,DL_RX_HS_SYNC:0111,iSTATE:0010,DL_RX_HS_TERM:0110";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SETTLE_TIMEOUT_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[10]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[11]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[12]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[13]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[14]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[15]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[16]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[17]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[18]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[19]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[1]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[20]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[21]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[22]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[23]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[24]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[25]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[26]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[27]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[28]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[29]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[2]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[30]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[31]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[3]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[4]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[5]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[6]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[7]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[8]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \SETTLE_TIMEOUT_reg[9]\ : label is std.standard.true;
  attribute KEEP of \SETTLE_TIMEOUT_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of dl_en_hs_rx_term_i_4 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of dl_en_hs_rx_term_i_7 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \lp_00_r_i_2__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \lp_10_r_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \lp_11_r_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \settle_cnt[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \settle_cnt[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \settle_cnt[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \settle_cnt[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \settle_cnt[4]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \settle_cnt[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \settle_cnt[7]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \settle_cnt[7]_i_4\ : label is "soft_lutpair15";
begin
  E(0) <= \^e\(0);
  dl_en_hs_lpn_i <= \^dl_en_hs_lpn_i\;
  lp_11_r_reg_0 <= \^lp_11_r_reg_0\;
  rx_dl0_disable_ibuf <= \^rx_dl0_disable_ibuf\;
\FSM_sequential_dl_rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000222F"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[1]_0\,
      I1 => \FSM_sequential_dl_rx_state[0]_i_2_n_0\,
      I2 => \FSM_sequential_dl_rx_state[0]_i_3_n_0\,
      I3 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I4 => \dl_rx_state__0\(1),
      I5 => \FSM_sequential_dl_rx_state[0]_i_4_n_0\,
      O => \FSM_sequential_dl_rx_state[0]_i_1_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(2),
      O => \FSM_sequential_dl_rx_state[0]_i_3_n_0\
    );
\FSM_sequential_dl_rx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000040F"
    )
        port map (
      I0 => \^lp_11_r_reg_0\,
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(0),
      I5 => dl_stopstate_reg_0,
      O => \FSM_sequential_dl_rx_state[0]_i_4_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(1),
      O => \FSM_sequential_dl_rx_state[2]_i_3_n_0\
    );
\FSM_sequential_dl_rx_state[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(0),
      O => \FSM_sequential_dl_rx_state[2]_i_4__0_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \dl_rx_state__0\(1),
      O => \FSM_sequential_dl_rx_state[3]_i_11_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FCC0DC"
    )
        port map (
      I0 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I1 => \dl_rx_state__0\(1),
      I2 => \dl_rx_state__0\(3),
      I3 => \dl_rx_state__0\(0),
      I4 => \^lp_11_r_reg_0\,
      I5 => dl_stopstate_reg_0,
      O => \FSM_sequential_dl_rx_state[3]_i_5_n_0\
    );
\FSM_sequential_dl_rx_state[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \^lp_11_r_reg_0\,
      O => \FSM_sequential_dl_rx_state[3]_i_7__0_n_0\
    );
\FSM_sequential_dl_rx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => \FSM_sequential_dl_rx_state[0]_i_1_n_0\,
      Q => \dl_rx_state__0\(0)
    );
\FSM_sequential_dl_rx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => lp_state_sync0_i_n_2,
      Q => \dl_rx_state__0\(1)
    );
\FSM_sequential_dl_rx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => lp_state_sync0_i_n_1,
      Q => \dl_rx_state__0\(2)
    );
\FSM_sequential_dl_rx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => lp_state_sync0_i_n_3,
      CLR => core_rst,
      D => lp_state_sync1_i_n_9,
      Q => \dl_rx_state__0\(3)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABABABB"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^dl_en_hs_lpn_i\,
      I4 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I5 => rxactivehs_coreclk_sync_r,
      O => D(0)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333332FE3332"
    )
        port map (
      I0 => dl_stopstate,
      I1 => Q(1),
      I2 => \^dl_en_hs_lpn_i\,
      I3 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I4 => rxactivehs_coreclk_sync_r,
      I5 => Q(0),
      O => \^e\(0)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"554000005540FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\,
      I2 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\,
      I3 => \^dl_en_hs_lpn_i\,
      I4 => Q(0),
      I5 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3_n_0\,
      O => D(1)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => Q(1),
      I1 => \^dl_en_hs_lpn_i\,
      I2 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I3 => rxactivehs_coreclk_sync_r,
      O => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state[1]_i_3_n_0\
    );
\SETTLE_TIMEOUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(0),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(10),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(11),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(12),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(13),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(14),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(15),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(16),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(17),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(18),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(19),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(1),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(20),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(21),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(22),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(23),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(24),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(25),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(26),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(27),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(28),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(29),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(2),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(30),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(31),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(3),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => SETTLE_TIMEOUT(4),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(5),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(6),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(7),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(8),
      R => '0'
    );
\SETTLE_TIMEOUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => SETTLE_TIMEOUT(9),
      R => '0'
    );
dl_en_hs_lpn_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_state_sync1_i_n_8,
      Q => \^dl_en_hs_lpn_i\
    );
dl_en_hs_rx_term_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFE0EFF00FF0F"
    )
        port map (
      I0 => \dl_rx_state__0\(0),
      I1 => \lp_st_cnt[0]_i_2_n_0\,
      I2 => \dl_rx_state__0\(1),
      I3 => \^lp_11_r_reg_0\,
      I4 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I5 => \dl_rx_state__0\(2),
      O => dl_en_hs_rx_term_i_2_n_0
    );
dl_en_hs_rx_term_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_rx_state__0\(2),
      I1 => \dl_rx_state__0\(3),
      O => dl_en_hs_rx_term_i_4_n_0
    );
dl_en_hs_rx_term_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => \dl_rx_state__0\(1),
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(0),
      I3 => \dl_rx_state__0\(2),
      I4 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I5 => \^lp_11_r_reg_0\,
      O => dl_en_hs_rx_term_i_5_n_0
    );
dl_en_hs_rx_term_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => \^lp_11_r_reg_0\,
      I1 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      I2 => time_out_settle_reg_n_0,
      I3 => \dl_rx_state__0\(1),
      O => dl_en_hs_rx_term_i_7_n_0
    );
dl_en_hs_rx_term_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync0_i_n_5,
      PRE => core_rst,
      Q => \^rx_dl0_disable_ibuf\
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_state_sync1_i_n_7,
      Q => dl_stopstate
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0\,
      I2 => \^e\(0),
      I3 => dl0_stopstate,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_reg\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00220022000B0000"
    )
        port map (
      I0 => rxactivehs_coreclk_sync_r,
      I1 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\,
      I2 => \^dl_en_hs_lpn_i\,
      I3 => Q(0),
      I4 => dl_stopstate,
      I5 => Q(1),
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_3_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004040404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^dl_en_hs_lpn_i\,
      I3 => dl_stopstate,
      I4 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\,
      I5 => \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\,
      O => \gen_hs_high_rates_spec_v1_1.stopstate_i_4_n_0\
    );
\lp_00_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[2]\,
      I1 => \lp_st_cnt_reg_n_0_[1]\,
      I2 => \lp_st_cnt_reg_n_0_[0]\,
      I3 => \lp_st_cnt_reg_n_0_[4]\,
      I4 => \lp_st_cnt_reg_n_0_[3]\,
      O => \lp_00_r_i_1__0_n_0\
    );
\lp_00_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[0]\,
      I1 => \lp_st_dup_reg_n_0_[1]\,
      O => \lp_00_r_i_2__0_n_0\
    );
lp_00_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_00_r_i_2__0_n_0\,
      Q => lp_00_r,
      R => \lp_00_r_i_1__0_n_0\
    );
\lp_01_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[0]\,
      I1 => \lp_st_dup_reg_n_0_[1]\,
      O => \lp_01_r_i_1__0_n_0\
    );
lp_01_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_01_r_i_1__0_n_0\,
      Q => lp_01_r,
      R => \lp_00_r_i_1__0_n_0\
    );
\lp_10_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[1]\,
      I1 => \lp_st_dup_reg_n_0_[0]\,
      O => \lp_10_r_i_1__0_n_0\
    );
lp_10_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_10_r_i_1__0_n_0\,
      Q => lp_10_r,
      R => \lp_00_r_i_1__0_n_0\
    );
lp_11_r_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_11_r_nxt_reg_n_0,
      Q => lp_11_r_dly,
      R => '0'
    );
\lp_11_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \lp_st_dup_reg_n_0_[0]\,
      I1 => \lp_st_dup_reg_n_0_[1]\,
      O => \lp_11_r_i_1__0_n_0\
    );
lp_11_r_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \^lp_11_r_reg_0\,
      Q => lp_11_r_nxt_reg_n_0,
      R => '0'
    );
lp_11_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \lp_11_r_i_1__0_n_0\,
      Q => \^lp_11_r_reg_0\,
      R => \lp_00_r_i_1__0_n_0\
    );
\lp_st_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lp_10_r,
      I1 => lp_00_r,
      O => \lp_st_cnt[0]_i_2_n_0\
    );
\lp_st_cnt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \lp_st_cnt_reg_n_0_[3]\,
      I1 => \lp_st_cnt_reg_n_0_[4]\,
      I2 => \lp_st_cnt_reg_n_0_[0]\,
      I3 => \lp_st_cnt_reg_n_0_[1]\,
      I4 => \lp_st_cnt_reg_n_0_[2]\,
      O => \lp_st_cnt[0]_i_3_n_0\
    );
\lp_st_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(0),
      Q => \lp_st_cnt_reg_n_0_[0]\,
      R => '0'
    );
\lp_st_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(1),
      Q => \lp_st_cnt_reg_n_0_[1]\,
      R => '0'
    );
\lp_st_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(2),
      Q => \lp_st_cnt_reg_n_0_[2]\,
      R => '0'
    );
\lp_st_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(3),
      Q => \lp_st_cnt_reg_n_0_[3]\,
      R => '0'
    );
\lp_st_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_st_cnt(4),
      Q => \lp_st_cnt_reg_n_0_[4]\,
      R => '0'
    );
\lp_st_dup_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(0),
      Q => \lp_st_dup_reg_n_0_[0]\,
      R => '0'
    );
\lp_st_dup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => lp_state_sync(1),
      Q => \lp_st_dup_reg_n_0_[1]\,
      R => '0'
    );
lp_state_sync0_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_16\
     port map (
      D(1) => lp_state_sync0_i_n_1,
      D(0) => lp_state_sync0_i_n_2,
      E(0) => lp_state_sync0_i_n_3,
      \FSM_sequential_dl_rx_state_reg[0]\ => \FSM_sequential_dl_rx_state[3]_i_5_n_0\,
      \FSM_sequential_dl_rx_state_reg[0]_0\ => lp_state_sync1_i_n_1,
      \FSM_sequential_dl_rx_state_reg[1]\ => lp_state_sync(1),
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \FSM_sequential_dl_rx_state_reg[1]_0\,
      \FSM_sequential_dl_rx_state_reg[1]_1\ => \out\,
      \FSM_sequential_dl_rx_state_reg[2]\ => \FSM_sequential_dl_rx_state[2]_i_3_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_0\ => \FSM_sequential_dl_rx_state_reg[2]_0\,
      \FSM_sequential_dl_rx_state_reg[2]_1\ => \FSM_sequential_dl_rx_state[2]_i_4__0_n_0\,
      \FSM_sequential_dl_rx_state_reg[2]_2\ => \^lp_11_r_reg_0\,
      Q(3 downto 0) => \dl_rx_state__0\(3 downto 0),
      core_clk => core_clk,
      dl_en_hs_rx_term_reg => lp_state_sync0_i_n_5,
      dl_en_hs_rx_term_reg_0 => dl_stopstate_reg_0,
      dl_en_hs_rx_term_reg_1 => dl_en_hs_rx_term_i_7_n_0,
      dl_en_hs_rx_term_reg_2 => \lp_st_cnt[0]_i_2_n_0\,
      dl_en_hs_rx_term_reg_3 => dl_en_hs_rx_term_i_2_n_0,
      dl_en_hs_rx_term_reg_4 => dl_en_hs_rx_term_i_4_n_0,
      dl_en_hs_rx_term_reg_5 => dl_en_hs_rx_term_i_5_n_0,
      lp_11_r_dly => lp_11_r_dly,
      \out\ => lp_state_sync(0),
      rx_dl0_disable_ibuf => \^rx_dl0_disable_ibuf\,
      rx_dl0_lp_dn => rx_dl0_lp_dn,
      s_level_out_d2_reg_0 => lp_state_sync0_i_n_4
    );
lp_state_sync1_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_17\
     port map (
      D(4 downto 0) => lp_st_cnt(4 downto 0),
      \FSM_sequential_dl_rx_state_reg[0]\ => lp_state_sync1_i_n_8,
      \FSM_sequential_dl_rx_state_reg[2]\ => lp_state_sync1_i_n_7,
      \FSM_sequential_dl_rx_state_reg[3]\(0) => lp_state_sync1_i_n_9,
      \FSM_sequential_dl_rx_state_reg[3]_0\ => lp_state_sync(0),
      \FSM_sequential_dl_rx_state_reg[3]_1\ => \FSM_sequential_dl_rx_state[3]_i_11_n_0\,
      Q(3 downto 0) => \dl_rx_state__0\(3 downto 0),
      core_clk => core_clk,
      dl_en_hs_lpn_i_3_0 => dl_en_hs_rx_term_i_7_n_0,
      dl_en_hs_lpn_reg => time_out_settle_reg_n_0,
      dl_en_hs_lpn_reg_0 => dl_en_hs_lpn_reg_0,
      dl_en_hs_lpn_reg_1 => \^dl_en_hs_lpn_i\,
      dl_stopstate => dl_stopstate,
      dl_stopstate_reg => lp_state_sync0_i_n_4,
      dl_stopstate_reg_0 => dl_stopstate_reg_0,
      dl_stopstate_reg_1 => \FSM_sequential_dl_rx_state_reg[2]_0\,
      dl_stopstate_reg_2 => \FSM_sequential_dl_rx_state[3]_i_7__0_n_0\,
      lp_00_r => lp_00_r,
      lp_01_r => lp_01_r,
      lp_10_r => lp_10_r,
      lp_11_r_dly => lp_11_r_dly,
      \lp_st_cnt_reg[0]\ => \^lp_11_r_reg_0\,
      \lp_st_cnt_reg[0]_0\ => \lp_st_cnt[0]_i_2_n_0\,
      \lp_st_cnt_reg[0]_1\ => \lp_st_cnt[0]_i_3_n_0\,
      \lp_st_cnt_reg[0]_2\(1) => \lp_st_dup_reg_n_0_[1]\,
      \lp_st_cnt_reg[0]_2\(0) => \lp_st_dup_reg_n_0_[0]\,
      \lp_st_cnt_reg[1]\(4) => \lp_st_cnt_reg_n_0_[4]\,
      \lp_st_cnt_reg[1]\(3) => \lp_st_cnt_reg_n_0_[3]\,
      \lp_st_cnt_reg[1]\(2) => \lp_st_cnt_reg_n_0_[2]\,
      \lp_st_cnt_reg[1]\(1) => \lp_st_cnt_reg_n_0_[1]\,
      \lp_st_cnt_reg[1]\(0) => \lp_st_cnt_reg_n_0_[0]\,
      \out\ => lp_state_sync(1),
      rx_dl0_lp_dp => rx_dl0_lp_dp,
      s_level_out_d2_reg_0 => lp_state_sync1_i_n_1
    );
\settle_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => settle_cnt_reg(0),
      O => p_0_in(0)
    );
\settle_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => settle_cnt_reg(0),
      I1 => settle_cnt_reg(1),
      O => p_0_in(1)
    );
\settle_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => settle_cnt_reg(2),
      I1 => settle_cnt_reg(1),
      I2 => settle_cnt_reg(0),
      O => \settle_cnt[2]_i_1_n_0\
    );
\settle_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => settle_cnt_reg(3),
      I1 => settle_cnt_reg(1),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(2),
      O => p_0_in(3)
    );
\settle_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => settle_cnt_reg(4),
      I1 => settle_cnt_reg(3),
      I2 => settle_cnt_reg(1),
      I3 => settle_cnt_reg(0),
      I4 => settle_cnt_reg(2),
      O => \settle_cnt[4]_i_1__0_n_0\
    );
\settle_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => settle_cnt_reg(5),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(0),
      I3 => settle_cnt_reg(1),
      I4 => settle_cnt_reg(3),
      I5 => settle_cnt_reg(4),
      O => p_0_in(5)
    );
\settle_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => settle_cnt_reg(6),
      I1 => settle_cnt_reg(4),
      I2 => \settle_cnt[7]_i_4_n_0\,
      I3 => settle_cnt_reg(5),
      O => p_0_in(6)
    );
\settle_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \dl_rx_state__0\(3),
      I1 => \dl_rx_state__0\(2),
      I2 => \dl_rx_state__0\(1),
      I3 => \dl_rx_state__0\(0),
      O => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \time_out_settle0_carry__0_n_5\,
      O => sel
    );
\settle_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => settle_cnt_reg(7),
      I1 => settle_cnt_reg(6),
      I2 => settle_cnt_reg(5),
      I3 => \settle_cnt[7]_i_4_n_0\,
      I4 => settle_cnt_reg(4),
      O => p_0_in(7)
    );
\settle_cnt[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => settle_cnt_reg(2),
      I1 => settle_cnt_reg(0),
      I2 => settle_cnt_reg(1),
      I3 => settle_cnt_reg(3),
      O => \settle_cnt[7]_i_4_n_0\
    );
\settle_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(0),
      Q => settle_cnt_reg(0),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(1),
      Q => settle_cnt_reg(1),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => \settle_cnt[2]_i_1_n_0\,
      Q => settle_cnt_reg(2),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(3),
      Q => settle_cnt_reg(3),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => \settle_cnt[4]_i_1__0_n_0\,
      Q => settle_cnt_reg(4),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(5),
      Q => settle_cnt_reg(5),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(6),
      Q => settle_cnt_reg(6),
      R => \settle_cnt[7]_i_1_n_0\
    );
\settle_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(7),
      Q => settle_cnt_reg(7),
      R => \settle_cnt[7]_i_1_n_0\
    );
time_out_settle0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => time_out_settle0_carry_n_0,
      CO(6) => time_out_settle0_carry_n_1,
      CO(5) => time_out_settle0_carry_n_2,
      CO(4) => time_out_settle0_carry_n_3,
      CO(3) => time_out_settle0_carry_n_4,
      CO(2) => time_out_settle0_carry_n_5,
      CO(1) => time_out_settle0_carry_n_6,
      CO(0) => time_out_settle0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_time_out_settle0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => time_out_settle0_carry_i_1_n_0,
      S(6) => time_out_settle0_carry_i_2_n_0,
      S(5) => time_out_settle0_carry_i_3_n_0,
      S(4) => time_out_settle0_carry_i_4_n_0,
      S(3) => time_out_settle0_carry_i_5_n_0,
      S(2) => time_out_settle0_carry_i_6_n_0,
      S(1) => time_out_settle0_carry_i_7_n_0,
      S(0) => time_out_settle0_carry_i_8_n_0
    );
\time_out_settle0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => time_out_settle0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_time_out_settle0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \time_out_settle0_carry__0_n_5\,
      CO(1) => \time_out_settle0_carry__0_n_6\,
      CO(0) => \time_out_settle0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_time_out_settle0_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \time_out_settle0_carry__0_i_1_n_0\,
      S(1) => \time_out_settle0_carry__0_i_2_n_0\,
      S(0) => \time_out_settle0_carry__0_i_3_n_0\
    );
\time_out_settle0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SETTLE_TIMEOUT(30),
      I1 => SETTLE_TIMEOUT(31),
      O => \time_out_settle0_carry__0_i_1_n_0\
    );
\time_out_settle0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(28),
      I1 => SETTLE_TIMEOUT(27),
      I2 => SETTLE_TIMEOUT(29),
      O => \time_out_settle0_carry__0_i_2_n_0\
    );
\time_out_settle0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(25),
      I1 => SETTLE_TIMEOUT(24),
      I2 => SETTLE_TIMEOUT(26),
      O => \time_out_settle0_carry__0_i_3_n_0\
    );
time_out_settle0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(22),
      I1 => SETTLE_TIMEOUT(21),
      I2 => SETTLE_TIMEOUT(23),
      O => time_out_settle0_carry_i_1_n_0
    );
time_out_settle0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(19),
      I1 => SETTLE_TIMEOUT(18),
      I2 => SETTLE_TIMEOUT(20),
      O => time_out_settle0_carry_i_2_n_0
    );
time_out_settle0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(16),
      I1 => SETTLE_TIMEOUT(15),
      I2 => SETTLE_TIMEOUT(17),
      O => time_out_settle0_carry_i_3_n_0
    );
time_out_settle0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(13),
      I1 => SETTLE_TIMEOUT(12),
      I2 => SETTLE_TIMEOUT(14),
      O => time_out_settle0_carry_i_4_n_0
    );
time_out_settle0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => SETTLE_TIMEOUT(10),
      I1 => SETTLE_TIMEOUT(9),
      I2 => SETTLE_TIMEOUT(11),
      O => time_out_settle0_carry_i_5_n_0
    );
time_out_settle0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(6),
      I1 => settle_cnt_reg(6),
      I2 => settle_cnt_reg(7),
      I3 => SETTLE_TIMEOUT(7),
      I4 => SETTLE_TIMEOUT(8),
      O => time_out_settle0_carry_i_6_n_0
    );
time_out_settle0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(4),
      I1 => settle_cnt_reg(4),
      I2 => settle_cnt_reg(5),
      I3 => SETTLE_TIMEOUT(5),
      I4 => settle_cnt_reg(3),
      I5 => SETTLE_TIMEOUT(3),
      O => time_out_settle0_carry_i_7_n_0
    );
time_out_settle0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => SETTLE_TIMEOUT(2),
      I1 => settle_cnt_reg(2),
      I2 => settle_cnt_reg(1),
      I3 => SETTLE_TIMEOUT(1),
      I4 => settle_cnt_reg(0),
      I5 => SETTLE_TIMEOUT(0),
      O => time_out_settle0_carry_i_8_n_0
    );
time_out_settle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000020000000"
    )
        port map (
      I0 => time_out_settle_reg_n_0,
      I1 => \dl_rx_state__0\(3),
      I2 => \dl_rx_state__0\(2),
      I3 => \dl_rx_state__0\(1),
      I4 => \dl_rx_state__0\(0),
      I5 => \time_out_settle0_carry__0_n_5\,
      O => time_out_settle_i_1_n_0
    );
time_out_settle_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => time_out_settle_i_1_n_0,
      Q => time_out_settle_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    srst : in STD_LOGIC;
    dphyen : in STD_LOGIC;
    mmcm_lock : in STD_LOGIC;
    txpll_lock : in STD_LOGIC;
    phy_rdy : in STD_LOGIC;
    mmcm_rst : out STD_LOGIC;
    txpll_rst : out STD_LOGIC;
    phy_rst : out STD_LOGIC;
    system_rst_div4clk : out STD_LOGIC;
    system_rst_byteclk : out STD_LOGIC;
    system_rst_escclk : out STD_LOGIC;
    system_rst : out STD_LOGIC
  );
  attribute ASSERT_ALL_RESETS : string;
  attribute ASSERT_ALL_RESETS of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "3'b001";
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "CSI2RX_XLNX";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "yes";
  attribute MMCM_USED : string;
  attribute MMCM_USED of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "TRUE";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "mipi_dphy_v4_2_0_rx_rst_logic";
  attribute RELEASE_MMCM_RESET : string;
  attribute RELEASE_MMCM_RESET of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "3'b010";
  attribute RELEASE_TXPLL_RESET : string;
  attribute RELEASE_TXPLL_RESET of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "3'b011";
  attribute RESET_FSM_DONE : string;
  attribute RESET_FSM_DONE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "3'b101";
  attribute RST_BEGIN : string;
  attribute RST_BEGIN of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "3'b000";
  attribute STABLE_CLK_PERIOD : string;
  attribute STABLE_CLK_PERIOD of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "5.000000";
  attribute TIME_OUT : integer;
  attribute TIME_OUT of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is 40000;
  attribute TXPLL_USED : string;
  attribute TXPLL_USED of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "FALSE";
  attribute WAIT_FOR_ENABLE : string;
  attribute WAIT_FOR_ENABLE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is "3'b100";
  attribute WATCHDOG_TIMEOUT : integer;
  attribute WATCHDOG_TIMEOUT of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic : entity is 200000;
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic is
  signal \<const0>\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[2]_i_2_n_0\ : STD_LOGIC;
  signal core_rst_sync : STD_LOGIC;
  signal mmcm_lock_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^phy_rst\ : STD_LOGIC;
  signal phy_rst_i_1_n_0 : STD_LOGIC;
  signal phy_rst_i_2_n_0 : STD_LOGIC;
  signal phy_rst_i_3_n_0 : STD_LOGIC;
  signal phy_rst_i_4_n_0 : STD_LOGIC;
  signal reset_timer_r : STD_LOGIC;
  signal reset_timer_r_i_1_n_0 : STD_LOGIC;
  signal rst_blk_state : STD_LOGIC;
  signal \rst_blk_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^system_rst\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of system_rst : signal is "true";
  signal \^system_rst_byteclk\ : STD_LOGIC;
  attribute RTL_KEEP of system_rst_byteclk : signal is "true";
  signal system_rst_byteclk_i_1_n_0 : STD_LOGIC;
  signal system_rst_byteclk_i_2_n_0 : STD_LOGIC;
  signal \^system_rst_div4clk\ : STD_LOGIC;
  attribute RTL_KEEP of system_rst_div4clk : signal is "true";
  signal system_rst_div4clk_i_1_n_0 : STD_LOGIC;
  signal system_rst_div4clk_i_2_n_0 : STD_LOGIC;
  signal \^system_rst_escclk\ : STD_LOGIC;
  attribute RTL_KEEP of system_rst_escclk : signal is "true";
  signal system_rst_escclk_i_1_n_0 : STD_LOGIC;
  signal system_rst_escclk_i_2_n_0 : STD_LOGIC;
  signal system_rst_escclk_i_3_n_0 : STD_LOGIC;
  signal system_rst_escclk_i_4_n_0 : STD_LOGIC;
  signal system_rst_i_1_n_0 : STD_LOGIC;
  signal system_rst_i_2_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[15]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[15]_i_4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \time_out_counter_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_r_i_1_n_0 : STD_LOGIC;
  signal time_out_r_i_2_n_0 : STD_LOGIC;
  signal time_out_r_i_3_n_0 : STD_LOGIC;
  signal time_out_r_i_4_n_0 : STD_LOGIC;
  signal time_out_r_reg_n_0 : STD_LOGIC;
  signal NLW_core_rst_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mmcm_lock_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_lock_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_time_out_counter_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_time_out_counter_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_txpll_lock_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_txpll_lock_sync_i_scndry_out_UNCONNECTED : STD_LOGIC;
  signal NLW_txpll_lock_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rst_blk_state[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_rst_blk_state[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_rst_blk_state[2]_i_2\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[0]\ : label is "RST_BEGIN:000,RELEASE_TXPLL_RESET:011,ASSERT_ALL_RESETS:001,RELEASE_MMCM_RESET:010,RESET_FSM_DONE:011,WAIT_FOR_ENABLE:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[1]\ : label is "RST_BEGIN:000,RELEASE_TXPLL_RESET:011,ASSERT_ALL_RESETS:001,RELEASE_MMCM_RESET:010,RESET_FSM_DONE:011,WAIT_FOR_ENABLE:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[2]\ : label is "RST_BEGIN:000,RELEASE_TXPLL_RESET:011,ASSERT_ALL_RESETS:001,RELEASE_MMCM_RESET:010,RESET_FSM_DONE:011,WAIT_FOR_ENABLE:100";
  attribute DowngradeIPIdentifiedWarnings of core_rst_sync_i : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of core_rst_sync_i : label is "soft";
  attribute c_cdc_type : string;
  attribute c_cdc_type of core_rst_sync_i : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of core_rst_sync_i : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of core_rst_sync_i : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of core_rst_sync_i : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of core_rst_sync_i : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of core_rst_sync_i : label is "8'b00000010";
  attribute DowngradeIPIdentifiedWarnings of mmcm_lock_sync_i : label is "yes";
  attribute KEEP_HIERARCHY of mmcm_lock_sync_i : label is "soft";
  attribute c_cdc_type of mmcm_lock_sync_i : label is "2'b01";
  attribute c_flop_input of mmcm_lock_sync_i : label is "1'b0";
  attribute c_mtbf_stages of mmcm_lock_sync_i : label is 3;
  attribute c_reset_state of mmcm_lock_sync_i : label is "1'b1";
  attribute c_single_bit of mmcm_lock_sync_i : label is "1'b1";
  attribute c_vector_width of mmcm_lock_sync_i : label is "8'b00000010";
  attribute SOFT_HLUTNM of phy_rst_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of system_rst_byteclk_i_2 : label is "soft_lutpair0";
  attribute KEEP : string;
  attribute KEEP of system_rst_byteclk_reg : label is "yes";
  attribute SOFT_HLUTNM of system_rst_div4clk_i_2 : label is "soft_lutpair0";
  attribute KEEP of system_rst_div4clk_reg : label is "yes";
  attribute SOFT_HLUTNM of system_rst_escclk_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of system_rst_escclk_i_4 : label is "soft_lutpair1";
  attribute KEEP of system_rst_escclk_reg : label is "yes";
  attribute KEEP of system_rst_reg : label is "yes";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_1\ : label is "soft_lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of time_out_r_i_3 : label is "soft_lutpair4";
  attribute DowngradeIPIdentifiedWarnings of txpll_lock_sync_i : label is "yes";
  attribute KEEP_HIERARCHY of txpll_lock_sync_i : label is "soft";
  attribute c_cdc_type of txpll_lock_sync_i : label is "2'b01";
  attribute c_flop_input of txpll_lock_sync_i : label is "1'b0";
  attribute c_mtbf_stages of txpll_lock_sync_i : label is 3;
  attribute c_reset_state of txpll_lock_sync_i : label is "1'b1";
  attribute c_single_bit of txpll_lock_sync_i : label is "1'b1";
  attribute c_vector_width of txpll_lock_sync_i : label is "8'b00000010";
  attribute keep of system_rst : signal is "true";
  attribute keep of system_rst_byteclk : signal is "true";
  attribute keep of system_rst_div4clk : signal is "true";
  attribute keep of system_rst_escclk : signal is "true";
begin
  mmcm_rst <= \<const0>\;
  phy_rst <= \^phy_rst\;
  system_rst <= \^system_rst\;
  system_rst_byteclk <= \^system_rst_byteclk\;
  system_rst_div4clk <= \^system_rst_div4clk\;
  system_rst_escclk <= \^system_rst_escclk\;
  txpll_rst <= \<const0>\;
\FSM_sequential_rst_blk_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8C8F"
    )
        port map (
      I0 => \rst_blk_state__0\(1),
      I1 => cl_enable,
      I2 => \rst_blk_state__0\(0),
      I3 => mmcm_lock_sync,
      I4 => \rst_blk_state__0\(2),
      O => \FSM_sequential_rst_blk_state[0]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80FF8"
    )
        port map (
      I0 => cl_enable,
      I1 => mmcm_lock_sync,
      I2 => \rst_blk_state__0\(0),
      I3 => \rst_blk_state__0\(2),
      I4 => \rst_blk_state__0\(1),
      O => \FSM_sequential_rst_blk_state[1]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00AFF00FF0ACF"
    )
        port map (
      I0 => cl_enable,
      I1 => time_out_r_reg_n_0,
      I2 => \rst_blk_state__0\(1),
      I3 => \rst_blk_state__0\(2),
      I4 => \rst_blk_state__0\(0),
      I5 => mmcm_lock_sync,
      O => rst_blk_state
    );
\FSM_sequential_rst_blk_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \rst_blk_state__0\(1),
      I1 => \rst_blk_state__0\(0),
      I2 => mmcm_lock_sync,
      I3 => cl_enable,
      I4 => \rst_blk_state__0\(2),
      O => \FSM_sequential_rst_blk_state[2]_i_2_n_0\
    );
\FSM_sequential_rst_blk_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[0]_i_1_n_0\,
      Q => \rst_blk_state__0\(0)
    );
\FSM_sequential_rst_blk_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[1]_i_1_n_0\,
      Q => \rst_blk_state__0\(1)
    );
\FSM_sequential_rst_blk_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[2]_i_2_n_0\,
      Q => \rst_blk_state__0\(2)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_rst_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__2\
     port map (
      prmry_ack => NLW_core_rst_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => core_rst,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => core_rst_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
mmcm_lock_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__3\
     port map (
      prmry_ack => NLW_mmcm_lock_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => '1',
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => mmcm_lock_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_mmcm_lock_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
phy_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAEA0000"
    )
        port map (
      I0 => phy_rst_i_2_n_0,
      I1 => phy_rst_i_3_n_0,
      I2 => time_out_r_reg_n_0,
      I3 => \rst_blk_state__0\(0),
      I4 => phy_rst_i_4_n_0,
      I5 => \^phy_rst\,
      O => phy_rst_i_1_n_0
    );
phy_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => mmcm_lock_sync,
      I1 => \rst_blk_state__0\(0),
      I2 => \rst_blk_state__0\(2),
      I3 => \rst_blk_state__0\(1),
      O => phy_rst_i_2_n_0
    );
phy_rst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rst_blk_state__0\(1),
      I1 => \rst_blk_state__0\(2),
      O => phy_rst_i_3_n_0
    );
phy_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFCC0000DFDF"
    )
        port map (
      I0 => cl_enable,
      I1 => \rst_blk_state__0\(0),
      I2 => mmcm_lock_sync,
      I3 => time_out_r_reg_n_0,
      I4 => \rst_blk_state__0\(2),
      I5 => \rst_blk_state__0\(1),
      O => phy_rst_i_4_n_0
    );
phy_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => phy_rst_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^phy_rst\
    );
reset_timer_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8BBB8BB"
    )
        port map (
      I0 => reset_timer_r,
      I1 => \rst_blk_state__0\(2),
      I2 => mmcm_lock_sync,
      I3 => \rst_blk_state__0\(0),
      I4 => time_out_r_reg_n_0,
      I5 => \rst_blk_state__0\(1),
      O => reset_timer_r_i_1_n_0
    );
reset_timer_r_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => reset_timer_r_i_1_n_0,
      PRE => core_rst_sync,
      Q => reset_timer_r
    );
system_rst_byteclk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => system_rst_escclk_i_2_n_0,
      I1 => \^system_rst_byteclk\,
      I2 => \rst_blk_state__0\(2),
      I3 => \rst_blk_state__0\(1),
      I4 => system_rst_escclk_i_3_n_0,
      I5 => system_rst_byteclk_i_2_n_0,
      O => system_rst_byteclk_i_1_n_0
    );
system_rst_byteclk_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110111"
    )
        port map (
      I0 => \rst_blk_state__0\(2),
      I1 => \rst_blk_state__0\(1),
      I2 => mmcm_lock_sync,
      I3 => cl_enable,
      I4 => \rst_blk_state__0\(0),
      O => system_rst_byteclk_i_2_n_0
    );
system_rst_byteclk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_byteclk_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst_byteclk\
    );
system_rst_div4clk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => system_rst_escclk_i_2_n_0,
      I1 => \^system_rst_div4clk\,
      I2 => \rst_blk_state__0\(2),
      I3 => \rst_blk_state__0\(1),
      I4 => system_rst_escclk_i_3_n_0,
      I5 => system_rst_div4clk_i_2_n_0,
      O => system_rst_div4clk_i_1_n_0
    );
system_rst_div4clk_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110111"
    )
        port map (
      I0 => \rst_blk_state__0\(2),
      I1 => \rst_blk_state__0\(1),
      I2 => mmcm_lock_sync,
      I3 => cl_enable,
      I4 => \rst_blk_state__0\(0),
      O => system_rst_div4clk_i_2_n_0
    );
system_rst_div4clk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_div4clk_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst_div4clk\
    );
system_rst_escclk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => system_rst_escclk_i_2_n_0,
      I1 => \^system_rst_escclk\,
      I2 => \rst_blk_state__0\(2),
      I3 => \rst_blk_state__0\(1),
      I4 => system_rst_escclk_i_3_n_0,
      I5 => system_rst_escclk_i_4_n_0,
      O => system_rst_escclk_i_1_n_0
    );
system_rst_escclk_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F22"
    )
        port map (
      I0 => \rst_blk_state__0\(1),
      I1 => \rst_blk_state__0\(0),
      I2 => cl_enable,
      I3 => \rst_blk_state__0\(2),
      O => system_rst_escclk_i_2_n_0
    );
system_rst_escclk_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F22"
    )
        port map (
      I0 => time_out_r_reg_n_0,
      I1 => mmcm_lock_sync,
      I2 => cl_enable,
      I3 => \rst_blk_state__0\(0),
      O => system_rst_escclk_i_3_n_0
    );
system_rst_escclk_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110111"
    )
        port map (
      I0 => \rst_blk_state__0\(2),
      I1 => \rst_blk_state__0\(1),
      I2 => mmcm_lock_sync,
      I3 => cl_enable,
      I4 => \rst_blk_state__0\(0),
      O => system_rst_escclk_i_4_n_0
    );
system_rst_escclk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_escclk_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst_escclk\
    );
system_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00550404"
    )
        port map (
      I0 => \rst_blk_state__0\(2),
      I1 => time_out_r_reg_n_0,
      I2 => mmcm_lock_sync,
      I3 => cl_enable,
      I4 => \rst_blk_state__0\(0),
      I5 => system_rst_i_2_n_0,
      O => system_rst_i_1_n_0
    );
system_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003000DDF0F0F0FF"
    )
        port map (
      I0 => mmcm_lock_sync,
      I1 => \rst_blk_state__0\(0),
      I2 => \^system_rst\,
      I3 => \rst_blk_state__0\(2),
      I4 => \rst_blk_state__0\(1),
      I5 => cl_enable,
      O => system_rst_i_2_n_0
    );
system_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst\
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => p_0_in(0)
    );
\time_out_counter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      I4 => \time_out_counter[15]_i_3_n_0\,
      I5 => \time_out_counter[15]_i_4_n_0\,
      O => time_out_counter
    );
\time_out_counter[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(10),
      O => \time_out_counter[15]_i_3_n_0\
    );
\time_out_counter[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(4),
      O => \time_out_counter[15]_i_4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(0),
      Q => time_out_counter_reg(0),
      R => reset_timer_r
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(10),
      Q => time_out_counter_reg(10),
      R => reset_timer_r
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(11),
      Q => time_out_counter_reg(11),
      R => reset_timer_r
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(12),
      Q => time_out_counter_reg(12),
      R => reset_timer_r
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(13),
      Q => time_out_counter_reg(13),
      R => reset_timer_r
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(14),
      Q => time_out_counter_reg(14),
      R => reset_timer_r
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(15),
      Q => time_out_counter_reg(15),
      R => reset_timer_r
    );
\time_out_counter_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_time_out_counter_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \time_out_counter_reg[15]_i_2_n_2\,
      CO(4) => \time_out_counter_reg[15]_i_2_n_3\,
      CO(3) => \time_out_counter_reg[15]_i_2_n_4\,
      CO(2) => \time_out_counter_reg[15]_i_2_n_5\,
      CO(1) => \time_out_counter_reg[15]_i_2_n_6\,
      CO(0) => \time_out_counter_reg[15]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_time_out_counter_reg[15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => p_0_in(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => time_out_counter_reg(15 downto 9)
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(1),
      Q => time_out_counter_reg(1),
      R => reset_timer_r
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(2),
      Q => time_out_counter_reg(2),
      R => reset_timer_r
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(3),
      Q => time_out_counter_reg(3),
      R => reset_timer_r
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(4),
      Q => time_out_counter_reg(4),
      R => reset_timer_r
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(5),
      Q => time_out_counter_reg(5),
      R => reset_timer_r
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(6),
      Q => time_out_counter_reg(6),
      R => reset_timer_r
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(7),
      Q => time_out_counter_reg(7),
      R => reset_timer_r
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(8),
      Q => time_out_counter_reg(8),
      R => reset_timer_r
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => time_out_counter_reg(0),
      CI_TOP => '0',
      CO(7) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(6) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(5) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(4) => \time_out_counter_reg[8]_i_1_n_3\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_4\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_5\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_6\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_0_in(8 downto 1),
      S(7 downto 0) => time_out_counter_reg(8 downto 1)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => time_out_counter,
      D => p_0_in(9),
      Q => time_out_counter_reg(9),
      R => reset_timer_r
    );
time_out_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => time_out_r_reg_n_0,
      I1 => time_out_r_i_2_n_0,
      I2 => time_out_r_i_3_n_0,
      I3 => time_out_r_i_4_n_0,
      I4 => reset_timer_r,
      O => time_out_r_i_1_n_0
    );
time_out_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(15),
      O => time_out_r_i_2_n_0
    );
time_out_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      O => time_out_r_i_3_n_0
    );
time_out_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(8),
      O => time_out_r_i_4_n_0
    );
time_out_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => time_out_r_i_1_n_0,
      Q => time_out_r_reg_n_0,
      R => '0'
    );
txpll_lock_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__4\
     port map (
      prmry_ack => NLW_txpll_lock_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => txpll_lock,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => NLW_txpll_lock_sync_i_scndry_out_UNCONNECTED,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_txpll_lock_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align is
  port (
    dl1_rxsynchs : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC;
    rx_dl1_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align : entity is "mipi_dphy_v4_2_0_rx_sot_det_align";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \align_done_i_10__0_n_0\ : STD_LOGIC;
  signal \align_done_i_11__0_n_0\ : STD_LOGIC;
  signal \align_done_i_12__0_n_0\ : STD_LOGIC;
  signal \align_done_i_13__0_n_0\ : STD_LOGIC;
  signal \align_done_i_14__0_n_0\ : STD_LOGIC;
  signal \align_done_i_15__0_n_0\ : STD_LOGIC;
  signal \align_done_i_16__0_n_0\ : STD_LOGIC;
  signal \align_done_i_17__0_n_0\ : STD_LOGIC;
  signal \align_done_i_18__0_n_0\ : STD_LOGIC;
  signal \align_done_i_19__0_n_0\ : STD_LOGIC;
  signal align_done_i_1_n_0 : STD_LOGIC;
  signal \align_done_i_20__0_n_0\ : STD_LOGIC;
  signal align_done_i_21_n_0 : STD_LOGIC;
  signal \align_done_i_2__0_n_0\ : STD_LOGIC;
  signal \align_done_i_3__0_n_0\ : STD_LOGIC;
  signal \align_done_i_4__0_n_0\ : STD_LOGIC;
  signal \align_done_i_5__0_n_0\ : STD_LOGIC;
  signal \align_done_i_6__0_n_0\ : STD_LOGIC;
  signal align_done_i_7_n_0 : STD_LOGIC;
  signal \align_done_i_8__0_n_0\ : STD_LOGIC;
  signal \align_done_i_9__0_n_0\ : STD_LOGIC;
  signal \^dl1_rxvalidhs\ : STD_LOGIC;
  signal en_hs_lpn_sync : STD_LOGIC;
  signal en_hs_lpn_sync_r : STD_LOGIC;
  signal errsoths3_out : STD_LOGIC;
  signal \errsoths_i_10__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_11__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_12__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_13__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_14__0_n_0\ : STD_LOGIC;
  signal errsoths_i_15_n_0 : STD_LOGIC;
  signal errsoths_i_16_n_0 : STD_LOGIC;
  signal \errsoths_i_2__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_3__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_4__0_n_0\ : STD_LOGIC;
  signal errsoths_i_5_n_0 : STD_LOGIC;
  signal \errsoths_i_6__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_7__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_8__0_n_0\ : STD_LOGIC;
  signal \errsoths_i_9__0_n_0\ : STD_LOGIC;
  signal errsotsynchs1_out : STD_LOGIC;
  signal \errsotsynchs_i_2__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_3__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_4__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_5__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_6__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_7__0_n_0\ : STD_LOGIC;
  signal \errsotsynchs_i_8__0_n_0\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal hs_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hs_data[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \hs_dvalid_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_hs_dp_r_reg_n_0_[7]\ : STD_LOGIC;
  signal rxsynchs5_out : STD_LOGIC;
  signal \rxsynchs_i_10__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_11__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_12__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_13__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_14__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_15__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_16__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_17__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_18__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_19__0_n_0\ : STD_LOGIC;
  signal rxsynchs_i_1_n_0 : STD_LOGIC;
  signal \rxsynchs_i_20__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_21__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_22__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_23__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_3__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_4__0_n_0\ : STD_LOGIC;
  signal rxsynchs_i_5_n_0 : STD_LOGIC;
  signal \rxsynchs_i_6__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_7__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_8__0_n_0\ : STD_LOGIC;
  signal \rxsynchs_i_9__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_4_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_5_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_6_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_7_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_8_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[2]\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of en_hs_lpn_sync_r_reg : label is "no";
begin
  E(0) <= \^e\(0);
  dl1_rxvalidhs <= \^dl1_rxvalidhs\;
align_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F700FF00FF00"
    )
        port map (
      I0 => \align_done_i_2__0_n_0\,
      I1 => \align_done_i_3__0_n_0\,
      I2 => \align_done_i_4__0_n_0\,
      I3 => en_hs_lpn_sync_r,
      I4 => \^e\(0),
      I5 => \align_done_i_5__0_n_0\,
      O => align_done_i_1_n_0
    );
\align_done_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF4DFFDFFFDFFFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[11]\,
      I1 => \h_reg_reg_n_0_[10]\,
      I2 => \h_reg_reg_n_0_[13]\,
      I3 => \h_reg_reg_n_0_[14]\,
      I4 => \h_reg_reg_n_0_[15]\,
      I5 => \h_reg_reg_n_0_[12]\,
      O => \align_done_i_10__0_n_0\
    );
\align_done_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF2BFFBFFFBFFFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[8]\,
      I1 => \h_reg_reg_n_0_[9]\,
      I2 => \h_reg_reg_n_0_[11]\,
      I3 => \h_reg_reg_n_0_[12]\,
      I4 => \h_reg_reg_n_0_[13]\,
      I5 => \h_reg_reg_n_0_[10]\,
      O => \align_done_i_11__0_n_0\
    );
\align_done_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[13]\,
      I1 => \h_reg_reg_n_0_[12]\,
      I2 => \h_reg_reg_n_0_[10]\,
      I3 => \h_reg_reg_n_0_[11]\,
      O => \align_done_i_12__0_n_0\
    );
\align_done_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E2A2AA"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[13]\,
      I2 => \h_reg_reg_n_0_[12]\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \h_reg_reg_n_0_[10]\,
      I5 => \h_reg_reg_n_0_[8]\,
      O => \align_done_i_13__0_n_0\
    );
\align_done_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFABAAAB"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[10]\,
      I4 => \h_reg_reg_n_0_[12]\,
      I5 => \h_reg_reg_n_0_[11]\,
      O => \align_done_i_14__0_n_0\
    );
\align_done_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFABAAAB"
    )
        port map (
      I0 => \h_reg_reg_n_0_[11]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[9]\,
      I3 => \h_reg_reg_n_0_[12]\,
      I4 => \h_reg_reg_n_0_[13]\,
      I5 => \h_reg_reg_n_0_[14]\,
      O => \align_done_i_15__0_n_0\
    );
\align_done_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2202EA2A"
    )
        port map (
      I0 => \h_reg_reg_n_0_[11]\,
      I1 => \h_reg_reg_n_0_[12]\,
      I2 => \h_reg_reg_n_0_[15]\,
      I3 => \h_reg_reg_n_0_[14]\,
      I4 => \h_reg_reg_n_0_[13]\,
      I5 => \h_reg_reg_n_0_[10]\,
      O => \align_done_i_16__0_n_0\
    );
\align_done_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[13]\,
      I1 => \h_reg_reg_n_0_[14]\,
      I2 => \h_reg_reg_n_0_[15]\,
      I3 => \h_reg_reg_n_0_[12]\,
      O => \align_done_i_17__0_n_0\
    );
\align_done_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF4DDFDFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => \h_reg_reg_n_0_[10]\,
      I4 => \h_reg_reg_n_0_[8]\,
      I5 => \h_reg_reg_n_0_[9]\,
      O => \align_done_i_18__0_n_0\
    );
\align_done_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5101D54151115101"
    )
        port map (
      I0 => align_done_i_21_n_0,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => \h_reg_reg_n_0_[8]\,
      I5 => \h_reg_reg_n_0_[9]\,
      O => \align_done_i_19__0_n_0\
    );
\align_done_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[9]\,
      I5 => \h_reg_reg_n_0_[4]\,
      O => \align_done_i_20__0_n_0\
    );
align_done_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[4]\,
      I1 => \h_reg_reg_n_0_[3]\,
      I2 => \h_reg_reg_n_0_[2]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[5]\,
      O => align_done_i_21_n_0
    );
\align_done_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045555"
    )
        port map (
      I0 => \align_done_i_6__0_n_0\,
      I1 => align_done_i_7_n_0,
      I2 => \align_done_i_8__0_n_0\,
      I3 => \align_done_i_9__0_n_0\,
      I4 => \align_done_i_10__0_n_0\,
      O => \align_done_i_2__0_n_0\
    );
\align_done_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20AA2020"
    )
        port map (
      I0 => \align_done_i_11__0_n_0\,
      I1 => \align_done_i_12__0_n_0\,
      I2 => \h_reg_reg_n_0_[9]\,
      I3 => \align_done_i_13__0_n_0\,
      I4 => \align_done_i_14__0_n_0\,
      I5 => \align_done_i_6__0_n_0\,
      O => \align_done_i_3__0_n_0\
    );
\align_done_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDFFFF"
    )
        port map (
      I0 => \align_done_i_15__0_n_0\,
      I1 => \align_done_i_16__0_n_0\,
      I2 => \align_done_i_17__0_n_0\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \align_done_i_10__0_n_0\,
      O => \align_done_i_4__0_n_0\
    );
\align_done_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \start_bit[0]_i_4_n_0\,
      I1 => \align_done_i_18__0_n_0\,
      I2 => \align_done_i_19__0_n_0\,
      I3 => \align_done_i_20__0_n_0\,
      O => \align_done_i_5__0_n_0\
    );
\align_done_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080000008E080800"
    )
        port map (
      I0 => \h_reg_reg_n_0_[10]\,
      I1 => \h_reg_reg_n_0_[11]\,
      I2 => \h_reg_reg_n_0_[13]\,
      I3 => \h_reg_reg_n_0_[12]\,
      I4 => \h_reg_reg_n_0_[14]\,
      I5 => \h_reg_reg_n_0_[9]\,
      O => \align_done_i_6__0_n_0\
    );
align_done_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB3FBB3"
    )
        port map (
      I0 => \h_reg_reg_n_0_[11]\,
      I1 => \h_reg_reg_n_0_[10]\,
      I2 => \h_reg_reg_n_0_[12]\,
      I3 => \h_reg_reg_n_0_[14]\,
      I4 => \h_reg_reg_n_0_[13]\,
      O => align_done_i_7_n_0
    );
\align_done_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[11]\,
      I3 => \h_reg_reg_n_0_[12]\,
      I4 => \h_reg_reg_n_0_[13]\,
      I5 => \h_reg_reg_n_0_[10]\,
      O => \align_done_i_8__0_n_0\
    );
\align_done_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[13]\,
      I2 => \h_reg_reg_n_0_[12]\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \h_reg_reg_n_0_[14]\,
      O => \align_done_i_9__0_n_0\
    );
align_done_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => align_done_i_1_n_0,
      Q => \^e\(0),
      R => '0'
    );
en_hs_lpn_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1\
     port map (
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      \out\ => en_hs_lpn_sync,
      rx_div4_clk => rx_div4_clk
    );
en_hs_lpn_sync_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => en_hs_lpn_sync,
      Q => en_hs_lpn_sync_r,
      R => '0'
    );
\errsoths_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080006880"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[11]\,
      I2 => \h_reg_reg_n_0_[8]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \h_reg_reg_n_0_[10]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => \errsoths_i_10__0_n_0\
    );
\errsoths_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBAAAAAAAA"
    )
        port map (
      I0 => \align_done_i_20__0_n_0\,
      I1 => \errsoths_i_14__0_n_0\,
      I2 => align_done_i_21_n_0,
      I3 => errsoths_i_15_n_0,
      I4 => errsoths_i_16_n_0,
      I5 => \align_done_i_18__0_n_0\,
      O => \errsoths_i_11__0_n_0\
    );
\errsoths_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000944000004000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[3]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[4]\,
      I3 => \h_reg_reg_n_0_[8]\,
      I4 => \h_reg_reg_n_0_[7]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => \errsoths_i_12__0_n_0\
    );
\errsoths_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000094404000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[8]\,
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \h_reg_reg_n_0_[5]\,
      I5 => \h_reg_reg_n_0_[4]\,
      O => \errsoths_i_13__0_n_0\
    );
\errsoths_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[9]\,
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \h_reg_reg_n_0_[6]\,
      O => \errsoths_i_14__0_n_0\
    );
errsoths_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000B00"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[5]\,
      O => errsoths_i_15_n_0
    );
errsoths_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => \h_reg_reg_n_0_[8]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \h_reg_reg_n_0_[7]\,
      O => errsoths_i_16_n_0
    );
\errsoths_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00EF0045"
    )
        port map (
      I0 => \rxsynchs_i_6__0_n_0\,
      I1 => \errsoths_i_2__0_n_0\,
      I2 => \errsoths_i_3__0_n_0\,
      I3 => \errsoths_i_4__0_n_0\,
      I4 => errsoths_i_5_n_0,
      I5 => \errsoths_i_6__0_n_0\,
      O => errsoths3_out
    );
\errsoths_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[13]\,
      I1 => \h_reg_reg_n_0_[12]\,
      I2 => \h_reg_reg_n_0_[10]\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \h_reg_reg_n_0_[9]\,
      I5 => \h_reg_reg_n_0_[8]\,
      O => \errsoths_i_2__0_n_0\
    );
\errsoths_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAAFFFF"
    )
        port map (
      I0 => \align_done_i_10__0_n_0\,
      I1 => \align_done_i_17__0_n_0\,
      I2 => \h_reg_reg_n_0_[10]\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \align_done_i_3__0_n_0\,
      I5 => \errsoths_i_7__0_n_0\,
      O => \errsoths_i_3__0_n_0\
    );
\errsoths_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFFFFFFFF"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \align_done_i_20__0_n_0\,
      I3 => \align_done_i_19__0_n_0\,
      I4 => \align_done_i_18__0_n_0\,
      I5 => \start_bit[0]_i_4_n_0\,
      O => \errsoths_i_4__0_n_0\
    );
errsoths_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \errsoths_i_8__0_n_0\,
      I1 => \rxsynchs_i_10__0_n_0\,
      I2 => \errsoths_i_9__0_n_0\,
      I3 => \errsoths_i_10__0_n_0\,
      O => errsoths_i_5_n_0
    );
\errsoths_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D000D00000"
    )
        port map (
      I0 => \start_bit[0]_i_4_n_0\,
      I1 => \errsoths_i_11__0_n_0\,
      I2 => en_hs_lpn_sync_r,
      I3 => \^e\(0),
      I4 => \errsoths_i_12__0_n_0\,
      I5 => \errsoths_i_13__0_n_0\,
      O => \errsoths_i_6__0_n_0\
    );
\errsoths_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000086080800"
    )
        port map (
      I0 => \h_reg_reg_n_0_[12]\,
      I1 => \h_reg_reg_n_0_[14]\,
      I2 => \h_reg_reg_n_0_[13]\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \h_reg_reg_n_0_[10]\,
      I5 => \h_reg_reg_n_0_[9]\,
      O => \errsoths_i_7__0_n_0\
    );
\errsoths_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF79F7F7FF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[12]\,
      I1 => \h_reg_reg_n_0_[9]\,
      I2 => \h_reg_reg_n_0_[11]\,
      I3 => \h_reg_reg_n_0_[10]\,
      I4 => \h_reg_reg_n_0_[8]\,
      I5 => \h_reg_reg_n_0_[7]\,
      O => \errsoths_i_8__0_n_0\
    );
\errsoths_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000094404000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[10]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[7]\,
      I5 => \h_reg_reg_n_0_[5]\,
      O => \errsoths_i_9__0_n_0\
    );
errsoths_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => rxsynchs_i_1_n_0,
      D => errsoths3_out,
      Q => dl1_errsoths,
      R => '0'
    );
\errsotsynchs_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAABABABAB"
    )
        port map (
      I0 => \errsotsynchs_i_2__0_n_0\,
      I1 => \rxsynchs_i_7__0_n_0\,
      I2 => \errsoths_i_4__0_n_0\,
      I3 => \rxsynchs_i_6__0_n_0\,
      I4 => \errsotsynchs_i_3__0_n_0\,
      I5 => \errsotsynchs_i_4__0_n_0\,
      O => errsotsynchs1_out
    );
\errsotsynchs_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0E0F0"
    )
        port map (
      I0 => \align_done_i_18__0_n_0\,
      I1 => \align_done_i_20__0_n_0\,
      I2 => \rxsynchs_i_3__0_n_0\,
      I3 => \start_bit[0]_i_4_n_0\,
      I4 => \align_done_i_19__0_n_0\,
      I5 => \rxsynchs_i_8__0_n_0\,
      O => \errsotsynchs_i_2__0_n_0\
    );
\errsotsynchs_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51510051"
    )
        port map (
      I0 => \align_done_i_6__0_n_0\,
      I1 => \align_done_i_14__0_n_0\,
      I2 => \align_done_i_13__0_n_0\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \align_done_i_12__0_n_0\,
      O => \errsotsynchs_i_3__0_n_0\
    );
\errsotsynchs_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BBBBFFFFFFFF"
    )
        port map (
      I0 => \align_done_i_6__0_n_0\,
      I1 => \errsotsynchs_i_5__0_n_0\,
      I2 => \errsotsynchs_i_6__0_n_0\,
      I3 => \errsotsynchs_i_7__0_n_0\,
      I4 => \align_done_i_10__0_n_0\,
      I5 => \align_done_i_3__0_n_0\,
      O => \errsotsynchs_i_4__0_n_0\
    );
\errsotsynchs_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \h_reg_reg_n_0_[11]\,
      I1 => \align_done_i_17__0_n_0\,
      I2 => \align_done_i_16__0_n_0\,
      I3 => \align_done_i_15__0_n_0\,
      O => \errsotsynchs_i_5__0_n_0\
    );
\errsotsynchs_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000202"
    )
        port map (
      I0 => align_done_i_7_n_0,
      I1 => \align_done_i_8__0_n_0\,
      I2 => \h_reg_reg_n_0_[9]\,
      I3 => \errsotsynchs_i_8__0_n_0\,
      I4 => \h_reg_reg_n_0_[14]\,
      O => \errsotsynchs_i_6__0_n_0\
    );
\errsotsynchs_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[10]\,
      I1 => \h_reg_reg_n_0_[11]\,
      I2 => \h_reg_reg_n_0_[13]\,
      I3 => \h_reg_reg_n_0_[14]\,
      I4 => \h_reg_reg_n_0_[12]\,
      O => \errsotsynchs_i_7__0_n_0\
    );
\errsotsynchs_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[13]\,
      I1 => \h_reg_reg_n_0_[12]\,
      I2 => \h_reg_reg_n_0_[11]\,
      O => \errsotsynchs_i_8__0_n_0\
    );
errsotsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => rxsynchs_i_1_n_0,
      D => errsotsynchs1_out,
      Q => dl1_errsotsynchs,
      R => '0'
    );
\h_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[2]\,
      Q => \h_reg_reg_n_0_[10]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[3]\,
      Q => \h_reg_reg_n_0_[11]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[4]\,
      Q => \h_reg_reg_n_0_[12]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[5]\,
      Q => \h_reg_reg_n_0_[13]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[6]\,
      Q => \h_reg_reg_n_0_[14]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[7]\,
      Q => \h_reg_reg_n_0_[15]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \h_reg_reg_n_0_[9]\,
      Q => \h_reg_reg_n_0_[1]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \h_reg_reg_n_0_[10]\,
      Q => \h_reg_reg_n_0_[2]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \h_reg_reg_n_0_[11]\,
      Q => \h_reg_reg_n_0_[3]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \h_reg_reg_n_0_[12]\,
      Q => \h_reg_reg_n_0_[4]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \h_reg_reg_n_0_[13]\,
      Q => \h_reg_reg_n_0_[5]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \h_reg_reg_n_0_[14]\,
      Q => \h_reg_reg_n_0_[6]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \h_reg_reg_n_0_[15]\,
      Q => \h_reg_reg_n_0_[7]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[0]\,
      Q => \h_reg_reg_n_0_[8]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\h_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \rx_hs_dp_r_reg_n_0_[1]\,
      Q => \h_reg_reg_n_0_[9]\,
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[0]_i_2__0_n_0\,
      O => hs_data(0)
    );
\hs_data[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[4]\,
      I1 => \h_reg_reg_n_0_[3]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[2]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[1]\,
      O => \hs_data[0]_i_2__0_n_0\
    );
\hs_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[1]_i_2__0_n_0\,
      O => hs_data(1)
    );
\hs_data[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[5]\,
      I1 => \h_reg_reg_n_0_[4]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[3]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[2]\,
      O => \hs_data[1]_i_2__0_n_0\
    );
\hs_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[2]_i_2__0_n_0\,
      O => hs_data(2)
    );
\hs_data[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[4]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[3]\,
      O => \hs_data[2]_i_2__0_n_0\
    );
\hs_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_4__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[3]_i_2__0_n_0\,
      O => hs_data(3)
    );
\hs_data[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[4]\,
      O => \hs_data[3]_i_2__0_n_0\
    );
\hs_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_2__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[4]_i_3__0_n_0\,
      O => hs_data(4)
    );
\hs_data[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[12]\,
      I1 => \h_reg_reg_n_0_[11]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[10]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[9]\,
      O => \hs_data[4]_i_2__0_n_0\
    );
\hs_data[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[8]\,
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[5]\,
      O => \hs_data[4]_i_3__0_n_0\
    );
\hs_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_2__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[5]_i_3__0_n_0\,
      O => hs_data(5)
    );
\hs_data[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[13]\,
      I1 => \h_reg_reg_n_0_[12]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[10]\,
      O => \hs_data[5]_i_2__0_n_0\
    );
\hs_data[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => \hs_data[5]_i_3__0_n_0\
    );
\hs_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_2__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[6]_i_3__0_n_0\,
      O => hs_data(6)
    );
\hs_data[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[14]\,
      I1 => \h_reg_reg_n_0_[13]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[12]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[11]\,
      O => \hs_data[6]_i_2__0_n_0\
    );
\hs_data[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[10]\,
      I1 => \h_reg_reg_n_0_[9]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[8]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[7]\,
      O => \hs_data[6]_i_3__0_n_0\
    );
\hs_data[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      O => \hs_data[7]_i_1__0_n_0\
    );
\hs_data[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_3__0_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[7]_i_4__0_n_0\,
      O => hs_data(7)
    );
\hs_data[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[15]\,
      I1 => \h_reg_reg_n_0_[14]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[13]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[12]\,
      O => \hs_data[7]_i_3__0_n_0\
    );
\hs_data[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[11]\,
      I1 => \h_reg_reg_n_0_[10]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[8]\,
      O => \hs_data[7]_i_4__0_n_0\
    );
\hs_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(0),
      Q => dl1_rxdatahs(0),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(1),
      Q => dl1_rxdatahs(1),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(2),
      Q => dl1_rxdatahs(2),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(3),
      Q => dl1_rxdatahs(3),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(4),
      Q => dl1_rxdatahs(4),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(5),
      Q => dl1_rxdatahs(5),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(6),
      Q => dl1_rxdatahs(6),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(7),
      Q => dl1_rxdatahs(7),
      R => \hs_data[7]_i_1__0_n_0\
    );
\hs_dvalid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \^dl1_rxvalidhs\,
      O => \hs_dvalid_i_1__0_n_0\
    );
hs_dvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \hs_dvalid_i_1__0_n_0\,
      Q => \^dl1_rxvalidhs\,
      R => '0'
    );
\rx_hs_dp_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(0),
      Q => \rx_hs_dp_r_reg_n_0_[0]\,
      R => '0'
    );
\rx_hs_dp_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(1),
      Q => \rx_hs_dp_r_reg_n_0_[1]\,
      R => '0'
    );
\rx_hs_dp_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(2),
      Q => \rx_hs_dp_r_reg_n_0_[2]\,
      R => '0'
    );
\rx_hs_dp_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(3),
      Q => \rx_hs_dp_r_reg_n_0_[3]\,
      R => '0'
    );
\rx_hs_dp_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(4),
      Q => \rx_hs_dp_r_reg_n_0_[4]\,
      R => '0'
    );
\rx_hs_dp_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(5),
      Q => \rx_hs_dp_r_reg_n_0_[5]\,
      R => '0'
    );
\rx_hs_dp_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(6),
      Q => \rx_hs_dp_r_reg_n_0_[6]\,
      R => '0'
    );
\rx_hs_dp_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl1_hs_dp(7),
      Q => \rx_hs_dp_r_reg_n_0_[7]\,
      R => '0'
    );
rxsynchs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \align_done_i_2__0_n_0\,
      I1 => \align_done_i_3__0_n_0\,
      I2 => \align_done_i_4__0_n_0\,
      I3 => \align_done_i_5__0_n_0\,
      I4 => \^e\(0),
      I5 => en_hs_lpn_sync_r,
      O => rxsynchs_i_1_n_0
    );
\rxsynchs_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => \align_done_i_18__0_n_0\,
      I1 => \rxsynchs_i_14__0_n_0\,
      I2 => \start_bit[2]_i_7__0_n_0\,
      I3 => \start_bit[2]_i_8__0_n_0\,
      I4 => \start_bit[2]_i_9__0_n_0\,
      O => \rxsynchs_i_10__0_n_0\
    );
\rxsynchs_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBFAAAAAAAA"
    )
        port map (
      I0 => \rxsynchs_i_14__0_n_0\,
      I1 => \rxsynchs_i_19__0_n_0\,
      I2 => \rxsynchs_i_20__0_n_0\,
      I3 => \rxsynchs_i_21__0_n_0\,
      I4 => \rxsynchs_i_22__0_n_0\,
      I5 => \rxsynchs_i_13__0_n_0\,
      O => \rxsynchs_i_11__0_n_0\
    );
\rxsynchs_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEE"
    )
        port map (
      I0 => \start_bit[2]_i_7__0_n_0\,
      I1 => \start_bit[2]_i_8__0_n_0\,
      I2 => \h_reg_reg_n_0_[8]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \rxsynchs_i_23__0_n_0\,
      I5 => \h_reg_reg_n_0_[5]\,
      O => \rxsynchs_i_12__0_n_0\
    );
\rxsynchs_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF4DFFDFFFDFFFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[12]\,
      I1 => \h_reg_reg_n_0_[11]\,
      I2 => \h_reg_reg_n_0_[10]\,
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => \h_reg_reg_n_0_[8]\,
      I5 => \h_reg_reg_n_0_[9]\,
      O => \rxsynchs_i_13__0_n_0\
    );
\rxsynchs_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[11]\,
      I1 => \h_reg_reg_n_0_[10]\,
      I2 => \h_reg_reg_n_0_[9]\,
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => \h_reg_reg_n_0_[8]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => \rxsynchs_i_14__0_n_0\
    );
\rxsynchs_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBB3B3"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[12]\,
      I3 => \h_reg_reg_n_0_[11]\,
      I4 => \h_reg_reg_n_0_[10]\,
      O => \rxsynchs_i_15__0_n_0\
    );
\rxsynchs_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FFFBFB"
    )
        port map (
      I0 => \h_reg_reg_n_0_[8]\,
      I1 => \h_reg_reg_n_0_[9]\,
      I2 => \h_reg_reg_n_0_[10]\,
      I3 => \h_reg_reg_n_0_[12]\,
      I4 => \h_reg_reg_n_0_[11]\,
      O => \rxsynchs_i_16__0_n_0\
    );
\rxsynchs_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \h_reg_reg_n_0_[8]\,
      O => \rxsynchs_i_17__0_n_0\
    );
\rxsynchs_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[12]\,
      I1 => \h_reg_reg_n_0_[9]\,
      I2 => \h_reg_reg_n_0_[11]\,
      I3 => \h_reg_reg_n_0_[10]\,
      I4 => \h_reg_reg_n_0_[8]\,
      O => \rxsynchs_i_18__0_n_0\
    );
\rxsynchs_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFFC0FF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[10]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[11]\,
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => \h_reg_reg_n_0_[9]\,
      O => \rxsynchs_i_19__0_n_0\
    );
\rxsynchs_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[11]\,
      I2 => \h_reg_reg_n_0_[8]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \h_reg_reg_n_0_[10]\,
      O => \rxsynchs_i_20__0_n_0\
    );
\rxsynchs_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \h_reg_reg_n_0_[4]\,
      O => \rxsynchs_i_21__0_n_0\
    );
\rxsynchs_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFEFFFEF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[9]\,
      I2 => \h_reg_reg_n_0_[8]\,
      I3 => \h_reg_reg_n_0_[10]\,
      I4 => \h_reg_reg_n_0_[11]\,
      O => \rxsynchs_i_22__0_n_0\
    );
\rxsynchs_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \h_reg_reg_n_0_[10]\,
      I1 => \h_reg_reg_n_0_[7]\,
      O => \rxsynchs_i_23__0_n_0\
    );
\rxsynchs_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A8888888A888"
    )
        port map (
      I0 => \rxsynchs_i_3__0_n_0\,
      I1 => \rxsynchs_i_4__0_n_0\,
      I2 => rxsynchs_i_5_n_0,
      I3 => \align_done_i_5__0_n_0\,
      I4 => \rxsynchs_i_6__0_n_0\,
      I5 => \rxsynchs_i_7__0_n_0\,
      O => rxsynchs5_out
    );
\rxsynchs_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      I1 => \^e\(0),
      O => \rxsynchs_i_3__0_n_0\
    );
\rxsynchs_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rxsynchs_i_8__0_n_0\,
      I1 => \align_done_i_20__0_n_0\,
      O => \rxsynchs_i_4__0_n_0\
    );
rxsynchs_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02FF"
    )
        port map (
      I0 => \align_done_i_14__0_n_0\,
      I1 => \align_done_i_13__0_n_0\,
      I2 => \align_done_i_10__0_n_0\,
      I3 => \align_done_i_11__0_n_0\,
      I4 => \align_done_i_6__0_n_0\,
      O => rxsynchs_i_5_n_0
    );
\rxsynchs_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \rxsynchs_i_9__0_n_0\,
      I1 => \rxsynchs_i_10__0_n_0\,
      I2 => \rxsynchs_i_11__0_n_0\,
      O => \rxsynchs_i_6__0_n_0\
    );
\rxsynchs_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
        port map (
      I0 => \rxsynchs_i_12__0_n_0\,
      I1 => \rxsynchs_i_13__0_n_0\,
      I2 => \align_done_i_18__0_n_0\,
      I3 => \rxsynchs_i_14__0_n_0\,
      O => \rxsynchs_i_7__0_n_0\
    );
\rxsynchs_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000D44000004000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[3]\,
      I1 => \h_reg_reg_n_0_[4]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => \h_reg_reg_n_0_[8]\,
      I4 => \h_reg_reg_n_0_[7]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => \rxsynchs_i_8__0_n_0\
    );
\rxsynchs_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7550000FFFFFFFF"
    )
        port map (
      I0 => \rxsynchs_i_15__0_n_0\,
      I1 => \rxsynchs_i_16__0_n_0\,
      I2 => \rxsynchs_i_17__0_n_0\,
      I3 => \rxsynchs_i_18__0_n_0\,
      I4 => \align_done_i_11__0_n_0\,
      I5 => \rxsynchs_i_13__0_n_0\,
      O => \rxsynchs_i_9__0_n_0\
    );
rxsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => rxsynchs_i_1_n_0,
      D => rxsynchs5_out,
      Q => dl1_rxsynchs,
      R => '0'
    );
\start_bit[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000DD000000"
    )
        port map (
      I0 => \start_bit[0]_i_2__0_n_0\,
      I1 => \start_bit[0]_i_3__0_n_0\,
      I2 => \start_bit_reg_n_0_[0]\,
      I3 => \start_bit[0]_i_4_n_0\,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \start_bit[0]_i_1__0_n_0\
    );
\start_bit[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFBFBFBFB"
    )
        port map (
      I0 => \rxsynchs_i_11__0_n_0\,
      I1 => \rxsynchs_i_10__0_n_0\,
      I2 => \rxsynchs_i_9__0_n_0\,
      I3 => \align_done_i_4__0_n_0\,
      I4 => \align_done_i_2__0_n_0\,
      I5 => \align_done_i_3__0_n_0\,
      O => \start_bit[0]_i_2__0_n_0\
    );
\start_bit[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \rxsynchs_i_11__0_n_0\,
      I1 => \rxsynchs_i_10__0_n_0\,
      I2 => \align_done_i_18__0_n_0\,
      I3 => \align_done_i_19__0_n_0\,
      I4 => \align_done_i_20__0_n_0\,
      O => \start_bit[0]_i_3__0_n_0\
    );
\start_bit[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454555544444444"
    )
        port map (
      I0 => \rxsynchs_i_8__0_n_0\,
      I1 => \align_done_i_20__0_n_0\,
      I2 => \start_bit[0]_i_5_n_0\,
      I3 => \start_bit[0]_i_6_n_0\,
      I4 => \start_bit[0]_i_7_n_0\,
      I5 => \start_bit[0]_i_8_n_0\,
      O => \start_bit[0]_i_4_n_0\
    );
\start_bit[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D55"
    )
        port map (
      I0 => \h_reg_reg_n_0_[4]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[5]\,
      O => \start_bit[0]_i_5_n_0\
    );
\start_bit[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DF00DF00D0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[8]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => \h_reg_reg_n_0_[4]\,
      I4 => \h_reg_reg_n_0_[2]\,
      I5 => \h_reg_reg_n_0_[1]\,
      O => \start_bit[0]_i_6_n_0\
    );
\start_bit[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[5]\,
      O => \start_bit[0]_i_7_n_0\
    );
\start_bit[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000FFFFFFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => \h_reg_reg_n_0_[8]\,
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \h_reg_reg_n_0_[4]\,
      I5 => \h_reg_reg_n_0_[3]\,
      O => \start_bit[0]_i_8_n_0\
    );
\start_bit[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0444444004444"
    )
        port map (
      I0 => \start_bit[1]_i_2__0_n_0\,
      I1 => \start_bit[1]_i_3__0_n_0\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \align_done_i_5__0_n_0\,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \start_bit[1]_i_1__0_n_0\
    );
\start_bit[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF40FF"
    )
        port map (
      I0 => \rxsynchs_i_11__0_n_0\,
      I1 => \rxsynchs_i_10__0_n_0\,
      I2 => \rxsynchs_i_9__0_n_0\,
      I3 => en_hs_lpn_sync_r,
      I4 => \^e\(0),
      I5 => \errsoths_i_11__0_n_0\,
      O => \start_bit[1]_i_2__0_n_0\
    );
\start_bit[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFCFFFCF"
    )
        port map (
      I0 => \align_done_i_4__0_n_0\,
      I1 => \rxsynchs_i_11__0_n_0\,
      I2 => \rxsynchs_i_10__0_n_0\,
      I3 => \align_done_i_3__0_n_0\,
      I4 => \align_done_i_2__0_n_0\,
      O => \start_bit[1]_i_3__0_n_0\
    );
\start_bit[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF100010"
    )
        port map (
      I0 => \start_bit[2]_i_2__0_n_0\,
      I1 => \start_bit[2]_i_3__0_n_0\,
      I2 => \start_bit[2]_i_4__0_n_0\,
      I3 => \start_bit[2]_i_5__0_n_0\,
      I4 => \start_bit_reg_n_0_[2]\,
      I5 => \start_bit[2]_i_6__0_n_0\,
      O => \start_bit[2]_i_1__0_n_0\
    );
\start_bit[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77777775"
    )
        port map (
      I0 => \align_done_i_18__0_n_0\,
      I1 => \rxsynchs_i_14__0_n_0\,
      I2 => \start_bit[2]_i_7__0_n_0\,
      I3 => \start_bit[2]_i_8__0_n_0\,
      I4 => \start_bit[2]_i_9__0_n_0\,
      I5 => \rxsynchs_i_11__0_n_0\,
      O => \start_bit[2]_i_2__0_n_0\
    );
\start_bit[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2FFFF"
    )
        port map (
      I0 => \align_done_i_18__0_n_0\,
      I1 => \align_done_i_19__0_n_0\,
      I2 => \align_done_i_20__0_n_0\,
      I3 => \^e\(0),
      I4 => en_hs_lpn_sync_r,
      O => \start_bit[2]_i_3__0_n_0\
    );
\start_bit[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \rxsynchs_i_9__0_n_0\,
      I1 => \align_done_i_4__0_n_0\,
      I2 => \align_done_i_3__0_n_0\,
      I3 => \align_done_i_2__0_n_0\,
      O => \start_bit[2]_i_4__0_n_0\
    );
\start_bit[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      O => \start_bit[2]_i_5__0_n_0\
    );
\start_bit[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \rxsynchs_i_11__0_n_0\,
      I3 => \rxsynchs_i_10__0_n_0\,
      I4 => \start_bit[0]_i_4_n_0\,
      I5 => \errsoths_i_11__0_n_0\,
      O => \start_bit[2]_i_6__0_n_0\
    );
\start_bit[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[3]\,
      I1 => \h_reg_reg_n_0_[4]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[8]\,
      I4 => \h_reg_reg_n_0_[9]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => \start_bit[2]_i_7__0_n_0\
    );
\start_bit[2]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080C0CCC"
    )
        port map (
      I0 => \h_reg_reg_n_0_[9]\,
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[10]\,
      I4 => \h_reg_reg_n_0_[8]\,
      O => \start_bit[2]_i_8__0_n_0\
    );
\start_bit[2]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \h_reg_reg_n_0_[5]\,
      I1 => \h_reg_reg_n_0_[10]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[9]\,
      I4 => \h_reg_reg_n_0_[8]\,
      O => \start_bit[2]_i_9__0_n_0\
    );
\start_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[0]_i_1__0_n_0\,
      Q => \start_bit_reg_n_0_[0]\,
      R => '0'
    );
\start_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[1]_i_1__0_n_0\,
      Q => \start_bit_reg_n_0_[1]\,
      R => '0'
    );
\start_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[2]_i_1__0_n_0\,
      Q => \start_bit_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align_13 is
  port (
    dl0_rxsynchs : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    hs_dvalid_reg_0 : out STD_LOGIC;
    align_done_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl_en_hs_lpn_i : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    rx_dl0_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align_13 : entity is "mipi_dphy_v4_2_0_rx_sot_det_align";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align_13;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align_13 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_done_i_10_n_0 : STD_LOGIC;
  signal align_done_i_11_n_0 : STD_LOGIC;
  signal align_done_i_12_n_0 : STD_LOGIC;
  signal align_done_i_13_n_0 : STD_LOGIC;
  signal align_done_i_14_n_0 : STD_LOGIC;
  signal align_done_i_15_n_0 : STD_LOGIC;
  signal align_done_i_16_n_0 : STD_LOGIC;
  signal align_done_i_17_n_0 : STD_LOGIC;
  signal align_done_i_18_n_0 : STD_LOGIC;
  signal align_done_i_19_n_0 : STD_LOGIC;
  signal \align_done_i_1__0_n_0\ : STD_LOGIC;
  signal align_done_i_20_n_0 : STD_LOGIC;
  signal \align_done_i_21__0_n_0\ : STD_LOGIC;
  signal align_done_i_22_n_0 : STD_LOGIC;
  signal align_done_i_23_n_0 : STD_LOGIC;
  signal align_done_i_24_n_0 : STD_LOGIC;
  signal align_done_i_25_n_0 : STD_LOGIC;
  signal align_done_i_26_n_0 : STD_LOGIC;
  signal align_done_i_2_n_0 : STD_LOGIC;
  signal align_done_i_3_n_0 : STD_LOGIC;
  signal align_done_i_4_n_0 : STD_LOGIC;
  signal align_done_i_5_n_0 : STD_LOGIC;
  signal align_done_i_6_n_0 : STD_LOGIC;
  signal \align_done_i_7__0_n_0\ : STD_LOGIC;
  signal align_done_i_8_n_0 : STD_LOGIC;
  signal align_done_i_9_n_0 : STD_LOGIC;
  signal data7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal en_hs_lpn_sync : STD_LOGIC;
  signal en_hs_lpn_sync_r : STD_LOGIC;
  signal errsoths3_out : STD_LOGIC;
  signal errsoths_i_10_n_0 : STD_LOGIC;
  signal errsoths_i_11_n_0 : STD_LOGIC;
  signal errsoths_i_12_n_0 : STD_LOGIC;
  signal errsoths_i_13_n_0 : STD_LOGIC;
  signal errsoths_i_14_n_0 : STD_LOGIC;
  signal errsoths_i_2_n_0 : STD_LOGIC;
  signal errsoths_i_3_n_0 : STD_LOGIC;
  signal errsoths_i_4_n_0 : STD_LOGIC;
  signal \errsoths_i_5__0_n_0\ : STD_LOGIC;
  signal errsoths_i_6_n_0 : STD_LOGIC;
  signal errsoths_i_7_n_0 : STD_LOGIC;
  signal errsoths_i_8_n_0 : STD_LOGIC;
  signal errsoths_i_9_n_0 : STD_LOGIC;
  signal errsotsynchs1_out : STD_LOGIC;
  signal errsotsynchs_i_2_n_0 : STD_LOGIC;
  signal errsotsynchs_i_3_n_0 : STD_LOGIC;
  signal errsotsynchs_i_4_n_0 : STD_LOGIC;
  signal errsotsynchs_i_5_n_0 : STD_LOGIC;
  signal errsotsynchs_i_6_n_0 : STD_LOGIC;
  signal errsotsynchs_i_7_n_0 : STD_LOGIC;
  signal errsotsynchs_i_8_n_0 : STD_LOGIC;
  signal errsotsynchs_i_9_n_0 : STD_LOGIC;
  signal \h_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \h_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal hs_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hs_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \hs_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \hs_data[7]_i_4_n_0\ : STD_LOGIC;
  signal hs_dvalid_i_1_n_0 : STD_LOGIC;
  signal \^hs_dvalid_reg_0\ : STD_LOGIC;
  signal rx_hs_dp_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxsynchs5_out : STD_LOGIC;
  signal rxsynchs_i_10_n_0 : STD_LOGIC;
  signal rxsynchs_i_11_n_0 : STD_LOGIC;
  signal rxsynchs_i_12_n_0 : STD_LOGIC;
  signal rxsynchs_i_13_n_0 : STD_LOGIC;
  signal rxsynchs_i_14_n_0 : STD_LOGIC;
  signal rxsynchs_i_15_n_0 : STD_LOGIC;
  signal rxsynchs_i_16_n_0 : STD_LOGIC;
  signal rxsynchs_i_17_n_0 : STD_LOGIC;
  signal rxsynchs_i_18_n_0 : STD_LOGIC;
  signal rxsynchs_i_19_n_0 : STD_LOGIC;
  signal \rxsynchs_i_1__0_n_0\ : STD_LOGIC;
  signal rxsynchs_i_20_n_0 : STD_LOGIC;
  signal rxsynchs_i_21_n_0 : STD_LOGIC;
  signal rxsynchs_i_22_n_0 : STD_LOGIC;
  signal rxsynchs_i_23_n_0 : STD_LOGIC;
  signal rxsynchs_i_24_n_0 : STD_LOGIC;
  signal rxsynchs_i_25_n_0 : STD_LOGIC;
  signal rxsynchs_i_26_n_0 : STD_LOGIC;
  signal rxsynchs_i_3_n_0 : STD_LOGIC;
  signal rxsynchs_i_4_n_0 : STD_LOGIC;
  signal \rxsynchs_i_5__0_n_0\ : STD_LOGIC;
  signal rxsynchs_i_6_n_0 : STD_LOGIC;
  signal rxsynchs_i_7_n_0 : STD_LOGIC;
  signal rxsynchs_i_8_n_0 : STD_LOGIC;
  signal rxsynchs_i_9_n_0 : STD_LOGIC;
  signal \start_bit[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_2_n_0\ : STD_LOGIC;
  signal \start_bit[0]_i_3_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_2_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_3_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_4_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_5_n_0\ : STD_LOGIC;
  signal \start_bit[1]_i_6_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_1_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_2_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_3_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_4_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_5_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_6_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_7_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_8_n_0\ : STD_LOGIC;
  signal \start_bit[2]_i_9_n_0\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_bit_reg_n_0_[2]\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of en_hs_lpn_sync_r_reg : label is "no";
begin
  E(0) <= \^e\(0);
  hs_dvalid_reg_0 <= \^hs_dvalid_reg_0\;
align_done_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088E000800080000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[4]\,
      I3 => data7(0),
      I4 => \h_reg_reg_n_0_[7]\,
      I5 => data7(1),
      O => align_done_i_10_n_0
    );
align_done_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => data7(1),
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => data7(0),
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \h_reg_reg_n_0_[6]\,
      O => align_done_i_11_n_0
    );
align_done_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[4]\,
      I1 => \h_reg_reg_n_0_[3]\,
      I2 => \h_reg_reg_n_0_[2]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[5]\,
      O => align_done_i_12_n_0
    );
align_done_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000B00"
    )
        port map (
      I0 => data7(1),
      I1 => data7(0),
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[5]\,
      O => align_done_i_13_n_0
    );
align_done_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => data7(0),
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => data7(1),
      I4 => \h_reg_reg_n_0_[7]\,
      O => align_done_i_14_n_0
    );
align_done_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => data7(2),
      I4 => data7(0),
      I5 => data7(1),
      O => align_done_i_15_n_0
    );
align_done_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => data7(3),
      I1 => \align_done_i_21__0_n_0\,
      I2 => align_done_i_22_n_0,
      I3 => align_done_i_23_n_0,
      O => align_done_i_16_n_0
    );
align_done_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => rxsynchs_i_11_n_0,
      I1 => align_done_i_18_n_0,
      I2 => rxsynchs_i_9_n_0,
      I3 => rxsynchs_i_10_n_0,
      O => align_done_i_17_n_0
    );
align_done_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => data7(4),
      I1 => data7(5),
      I2 => data7(2),
      I3 => data7(3),
      I4 => data7(6),
      I5 => data7(1),
      O => align_done_i_18_n_0
    );
align_done_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => data7(6),
      I1 => align_done_i_24_n_0,
      I2 => data7(1),
      I3 => align_done_i_25_n_0,
      I4 => align_done_i_26_n_0,
      O => align_done_i_19_n_0
    );
\align_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0D0"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => align_done_i_3_n_0,
      I2 => en_hs_lpn_sync_r,
      I3 => \^e\(0),
      I4 => align_done_i_4_n_0,
      O => \align_done_i_1__0_n_0\
    );
align_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500404444"
    )
        port map (
      I0 => align_done_i_5_n_0,
      I1 => align_done_i_6_n_0,
      I2 => \align_done_i_7__0_n_0\,
      I3 => align_done_i_8_n_0,
      I4 => align_done_i_9_n_0,
      I5 => align_done_i_10_n_0,
      O => align_done_i_2_n_0
    );
align_done_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF4DFFDFFFDFFFFF"
    )
        port map (
      I0 => data7(3),
      I1 => data7(2),
      I2 => data7(5),
      I3 => data7(6),
      I4 => data7(7),
      I5 => data7(4),
      O => align_done_i_20_n_0
    );
\align_done_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => data7(5),
      I1 => data7(6),
      I2 => data7(7),
      I3 => data7(4),
      O => \align_done_i_21__0_n_0\
    );
align_done_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2202EA2A"
    )
        port map (
      I0 => data7(3),
      I1 => data7(4),
      I2 => data7(7),
      I3 => data7(6),
      I4 => data7(5),
      I5 => data7(2),
      O => align_done_i_22_n_0
    );
align_done_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFABAAAB"
    )
        port map (
      I0 => data7(3),
      I1 => data7(0),
      I2 => data7(1),
      I3 => data7(4),
      I4 => data7(5),
      I5 => data7(6),
      O => align_done_i_23_n_0
    );
align_done_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => data7(3),
      I1 => data7(4),
      I2 => data7(5),
      O => align_done_i_24_n_0
    );
align_done_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044C4C"
    )
        port map (
      I0 => data7(3),
      I1 => data7(2),
      I2 => data7(4),
      I3 => data7(5),
      I4 => data7(6),
      O => align_done_i_25_n_0
    );
align_done_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => data7(0),
      I2 => data7(3),
      I3 => data7(4),
      I4 => data7(5),
      I5 => data7(2),
      O => align_done_i_26_n_0
    );
align_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBABBBB"
    )
        port map (
      I0 => align_done_i_10_n_0,
      I1 => align_done_i_11_n_0,
      I2 => align_done_i_12_n_0,
      I3 => align_done_i_13_n_0,
      I4 => align_done_i_14_n_0,
      I5 => align_done_i_15_n_0,
      O => align_done_i_3_n_0
    );
align_done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => align_done_i_16_n_0,
      I1 => align_done_i_17_n_0,
      I2 => align_done_i_18_n_0,
      I3 => align_done_i_19_n_0,
      I4 => align_done_i_20_n_0,
      O => align_done_i_4_n_0
    );
align_done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000D44000004000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[3]\,
      I1 => \h_reg_reg_n_0_[4]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => data7(0),
      I4 => \h_reg_reg_n_0_[7]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => align_done_i_5_n_0
    );
align_done_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000FFFFFFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => data7(0),
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \h_reg_reg_n_0_[4]\,
      I5 => \h_reg_reg_n_0_[3]\,
      O => align_done_i_6_n_0
    );
\align_done_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0FFFF"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => data7(0),
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => \h_reg_reg_n_0_[4]\,
      O => \align_done_i_7__0_n_0\
    );
align_done_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DF00DF00D0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => data7(0),
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => \h_reg_reg_n_0_[4]\,
      I4 => \h_reg_reg_n_0_[2]\,
      I5 => \h_reg_reg_n_0_[1]\,
      O => align_done_i_8_n_0
    );
align_done_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[5]\,
      O => align_done_i_9_n_0
    );
align_done_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \align_done_i_1__0_n_0\,
      Q => \^e\(0),
      R => '0'
    );
en_hs_lpn_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized1_15\
     port map (
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      \out\ => en_hs_lpn_sync,
      rx_div4_clk => rx_div4_clk
    );
en_hs_lpn_sync_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => en_hs_lpn_sync,
      Q => en_hs_lpn_sync_r,
      R => '0'
    );
errsoths_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AA8A88888888"
    )
        port map (
      I0 => rxsynchs_i_3_n_0,
      I1 => errsoths_i_2_n_0,
      I2 => rxsynchs_i_7_n_0,
      I3 => errsoths_i_3_n_0,
      I4 => errsoths_i_4_n_0,
      I5 => rxsynchs_i_6_n_0,
      O => errsoths3_out
    );
errsoths_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080006880"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => data7(3),
      I2 => data7(0),
      I3 => data7(1),
      I4 => data7(2),
      I5 => \h_reg_reg_n_0_[6]\,
      O => errsoths_i_10_n_0
    );
errsoths_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEFEEEF"
    )
        port map (
      I0 => errsoths_i_13_n_0,
      I1 => rxsynchs_i_11_n_0,
      I2 => align_done_i_18_n_0,
      I3 => rxsynchs_i_9_n_0,
      I4 => rxsynchs_i_10_n_0,
      I5 => errsoths_i_14_n_0,
      O => errsoths_i_11_n_0
    );
errsoths_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000922000002000"
    )
        port map (
      I0 => data7(1),
      I1 => data7(0),
      I2 => data7(2),
      I3 => data7(3),
      I4 => data7(4),
      I5 => data7(5),
      O => errsoths_i_12_n_0
    );
errsoths_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF6DDFFFFFDFFF"
    )
        port map (
      I0 => data7(5),
      I1 => data7(6),
      I2 => data7(7),
      I3 => data7(4),
      I4 => data7(2),
      I5 => data7(3),
      O => errsoths_i_13_n_0
    );
errsoths_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000092202000"
    )
        port map (
      I0 => data7(4),
      I1 => data7(5),
      I2 => data7(6),
      I3 => data7(3),
      I4 => data7(2),
      I5 => data7(1),
      O => errsoths_i_14_n_0
    );
errsoths_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF94559400"
    )
        port map (
      I0 => \h_reg_reg_n_0_[4]\,
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => \errsoths_i_5__0_n_0\,
      I4 => errsoths_i_6_n_0,
      I5 => errsoths_i_7_n_0,
      O => errsoths_i_2_n_0
    );
errsoths_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => errsoths_i_8_n_0,
      I1 => rxsynchs_i_14_n_0,
      I2 => errsoths_i_9_n_0,
      I3 => errsoths_i_10_n_0,
      O => errsoths_i_3_n_0
    );
errsoths_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => errsoths_i_11_n_0,
      I1 => errsoths_i_12_n_0,
      I2 => rxsynchs_i_12_n_0,
      I3 => rxsynchs_i_13_n_0,
      I4 => rxsynchs_i_14_n_0,
      O => errsoths_i_4_n_0
    );
\errsoths_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => data7(0),
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => data7(1),
      O => \errsoths_i_5__0_n_0\
    );
errsoths_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80C00080"
    )
        port map (
      I0 => data7(1),
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => data7(0),
      I4 => \h_reg_reg_n_0_[7]\,
      O => errsoths_i_6_n_0
    );
errsoths_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000944000004000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[3]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[4]\,
      I3 => data7(0),
      I4 => \h_reg_reg_n_0_[7]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => errsoths_i_7_n_0
    );
errsoths_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000094404000"
    )
        port map (
      I0 => data7(1),
      I1 => data7(0),
      I2 => data7(2),
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \h_reg_reg_n_0_[7]\,
      I5 => \h_reg_reg_n_0_[5]\,
      O => errsoths_i_8_n_0
    );
errsoths_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF7FFF977F"
    )
        port map (
      I0 => data7(0),
      I1 => data7(4),
      I2 => data7(1),
      I3 => data7(2),
      I4 => data7(3),
      I5 => \h_reg_reg_n_0_[7]\,
      O => errsoths_i_9_n_0
    );
errsoths_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \rxsynchs_i_1__0_n_0\,
      D => errsoths3_out,
      Q => dl0_errsoths,
      R => '0'
    );
errsotsynchs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8888888A88"
    )
        port map (
      I0 => rxsynchs_i_3_n_0,
      I1 => errsotsynchs_i_2_n_0,
      I2 => rxsynchs_i_8_n_0,
      I3 => rxsynchs_i_6_n_0,
      I4 => errsotsynchs_i_3_n_0,
      I5 => errsotsynchs_i_4_n_0,
      O => errsotsynchs1_out
    );
errsotsynchs_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => align_done_i_15_n_0,
      I1 => errsotsynchs_i_5_n_0,
      I2 => align_done_i_5_n_0,
      I3 => errsotsynchs_i_6_n_0,
      O => errsotsynchs_i_2_n_0
    );
errsotsynchs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAA33A3"
    )
        port map (
      I0 => errsotsynchs_i_7_n_0,
      I1 => align_done_i_16_n_0,
      I2 => align_done_i_20_n_0,
      I3 => align_done_i_19_n_0,
      I4 => align_done_i_18_n_0,
      I5 => align_done_i_17_n_0,
      O => errsotsynchs_i_3_n_0
    );
errsotsynchs_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => rxsynchs_i_14_n_0,
      I1 => rxsynchs_i_13_n_0,
      I2 => rxsynchs_i_12_n_0,
      I3 => errsotsynchs_i_8_n_0,
      I4 => errsotsynchs_i_9_n_0,
      I5 => align_done_i_18_n_0,
      O => errsotsynchs_i_4_n_0
    );
errsotsynchs_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5101D54151115101"
    )
        port map (
      I0 => align_done_i_12_n_0,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => data7(0),
      I5 => data7(1),
      O => errsotsynchs_i_5_n_0
    );
errsotsynchs_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500151555555555"
    )
        port map (
      I0 => align_done_i_10_n_0,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \h_reg_reg_n_0_[6]\,
      I3 => align_done_i_8_n_0,
      I4 => \align_done_i_7__0_n_0\,
      I5 => align_done_i_6_n_0,
      O => errsotsynchs_i_6_n_0
    );
errsotsynchs_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => data7(2),
      I1 => data7(3),
      I2 => data7(6),
      I3 => data7(5),
      I4 => data7(4),
      O => errsotsynchs_i_7_n_0
    );
errsotsynchs_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => data7(1),
      I1 => data7(5),
      I2 => data7(4),
      I3 => data7(3),
      I4 => data7(2),
      O => errsotsynchs_i_8_n_0
    );
errsotsynchs_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxsynchs_i_9_n_0,
      I1 => rxsynchs_i_10_n_0,
      O => errsotsynchs_i_9_n_0
    );
errsotsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \rxsynchs_i_1__0_n_0\,
      D => errsotsynchs1_out,
      Q => dl0_errsotsynchs,
      R => '0'
    );
\h_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(2),
      Q => data7(2),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(3),
      Q => data7(3),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(4),
      Q => data7(4),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(5),
      Q => data7(5),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(6),
      Q => data7(6),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(7),
      Q => data7(7),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => data7(1),
      Q => \h_reg_reg_n_0_[1]\,
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => data7(2),
      Q => \h_reg_reg_n_0_[2]\,
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => data7(3),
      Q => \h_reg_reg_n_0_[3]\,
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => data7(4),
      Q => \h_reg_reg_n_0_[4]\,
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => data7(5),
      Q => \h_reg_reg_n_0_[5]\,
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => data7(6),
      Q => \h_reg_reg_n_0_[6]\,
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => data7(7),
      Q => \h_reg_reg_n_0_[7]\,
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(0),
      Q => data7(0),
      R => \hs_data[7]_i_1_n_0\
    );
\h_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_hs_dp_r(1),
      Q => data7(1),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[0]_i_2_n_0\,
      O => hs_data(0)
    );
\hs_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[4]\,
      I1 => \h_reg_reg_n_0_[3]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[2]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[1]\,
      O => \hs_data[0]_i_2_n_0\
    );
\hs_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[1]_i_2_n_0\,
      O => hs_data(1)
    );
\hs_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[5]\,
      I1 => \h_reg_reg_n_0_[4]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[3]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[2]\,
      O => \hs_data[1]_i_2_n_0\
    );
\hs_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[2]_i_2_n_0\,
      O => hs_data(2)
    );
\hs_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => \h_reg_reg_n_0_[5]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[4]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[3]\,
      O => \hs_data[2]_i_2_n_0\
    );
\hs_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_4_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[3]_i_2_n_0\,
      O => hs_data(3)
    );
\hs_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[4]\,
      O => \hs_data[3]_i_2_n_0\
    );
\hs_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[4]_i_2_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[4]_i_3_n_0\,
      O => hs_data(4)
    );
\hs_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(4),
      I1 => data7(3),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => data7(2),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => data7(1),
      O => \hs_data[4]_i_2_n_0\
    );
\hs_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(0),
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[6]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[5]\,
      O => \hs_data[4]_i_3_n_0\
    );
\hs_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[5]_i_2_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[5]_i_3_n_0\,
      O => hs_data(5)
    );
\hs_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(5),
      I1 => data7(4),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => data7(3),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => data7(2),
      O => \hs_data[5]_i_2_n_0\
    );
\hs_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(1),
      I1 => data7(0),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[6]\,
      O => \hs_data[5]_i_3_n_0\
    );
\hs_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[6]_i_2_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[6]_i_3_n_0\,
      O => hs_data(6)
    );
\hs_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(6),
      I1 => data7(5),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => data7(4),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => data7(3),
      O => \hs_data[6]_i_2_n_0\
    );
\hs_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(2),
      I1 => data7(1),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => data7(0),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => \h_reg_reg_n_0_[7]\,
      O => \hs_data[6]_i_3_n_0\
    );
\hs_data[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      O => \hs_data[7]_i_1_n_0\
    );
\hs_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hs_data[7]_i_3_n_0\,
      I1 => \start_bit_reg_n_0_[2]\,
      I2 => \hs_data[7]_i_4_n_0\,
      O => hs_data(7)
    );
\hs_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(7),
      I1 => data7(6),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => data7(5),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => data7(4),
      O => \hs_data[7]_i_3_n_0\
    );
\hs_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(3),
      I1 => data7(2),
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => data7(1),
      I4 => \start_bit_reg_n_0_[0]\,
      I5 => data7(0),
      O => \hs_data[7]_i_4_n_0\
    );
\hs_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(0),
      Q => dl0_rxdatahs(0),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(1),
      Q => dl0_rxdatahs(1),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(2),
      Q => dl0_rxdatahs(2),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(3),
      Q => dl0_rxdatahs(3),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(4),
      Q => dl0_rxdatahs(4),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(5),
      Q => dl0_rxdatahs(5),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(6),
      Q => dl0_rxdatahs(6),
      R => \hs_data[7]_i_1_n_0\
    );
\hs_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \^e\(0),
      D => hs_data(7),
      Q => dl0_rxdatahs(7),
      R => \hs_data[7]_i_1_n_0\
    );
hs_dvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => \^hs_dvalid_reg_0\,
      O => hs_dvalid_i_1_n_0
    );
hs_dvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => hs_dvalid_i_1_n_0,
      Q => \^hs_dvalid_reg_0\,
      R => '0'
    );
\rx_hs_dp_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(0),
      Q => rx_hs_dp_r(0),
      R => '0'
    );
\rx_hs_dp_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(1),
      Q => rx_hs_dp_r(1),
      R => '0'
    );
\rx_hs_dp_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(2),
      Q => rx_hs_dp_r(2),
      R => '0'
    );
\rx_hs_dp_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(3),
      Q => rx_hs_dp_r(3),
      R => '0'
    );
\rx_hs_dp_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(4),
      Q => rx_hs_dp_r(4),
      R => '0'
    );
\rx_hs_dp_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(5),
      Q => rx_hs_dp_r(5),
      R => '0'
    );
\rx_hs_dp_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(6),
      Q => rx_hs_dp_r(6),
      R => '0'
    );
\rx_hs_dp_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_div4_clk,
      CE => '1',
      D => rx_dl0_hs_dp(7),
      Q => rx_hs_dp_r(7),
      R => '0'
    );
rxsynchs_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A2E2AA"
    )
        port map (
      I0 => data7(1),
      I1 => data7(5),
      I2 => data7(4),
      I3 => data7(2),
      I4 => data7(3),
      I5 => data7(0),
      O => rxsynchs_i_10_n_0
    );
rxsynchs_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => data7(5),
      I1 => data7(4),
      I2 => data7(1),
      I3 => data7(2),
      I4 => data7(3),
      I5 => data7(0),
      O => rxsynchs_i_11_n_0
    );
rxsynchs_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007577FFFFFFFF"
    )
        port map (
      I0 => rxsynchs_i_18_n_0,
      I1 => rxsynchs_i_19_n_0,
      I2 => rxsynchs_i_20_n_0,
      I3 => rxsynchs_i_21_n_0,
      I4 => rxsynchs_i_11_n_0,
      I5 => rxsynchs_i_15_n_0,
      O => rxsynchs_i_12_n_0
    );
rxsynchs_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBFAAAAAAAA"
    )
        port map (
      I0 => rxsynchs_i_17_n_0,
      I1 => rxsynchs_i_22_n_0,
      I2 => rxsynchs_i_23_n_0,
      I3 => rxsynchs_i_24_n_0,
      I4 => rxsynchs_i_25_n_0,
      I5 => rxsynchs_i_15_n_0,
      O => rxsynchs_i_13_n_0
    );
rxsynchs_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFEF"
    )
        port map (
      I0 => align_done_i_15_n_0,
      I1 => \start_bit[2]_i_7_n_0\,
      I2 => \start_bit[2]_i_8_n_0\,
      I3 => \start_bit[2]_i_9_n_0\,
      I4 => rxsynchs_i_17_n_0,
      O => rxsynchs_i_14_n_0
    );
rxsynchs_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F771FFF7FFF7FFFF"
    )
        port map (
      I0 => data7(4),
      I1 => data7(2),
      I2 => data7(3),
      I3 => \h_reg_reg_n_0_[7]\,
      I4 => data7(0),
      I5 => data7(1),
      O => rxsynchs_i_15_n_0
    );
rxsynchs_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444444"
    )
        port map (
      I0 => \start_bit[2]_i_7_n_0\,
      I1 => \start_bit[2]_i_8_n_0\,
      I2 => data7(0),
      I3 => data7(1),
      I4 => rxsynchs_i_26_n_0,
      I5 => \h_reg_reg_n_0_[5]\,
      O => rxsynchs_i_16_n_0
    );
rxsynchs_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000B2202000"
    )
        port map (
      I0 => data7(1),
      I1 => data7(2),
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => data7(0),
      I4 => data7(3),
      I5 => \h_reg_reg_n_0_[6]\,
      O => rxsynchs_i_17_n_0
    );
rxsynchs_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFFC0FF"
    )
        port map (
      I0 => data7(3),
      I1 => data7(1),
      I2 => data7(2),
      I3 => data7(0),
      I4 => data7(4),
      O => rxsynchs_i_18_n_0
    );
rxsynchs_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => data7(0),
      I1 => data7(4),
      I2 => data7(1),
      I3 => data7(2),
      I4 => data7(3),
      O => rxsynchs_i_19_n_0
    );
\rxsynchs_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => align_done_i_3_n_0,
      I2 => align_done_i_4_n_0,
      I3 => \^e\(0),
      I4 => en_hs_lpn_sync_r,
      O => \rxsynchs_i_1__0_n_0\
    );
rxsynchs_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888A8888888A88"
    )
        port map (
      I0 => rxsynchs_i_3_n_0,
      I1 => rxsynchs_i_4_n_0,
      I2 => \rxsynchs_i_5__0_n_0\,
      I3 => rxsynchs_i_6_n_0,
      I4 => rxsynchs_i_7_n_0,
      I5 => rxsynchs_i_8_n_0,
      O => rxsynchs5_out
    );
rxsynchs_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[5]\,
      I3 => data7(1),
      I4 => data7(0),
      O => rxsynchs_i_20_n_0
    );
rxsynchs_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3FFFBFB"
    )
        port map (
      I0 => data7(0),
      I1 => data7(1),
      I2 => data7(2),
      I3 => data7(4),
      I4 => data7(3),
      O => rxsynchs_i_21_n_0
    );
rxsynchs_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => data7(2),
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => data7(0),
      I3 => data7(3),
      I4 => data7(1),
      O => rxsynchs_i_22_n_0
    );
rxsynchs_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \h_reg_reg_n_0_[7]\,
      I1 => data7(3),
      I2 => data7(0),
      I3 => data7(1),
      I4 => data7(2),
      O => rxsynchs_i_23_n_0
    );
rxsynchs_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => \h_reg_reg_n_0_[6]\,
      I1 => data7(0),
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => \h_reg_reg_n_0_[5]\,
      I4 => \h_reg_reg_n_0_[4]\,
      O => rxsynchs_i_24_n_0
    );
rxsynchs_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5CFFFF"
    )
        port map (
      I0 => data7(3),
      I1 => \h_reg_reg_n_0_[7]\,
      I2 => data7(2),
      I3 => data7(1),
      I4 => data7(0),
      O => rxsynchs_i_25_n_0
    );
rxsynchs_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data7(2),
      I1 => \h_reg_reg_n_0_[7]\,
      O => rxsynchs_i_26_n_0
    );
rxsynchs_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_hs_lpn_sync_r,
      I1 => \^e\(0),
      O => rxsynchs_i_3_n_0
    );
rxsynchs_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => align_done_i_5_n_0,
      I1 => align_done_i_10_n_0,
      O => rxsynchs_i_4_n_0
    );
\rxsynchs_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FD"
    )
        port map (
      I0 => rxsynchs_i_9_n_0,
      I1 => rxsynchs_i_10_n_0,
      I2 => align_done_i_20_n_0,
      I3 => align_done_i_18_n_0,
      I4 => rxsynchs_i_11_n_0,
      O => \rxsynchs_i_5__0_n_0\
    );
rxsynchs_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => align_done_i_2_n_0,
      I1 => align_done_i_3_n_0,
      O => rxsynchs_i_6_n_0
    );
rxsynchs_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rxsynchs_i_12_n_0,
      I1 => rxsynchs_i_13_n_0,
      I2 => rxsynchs_i_14_n_0,
      O => rxsynchs_i_7_n_0
    );
rxsynchs_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => rxsynchs_i_15_n_0,
      I1 => rxsynchs_i_16_n_0,
      I2 => rxsynchs_i_17_n_0,
      I3 => align_done_i_15_n_0,
      O => rxsynchs_i_8_n_0
    );
rxsynchs_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFABFFABAAAB"
    )
        port map (
      I0 => data7(1),
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => data7(2),
      I4 => data7(4),
      I5 => data7(3),
      O => rxsynchs_i_9_n_0
    );
rxsynchs_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \rxsynchs_i_1__0_n_0\,
      D => rxsynchs5_out,
      Q => dl0_rxsynchs,
      R => '0'
    );
\start_bit[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000DD000000"
    )
        port map (
      I0 => \start_bit[0]_i_2_n_0\,
      I1 => \start_bit[0]_i_3_n_0\,
      I2 => \start_bit_reg_n_0_[0]\,
      I3 => align_done_i_2_n_0,
      I4 => en_hs_lpn_sync_r,
      I5 => \^e\(0),
      O => \start_bit[0]_i_1_n_0\
    );
\start_bit[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFFFEFF"
    )
        port map (
      I0 => rxsynchs_i_14_n_0,
      I1 => rxsynchs_i_13_n_0,
      I2 => rxsynchs_i_12_n_0,
      I3 => align_done_i_17_n_0,
      I4 => \start_bit[1]_i_5_n_0\,
      I5 => \start_bit[1]_i_4_n_0\,
      O => \start_bit[0]_i_2_n_0\
    );
\start_bit[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rxsynchs_i_14_n_0,
      I1 => rxsynchs_i_13_n_0,
      I2 => align_done_i_3_n_0,
      O => \start_bit[0]_i_3_n_0\
    );
\start_bit[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0444444F0440044"
    )
        port map (
      I0 => \start_bit[1]_i_2_n_0\,
      I1 => \start_bit[1]_i_3_n_0\,
      I2 => \start_bit_reg_n_0_[1]\,
      I3 => en_hs_lpn_sync_r,
      I4 => \^e\(0),
      I5 => rxsynchs_i_6_n_0,
      O => \start_bit[1]_i_1_n_0\
    );
\start_bit[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF10FF"
    )
        port map (
      I0 => rxsynchs_i_14_n_0,
      I1 => rxsynchs_i_13_n_0,
      I2 => rxsynchs_i_12_n_0,
      I3 => en_hs_lpn_sync_r,
      I4 => \^e\(0),
      I5 => align_done_i_3_n_0,
      O => \start_bit[1]_i_2_n_0\
    );
\start_bit[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF23"
    )
        port map (
      I0 => \start_bit[1]_i_4_n_0\,
      I1 => align_done_i_17_n_0,
      I2 => \start_bit[1]_i_5_n_0\,
      I3 => rxsynchs_i_14_n_0,
      I4 => rxsynchs_i_13_n_0,
      O => \start_bit[1]_i_3_n_0\
    );
\start_bit[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDFFFF"
    )
        port map (
      I0 => align_done_i_23_n_0,
      I1 => align_done_i_22_n_0,
      I2 => \align_done_i_21__0_n_0\,
      I3 => data7(3),
      I4 => align_done_i_20_n_0,
      O => \start_bit[1]_i_4_n_0\
    );
\start_bit[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045555"
    )
        port map (
      I0 => align_done_i_18_n_0,
      I1 => \start_bit[1]_i_6_n_0\,
      I2 => align_done_i_25_n_0,
      I3 => align_done_i_26_n_0,
      I4 => align_done_i_20_n_0,
      O => \start_bit[1]_i_5_n_0\
    );
\start_bit[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => data7(1),
      I1 => data7(3),
      I2 => data7(4),
      I3 => data7(5),
      I4 => data7(6),
      O => \start_bit[1]_i_6_n_0\
    );
\start_bit[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF100010"
    )
        port map (
      I0 => \start_bit[2]_i_2_n_0\,
      I1 => \start_bit[2]_i_3_n_0\,
      I2 => \start_bit[2]_i_4_n_0\,
      I3 => \start_bit[2]_i_5_n_0\,
      I4 => \start_bit_reg_n_0_[2]\,
      I5 => \start_bit[2]_i_6_n_0\,
      O => \start_bit[2]_i_1_n_0\
    );
\start_bit[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFFEF"
    )
        port map (
      I0 => align_done_i_15_n_0,
      I1 => \start_bit[2]_i_7_n_0\,
      I2 => \start_bit[2]_i_8_n_0\,
      I3 => \start_bit[2]_i_9_n_0\,
      I4 => rxsynchs_i_17_n_0,
      I5 => rxsynchs_i_13_n_0,
      O => \start_bit[2]_i_2_n_0\
    );
\start_bit[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => align_done_i_3_n_0,
      I1 => \^e\(0),
      I2 => en_hs_lpn_sync_r,
      O => \start_bit[2]_i_3_n_0\
    );
\start_bit[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => rxsynchs_i_12_n_0,
      I1 => align_done_i_20_n_0,
      I2 => align_done_i_19_n_0,
      I3 => align_done_i_18_n_0,
      I4 => align_done_i_17_n_0,
      I5 => align_done_i_16_n_0,
      O => \start_bit[2]_i_4_n_0\
    );
\start_bit[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      O => \start_bit[2]_i_5_n_0\
    );
\start_bit[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404444"
    )
        port map (
      I0 => \^e\(0),
      I1 => en_hs_lpn_sync_r,
      I2 => rxsynchs_i_14_n_0,
      I3 => rxsynchs_i_13_n_0,
      I4 => align_done_i_2_n_0,
      I5 => align_done_i_3_n_0,
      O => \start_bit[2]_i_6_n_0\
    );
\start_bit[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EFE"
    )
        port map (
      I0 => \h_reg_reg_n_0_[3]\,
      I1 => \h_reg_reg_n_0_[4]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => data7(0),
      I4 => data7(1),
      I5 => \h_reg_reg_n_0_[6]\,
      O => \start_bit[2]_i_7_n_0\
    );
\start_bit[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F3F333"
    )
        port map (
      I0 => data7(1),
      I1 => \h_reg_reg_n_0_[6]\,
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => data7(2),
      I4 => data7(0),
      O => \start_bit[2]_i_8_n_0\
    );
\start_bit[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \h_reg_reg_n_0_[5]\,
      I1 => data7(2),
      I2 => \h_reg_reg_n_0_[7]\,
      I3 => data7(1),
      I4 => data7(0),
      O => \start_bit[2]_i_9_n_0\
    );
\start_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[0]_i_1_n_0\,
      Q => \start_bit_reg_n_0_[0]\,
      R => '0'
    );
\start_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[1]_i_1_n_0\,
      Q => \start_bit_reg_n_0_[1]\,
      R => '0'
    );
\start_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \start_bit[2]_i_1_n_0\,
      Q => \start_bit_reg_n_0_[2]\,
      R => '0'
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^hs_dvalid_reg_0\,
      O => align_done_reg_0(0)
    );
\two_lane_hs_rx_timeout.maxfrm_wait_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0008000"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\,
      I1 => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\,
      I2 => \^hs_dvalid_reg_0\,
      I3 => \^e\(0),
      I4 => prmry_in,
      O => s_level_out_d3_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_support_rst_logic is
  port (
    \out\ : out STD_LOGIC;
    system_rst_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    system_rst_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    system_rst_in : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    phy_ready : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_status_reg_bit_4_reg : in STD_LOGIC;
    cl_enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_support_rst_logic : entity is "mipi_dphy_v4_2_0_rx_support_rst_logic";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_support_rst_logic;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_support_rst_logic is
  signal \FSM_sequential_rst_blk_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rst_blk_state[2]_i_2_n_0\ : STD_LOGIC;
  signal core_rst_sync : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \out\ : signal is std.standard.true;
  signal phy_rdy_sync : STD_LOGIC;
  signal rst_blk_state : STD_LOGIC;
  signal \rst_blk_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal system_rst_byteclk_i_1_n_0 : STD_LOGIC;
  signal system_rst_i_1_n_0 : STD_LOGIC;
  signal \^system_rst_reg_0\ : STD_LOGIC;
  attribute DONT_TOUCH of system_rst_reg_0 : signal is std.standard.true;
  signal NLW_core_rst_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_phy_rdy_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_phy_rdy_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rst_blk_state[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_sequential_rst_blk_state[2]_i_2\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[0]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[1]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[2]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of core_rst_sync_i : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of core_rst_sync_i : label is "soft";
  attribute c_cdc_type : string;
  attribute c_cdc_type of core_rst_sync_i : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of core_rst_sync_i : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of core_rst_sync_i : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of core_rst_sync_i : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of core_rst_sync_i : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of core_rst_sync_i : label is "8'b00000010";
  attribute DowngradeIPIdentifiedWarnings of phy_rdy_sync_i : label is "yes";
  attribute KEEP_HIERARCHY of phy_rdy_sync_i : label is "soft";
  attribute c_cdc_type of phy_rdy_sync_i : label is "2'b01";
  attribute c_flop_input of phy_rdy_sync_i : label is "1'b0";
  attribute c_mtbf_stages of phy_rdy_sync_i : label is 3;
  attribute c_reset_state of phy_rdy_sync_i : label is "1'b1";
  attribute c_single_bit of phy_rdy_sync_i : label is "1'b1";
  attribute c_vector_width of phy_rdy_sync_i : label is "8'b00000010";
  attribute DONT_TOUCH of system_rst_byteclk_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of system_rst_byteclk_reg : label is "yes";
  attribute DONT_TOUCH of system_rst_reg : label is std.standard.true;
  attribute KEEP of system_rst_reg : label is "yes";
begin
  \out\ <= \^out\;
  system_rst_reg_0 <= \^system_rst_reg_0\;
\FSM_sequential_rst_blk_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAEAF"
    )
        port map (
      I0 => \rst_blk_state__0\(2),
      I1 => cl_enable,
      I2 => \rst_blk_state__0\(0),
      I3 => phy_rdy_sync,
      I4 => \rst_blk_state__0\(1),
      O => \FSM_sequential_rst_blk_state[0]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A833EC"
    )
        port map (
      I0 => cl_enable,
      I1 => \rst_blk_state__0\(0),
      I2 => phy_rdy_sync,
      I3 => \rst_blk_state__0\(2),
      I4 => \rst_blk_state__0\(1),
      O => \FSM_sequential_rst_blk_state[1]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AFC3F"
    )
        port map (
      I0 => cl_enable,
      I1 => phy_rdy_sync,
      I2 => \rst_blk_state__0\(0),
      I3 => \rst_blk_state__0\(1),
      I4 => \rst_blk_state__0\(2),
      O => rst_blk_state
    );
\FSM_sequential_rst_blk_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002230"
    )
        port map (
      I0 => \rst_blk_state__0\(1),
      I1 => \rst_blk_state__0\(2),
      I2 => phy_rdy_sync,
      I3 => \rst_blk_state__0\(0),
      I4 => cl_enable,
      O => \FSM_sequential_rst_blk_state[2]_i_2_n_0\
    );
\FSM_sequential_rst_blk_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[0]_i_1_n_0\,
      Q => \rst_blk_state__0\(0)
    );
\FSM_sequential_rst_blk_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[1]_i_1_n_0\,
      Q => \rst_blk_state__0\(1)
    );
\FSM_sequential_rst_blk_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[2]_i_2_n_0\,
      Q => \rst_blk_state__0\(2)
    );
cl_stopstate_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => core_rst,
      I1 => \^system_rst_reg_0\,
      I2 => cl_status_reg_bit_4_reg,
      O => SR(0)
    );
core_rst_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__5\
     port map (
      prmry_ack => NLW_core_rst_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => system_rst_in,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => core_rst_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_core_rst_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
\gen_hs_high_rates_spec_v1_1.stopstate_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_rst_reg_0\,
      I1 => cl_status_reg_bit_4_reg,
      O => system_rst_reg_1(0)
    );
phy_rdy_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__6\
     port map (
      prmry_ack => NLW_phy_rdy_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => phy_ready,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => phy_rdy_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => NLW_phy_rdy_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
system_rst_byteclk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF3DFF00000DCF"
    )
        port map (
      I0 => phy_rdy_sync,
      I1 => \rst_blk_state__0\(0),
      I2 => \rst_blk_state__0\(1),
      I3 => cl_enable,
      I4 => \rst_blk_state__0\(2),
      I5 => \^out\,
      O => system_rst_byteclk_i_1_n_0
    );
system_rst_byteclk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_byteclk_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^out\
    );
system_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05400545DDCDDDCD"
    )
        port map (
      I0 => \rst_blk_state__0\(2),
      I1 => \^system_rst_reg_0\,
      I2 => \rst_blk_state__0\(1),
      I3 => \rst_blk_state__0\(0),
      I4 => phy_rdy_sync,
      I5 => cl_enable,
      O => system_rst_i_1_n_0
    );
system_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => system_rst_i_1_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_rst_top is
  port (
    pll0_locked_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bs_rst_int_r_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pll0_clkout0_out : out STD_LOGIC;
    bsctrl_rst : out STD_LOGIC;
    in0 : out STD_LOGIC;
    n0_en_vtc : out STD_LOGIC;
    shared_pll0_clkoutphy_out : out STD_LOGIC;
    drdy : out STD_LOGIC;
    do_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    dly_rdy_bsc0 : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    n0_vtc_rdy_out : in STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    dclk : in STD_LOGIC;
    den : in STD_LOGIC;
    dwe : in STD_LOGIC;
    di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    daddr : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_rst_top : entity is "high_speed_selectio_wiz_v3_6_0_clk_rst_top";
end bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_rst_top;

architecture STRUCTURE of bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_rst_top is
  signal \^pll0_clkout0_out\ : STD_LOGIC;
  signal pll0_clkoutphy_en : STD_LOGIC;
  signal \^pll0_locked_out\ : STD_LOGIC;
  signal pll1_rst : STD_LOGIC;
begin
  pll0_clkout0_out <= \^pll0_clkout0_out\;
  pll0_locked_out <= \^pll0_locked_out\;
clk_scheme_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_scheme
     port map (
      clk => clk,
      daddr(6 downto 0) => daddr(6 downto 0),
      dclk => dclk,
      den => den,
      di(15 downto 0) => di(15 downto 0),
      do_out(15 downto 0) => do_out(15 downto 0),
      drdy => drdy,
      dwe => dwe,
      pll0_clkout0_out => \^pll0_clkout0_out\,
      pll0_clkoutphy_en_in => pll0_clkoutphy_en,
      pll0_locked_out => \^pll0_locked_out\,
      pll0_rst_in => pll1_rst,
      shared_pll0_clkoutphy_out => shared_pll0_clkoutphy_out
    );
rst_scheme_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_rst_scheme
     port map (
      \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ => bsctrl_rst,
      bs_rst_dphy_in => bs_rst_dphy_in,
      \bs_rst_int_r_reg[4]_0\(2 downto 0) => \bs_rst_int_r_reg[4]\(2 downto 0),
      dly_rdy_bsc0 => dly_rdy_bsc0,
      en_vtc_bsc0 => en_vtc_bsc0,
      in0 => in0,
      multi_intf_lock_in => multi_intf_lock_in,
      n0_en_vtc => n0_en_vtc,
      n0_vtc_rdy_out => n0_vtc_rdy_out,
      \out\(2 downto 0) => \out\(2 downto 0),
      pll0_clkout0_out => \^pll0_clkout0_out\,
      pll0_clkoutphy_en_in => pll0_clkoutphy_en,
      pll0_locked_out => \^pll0_locked_out\,
      pll0_rst_in => pll1_rst,
      riu_clk => riu_clk,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane is
  port (
    dl0_rxsynchs : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    lp_11_r_reg : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    hs_dvalid_reg : out STD_LOGIC;
    rx_dl0_disable_ibuf : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    align_done_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl0_lp_dn : in STD_LOGIC;
    rx_dl0_lp_dp : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]\ : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    dl_en_hs_lpn_reg : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ : in STD_LOGIC;
    \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    rx_dl0_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane : entity is "mipi_dphy_v4_2_0_rx_data_lane";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane is
  signal \^dl0_rxactivehs\ : STD_LOGIC;
  signal \^dl0_stopstate\ : STD_LOGIC;
  signal dl_en_hs_lpn_i : STD_LOGIC;
  signal dl_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dl_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_rd_rst_t1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of fifo_rd_rst_t1 : signal is std.standard.true;
  signal fifo_rd_rst_t1_nxt : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt : signal is std.standard.true;
  signal fifo_rd_rst_t2 : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t2 : signal is std.standard.true;
  signal \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_3\ : STD_LOGIC;
  signal \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\ : STD_LOGIC;
  signal rxactivehs_coreclk_sync_r : STD_LOGIC;
  signal rxactivehs_sync : STD_LOGIC;
  signal rxactivehs_sync_i_n_1 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of fifo_rd_rst_t1_nxt_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t1_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t1_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t2_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t2_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3\ : label is "soft_lutpair25";
begin
  dl0_rxactivehs <= \^dl0_rxactivehs\;
  dl0_stopstate <= \^dl0_stopstate\;
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\,
      D => \dl_state__0\(0),
      Q => dl_state(0),
      R => SR(0)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\,
      D => \dl_state__0\(1),
      Q => dl_state(1),
      R => SR(0)
    );
fifo_rd_rst_t1_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_rst_t1,
      Q => fifo_rd_rst_t1_nxt,
      R => '0'
    );
fifo_rd_rst_t1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => scndry_out,
      Q => fifo_rd_rst_t1,
      R => '0'
    );
fifo_rd_rst_t2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => scndry_out,
      Q => fifo_rd_rst_t2,
      R => '0'
    );
\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm_12
     port map (
      D(1 downto 0) => \dl_state__0\(1 downto 0),
      E(0) => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\,
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \FSM_sequential_dl_rx_state_reg[1]\,
      \FSM_sequential_dl_rx_state_reg[2]_0\ => \FSM_sequential_dl_rx_state_reg[2]\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ => rxactivehs_sync,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      Q(1 downto 0) => dl_state(1 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_stopstate => \^dl0_stopstate\,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      dl_en_hs_lpn_reg_0 => dl_en_hs_lpn_reg,
      dl_stopstate_reg_0 => dl_stopstate_reg,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg\ => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_3\,
      lp_11_r_reg_0 => lp_11_r_reg,
      \out\ => \out\,
      rx_dl0_disable_ibuf => rx_dl0_disable_ibuf,
      rx_dl0_lp_dn => rx_dl0_lp_dn,
      rx_dl0_lp_dp => rx_dl0_lp_dp,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => rxactivehs_sync_i_n_1,
      Q => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      R => SR(0)
    );
\gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align_13
     port map (
      E(0) => \^dl0_rxactivehs\,
      align_done_reg_0(0) => align_done_reg(0),
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      hs_dvalid_reg_0 => hs_dvalid_reg,
      prmry_in => prmry_in,
      rx_div4_clk => rx_div4_clk,
      rx_dl0_hs_dp(7 downto 0) => rx_dl0_hs_dp(7 downto 0),
      s_level_out_d3_reg => s_level_out_d3_reg,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ => \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\
    );
\gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => rxactivehs_sync,
      Q => rxactivehs_coreclk_sync_r
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_state(0),
      I1 => dl_state(1),
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00780000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I3 => dl_state(1),
      I4 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000008000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I3 => dl_state(0),
      I4 => dl_state(1),
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\,
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\,
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\,
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000001"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\,
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3_n_0\,
      I5 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_3\,
      Q => \^dl0_stopstate\,
      R => SR(0)
    );
rxactivehs_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_14\
     port map (
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ => rxactivehs_sync_i_n_1,
      Q(1 downto 0) => dl_state(1 downto 0),
      core_clk => core_clk,
      dl0_rxactivehs => \^dl0_rxactivehs\,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      \out\ => rxactivehs_sync,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane_8 is
  port (
    dl1_rxsynchs : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxvalidhs : out STD_LOGIC;
    time_out_settle_reg : out STD_LOGIC;
    rx_dl1_disable_ibuf : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl1_lp_dn : in STD_LOGIC;
    rx_dl1_lp_dp : in STD_LOGIC;
    rx_div4_clk : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_rx_state_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \FSM_sequential_dl_rx_state_reg[2]\ : in STD_LOGIC;
    dl_en_hs_lpn_reg : in STD_LOGIC;
    dl_en_hs_lpn_reg_0 : in STD_LOGIC;
    rx_dl1_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane_8 : entity is "mipi_dphy_v4_2_0_rx_data_lane";
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane_8;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane_8 is
  signal \^dl1_rxactivehs\ : STD_LOGIC;
  signal \^dl1_stopstate\ : STD_LOGIC;
  signal dl_en_hs_lpn_i : STD_LOGIC;
  signal dl_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dl_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_rd_rst_t1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of fifo_rd_rst_t1 : signal is std.standard.true;
  signal fifo_rd_rst_t1_nxt : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt : signal is std.standard.true;
  signal fifo_rd_rst_t2 : STD_LOGIC;
  attribute DONT_TOUCH of fifo_rd_rst_t2 : signal is std.standard.true;
  signal \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_3\ : STD_LOGIC;
  signal \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\ : STD_LOGIC;
  signal rxactivehs_coreclk_sync_r : STD_LOGIC;
  signal rxactivehs_sync : STD_LOGIC;
  signal rxactivehs_sync_i_n_1 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ : label is "DL_ACTIVE:10,DL_START:00,DL_STOP:01";
  attribute DONT_TOUCH of fifo_rd_rst_t1_nxt_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of fifo_rd_rst_t1_nxt_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t1_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t1_reg : label is "yes";
  attribute DONT_TOUCH of fifo_rd_rst_t2_reg : label is std.standard.true;
  attribute KEEP of fifo_rd_rst_t2_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0\ : label is "soft_lutpair38";
begin
  dl1_rxactivehs <= \^dl1_rxactivehs\;
  dl1_stopstate <= \^dl1_stopstate\;
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\,
      D => \dl_state__0\(0),
      Q => dl_state(0),
      R => SR(0)
    );
\FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\,
      D => \dl_state__0\(1),
      Q => dl_state(1),
      R => SR(0)
    );
fifo_rd_rst_t1_nxt_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => fifo_rd_rst_t1,
      Q => fifo_rd_rst_t1_nxt,
      R => '0'
    );
fifo_rd_rst_t1_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => scndry_out,
      Q => fifo_rd_rst_t1,
      R => '0'
    );
fifo_rd_rst_t2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => scndry_out,
      Q => fifo_rd_rst_t2,
      R => '0'
    );
\gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_data_lane_sm
     port map (
      D(1 downto 0) => \dl_state__0\(1 downto 0),
      E(0) => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_4\,
      \FSM_sequential_dl_rx_state_reg[1]_0\ => \FSM_sequential_dl_rx_state_reg[1]\,
      \FSM_sequential_dl_rx_state_reg[2]_0\ => \FSM_sequential_dl_rx_state_reg[2]\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[0]\ => rxactivehs_sync,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]_0\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      Q(1 downto 0) => dl_state(1 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_stopstate => \^dl1_stopstate\,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      dl_en_hs_lpn_reg_0 => dl_en_hs_lpn_reg,
      dl_en_hs_lpn_reg_1 => dl_en_hs_lpn_reg_0,
      \gen_hs_high_rates_spec_v1_1.stopstate_reg\ => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_3\,
      \out\ => \out\,
      rx_dl1_disable_ibuf => rx_dl1_disable_ibuf,
      rx_dl1_lp_dn => rx_dl1_lp_dn,
      rx_dl1_lp_dp => rx_dl1_lp_dp,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r,
      time_out_settle_reg_0 => time_out_settle_reg
    );
\gen_hs_high_rates_spec_v1_1.active_sm_r_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => rxactivehs_sync_i_n_1,
      Q => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      R => SR(0)
    );
\gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sot_det_align
     port map (
      E(0) => \^dl1_rxactivehs\,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      rx_div4_clk => rx_div4_clk,
      rx_dl1_hs_dp(7 downto 0) => rx_dl1_hs_dp(7 downto 0)
    );
\gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => rxactivehs_sync,
      Q => rxactivehs_coreclk_sync_r
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_state(0),
      I1 => dl_state(1),
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00780000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I3 => dl_state(1),
      I4 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000008000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I3 => dl_state(0),
      I4 => dl_state(1),
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\,
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\,
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\,
      I5 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_state(1),
      I1 => dl_state(0),
      O => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[0]_i_1__0_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[1]_i_1__0_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[2]_i_1__0_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[3]_i_1__0_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\
    );
\gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0\,
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_2__0_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000001"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[2]\,
      I2 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[3]\,
      I3 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[4]\,
      I4 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_3__0_n_0\,
      I5 => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[1]\,
      I1 => \gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg_n_0_[0]\,
      O => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_2__0_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_i_1__0_n_0\,
      Q => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\
    );
\gen_hs_high_rates_spec_v1_1.stopstate_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm_n_3\,
      Q => \^dl1_stopstate\,
      R => SR(0)
    );
rxactivehs_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_9\
     port map (
      \FSM_sequential_gen_hs_high_rates_spec_v1_1.dl_state_reg[1]\ => rxactivehs_sync_i_n_1,
      Q(1 downto 0) => dl_state(1 downto 0),
      core_clk => core_clk,
      dl1_rxactivehs => \^dl1_rxactivehs\,
      dl_en_hs_lpn_i => dl_en_hs_lpn_i,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg\ => \gen_hs_high_rates_spec_v1_1.stop_state_extn_r_reg_n_0\,
      \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_0\ => \gen_hs_high_rates_spec_v1_1.active_sm_r_reg_n_0\,
      \out\ => rxactivehs_sync,
      rxactivehs_coreclk_sync_r => rxactivehs_coreclk_sync_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_hssio_wiz_top is
  port (
    lp_rx_o_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_o_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_empty_0 : out STD_LOGIC;
    fifo_wr_clk_0 : out STD_LOGIC;
    data_to_fabric_clk_rxp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_empty_2 : out STD_LOGIC;
    data_to_fabric_data_rxp0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_empty_4 : out STD_LOGIC;
    data_to_fabric_data_rxp1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dly_rdy_bsc0 : out STD_LOGIC;
    riu_valid_bg0_bs0 : out STD_LOGIC;
    n0_vtc_rdy_out : out STD_LOGIC;
    riu_rd_data_bg0_bs0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    shared_pll0_clkoutphy_out : out STD_LOGIC;
    drdy : out STD_LOGIC;
    pll0_locked : out STD_LOGIC;
    do_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pll0_clkout0_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    hs_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_rxp : in STD_LOGIC;
    clk_rxn : in STD_LOGIC;
    lp_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_rxp0 : in STD_LOGIC;
    data_rxn0 : in STD_LOGIC;
    data_rxp1 : in STD_LOGIC;
    data_rxn1 : in STD_LOGIC;
    fifo_rd_clk_0 : in STD_LOGIC;
    fifo_rd_en_0 : in STD_LOGIC;
    fifo_rd_clk_2 : in STD_LOGIC;
    fifo_rd_en_2 : in STD_LOGIC;
    fifo_rd_clk_4 : in STD_LOGIC;
    fifo_rd_en_4 : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    riu_nibble_sel_bg0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_wr_en_bg0 : in STD_LOGIC;
    riu_wr_data_bg0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_bg0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    dclk : in STD_LOGIC;
    den : in STD_LOGIC;
    dwe : in STD_LOGIC;
    di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    daddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    tri_tbyte0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    en_vtc_bsc0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_hssio_wiz_top : entity is "bd_91b0_phy_0_hssio_rx_hssio_wiz_top";
end bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_hssio_wiz_top;

architecture STRUCTURE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_hssio_wiz_top is
  signal bs_rst : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal bsctrl_rst : STD_LOGIC;
  signal core_rdy : STD_LOGIC;
  signal core_rdy_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of core_rdy_r : signal is "true";
  signal data_to_bs : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dly_rdy_bsc0\ : STD_LOGIC;
  signal n0_en_vtc : STD_LOGIC;
  signal n0_rx_bit_ctrl_in0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_in4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n0_tbyte_d : signal is "true";
  signal n0_tx_bit_ctrl_in0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_in4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n0_vtc_rdy_out\ : STD_LOGIC;
  signal n1_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n1_tbyte_d : signal is "true";
  signal n2_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n2_tbyte_d : signal is "true";
  signal n3_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n3_tbyte_d : signal is "true";
  signal n4_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n4_tbyte_d : signal is "true";
  signal n5_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n5_tbyte_d : signal is "true";
  signal n6_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n6_tbyte_d : signal is "true";
  signal n7_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n7_tbyte_d : signal is "true";
  signal \^pll0_clkout0_out\ : STD_LOGIC;
  signal rst_dly : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_seq_done1 : STD_LOGIC;
  attribute RTL_KEEP of rst_seq_done1 : signal is "true";
  signal rst_seq_done2 : STD_LOGIC;
  attribute RTL_KEEP of rst_seq_done2 : signal is "true";
  signal rst_seq_done3 : STD_LOGIC;
  attribute RTL_KEEP of rst_seq_done3 : signal is "true";
  signal \^shared_pll0_clkoutphy_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \CORE_RDY_GEN[10].core_rdy_r_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[11].core_rdy_r_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[12].core_rdy_r_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[13].core_rdy_r_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[14].core_rdy_r_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[15].core_rdy_r_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[16].core_rdy_r_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[17].core_rdy_r_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[18].core_rdy_r_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[19].core_rdy_r_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[1].core_rdy_r_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[20].core_rdy_r_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[21].core_rdy_r_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[22].core_rdy_r_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[23].core_rdy_r_reg[23]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[24].core_rdy_r_reg[24]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[25].core_rdy_r_reg[25]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[26].core_rdy_r_reg[26]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[27].core_rdy_r_reg[27]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[28].core_rdy_r_reg[28]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[29].core_rdy_r_reg[29]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[2].core_rdy_r_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[30].core_rdy_r_reg[30]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[31].core_rdy_r_reg[31]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[32].core_rdy_r_reg[32]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[33].core_rdy_r_reg[33]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[34].core_rdy_r_reg[34]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[35].core_rdy_r_reg[35]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[36].core_rdy_r_reg[36]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[37].core_rdy_r_reg[37]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[38].core_rdy_r_reg[38]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[39].core_rdy_r_reg[39]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[3].core_rdy_r_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[40].core_rdy_r_reg[40]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[41].core_rdy_r_reg[41]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[42].core_rdy_r_reg[42]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[43].core_rdy_r_reg[43]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[44].core_rdy_r_reg[44]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[45].core_rdy_r_reg[45]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[46].core_rdy_r_reg[46]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[47].core_rdy_r_reg[47]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[48].core_rdy_r_reg[48]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[49].core_rdy_r_reg[49]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[4].core_rdy_r_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[50].core_rdy_r_reg[50]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[51].core_rdy_r_reg[51]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[5].core_rdy_r_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[6].core_rdy_r_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[7].core_rdy_r_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[8].core_rdy_r_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[9].core_rdy_r_reg[9]\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[3]\ : label is "yes";
begin
  dly_rdy_bsc0 <= \^dly_rdy_bsc0\;
  in0 <= rst_seq_done3;
  n0_vtc_rdy_out <= \^n0_vtc_rdy_out\;
  pll0_clkout0_out <= \^pll0_clkout0_out\;
  shared_pll0_clkoutphy_out <= \^shared_pll0_clkoutphy_out\;
\CORE_RDY_GEN[0].core_rdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(0),
      R => '0'
    );
\CORE_RDY_GEN[10].core_rdy_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(10),
      R => '0'
    );
\CORE_RDY_GEN[11].core_rdy_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(11),
      R => '0'
    );
\CORE_RDY_GEN[12].core_rdy_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(12),
      R => '0'
    );
\CORE_RDY_GEN[13].core_rdy_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(13),
      R => '0'
    );
\CORE_RDY_GEN[14].core_rdy_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(14),
      R => '0'
    );
\CORE_RDY_GEN[15].core_rdy_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(15),
      R => '0'
    );
\CORE_RDY_GEN[16].core_rdy_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(16),
      R => '0'
    );
\CORE_RDY_GEN[17].core_rdy_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(17),
      R => '0'
    );
\CORE_RDY_GEN[18].core_rdy_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(18),
      R => '0'
    );
\CORE_RDY_GEN[19].core_rdy_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(19),
      R => '0'
    );
\CORE_RDY_GEN[1].core_rdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(1),
      R => '0'
    );
\CORE_RDY_GEN[20].core_rdy_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(20),
      R => '0'
    );
\CORE_RDY_GEN[21].core_rdy_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(21),
      R => '0'
    );
\CORE_RDY_GEN[22].core_rdy_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(22),
      R => '0'
    );
\CORE_RDY_GEN[23].core_rdy_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(23),
      R => '0'
    );
\CORE_RDY_GEN[24].core_rdy_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(24),
      R => '0'
    );
\CORE_RDY_GEN[25].core_rdy_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(25),
      R => '0'
    );
\CORE_RDY_GEN[26].core_rdy_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(26),
      R => '0'
    );
\CORE_RDY_GEN[27].core_rdy_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(27),
      R => '0'
    );
\CORE_RDY_GEN[28].core_rdy_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(28),
      R => '0'
    );
\CORE_RDY_GEN[29].core_rdy_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(29),
      R => '0'
    );
\CORE_RDY_GEN[2].core_rdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(2),
      R => '0'
    );
\CORE_RDY_GEN[30].core_rdy_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(30),
      R => '0'
    );
\CORE_RDY_GEN[31].core_rdy_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(31),
      R => '0'
    );
\CORE_RDY_GEN[32].core_rdy_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(32),
      R => '0'
    );
\CORE_RDY_GEN[33].core_rdy_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(33),
      R => '0'
    );
\CORE_RDY_GEN[34].core_rdy_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(34),
      R => '0'
    );
\CORE_RDY_GEN[35].core_rdy_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(35),
      R => '0'
    );
\CORE_RDY_GEN[36].core_rdy_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(36),
      R => '0'
    );
\CORE_RDY_GEN[37].core_rdy_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(37),
      R => '0'
    );
\CORE_RDY_GEN[38].core_rdy_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(38),
      R => '0'
    );
\CORE_RDY_GEN[39].core_rdy_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(39),
      R => '0'
    );
\CORE_RDY_GEN[3].core_rdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(3),
      R => '0'
    );
\CORE_RDY_GEN[40].core_rdy_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(40),
      R => '0'
    );
\CORE_RDY_GEN[41].core_rdy_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(41),
      R => '0'
    );
\CORE_RDY_GEN[42].core_rdy_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(42),
      R => '0'
    );
\CORE_RDY_GEN[43].core_rdy_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(43),
      R => '0'
    );
\CORE_RDY_GEN[44].core_rdy_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(44),
      R => '0'
    );
\CORE_RDY_GEN[45].core_rdy_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(45),
      R => '0'
    );
\CORE_RDY_GEN[46].core_rdy_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(46),
      R => '0'
    );
\CORE_RDY_GEN[47].core_rdy_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(47),
      R => '0'
    );
\CORE_RDY_GEN[48].core_rdy_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(48),
      R => '0'
    );
\CORE_RDY_GEN[49].core_rdy_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(49),
      R => '0'
    );
\CORE_RDY_GEN[4].core_rdy_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(4),
      R => '0'
    );
\CORE_RDY_GEN[50].core_rdy_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(50),
      R => '0'
    );
\CORE_RDY_GEN[51].core_rdy_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(51),
      R => '0'
    );
\CORE_RDY_GEN[5].core_rdy_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(5),
      R => '0'
    );
\CORE_RDY_GEN[6].core_rdy_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(6),
      R => '0'
    );
\CORE_RDY_GEN[7].core_rdy_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(7),
      R => '0'
    );
\CORE_RDY_GEN[8].core_rdy_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(8),
      R => '0'
    );
\CORE_RDY_GEN[9].core_rdy_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(9),
      R => '0'
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte0(0),
      Q => n0_tbyte_d(0),
      R => '0'
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte0(1),
      Q => n0_tbyte_d(1),
      R => '0'
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte0(2),
      Q => n0_tbyte_d(2),
      R => '0'
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte0(3),
      Q => n0_tbyte_d(3),
      R => '0'
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte1(0),
      Q => n1_tbyte_d(0),
      R => '0'
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte1(1),
      Q => n1_tbyte_d(1),
      R => '0'
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte1(2),
      Q => n1_tbyte_d(2),
      R => '0'
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte1(3),
      Q => n1_tbyte_d(3),
      R => '0'
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte2(0),
      Q => n2_tbyte_d(0),
      R => '0'
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte2(1),
      Q => n2_tbyte_d(1),
      R => '0'
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte2(2),
      Q => n2_tbyte_d(2),
      R => '0'
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte2(3),
      Q => n2_tbyte_d(3),
      R => '0'
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte3(0),
      Q => n3_tbyte_d(0),
      R => '0'
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte3(1),
      Q => n3_tbyte_d(1),
      R => '0'
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte3(2),
      Q => n3_tbyte_d(2),
      R => '0'
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte3(3),
      Q => n3_tbyte_d(3),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte4(0),
      Q => n4_tbyte_d(0),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte4(1),
      Q => n4_tbyte_d(1),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte4(2),
      Q => n4_tbyte_d(2),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte4(3),
      Q => n4_tbyte_d(3),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte5(0),
      Q => n5_tbyte_d(0),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte5(1),
      Q => n5_tbyte_d(1),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte5(2),
      Q => n5_tbyte_d(2),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte5(3),
      Q => n5_tbyte_d(3),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte6(0),
      Q => n6_tbyte_d(0),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte6(1),
      Q => n6_tbyte_d(1),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte6(2),
      Q => n6_tbyte_d(2),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte6(3),
      Q => n6_tbyte_d(3),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte7(0),
      Q => n7_tbyte_d(0),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte7(1),
      Q => n7_tbyte_d(1),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte7(2),
      Q => n7_tbyte_d(2),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^pll0_clkout0_out\,
      CE => '1',
      D => tri_tbyte7(3),
      Q => n7_tbyte_d(3),
      R => '0'
    );
bs_ctrl_top_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_ctrl_top
     port map (
      bsctrl_rst => bsctrl_rst,
      core_rdy => core_rdy,
      dly_rdy_bsc0 => \^dly_rdy_bsc0\,
      n0_en_vtc => n0_en_vtc,
      n0_vtc_rdy_out => \^n0_vtc_rdy_out\,
      \out\(3 downto 0) => n0_tbyte_d(3 downto 0),
      riu_addr_bg0(5 downto 0) => riu_addr_bg0(5 downto 0),
      riu_clk => riu_clk,
      riu_nibble_sel_bg0(0) => riu_nibble_sel_bg0(0),
      riu_rd_data_bg0_bs0(15 downto 0) => riu_rd_data_bg0_bs0(15 downto 0),
      riu_valid_bg0_bs0 => riu_valid_bg0_bs0,
      riu_wr_data_bg0(15 downto 0) => riu_wr_data_bg0(15 downto 0),
      riu_wr_en_bg0 => riu_wr_en_bg0,
      rx_bs0_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out0(39 downto 0),
      rx_bs0_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in0(39 downto 0),
      rx_bs0_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out0(39 downto 0),
      rx_bs0_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in0(39 downto 0),
      rx_bs2_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out2(39 downto 0),
      rx_bs2_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in2(39 downto 0),
      rx_bs2_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out2(39 downto 0),
      rx_bs2_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in2(39 downto 0),
      rx_bs4_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out4(39 downto 0),
      rx_bs4_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in4(39 downto 0),
      rx_bs4_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out4(39 downto 0),
      rx_bs4_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in4(39 downto 0),
      shared_pll0_clkoutphy_out => \^shared_pll0_clkoutphy_out\
    );
bs_top_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_bs_top
     port map (
      data_to_bs_out(2) => data_to_bs(4),
      data_to_bs_out(1) => data_to_bs(2),
      data_to_bs_out(0) => data_to_bs(0),
      data_to_fabric_clk_rxp(7 downto 0) => data_to_fabric_clk_rxp(7 downto 0),
      data_to_fabric_data_rxp0(7 downto 0) => data_to_fabric_data_rxp0(7 downto 0),
      data_to_fabric_data_rxp1(7 downto 0) => data_to_fabric_data_rxp1(7 downto 0),
      fifo_empty_0 => fifo_empty_0,
      fifo_empty_2 => fifo_empty_2,
      fifo_empty_4 => fifo_empty_4,
      fifo_rd_clk_0 => fifo_rd_clk_0,
      fifo_rd_clk_2 => fifo_rd_clk_2,
      fifo_rd_clk_4 => fifo_rd_clk_4,
      fifo_rd_en_0 => fifo_rd_en_0,
      fifo_rd_en_2 => fifo_rd_en_2,
      fifo_rd_en_4 => fifo_rd_en_4,
      fifo_wr_clk_0 => fifo_wr_clk_0,
      rx_bs0_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out0(39 downto 0),
      rx_bs0_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in0(39 downto 0),
      rx_bs0_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out0(39 downto 0),
      rx_bs0_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in0(39 downto 0),
      rx_bs2_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out2(39 downto 0),
      rx_bs2_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in2(39 downto 0),
      rx_bs2_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out2(39 downto 0),
      rx_bs2_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in2(39 downto 0),
      rx_bs4_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out4(39 downto 0),
      rx_bs4_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in4(39 downto 0),
      rx_bs4_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out4(39 downto 0),
      rx_bs4_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in4(39 downto 0),
      rx_bs_rst_dly_ext_in(2) => rst_dly(4),
      rx_bs_rst_dly_ext_in(1) => rst_dly(2),
      rx_bs_rst_dly_ext_in(0) => rst_dly(0),
      rx_bs_rst_in(2) => bs_rst(4),
      rx_bs_rst_in(1) => bs_rst(2),
      rx_bs_rst_in(0) => bs_rst(0)
    );
clk_rst_top_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_clk_rst_top
     port map (
      bs_rst_dphy_in => bs_rst_dphy_in,
      \bs_rst_int_r_reg[4]\(2) => bs_rst(4),
      \bs_rst_int_r_reg[4]\(1) => bs_rst(2),
      \bs_rst_int_r_reg[4]\(0) => bs_rst(0),
      bsctrl_rst => bsctrl_rst,
      clk => clk,
      daddr(6 downto 0) => daddr(6 downto 0),
      dclk => dclk,
      den => den,
      di(15 downto 0) => di(15 downto 0),
      dly_rdy_bsc0 => \^dly_rdy_bsc0\,
      do_out(15 downto 0) => do_out(15 downto 0),
      drdy => drdy,
      dwe => dwe,
      en_vtc_bsc0 => en_vtc_bsc0,
      in0 => rst_seq_done3,
      multi_intf_lock_in => multi_intf_lock_in,
      n0_en_vtc => n0_en_vtc,
      n0_vtc_rdy_out => \^n0_vtc_rdy_out\,
      \out\(2) => rst_dly(4),
      \out\(1) => rst_dly(2),
      \out\(0) => rst_dly(0),
      pll0_clkout0_out => \^pll0_clkout0_out\,
      pll0_locked_out => pll0_locked,
      riu_clk => riu_clk,
      rst => rst,
      shared_pll0_clkoutphy_out => \^shared_pll0_clkoutphy_out\
    );
iobuf_top_inst: entity work.bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_mipi_iobuf_rx
     port map (
      data_from_pins(5) => data_rxn1,
      data_from_pins(4) => data_rxp1,
      data_from_pins(3) => data_rxn0,
      data_from_pins(2) => data_rxp0,
      data_from_pins(1) => clk_rxn,
      data_from_pins(0) => clk_rxp,
      data_to_bs_out(2) => data_to_bs(4),
      data_to_bs_out(1) => data_to_bs(2),
      data_to_bs_out(0) => data_to_bs(0),
      hs_rx_disable(2 downto 0) => hs_rx_disable(2 downto 0),
      lp_rx_disable(2 downto 0) => lp_rx_disable(2 downto 0),
      lp_rx_o_n(2 downto 0) => lp_rx_o_n(2 downto 0),
      lp_rx_o_p(2 downto 0) => lp_rx_o_p(2 downto 0)
    );
rst_seq_done1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_seq_done3,
      O => rst_seq_done1
    );
rst_seq_done2_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_seq_done3,
      O => rst_seq_done2
    );
sync_cell_rst_seq_pll0_inst: entity work.bd_91b0_phy_0_high_speed_selectio_wiz_v3_6_0_sync_cell
     port map (
      CLK => \^pll0_clkout0_out\,
      \out\ => rst_seq_done1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top is
  port (
    rx_div4_clk : in STD_LOGIC;
    clk_200m : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_ref_clk : out STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    dphy_srst_out : out STD_LOGIC;
    dphy_en_out : out STD_LOGIC;
    system_rst_phybyteclk_in : in STD_LOGIC;
    system_rst_byteclk_in : in STD_LOGIC;
    phy_rst : out STD_LOGIC;
    phy_ready : in STD_LOGIC;
    sys_rst_byteclk_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    idelay_tap_value : out STD_LOGIC_VECTOR ( 8 downto 0 );
    idelay_load : out STD_LOGIC;
    idelay_ready : in STD_LOGIC;
    tap_val_dyn_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tap_comp_res : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tap_comp_rst : in STD_LOGIC;
    cal_pass : in STD_LOGIC;
    cal_done : in STD_LOGIC;
    dly_ctrl_rdy : in STD_LOGIC;
    idly_tap_val : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reg_cal_start : out STD_LOGIC;
    alt_skew_calb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_periodic_skew_calb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_dl0_en_hs_lpn : out STD_LOGIC;
    rx_dl0_disable_ibuf : out STD_LOGIC;
    rx_dl0_lp_dp : in STD_LOGIC;
    rx_dl0_lp_dn : in STD_LOGIC;
    rx_dl0_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl0_fifo_empty : in STD_LOGIC;
    rx_dl0_fifo_rd_en : out STD_LOGIC;
    rx_dl0_fifo_rd_clk : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxskewcalhs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    rx_dl1_en_hs_lpn : out STD_LOGIC;
    rx_dl1_disable_ibuf : out STD_LOGIC;
    rx_dl1_lp_dp : in STD_LOGIC;
    rx_dl1_lp_dn : in STD_LOGIC;
    rx_dl1_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl1_fifo_empty : in STD_LOGIC;
    rx_dl1_fifo_rd_en : out STD_LOGIC;
    rx_dl1_fifo_rd_clk : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxskewcalhs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    rx_dl2_en_hs_lpn : out STD_LOGIC;
    rx_dl2_disable_ibuf : out STD_LOGIC;
    rx_dl2_lp_dp : in STD_LOGIC;
    rx_dl2_lp_dn : in STD_LOGIC;
    rx_dl2_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl2_fifo_empty : in STD_LOGIC;
    rx_dl2_fifo_rd_en : out STD_LOGIC;
    rx_dl2_fifo_rd_clk : out STD_LOGIC;
    dl2_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_rxvalidhs : out STD_LOGIC;
    dl2_rxactivehs : out STD_LOGIC;
    dl2_rxskewcalhs : out STD_LOGIC;
    dl2_rxsynchs : out STD_LOGIC;
    dl2_forcerxmode : in STD_LOGIC;
    dl2_stopstate : out STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    dl2_rxclkesc : out STD_LOGIC;
    dl2_rxlpdtesc : out STD_LOGIC;
    dl2_rxulpsesc : out STD_LOGIC;
    dl2_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl2_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_rxvalidesc : out STD_LOGIC;
    dl2_errsoths : out STD_LOGIC;
    dl2_errsotsynchs : out STD_LOGIC;
    dl2_erresc : out STD_LOGIC;
    dl2_errsyncesc : out STD_LOGIC;
    dl2_errcontrol : out STD_LOGIC;
    rx_dl3_en_hs_lpn : out STD_LOGIC;
    rx_dl3_disable_ibuf : out STD_LOGIC;
    rx_dl3_lp_dp : in STD_LOGIC;
    rx_dl3_lp_dn : in STD_LOGIC;
    rx_dl3_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl3_fifo_empty : in STD_LOGIC;
    rx_dl3_fifo_rd_en : out STD_LOGIC;
    rx_dl3_fifo_rd_clk : out STD_LOGIC;
    dl3_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_rxvalidhs : out STD_LOGIC;
    dl3_rxactivehs : out STD_LOGIC;
    dl3_rxskewcalhs : out STD_LOGIC;
    dl3_rxsynchs : out STD_LOGIC;
    dl3_forcerxmode : in STD_LOGIC;
    dl3_stopstate : out STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    dl3_rxclkesc : out STD_LOGIC;
    dl3_rxlpdtesc : out STD_LOGIC;
    dl3_rxulpsesc : out STD_LOGIC;
    dl3_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl3_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_rxvalidesc : out STD_LOGIC;
    dl3_errsoths : out STD_LOGIC;
    dl3_errsotsynchs : out STD_LOGIC;
    dl3_erresc : out STD_LOGIC;
    dl3_errsyncesc : out STD_LOGIC;
    dl3_errcontrol : out STD_LOGIC;
    rx_dl4_en_hs_lpn : out STD_LOGIC;
    rx_dl4_disable_ibuf : out STD_LOGIC;
    rx_dl4_lp_dp : in STD_LOGIC;
    rx_dl4_lp_dn : in STD_LOGIC;
    rx_dl4_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl4_fifo_empty : in STD_LOGIC;
    rx_dl4_fifo_rd_en : out STD_LOGIC;
    rx_dl4_fifo_rd_clk : out STD_LOGIC;
    dl4_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl4_rxvalidhs : out STD_LOGIC;
    dl4_rxactivehs : out STD_LOGIC;
    dl4_rxskewcalhs : out STD_LOGIC;
    dl4_rxsynchs : out STD_LOGIC;
    dl4_forcerxmode : in STD_LOGIC;
    dl4_stopstate : out STD_LOGIC;
    dl4_enable : in STD_LOGIC;
    dl4_ulpsactivenot : out STD_LOGIC;
    dl4_rxclkesc : out STD_LOGIC;
    dl4_rxlpdtesc : out STD_LOGIC;
    dl4_rxulpsesc : out STD_LOGIC;
    dl4_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl4_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl4_rxvalidesc : out STD_LOGIC;
    dl4_errsoths : out STD_LOGIC;
    dl4_errsotsynchs : out STD_LOGIC;
    dl4_erresc : out STD_LOGIC;
    dl4_errsyncesc : out STD_LOGIC;
    dl4_errcontrol : out STD_LOGIC;
    rx_dl5_en_hs_lpn : out STD_LOGIC;
    rx_dl5_disable_ibuf : out STD_LOGIC;
    rx_dl5_lp_dp : in STD_LOGIC;
    rx_dl5_lp_dn : in STD_LOGIC;
    rx_dl5_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl5_fifo_empty : in STD_LOGIC;
    rx_dl5_fifo_rd_en : out STD_LOGIC;
    rx_dl5_fifo_rd_clk : out STD_LOGIC;
    dl5_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl5_rxvalidhs : out STD_LOGIC;
    dl5_rxactivehs : out STD_LOGIC;
    dl5_rxskewcalhs : out STD_LOGIC;
    dl5_rxsynchs : out STD_LOGIC;
    dl5_forcerxmode : in STD_LOGIC;
    dl5_stopstate : out STD_LOGIC;
    dl5_enable : in STD_LOGIC;
    dl5_ulpsactivenot : out STD_LOGIC;
    dl5_rxclkesc : out STD_LOGIC;
    dl5_rxlpdtesc : out STD_LOGIC;
    dl5_rxulpsesc : out STD_LOGIC;
    dl5_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl5_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl5_rxvalidesc : out STD_LOGIC;
    dl5_errsoths : out STD_LOGIC;
    dl5_errsotsynchs : out STD_LOGIC;
    dl5_erresc : out STD_LOGIC;
    dl5_errsyncesc : out STD_LOGIC;
    dl5_errcontrol : out STD_LOGIC;
    rx_dl6_en_hs_lpn : out STD_LOGIC;
    rx_dl6_disable_ibuf : out STD_LOGIC;
    rx_dl6_lp_dp : in STD_LOGIC;
    rx_dl6_lp_dn : in STD_LOGIC;
    rx_dl6_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl6_fifo_empty : in STD_LOGIC;
    rx_dl6_fifo_rd_en : out STD_LOGIC;
    rx_dl6_fifo_rd_clk : out STD_LOGIC;
    dl6_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl6_rxvalidhs : out STD_LOGIC;
    dl6_rxactivehs : out STD_LOGIC;
    dl6_rxskewcalhs : out STD_LOGIC;
    dl6_rxsynchs : out STD_LOGIC;
    dl6_forcerxmode : in STD_LOGIC;
    dl6_stopstate : out STD_LOGIC;
    dl6_enable : in STD_LOGIC;
    dl6_ulpsactivenot : out STD_LOGIC;
    dl6_rxclkesc : out STD_LOGIC;
    dl6_rxlpdtesc : out STD_LOGIC;
    dl6_rxulpsesc : out STD_LOGIC;
    dl6_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl6_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl6_rxvalidesc : out STD_LOGIC;
    dl6_errsoths : out STD_LOGIC;
    dl6_errsotsynchs : out STD_LOGIC;
    dl6_erresc : out STD_LOGIC;
    dl6_errsyncesc : out STD_LOGIC;
    dl6_errcontrol : out STD_LOGIC;
    rx_dl7_en_hs_lpn : out STD_LOGIC;
    rx_dl7_disable_ibuf : out STD_LOGIC;
    rx_dl7_lp_dp : in STD_LOGIC;
    rx_dl7_lp_dn : in STD_LOGIC;
    rx_dl7_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_dl7_fifo_empty : in STD_LOGIC;
    rx_dl7_fifo_rd_en : out STD_LOGIC;
    rx_dl7_fifo_rd_clk : out STD_LOGIC;
    dl7_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl7_rxvalidhs : out STD_LOGIC;
    dl7_rxactivehs : out STD_LOGIC;
    dl7_rxskewcalhs : out STD_LOGIC;
    dl7_rxsynchs : out STD_LOGIC;
    dl7_forcerxmode : in STD_LOGIC;
    dl7_stopstate : out STD_LOGIC;
    dl7_enable : in STD_LOGIC;
    dl7_ulpsactivenot : out STD_LOGIC;
    dl7_rxclkesc : out STD_LOGIC;
    dl7_rxlpdtesc : out STD_LOGIC;
    dl7_rxulpsesc : out STD_LOGIC;
    dl7_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl7_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl7_rxvalidesc : out STD_LOGIC;
    dl7_errsoths : out STD_LOGIC;
    dl7_errsotsynchs : out STD_LOGIC;
    dl7_erresc : out STD_LOGIC;
    dl7_errsyncesc : out STD_LOGIC;
    dl7_errcontrol : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    rx_cl_en_hs_lpn : out STD_LOGIC;
    rx_cl_disable_ibuf : out STD_LOGIC;
    rx_cl_lp_dp : in STD_LOGIC;
    rx_cl_lp_dn : in STD_LOGIC;
    rx_cl_hs_dp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_cl_fifo_empty : in STD_LOGIC;
    rx_cl_fifo_rd_en : out STD_LOGIC;
    rx_cl_fifo_rd_clk : out STD_LOGIC;
    bit_slc_rst : out STD_LOGIC;
    riu_valid_l0 : in STD_LOGIC;
    riu_rd_data_l0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l0 : out STD_LOGIC;
    riu_nibble_sel_l0 : out STD_LOGIC;
    calib_status_l0 : out STD_LOGIC;
    riu_valid_l1 : in STD_LOGIC;
    riu_rd_data_l1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l1 : out STD_LOGIC;
    riu_nibble_sel_l1 : out STD_LOGIC;
    calib_status_l1 : out STD_LOGIC;
    riu_valid_l2 : in STD_LOGIC;
    riu_rd_data_l2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l2 : out STD_LOGIC;
    riu_nibble_sel_l2 : out STD_LOGIC;
    calib_status_l2 : out STD_LOGIC;
    riu_valid_l3 : in STD_LOGIC;
    riu_rd_data_l3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_l3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_wr_data_l3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_l3 : out STD_LOGIC;
    riu_nibble_sel_l3 : out STD_LOGIC;
    calib_status_l3 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC
  );
  attribute BYTE_UI : integer;
  attribute BYTE_UI of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 28;
  attribute CL_ACTIVE_BYTE_UI : integer;
  attribute CL_ACTIVE_BYTE_UI of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 1;
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "FIXED";
  attribute C_CLK_PREPARE_VAL : integer;
  attribute C_CLK_PREPARE_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 40;
  attribute C_CLK_SETTLE_VAL : integer;
  attribute C_CLK_SETTLE_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 95;
  attribute C_CLK_TERMEN_VAL : integer;
  attribute C_CLK_TERMEN_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 38;
  attribute C_CLK_ZERO_VAL : integer;
  attribute C_CLK_ZERO_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 205;
  attribute C_COMP_CYCLES : integer;
  attribute C_COMP_CYCLES of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 5;
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "SLAVE";
  attribute C_D_TERMEN_VAL : integer;
  attribute C_D_TERMEN_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 35;
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 0;
  attribute C_EN_REGISTER : integer;
  attribute C_EN_REGISTER of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 0;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 0;
  attribute C_EN_ULPS_WAKEUP_CNT : string;
  attribute C_EN_ULPS_WAKEUP_CNT of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "FALSE";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 25600;
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 280;
  attribute C_HS_RX_TIMEOUT : integer;
  attribute C_HS_RX_TIMEOUT of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 65541;
  attribute C_HS_SETTLE_VAL : integer;
  attribute C_HS_SETTLE_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 170;
  attribute C_HS_SKIP_VAL : integer;
  attribute C_HS_SKIP_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 40;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 0;
  attribute C_INIT : integer;
  attribute C_INIT of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 100000;
  attribute C_IO_ADDR : string;
  attribute C_IO_ADDR of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "8'b00010100";
  attribute C_IS_7SERIES : string;
  attribute C_IS_7SERIES of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "FALSE";
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 50;
  attribute C_NO_INCR_TAPS : integer;
  attribute C_NO_INCR_TAPS of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 2;
  attribute C_RCVE_ALT_DESKEW_SEQ : string;
  attribute C_RCVE_ALT_DESKEW_SEQ of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "false";
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "false";
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "5.000000";
  attribute C_UI_IN_TAPS : integer;
  attribute C_UI_IN_TAPS of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 64;
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 1000000;
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "CSI2RX_XLNX";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "yes";
  attribute INIT_TIMEOUT_L : integer;
  attribute INIT_TIMEOUT_L of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 19998;
  attribute LPX_PERIOD_MIN : integer;
  attribute LPX_PERIOD_MIN of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 25;
  attribute LP_STATE_CNT : integer;
  attribute LP_STATE_CNT of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 2;
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "mipi_dphy_v4_2_0_rx_fab_top";
  attribute RESET_PULSE_EXTN : string;
  attribute RESET_PULSE_EXTN of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is "4'b0001";
  attribute SETTLE_TIMEOUT_L : integer;
  attribute SETTLE_TIMEOUT_L of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 29;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 1;
  attribute UI10_VAL : integer;
  attribute UI10_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 35;
  attribute UI_VAL : integer;
  attribute UI_VAL of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top : entity is 3571;
end bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top;

architecture STRUCTURE of bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top is
  signal \<const0>\ : STD_LOGIC;
  signal cl_init_done_div4clk_i : STD_LOGIC;
  signal \^cl_rxclkactivehs\ : STD_LOGIC;
  signal cl_status_reg_bit_0 : STD_LOGIC;
  signal clk_active_r : STD_LOGIC;
  signal \^core_clk\ : STD_LOGIC;
  signal en_falling_edge_r_reg_n_0 : STD_LOGIC;
  signal \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_13\ : STD_LOGIC;
  signal \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_4\ : STD_LOGIC;
  signal \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_6\ : STD_LOGIC;
  signal \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_7\ : STD_LOGIC;
  signal \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_8\ : STD_LOGIC;
  signal \gen_rx_data_lane[0].rx_data_lane_inst_n_3\ : STD_LOGIC;
  signal \gen_rx_data_lane[0].rx_data_lane_inst_n_9\ : STD_LOGIC;
  signal \gen_rx_data_lane[1].rx_data_lane_inst_n_5\ : STD_LOGIC;
  signal \^init_done\ : STD_LOGIC;
  signal init_done_div4clk_sync : STD_LOGIC;
  signal maxfrm_wait_done : STD_LOGIC;
  signal maxfrm_wait_done_sync_i_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_pulse_extsn_cntr_r_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_cl_disable_ibuf\ : STD_LOGIC;
  signal rx_cl_disable_ibuf_r : STD_LOGIC;
  signal stopstate0 : STD_LOGIC;
  signal system_rst_byteclk_w : STD_LOGIC;
  signal system_rst_w : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \two_lane_hs_rx_timeout.maxfrm_wait_done_i_2_n_0\ : STD_LOGIC;
  signal u_sys_rst_byteclk_sync_i_n_0 : STD_LOGIC;
  signal NLW_maxfrm_wait_done_sync_i_prmry_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_maxfrm_wait_done_sync_i_scndry_out_UNCONNECTED : STD_LOGIC;
  signal NLW_maxfrm_wait_done_sync_i_scndry_vect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute DowngradeIPIdentifiedWarnings of maxfrm_wait_done_sync_i : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of maxfrm_wait_done_sync_i : label is "soft";
  attribute c_cdc_type : string;
  attribute c_cdc_type of maxfrm_wait_done_sync_i : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of maxfrm_wait_done_sync_i : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of maxfrm_wait_done_sync_i : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of maxfrm_wait_done_sync_i : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of maxfrm_wait_done_sync_i : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of maxfrm_wait_done_sync_i : label is "8'b00000010";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY of u_sys_rst_byteclk_sync_i : label is "soft";
  attribute c_init_val : string;
  attribute c_init_val of u_sys_rst_byteclk_sync_i : label is "1'b1";
  attribute c_mtbf_stages_string : string;
  attribute c_mtbf_stages_string of u_sys_rst_byteclk_sync_i : label is "5'b00010";
begin
  \^core_clk\ <= core_clk;
  alt_skew_calb(1) <= \<const0>\;
  alt_skew_calb(0) <= \<const0>\;
  calib_status_l0 <= \<const0>\;
  calib_status_l1 <= \<const0>\;
  calib_status_l2 <= \<const0>\;
  calib_status_l3 <= \<const0>\;
  cl_rxclkactivehs <= \^cl_rxclkactivehs\;
  cl_rxulpsclknot <= \<const0>\;
  cl_ulpsactivenot <= \<const0>\;
  core_ref_clk <= \^core_clk\;
  dl0_errcontrol <= \<const0>\;
  dl0_erresc <= \<const0>\;
  dl0_errsyncesc <= \<const0>\;
  dl0_rxclkesc <= \<const0>\;
  dl0_rxdataesc(7) <= \<const0>\;
  dl0_rxdataesc(6) <= \<const0>\;
  dl0_rxdataesc(5) <= \<const0>\;
  dl0_rxdataesc(4) <= \<const0>\;
  dl0_rxdataesc(3) <= \<const0>\;
  dl0_rxdataesc(2) <= \<const0>\;
  dl0_rxdataesc(1) <= \<const0>\;
  dl0_rxdataesc(0) <= \<const0>\;
  dl0_rxlpdtesc <= \<const0>\;
  dl0_rxskewcalhs <= \<const0>\;
  dl0_rxtriggeresc(3) <= \<const0>\;
  dl0_rxtriggeresc(2) <= \<const0>\;
  dl0_rxtriggeresc(1) <= \<const0>\;
  dl0_rxtriggeresc(0) <= \<const0>\;
  dl0_rxulpsesc <= \<const0>\;
  dl0_rxvalidesc <= \<const0>\;
  dl0_ulpsactivenot <= \<const0>\;
  dl1_errcontrol <= \<const0>\;
  dl1_erresc <= \<const0>\;
  dl1_errsyncesc <= \<const0>\;
  dl1_rxclkesc <= \<const0>\;
  dl1_rxdataesc(7) <= \<const0>\;
  dl1_rxdataesc(6) <= \<const0>\;
  dl1_rxdataesc(5) <= \<const0>\;
  dl1_rxdataesc(4) <= \<const0>\;
  dl1_rxdataesc(3) <= \<const0>\;
  dl1_rxdataesc(2) <= \<const0>\;
  dl1_rxdataesc(1) <= \<const0>\;
  dl1_rxdataesc(0) <= \<const0>\;
  dl1_rxlpdtesc <= \<const0>\;
  dl1_rxskewcalhs <= \<const0>\;
  dl1_rxtriggeresc(3) <= \<const0>\;
  dl1_rxtriggeresc(2) <= \<const0>\;
  dl1_rxtriggeresc(1) <= \<const0>\;
  dl1_rxtriggeresc(0) <= \<const0>\;
  dl1_rxulpsesc <= \<const0>\;
  dl1_rxvalidesc <= \<const0>\;
  dl1_ulpsactivenot <= \<const0>\;
  dl2_errcontrol <= \<const0>\;
  dl2_erresc <= \<const0>\;
  dl2_errsoths <= \<const0>\;
  dl2_errsotsynchs <= \<const0>\;
  dl2_errsyncesc <= \<const0>\;
  dl2_rxactivehs <= \<const0>\;
  dl2_rxclkesc <= \<const0>\;
  dl2_rxdataesc(7) <= \<const0>\;
  dl2_rxdataesc(6) <= \<const0>\;
  dl2_rxdataesc(5) <= \<const0>\;
  dl2_rxdataesc(4) <= \<const0>\;
  dl2_rxdataesc(3) <= \<const0>\;
  dl2_rxdataesc(2) <= \<const0>\;
  dl2_rxdataesc(1) <= \<const0>\;
  dl2_rxdataesc(0) <= \<const0>\;
  dl2_rxdatahs(7) <= \<const0>\;
  dl2_rxdatahs(6) <= \<const0>\;
  dl2_rxdatahs(5) <= \<const0>\;
  dl2_rxdatahs(4) <= \<const0>\;
  dl2_rxdatahs(3) <= \<const0>\;
  dl2_rxdatahs(2) <= \<const0>\;
  dl2_rxdatahs(1) <= \<const0>\;
  dl2_rxdatahs(0) <= \<const0>\;
  dl2_rxlpdtesc <= \<const0>\;
  dl2_rxskewcalhs <= \<const0>\;
  dl2_rxsynchs <= \<const0>\;
  dl2_rxtriggeresc(3) <= \<const0>\;
  dl2_rxtriggeresc(2) <= \<const0>\;
  dl2_rxtriggeresc(1) <= \<const0>\;
  dl2_rxtriggeresc(0) <= \<const0>\;
  dl2_rxulpsesc <= \<const0>\;
  dl2_rxvalidesc <= \<const0>\;
  dl2_rxvalidhs <= \<const0>\;
  dl2_stopstate <= \<const0>\;
  dl2_ulpsactivenot <= \<const0>\;
  dl3_errcontrol <= \<const0>\;
  dl3_erresc <= \<const0>\;
  dl3_errsoths <= \<const0>\;
  dl3_errsotsynchs <= \<const0>\;
  dl3_errsyncesc <= \<const0>\;
  dl3_rxactivehs <= \<const0>\;
  dl3_rxclkesc <= \<const0>\;
  dl3_rxdataesc(7) <= \<const0>\;
  dl3_rxdataesc(6) <= \<const0>\;
  dl3_rxdataesc(5) <= \<const0>\;
  dl3_rxdataesc(4) <= \<const0>\;
  dl3_rxdataesc(3) <= \<const0>\;
  dl3_rxdataesc(2) <= \<const0>\;
  dl3_rxdataesc(1) <= \<const0>\;
  dl3_rxdataesc(0) <= \<const0>\;
  dl3_rxdatahs(7) <= \<const0>\;
  dl3_rxdatahs(6) <= \<const0>\;
  dl3_rxdatahs(5) <= \<const0>\;
  dl3_rxdatahs(4) <= \<const0>\;
  dl3_rxdatahs(3) <= \<const0>\;
  dl3_rxdatahs(2) <= \<const0>\;
  dl3_rxdatahs(1) <= \<const0>\;
  dl3_rxdatahs(0) <= \<const0>\;
  dl3_rxlpdtesc <= \<const0>\;
  dl3_rxskewcalhs <= \<const0>\;
  dl3_rxsynchs <= \<const0>\;
  dl3_rxtriggeresc(3) <= \<const0>\;
  dl3_rxtriggeresc(2) <= \<const0>\;
  dl3_rxtriggeresc(1) <= \<const0>\;
  dl3_rxtriggeresc(0) <= \<const0>\;
  dl3_rxulpsesc <= \<const0>\;
  dl3_rxvalidesc <= \<const0>\;
  dl3_rxvalidhs <= \<const0>\;
  dl3_stopstate <= \<const0>\;
  dl3_ulpsactivenot <= \<const0>\;
  dl4_errcontrol <= \<const0>\;
  dl4_erresc <= \<const0>\;
  dl4_errsoths <= \<const0>\;
  dl4_errsotsynchs <= \<const0>\;
  dl4_errsyncesc <= \<const0>\;
  dl4_rxactivehs <= \<const0>\;
  dl4_rxclkesc <= \<const0>\;
  dl4_rxdataesc(7) <= \<const0>\;
  dl4_rxdataesc(6) <= \<const0>\;
  dl4_rxdataesc(5) <= \<const0>\;
  dl4_rxdataesc(4) <= \<const0>\;
  dl4_rxdataesc(3) <= \<const0>\;
  dl4_rxdataesc(2) <= \<const0>\;
  dl4_rxdataesc(1) <= \<const0>\;
  dl4_rxdataesc(0) <= \<const0>\;
  dl4_rxdatahs(7) <= \<const0>\;
  dl4_rxdatahs(6) <= \<const0>\;
  dl4_rxdatahs(5) <= \<const0>\;
  dl4_rxdatahs(4) <= \<const0>\;
  dl4_rxdatahs(3) <= \<const0>\;
  dl4_rxdatahs(2) <= \<const0>\;
  dl4_rxdatahs(1) <= \<const0>\;
  dl4_rxdatahs(0) <= \<const0>\;
  dl4_rxlpdtesc <= \<const0>\;
  dl4_rxskewcalhs <= \<const0>\;
  dl4_rxsynchs <= \<const0>\;
  dl4_rxtriggeresc(3) <= \<const0>\;
  dl4_rxtriggeresc(2) <= \<const0>\;
  dl4_rxtriggeresc(1) <= \<const0>\;
  dl4_rxtriggeresc(0) <= \<const0>\;
  dl4_rxulpsesc <= \<const0>\;
  dl4_rxvalidesc <= \<const0>\;
  dl4_rxvalidhs <= \<const0>\;
  dl4_stopstate <= \<const0>\;
  dl4_ulpsactivenot <= \<const0>\;
  dl5_errcontrol <= \<const0>\;
  dl5_erresc <= \<const0>\;
  dl5_errsoths <= \<const0>\;
  dl5_errsotsynchs <= \<const0>\;
  dl5_errsyncesc <= \<const0>\;
  dl5_rxactivehs <= \<const0>\;
  dl5_rxclkesc <= \<const0>\;
  dl5_rxdataesc(7) <= \<const0>\;
  dl5_rxdataesc(6) <= \<const0>\;
  dl5_rxdataesc(5) <= \<const0>\;
  dl5_rxdataesc(4) <= \<const0>\;
  dl5_rxdataesc(3) <= \<const0>\;
  dl5_rxdataesc(2) <= \<const0>\;
  dl5_rxdataesc(1) <= \<const0>\;
  dl5_rxdataesc(0) <= \<const0>\;
  dl5_rxdatahs(7) <= \<const0>\;
  dl5_rxdatahs(6) <= \<const0>\;
  dl5_rxdatahs(5) <= \<const0>\;
  dl5_rxdatahs(4) <= \<const0>\;
  dl5_rxdatahs(3) <= \<const0>\;
  dl5_rxdatahs(2) <= \<const0>\;
  dl5_rxdatahs(1) <= \<const0>\;
  dl5_rxdatahs(0) <= \<const0>\;
  dl5_rxlpdtesc <= \<const0>\;
  dl5_rxskewcalhs <= \<const0>\;
  dl5_rxsynchs <= \<const0>\;
  dl5_rxtriggeresc(3) <= \<const0>\;
  dl5_rxtriggeresc(2) <= \<const0>\;
  dl5_rxtriggeresc(1) <= \<const0>\;
  dl5_rxtriggeresc(0) <= \<const0>\;
  dl5_rxulpsesc <= \<const0>\;
  dl5_rxvalidesc <= \<const0>\;
  dl5_rxvalidhs <= \<const0>\;
  dl5_stopstate <= \<const0>\;
  dl5_ulpsactivenot <= \<const0>\;
  dl6_errcontrol <= \<const0>\;
  dl6_erresc <= \<const0>\;
  dl6_errsoths <= \<const0>\;
  dl6_errsotsynchs <= \<const0>\;
  dl6_errsyncesc <= \<const0>\;
  dl6_rxactivehs <= \<const0>\;
  dl6_rxclkesc <= \<const0>\;
  dl6_rxdataesc(7) <= \<const0>\;
  dl6_rxdataesc(6) <= \<const0>\;
  dl6_rxdataesc(5) <= \<const0>\;
  dl6_rxdataesc(4) <= \<const0>\;
  dl6_rxdataesc(3) <= \<const0>\;
  dl6_rxdataesc(2) <= \<const0>\;
  dl6_rxdataesc(1) <= \<const0>\;
  dl6_rxdataesc(0) <= \<const0>\;
  dl6_rxdatahs(7) <= \<const0>\;
  dl6_rxdatahs(6) <= \<const0>\;
  dl6_rxdatahs(5) <= \<const0>\;
  dl6_rxdatahs(4) <= \<const0>\;
  dl6_rxdatahs(3) <= \<const0>\;
  dl6_rxdatahs(2) <= \<const0>\;
  dl6_rxdatahs(1) <= \<const0>\;
  dl6_rxdatahs(0) <= \<const0>\;
  dl6_rxlpdtesc <= \<const0>\;
  dl6_rxskewcalhs <= \<const0>\;
  dl6_rxsynchs <= \<const0>\;
  dl6_rxtriggeresc(3) <= \<const0>\;
  dl6_rxtriggeresc(2) <= \<const0>\;
  dl6_rxtriggeresc(1) <= \<const0>\;
  dl6_rxtriggeresc(0) <= \<const0>\;
  dl6_rxulpsesc <= \<const0>\;
  dl6_rxvalidesc <= \<const0>\;
  dl6_rxvalidhs <= \<const0>\;
  dl6_stopstate <= \<const0>\;
  dl6_ulpsactivenot <= \<const0>\;
  dl7_errcontrol <= \<const0>\;
  dl7_erresc <= \<const0>\;
  dl7_errsoths <= \<const0>\;
  dl7_errsotsynchs <= \<const0>\;
  dl7_errsyncesc <= \<const0>\;
  dl7_rxactivehs <= \<const0>\;
  dl7_rxclkesc <= \<const0>\;
  dl7_rxdataesc(7) <= \<const0>\;
  dl7_rxdataesc(6) <= \<const0>\;
  dl7_rxdataesc(5) <= \<const0>\;
  dl7_rxdataesc(4) <= \<const0>\;
  dl7_rxdataesc(3) <= \<const0>\;
  dl7_rxdataesc(2) <= \<const0>\;
  dl7_rxdataesc(1) <= \<const0>\;
  dl7_rxdataesc(0) <= \<const0>\;
  dl7_rxdatahs(7) <= \<const0>\;
  dl7_rxdatahs(6) <= \<const0>\;
  dl7_rxdatahs(5) <= \<const0>\;
  dl7_rxdatahs(4) <= \<const0>\;
  dl7_rxdatahs(3) <= \<const0>\;
  dl7_rxdatahs(2) <= \<const0>\;
  dl7_rxdatahs(1) <= \<const0>\;
  dl7_rxdatahs(0) <= \<const0>\;
  dl7_rxlpdtesc <= \<const0>\;
  dl7_rxskewcalhs <= \<const0>\;
  dl7_rxsynchs <= \<const0>\;
  dl7_rxtriggeresc(3) <= \<const0>\;
  dl7_rxtriggeresc(2) <= \<const0>\;
  dl7_rxtriggeresc(1) <= \<const0>\;
  dl7_rxtriggeresc(0) <= \<const0>\;
  dl7_rxulpsesc <= \<const0>\;
  dl7_rxvalidesc <= \<const0>\;
  dl7_rxvalidhs <= \<const0>\;
  dl7_stopstate <= \<const0>\;
  dl7_ulpsactivenot <= \<const0>\;
  dphy_en_out <= \<const0>\;
  dphy_srst_out <= \<const0>\;
  idelay_load <= \<const0>\;
  idelay_tap_value(8) <= \<const0>\;
  idelay_tap_value(7) <= \<const0>\;
  idelay_tap_value(6) <= \<const0>\;
  idelay_tap_value(5) <= \<const0>\;
  idelay_tap_value(4) <= \<const0>\;
  idelay_tap_value(3) <= \<const0>\;
  idelay_tap_value(2) <= \<const0>\;
  idelay_tap_value(1) <= \<const0>\;
  idelay_tap_value(0) <= \<const0>\;
  init_done <= \^init_done\;
  init_periodic_skew_calb(1) <= \<const0>\;
  init_periodic_skew_calb(0) <= \<const0>\;
  phy_rst <= \<const0>\;
  reg_cal_start <= \<const0>\;
  riu_addr_l0(5) <= \<const0>\;
  riu_addr_l0(4) <= \<const0>\;
  riu_addr_l0(3) <= \<const0>\;
  riu_addr_l0(2) <= \<const0>\;
  riu_addr_l0(1) <= \<const0>\;
  riu_addr_l0(0) <= \<const0>\;
  riu_addr_l1(5) <= \<const0>\;
  riu_addr_l1(4) <= \<const0>\;
  riu_addr_l1(3) <= \<const0>\;
  riu_addr_l1(2) <= \<const0>\;
  riu_addr_l1(1) <= \<const0>\;
  riu_addr_l1(0) <= \<const0>\;
  riu_addr_l2(5) <= \<const0>\;
  riu_addr_l2(4) <= \<const0>\;
  riu_addr_l2(3) <= \<const0>\;
  riu_addr_l2(2) <= \<const0>\;
  riu_addr_l2(1) <= \<const0>\;
  riu_addr_l2(0) <= \<const0>\;
  riu_addr_l3(5) <= \<const0>\;
  riu_addr_l3(4) <= \<const0>\;
  riu_addr_l3(3) <= \<const0>\;
  riu_addr_l3(2) <= \<const0>\;
  riu_addr_l3(1) <= \<const0>\;
  riu_addr_l3(0) <= \<const0>\;
  riu_nibble_sel_l0 <= \<const0>\;
  riu_nibble_sel_l1 <= \<const0>\;
  riu_nibble_sel_l2 <= \<const0>\;
  riu_nibble_sel_l3 <= \<const0>\;
  riu_wr_data_l0(15) <= \<const0>\;
  riu_wr_data_l0(14) <= \<const0>\;
  riu_wr_data_l0(13) <= \<const0>\;
  riu_wr_data_l0(12) <= \<const0>\;
  riu_wr_data_l0(11) <= \<const0>\;
  riu_wr_data_l0(10) <= \<const0>\;
  riu_wr_data_l0(9) <= \<const0>\;
  riu_wr_data_l0(8) <= \<const0>\;
  riu_wr_data_l0(7) <= \<const0>\;
  riu_wr_data_l0(6) <= \<const0>\;
  riu_wr_data_l0(5) <= \<const0>\;
  riu_wr_data_l0(4) <= \<const0>\;
  riu_wr_data_l0(3) <= \<const0>\;
  riu_wr_data_l0(2) <= \<const0>\;
  riu_wr_data_l0(1) <= \<const0>\;
  riu_wr_data_l0(0) <= \<const0>\;
  riu_wr_data_l1(15) <= \<const0>\;
  riu_wr_data_l1(14) <= \<const0>\;
  riu_wr_data_l1(13) <= \<const0>\;
  riu_wr_data_l1(12) <= \<const0>\;
  riu_wr_data_l1(11) <= \<const0>\;
  riu_wr_data_l1(10) <= \<const0>\;
  riu_wr_data_l1(9) <= \<const0>\;
  riu_wr_data_l1(8) <= \<const0>\;
  riu_wr_data_l1(7) <= \<const0>\;
  riu_wr_data_l1(6) <= \<const0>\;
  riu_wr_data_l1(5) <= \<const0>\;
  riu_wr_data_l1(4) <= \<const0>\;
  riu_wr_data_l1(3) <= \<const0>\;
  riu_wr_data_l1(2) <= \<const0>\;
  riu_wr_data_l1(1) <= \<const0>\;
  riu_wr_data_l1(0) <= \<const0>\;
  riu_wr_data_l2(15) <= \<const0>\;
  riu_wr_data_l2(14) <= \<const0>\;
  riu_wr_data_l2(13) <= \<const0>\;
  riu_wr_data_l2(12) <= \<const0>\;
  riu_wr_data_l2(11) <= \<const0>\;
  riu_wr_data_l2(10) <= \<const0>\;
  riu_wr_data_l2(9) <= \<const0>\;
  riu_wr_data_l2(8) <= \<const0>\;
  riu_wr_data_l2(7) <= \<const0>\;
  riu_wr_data_l2(6) <= \<const0>\;
  riu_wr_data_l2(5) <= \<const0>\;
  riu_wr_data_l2(4) <= \<const0>\;
  riu_wr_data_l2(3) <= \<const0>\;
  riu_wr_data_l2(2) <= \<const0>\;
  riu_wr_data_l2(1) <= \<const0>\;
  riu_wr_data_l2(0) <= \<const0>\;
  riu_wr_data_l3(15) <= \<const0>\;
  riu_wr_data_l3(14) <= \<const0>\;
  riu_wr_data_l3(13) <= \<const0>\;
  riu_wr_data_l3(12) <= \<const0>\;
  riu_wr_data_l3(11) <= \<const0>\;
  riu_wr_data_l3(10) <= \<const0>\;
  riu_wr_data_l3(9) <= \<const0>\;
  riu_wr_data_l3(8) <= \<const0>\;
  riu_wr_data_l3(7) <= \<const0>\;
  riu_wr_data_l3(6) <= \<const0>\;
  riu_wr_data_l3(5) <= \<const0>\;
  riu_wr_data_l3(4) <= \<const0>\;
  riu_wr_data_l3(3) <= \<const0>\;
  riu_wr_data_l3(2) <= \<const0>\;
  riu_wr_data_l3(1) <= \<const0>\;
  riu_wr_data_l3(0) <= \<const0>\;
  riu_wr_en_l0 <= \<const0>\;
  riu_wr_en_l1 <= \<const0>\;
  riu_wr_en_l2 <= \<const0>\;
  riu_wr_en_l3 <= \<const0>\;
  rx_cl_disable_ibuf <= \^rx_cl_disable_ibuf\;
  rx_cl_en_hs_lpn <= \<const0>\;
  rx_cl_fifo_rd_clk <= \<const0>\;
  rx_cl_fifo_rd_en <= \<const0>\;
  rx_dl0_en_hs_lpn <= \<const0>\;
  rx_dl0_fifo_rd_clk <= \<const0>\;
  rx_dl0_fifo_rd_en <= \<const0>\;
  rx_dl1_en_hs_lpn <= \<const0>\;
  rx_dl1_fifo_rd_clk <= \<const0>\;
  rx_dl1_fifo_rd_en <= \<const0>\;
  rx_dl2_disable_ibuf <= \<const0>\;
  rx_dl2_en_hs_lpn <= \<const0>\;
  rx_dl2_fifo_rd_clk <= \<const0>\;
  rx_dl2_fifo_rd_en <= \<const0>\;
  rx_dl3_disable_ibuf <= \<const0>\;
  rx_dl3_en_hs_lpn <= \<const0>\;
  rx_dl3_fifo_rd_clk <= \<const0>\;
  rx_dl3_fifo_rd_en <= \<const0>\;
  rx_dl4_disable_ibuf <= \<const0>\;
  rx_dl4_en_hs_lpn <= \<const0>\;
  rx_dl4_fifo_rd_clk <= \<const0>\;
  rx_dl4_fifo_rd_en <= \<const0>\;
  rx_dl5_disable_ibuf <= \<const0>\;
  rx_dl5_en_hs_lpn <= \<const0>\;
  rx_dl5_fifo_rd_clk <= \<const0>\;
  rx_dl5_fifo_rd_en <= \<const0>\;
  rx_dl6_disable_ibuf <= \<const0>\;
  rx_dl6_en_hs_lpn <= \<const0>\;
  rx_dl6_fifo_rd_clk <= \<const0>\;
  rx_dl6_fifo_rd_en <= \<const0>\;
  rx_dl7_disable_ibuf <= \<const0>\;
  rx_dl7_en_hs_lpn <= \<const0>\;
  rx_dl7_fifo_rd_clk <= \<const0>\;
  rx_dl7_fifo_rd_en <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sys_rst_byteclk_out <= \<const0>\;
  tap_comp_res(7) <= \<const0>\;
  tap_comp_res(6) <= \<const0>\;
  tap_comp_res(5) <= \<const0>\;
  tap_comp_res(4) <= \<const0>\;
  tap_comp_res(3) <= \<const0>\;
  tap_comp_res(2) <= \<const0>\;
  tap_comp_res(1) <= \<const0>\;
  tap_comp_res(0) <= \<const0>\;
  tap_val_dyn_out(63) <= \<const0>\;
  tap_val_dyn_out(62) <= \<const0>\;
  tap_val_dyn_out(61) <= \<const0>\;
  tap_val_dyn_out(60) <= \<const0>\;
  tap_val_dyn_out(59) <= \<const0>\;
  tap_val_dyn_out(58) <= \<const0>\;
  tap_val_dyn_out(57) <= \<const0>\;
  tap_val_dyn_out(56) <= \<const0>\;
  tap_val_dyn_out(55) <= \<const0>\;
  tap_val_dyn_out(54) <= \<const0>\;
  tap_val_dyn_out(53) <= \<const0>\;
  tap_val_dyn_out(52) <= \<const0>\;
  tap_val_dyn_out(51) <= \<const0>\;
  tap_val_dyn_out(50) <= \<const0>\;
  tap_val_dyn_out(49) <= \<const0>\;
  tap_val_dyn_out(48) <= \<const0>\;
  tap_val_dyn_out(47) <= \<const0>\;
  tap_val_dyn_out(46) <= \<const0>\;
  tap_val_dyn_out(45) <= \<const0>\;
  tap_val_dyn_out(44) <= \<const0>\;
  tap_val_dyn_out(43) <= \<const0>\;
  tap_val_dyn_out(42) <= \<const0>\;
  tap_val_dyn_out(41) <= \<const0>\;
  tap_val_dyn_out(40) <= \<const0>\;
  tap_val_dyn_out(39) <= \<const0>\;
  tap_val_dyn_out(38) <= \<const0>\;
  tap_val_dyn_out(37) <= \<const0>\;
  tap_val_dyn_out(36) <= \<const0>\;
  tap_val_dyn_out(35) <= \<const0>\;
  tap_val_dyn_out(34) <= \<const0>\;
  tap_val_dyn_out(33) <= \<const0>\;
  tap_val_dyn_out(32) <= \<const0>\;
  tap_val_dyn_out(31) <= \<const0>\;
  tap_val_dyn_out(30) <= \<const0>\;
  tap_val_dyn_out(29) <= \<const0>\;
  tap_val_dyn_out(28) <= \<const0>\;
  tap_val_dyn_out(27) <= \<const0>\;
  tap_val_dyn_out(26) <= \<const0>\;
  tap_val_dyn_out(25) <= \<const0>\;
  tap_val_dyn_out(24) <= \<const0>\;
  tap_val_dyn_out(23) <= \<const0>\;
  tap_val_dyn_out(22) <= \<const0>\;
  tap_val_dyn_out(21) <= \<const0>\;
  tap_val_dyn_out(20) <= \<const0>\;
  tap_val_dyn_out(19) <= \<const0>\;
  tap_val_dyn_out(18) <= \<const0>\;
  tap_val_dyn_out(17) <= \<const0>\;
  tap_val_dyn_out(16) <= \<const0>\;
  tap_val_dyn_out(15) <= \<const0>\;
  tap_val_dyn_out(14) <= \<const0>\;
  tap_val_dyn_out(13) <= \<const0>\;
  tap_val_dyn_out(12) <= \<const0>\;
  tap_val_dyn_out(11) <= \<const0>\;
  tap_val_dyn_out(10) <= \<const0>\;
  tap_val_dyn_out(9) <= \<const0>\;
  tap_val_dyn_out(8) <= \<const0>\;
  tap_val_dyn_out(7) <= \<const0>\;
  tap_val_dyn_out(6) <= \<const0>\;
  tap_val_dyn_out(5) <= \<const0>\;
  tap_val_dyn_out(4) <= \<const0>\;
  tap_val_dyn_out(3) <= \<const0>\;
  tap_val_dyn_out(2) <= \<const0>\;
  tap_val_dyn_out(1) <= \<const0>\;
  tap_val_dyn_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
cl_enable_sync_fab_top_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0\
     port map (
      cl_enable => cl_enable,
      core_clk => \^core_clk\
    );
clk_active_r_reg: unisim.vcomponents.FDCE
     port map (
      C => rx_div4_clk,
      CE => '1',
      CLR => u_sys_rst_byteclk_sync_i_n_0,
      D => '1',
      Q => clk_active_r
    );
clk_active_r_sync: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized0_7\
     port map (
      clk_active_r => clk_active_r,
      core_clk => \^core_clk\
    );
en_falling_edge_r_reg: unisim.vcomponents.FDCE
     port map (
      C => \^core_clk\,
      CE => '1',
      CLR => core_rst,
      D => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_13\,
      Q => en_falling_edge_r_reg_n_0
    );
\gen_csi_rx_clk_lane.dphy_rx_clk_lane\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_csi_rx_clk_lane
     port map (
      D(3) => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_8\,
      D(2 downto 0) => p_0_in(2 downto 0),
      Q(3 downto 0) => reset_pulse_extsn_cntr_r_reg(3 downto 0),
      SR(0) => cl_status_reg_bit_0,
      bit_slc_rst => bit_slc_rst,
      cl_en_hs_rx_term_reg_0 => \^rx_cl_disable_ibuf\,
      cl_init_done_coreclk_reg_0 => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_4\,
      cl_init_done_coreclk_reg_1 => \^init_done\,
      \cl_rx_state_reg[1]_0\ => system_rst_w,
      cl_rxclkactivehs_reg_0 => \^cl_rxclkactivehs\,
      cl_rxclkactivehs_reg_1 => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_6\,
      cl_rxclkactivehs_reg_2 => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_7\,
      cl_stopstate => cl_stopstate,
      core_clk => \^core_clk\,
      core_rst => core_rst,
      dl_en_hs_lpn_reg => \gen_rx_data_lane[0].rx_data_lane_inst_n_3\,
      dl_en_hs_lpn_reg_0 => \gen_rx_data_lane[1].rx_data_lane_inst_n_5\,
      en_falling_edge_r_reg => en_falling_edge_r_reg_n_0,
      \out\ => cl_init_done_div4clk_i,
      \reset_pulse_extsn_cntr_r_reg[2]\ => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_13\,
      rx_cl_disable_ibuf_r => rx_cl_disable_ibuf_r,
      rx_cl_lp_dn => rx_cl_lp_dn,
      rx_cl_lp_dp => rx_cl_lp_dp
    );
\gen_rx_data_lane[0].rx_data_lane_inst\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane
     port map (
      \FSM_sequential_dl_rx_state_reg[1]\ => \^init_done\,
      \FSM_sequential_dl_rx_state_reg[2]\ => \^cl_rxclkactivehs\,
      SR(0) => stopstate0,
      align_done_reg(0) => \two_lane_hs_rx_timeout.hs_wait_count\(0),
      core_clk => \^core_clk\,
      core_rst => core_rst,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_stopstate => dl0_stopstate,
      dl_en_hs_lpn_reg => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_6\,
      dl_stopstate_reg => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_4\,
      hs_dvalid_reg => dl0_rxvalidhs,
      lp_11_r_reg => \gen_rx_data_lane[0].rx_data_lane_inst_n_3\,
      \out\ => system_rst_w,
      prmry_in => maxfrm_wait_done,
      rx_div4_clk => rx_div4_clk,
      rx_dl0_disable_ibuf => rx_dl0_disable_ibuf,
      rx_dl0_hs_dp(7 downto 0) => rx_dl0_hs_dp(7 downto 0),
      rx_dl0_lp_dn => rx_dl0_lp_dn,
      rx_dl0_lp_dp => rx_dl0_lp_dp,
      s_level_out_d3_reg => \gen_rx_data_lane[0].rx_data_lane_inst_n_9\,
      scndry_out => u_sys_rst_byteclk_sync_i_n_0,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg\ => init_done_div4clk_sync,
      \two_lane_hs_rx_timeout.maxfrm_wait_done_reg_0\ => \two_lane_hs_rx_timeout.maxfrm_wait_done_i_2_n_0\
    );
\gen_rx_data_lane[1].rx_data_lane_inst\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_data_lane_8
     port map (
      \FSM_sequential_dl_rx_state_reg[1]\ => \^init_done\,
      \FSM_sequential_dl_rx_state_reg[2]\ => \^cl_rxclkactivehs\,
      SR(0) => stopstate0,
      core_clk => \^core_clk\,
      core_rst => core_rst,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl_en_hs_lpn_reg => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_4\,
      dl_en_hs_lpn_reg_0 => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_7\,
      \out\ => system_rst_w,
      rx_div4_clk => rx_div4_clk,
      rx_dl1_disable_ibuf => rx_dl1_disable_ibuf,
      rx_dl1_hs_dp(7 downto 0) => rx_dl1_hs_dp(7 downto 0),
      rx_dl1_lp_dn => rx_dl1_lp_dn,
      rx_dl1_lp_dp => rx_dl1_lp_dp,
      scndry_out => u_sys_rst_byteclk_sync_i_n_0,
      time_out_settle_reg => \gen_rx_data_lane[1].rx_data_lane_inst_n_5\
    );
init_done_div4clk_sync_i: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__parameterized2\
     port map (
      \out\ => cl_init_done_div4clk_i,
      rx_div4_clk => rx_div4_clk,
      s_level_out_d3_reg_0 => init_done_div4clk_sync
    );
maxfrm_wait_done_sync_i: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell
     port map (
      prmry_ack => NLW_maxfrm_wait_done_sync_i_prmry_ack_UNCONNECTED,
      prmry_aclk => '0',
      prmry_in => maxfrm_wait_done,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => \^core_clk\,
      scndry_out => NLW_maxfrm_wait_done_sync_i_scndry_out_UNCONNECTED,
      scndry_rst_n => maxfrm_wait_done_sync_i_i_1_n_0,
      scndry_vect_out(1 downto 0) => NLW_maxfrm_wait_done_sync_i_scndry_vect_out_UNCONNECTED(1 downto 0)
    );
maxfrm_wait_done_sync_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => core_rst,
      O => maxfrm_wait_done_sync_i_i_1_n_0
    );
\reset_pulse_extsn_cntr_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^core_clk\,
      CE => '1',
      CLR => core_rst,
      D => p_0_in(0),
      Q => reset_pulse_extsn_cntr_r_reg(0)
    );
\reset_pulse_extsn_cntr_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^core_clk\,
      CE => '1',
      CLR => core_rst,
      D => p_0_in(1),
      Q => reset_pulse_extsn_cntr_r_reg(1)
    );
\reset_pulse_extsn_cntr_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^core_clk\,
      CE => '1',
      CLR => core_rst,
      D => p_0_in(2),
      Q => reset_pulse_extsn_cntr_r_reg(2)
    );
\reset_pulse_extsn_cntr_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^core_clk\,
      CE => '1',
      CLR => core_rst,
      D => \gen_csi_rx_clk_lane.dphy_rx_clk_lane_n_8\,
      Q => reset_pulse_extsn_cntr_r_reg(3)
    );
rx_cl_disable_ibuf_r_reg: unisim.vcomponents.FDPE
     port map (
      C => \^core_clk\,
      CE => '1',
      D => \^rx_cl_disable_ibuf\,
      PRE => core_rst,
      Q => rx_cl_disable_ibuf_r
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\,
      I4 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\,
      I5 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\,
      I4 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_6_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      O => \two_lane_hs_rx_timeout.hs_wait_count[7]_i_2_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(0),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(10),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(11),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(12),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(13),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(14),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(15),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_1\,
      CO(5) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_2\,
      CO(4) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_3\,
      CO(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_4\,
      CO(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_5\,
      CO(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_6\,
      CO(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg[15]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_2_in(15 downto 8),
      S(7) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[15]\,
      S(6) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[14]\,
      S(5) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\,
      S(4) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[12]\,
      S(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[11]\,
      S(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\,
      S(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\,
      S(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(1),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(2),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(3),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(4),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(5),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(6),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(7),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_0\,
      CO(6) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_1\,
      CO(5) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_2\,
      CO(4) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_3\,
      CO(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_4\,
      CO(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_5\,
      CO(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_6\,
      CO(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg[7]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[0]\,
      O(7 downto 0) => p_2_in(7 downto 0),
      S(7) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[7]\,
      S(6) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\,
      S(5) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[5]\,
      S(4) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\,
      S(3) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[3]\,
      S(2) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[2]\,
      S(1) => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[1]\,
      S(0) => \two_lane_hs_rx_timeout.hs_wait_count[7]_i_2_n_0\
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(8),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[8]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.hs_wait_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_2_n_0\,
      D => p_2_in(9),
      Q => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[9]\,
      R => \two_lane_hs_rx_timeout.hs_wait_count\(0)
    );
\two_lane_hs_rx_timeout.maxfrm_wait_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_4_n_0\,
      I1 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[10]\,
      I2 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[4]\,
      I3 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[13]\,
      I4 => \two_lane_hs_rx_timeout.hs_wait_count_reg_n_0_[6]\,
      I5 => \two_lane_hs_rx_timeout.hs_wait_count[15]_i_5_n_0\,
      O => \two_lane_hs_rx_timeout.maxfrm_wait_done_i_2_n_0\
    );
\two_lane_hs_rx_timeout.maxfrm_wait_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => rx_div4_clk,
      CE => '1',
      D => \gen_rx_data_lane[0].rx_data_lane_inst_n_9\,
      Q => maxfrm_wait_done,
      R => '0'
    );
u_rx_support_rst_logic: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_support_rst_logic
     port map (
      SR(0) => cl_status_reg_bit_0,
      cl_enable => cl_enable,
      cl_status_reg_bit_4_reg => \^init_done\,
      core_clk => \^core_clk\,
      core_rst => core_rst,
      \out\ => system_rst_byteclk_w,
      phy_ready => phy_ready,
      system_rst_in => system_rst_in,
      system_rst_reg_0 => system_rst_w,
      system_rst_reg_1(0) => stopstate0
    );
u_sys_rst_byteclk_sync_i: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync
     port map (
      prmry_in => system_rst_byteclk_w,
      scndry_aclk => rx_div4_clk,
      scndry_out => u_sys_rst_byteclk_sync_i_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 is
  port (
    daddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dclk : in STD_LOGIC;
    den : in STD_LOGIC;
    di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dwe : in STD_LOGIC;
    do_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drdy : out STD_LOGIC;
    clk_p : in STD_LOGIC;
    clk_n : in STD_LOGIC;
    clk : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    app_clk : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    rst_seq_done : out STD_LOGIC;
    pll0_clkout0 : out STD_LOGIC;
    pll0_locked : out STD_LOGIC;
    pll0_clkout1 : out STD_LOGIC;
    pll1_clkout0 : out STD_LOGIC;
    pll1_locked : out STD_LOGIC;
    intf_rdy : out STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    shared_pll0_clkout0_in : in STD_LOGIC;
    shared_pll1_clkout0_in : in STD_LOGIC;
    shared_pll0_clkoutphy_in : in STD_LOGIC;
    shared_pll1_clkoutphy_in : in STD_LOGIC;
    shared_pll0_locked_in : in STD_LOGIC;
    shared_pll1_locked_in : in STD_LOGIC;
    shared_pll0_clkoutphy_out : out STD_LOGIC;
    shared_pll1_clkoutphy_out : out STD_LOGIC;
    clk_from_ibuf : out STD_LOGIC;
    lptx_t : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lptx_i_p : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lptx_i_n : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hs_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_o_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_o_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dly_rdy_bsc0 : out STD_LOGIC;
    vtc_rdy_bsc0 : out STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC;
    phy_rden_bsc0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc1 : out STD_LOGIC;
    vtc_rdy_bsc1 : out STD_LOGIC;
    en_vtc_bsc1 : in STD_LOGIC;
    phy_rden_bsc1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc2 : out STD_LOGIC;
    vtc_rdy_bsc2 : out STD_LOGIC;
    en_vtc_bsc2 : in STD_LOGIC;
    phy_rden_bsc2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc3 : out STD_LOGIC;
    vtc_rdy_bsc3 : out STD_LOGIC;
    en_vtc_bsc3 : in STD_LOGIC;
    phy_rden_bsc3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc4 : out STD_LOGIC;
    vtc_rdy_bsc4 : out STD_LOGIC;
    en_vtc_bsc4 : in STD_LOGIC;
    phy_rden_bsc4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc5 : out STD_LOGIC;
    vtc_rdy_bsc5 : out STD_LOGIC;
    en_vtc_bsc5 : in STD_LOGIC;
    phy_rden_bsc5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc6 : out STD_LOGIC;
    vtc_rdy_bsc6 : out STD_LOGIC;
    en_vtc_bsc6 : in STD_LOGIC;
    phy_rden_bsc6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc7 : out STD_LOGIC;
    vtc_rdy_bsc7 : out STD_LOGIC;
    en_vtc_bsc7 : in STD_LOGIC;
    phy_rden_bsc7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    riu_addr_bg0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg0 : in STD_LOGIC;
    riu_rd_data_bg0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg0 : out STD_LOGIC;
    riu_addr_bg0_bs0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg0_bs0 : in STD_LOGIC;
    riu_wr_data_bg0_bs0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg0_bs0 : in STD_LOGIC;
    riu_rd_data_bg0_bs0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg0_bs0 : out STD_LOGIC;
    riu_addr_bg0_bs1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg0_bs1 : in STD_LOGIC;
    riu_wr_data_bg0_bs1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg0_bs1 : in STD_LOGIC;
    riu_rd_data_bg0_bs1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg0_bs1 : out STD_LOGIC;
    riu_addr_bg1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg1 : in STD_LOGIC;
    riu_rd_data_bg1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg1 : out STD_LOGIC;
    riu_addr_bg1_bs2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg1_bs2 : in STD_LOGIC;
    riu_wr_data_bg1_bs2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg1_bs2 : in STD_LOGIC;
    riu_rd_data_bg1_bs2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg1_bs2 : out STD_LOGIC;
    riu_addr_bg1_bs3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg1_bs3 : in STD_LOGIC;
    riu_wr_data_bg1_bs3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg1_bs3 : in STD_LOGIC;
    riu_rd_data_bg1_bs3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg1_bs3 : out STD_LOGIC;
    riu_addr_bg2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg2 : in STD_LOGIC;
    riu_rd_data_bg2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg2 : out STD_LOGIC;
    riu_addr_bg2_bs4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg2_bs4 : in STD_LOGIC;
    riu_wr_data_bg2_bs4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg2_bs4 : in STD_LOGIC;
    riu_rd_data_bg2_bs4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg2_bs4 : out STD_LOGIC;
    riu_addr_bg2_bs5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg2_bs5 : in STD_LOGIC;
    riu_wr_data_bg2_bs5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg2_bs5 : in STD_LOGIC;
    riu_rd_data_bg2_bs5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg2_bs5 : out STD_LOGIC;
    riu_addr_bg3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg3 : in STD_LOGIC;
    riu_rd_data_bg3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg3 : out STD_LOGIC;
    riu_addr_bg3_bs6 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg3_bs6 : in STD_LOGIC;
    riu_wr_data_bg3_bs6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg3_bs6 : in STD_LOGIC;
    riu_rd_data_bg3_bs6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg3_bs6 : out STD_LOGIC;
    riu_addr_bg3_bs7 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg3_bs7 : in STD_LOGIC;
    riu_wr_data_bg3_bs7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg3_bs7 : in STD_LOGIC;
    riu_rd_data_bg3_bs7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg3_bs7 : out STD_LOGIC;
    tx_clk : in STD_LOGIC;
    rx_clk : in STD_LOGIC;
    bidir_tx_clk : in STD_LOGIC;
    bidir_rx_clk : in STD_LOGIC;
    bidir_tx_bs_tri_clk : in STD_LOGIC;
    bg0_pin0_nc : in STD_LOGIC;
    bg0_pin6_nc : in STD_LOGIC;
    bg1_pin0_nc : in STD_LOGIC;
    bg1_pin6_nc : in STD_LOGIC;
    bg2_pin0_nc : in STD_LOGIC;
    bg2_pin6_nc : in STD_LOGIC;
    bg3_pin0_nc : in STD_LOGIC;
    bg3_pin6_nc : in STD_LOGIC;
    start_bitslip : in STD_LOGIC;
    rx_bitslip_sync_done : out STD_LOGIC;
    rxtx_bitslip_sync_done : out STD_LOGIC;
    clk_rxp : in STD_LOGIC;
    data_to_fabric_clk_rxp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_0 : in STD_LOGIC;
    tx_cntvaluein_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_0 : in STD_LOGIC;
    tx_en_vtc_0 : in STD_LOGIC;
    tx_inc_0 : in STD_LOGIC;
    tx_load_0 : in STD_LOGIC;
    rx_cntvalueout_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_0 : in STD_LOGIC;
    rx_en_vtc_0 : in STD_LOGIC;
    rx_inc_0 : in STD_LOGIC;
    rx_load_0 : in STD_LOGIC;
    rx_cntvalueout_ext_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_0 : in STD_LOGIC;
    rx_en_vtc_ext_0 : in STD_LOGIC;
    rx_inc_ext_0 : in STD_LOGIC;
    rx_load_ext_0 : in STD_LOGIC;
    fifo_empty_0 : out STD_LOGIC;
    fifo_rd_clk_0 : in STD_LOGIC;
    fifo_rd_en_0 : in STD_LOGIC;
    bitslip_error_0 : out STD_LOGIC;
    clk_rxn : in STD_LOGIC;
    data_to_fabric_clk_rxn : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_1 : in STD_LOGIC;
    tx_cntvaluein_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_1 : in STD_LOGIC;
    tx_en_vtc_1 : in STD_LOGIC;
    tx_inc_1 : in STD_LOGIC;
    tx_load_1 : in STD_LOGIC;
    rx_cntvalueout_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_1 : in STD_LOGIC;
    rx_en_vtc_1 : in STD_LOGIC;
    rx_inc_1 : in STD_LOGIC;
    rx_load_1 : in STD_LOGIC;
    rx_cntvalueout_ext_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_1 : in STD_LOGIC;
    rx_en_vtc_ext_1 : in STD_LOGIC;
    rx_inc_ext_1 : in STD_LOGIC;
    rx_load_ext_1 : in STD_LOGIC;
    fifo_empty_1 : out STD_LOGIC;
    fifo_rd_clk_1 : in STD_LOGIC;
    fifo_rd_en_1 : in STD_LOGIC;
    bitslip_error_1 : out STD_LOGIC;
    data_rxp0 : in STD_LOGIC;
    data_to_fabric_data_rxp0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_2 : in STD_LOGIC;
    tx_cntvaluein_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_2 : in STD_LOGIC;
    tx_en_vtc_2 : in STD_LOGIC;
    tx_inc_2 : in STD_LOGIC;
    tx_load_2 : in STD_LOGIC;
    rx_cntvalueout_2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_2 : in STD_LOGIC;
    rx_en_vtc_2 : in STD_LOGIC;
    rx_inc_2 : in STD_LOGIC;
    rx_load_2 : in STD_LOGIC;
    rx_cntvalueout_ext_2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_2 : in STD_LOGIC;
    rx_en_vtc_ext_2 : in STD_LOGIC;
    rx_inc_ext_2 : in STD_LOGIC;
    rx_load_ext_2 : in STD_LOGIC;
    fifo_empty_2 : out STD_LOGIC;
    fifo_rd_clk_2 : in STD_LOGIC;
    fifo_rd_en_2 : in STD_LOGIC;
    bitslip_error_2 : out STD_LOGIC;
    data_rxn0 : in STD_LOGIC;
    data_to_fabric_data_rxn0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_3 : in STD_LOGIC;
    tx_cntvaluein_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_3 : in STD_LOGIC;
    tx_en_vtc_3 : in STD_LOGIC;
    tx_inc_3 : in STD_LOGIC;
    tx_load_3 : in STD_LOGIC;
    rx_cntvalueout_3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_3 : in STD_LOGIC;
    rx_en_vtc_3 : in STD_LOGIC;
    rx_inc_3 : in STD_LOGIC;
    rx_load_3 : in STD_LOGIC;
    rx_cntvalueout_ext_3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_3 : in STD_LOGIC;
    rx_en_vtc_ext_3 : in STD_LOGIC;
    rx_inc_ext_3 : in STD_LOGIC;
    rx_load_ext_3 : in STD_LOGIC;
    fifo_empty_3 : out STD_LOGIC;
    fifo_rd_clk_3 : in STD_LOGIC;
    fifo_rd_en_3 : in STD_LOGIC;
    bitslip_error_3 : out STD_LOGIC;
    data_rxp1 : in STD_LOGIC;
    data_to_fabric_data_rxp1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_4 : in STD_LOGIC;
    tx_cntvaluein_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_4 : in STD_LOGIC;
    tx_en_vtc_4 : in STD_LOGIC;
    tx_inc_4 : in STD_LOGIC;
    tx_load_4 : in STD_LOGIC;
    rx_cntvalueout_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_4 : in STD_LOGIC;
    rx_en_vtc_4 : in STD_LOGIC;
    rx_inc_4 : in STD_LOGIC;
    rx_load_4 : in STD_LOGIC;
    rx_cntvalueout_ext_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_4 : in STD_LOGIC;
    rx_en_vtc_ext_4 : in STD_LOGIC;
    rx_inc_ext_4 : in STD_LOGIC;
    rx_load_ext_4 : in STD_LOGIC;
    fifo_empty_4 : out STD_LOGIC;
    fifo_rd_clk_4 : in STD_LOGIC;
    fifo_rd_en_4 : in STD_LOGIC;
    bitslip_error_4 : out STD_LOGIC;
    data_rxn1 : in STD_LOGIC;
    data_to_fabric_data_rxn1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_5 : in STD_LOGIC;
    tx_cntvaluein_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_5 : in STD_LOGIC;
    tx_en_vtc_5 : in STD_LOGIC;
    tx_inc_5 : in STD_LOGIC;
    tx_load_5 : in STD_LOGIC;
    rx_cntvalueout_5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_5 : in STD_LOGIC;
    rx_en_vtc_5 : in STD_LOGIC;
    rx_inc_5 : in STD_LOGIC;
    rx_load_5 : in STD_LOGIC;
    rx_cntvalueout_ext_5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_5 : in STD_LOGIC;
    rx_en_vtc_ext_5 : in STD_LOGIC;
    rx_inc_ext_5 : in STD_LOGIC;
    rx_load_ext_5 : in STD_LOGIC;
    fifo_empty_5 : out STD_LOGIC;
    fifo_rd_clk_5 : in STD_LOGIC;
    fifo_rd_en_5 : in STD_LOGIC;
    bitslip_error_5 : out STD_LOGIC;
    tri_t_6 : in STD_LOGIC;
    tx_cntvaluein_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_6 : in STD_LOGIC;
    tx_en_vtc_6 : in STD_LOGIC;
    tx_inc_6 : in STD_LOGIC;
    tx_load_6 : in STD_LOGIC;
    rx_cntvalueout_6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_6 : in STD_LOGIC;
    rx_en_vtc_6 : in STD_LOGIC;
    rx_inc_6 : in STD_LOGIC;
    rx_load_6 : in STD_LOGIC;
    rx_cntvalueout_ext_6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_6 : in STD_LOGIC;
    rx_en_vtc_ext_6 : in STD_LOGIC;
    rx_inc_ext_6 : in STD_LOGIC;
    rx_load_ext_6 : in STD_LOGIC;
    fifo_empty_6 : out STD_LOGIC;
    fifo_rd_clk_6 : in STD_LOGIC;
    fifo_rd_en_6 : in STD_LOGIC;
    bitslip_error_6 : out STD_LOGIC;
    tri_t_7 : in STD_LOGIC;
    tx_cntvaluein_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_7 : in STD_LOGIC;
    tx_en_vtc_7 : in STD_LOGIC;
    tx_inc_7 : in STD_LOGIC;
    tx_load_7 : in STD_LOGIC;
    rx_cntvalueout_7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_7 : in STD_LOGIC;
    rx_en_vtc_7 : in STD_LOGIC;
    rx_inc_7 : in STD_LOGIC;
    rx_load_7 : in STD_LOGIC;
    rx_cntvalueout_ext_7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_7 : in STD_LOGIC;
    rx_en_vtc_ext_7 : in STD_LOGIC;
    rx_inc_ext_7 : in STD_LOGIC;
    rx_load_ext_7 : in STD_LOGIC;
    fifo_empty_7 : out STD_LOGIC;
    fifo_rd_clk_7 : in STD_LOGIC;
    fifo_rd_en_7 : in STD_LOGIC;
    bitslip_error_7 : out STD_LOGIC;
    tri_t_8 : in STD_LOGIC;
    tx_cntvaluein_8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_8 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_8 : in STD_LOGIC;
    tx_en_vtc_8 : in STD_LOGIC;
    tx_inc_8 : in STD_LOGIC;
    tx_load_8 : in STD_LOGIC;
    rx_cntvalueout_8 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_8 : in STD_LOGIC;
    rx_en_vtc_8 : in STD_LOGIC;
    rx_inc_8 : in STD_LOGIC;
    rx_load_8 : in STD_LOGIC;
    rx_cntvalueout_ext_8 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_8 : in STD_LOGIC;
    rx_en_vtc_ext_8 : in STD_LOGIC;
    rx_inc_ext_8 : in STD_LOGIC;
    rx_load_ext_8 : in STD_LOGIC;
    fifo_empty_8 : out STD_LOGIC;
    fifo_rd_clk_8 : in STD_LOGIC;
    fifo_rd_en_8 : in STD_LOGIC;
    bitslip_error_8 : out STD_LOGIC;
    tri_t_9 : in STD_LOGIC;
    tx_cntvaluein_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_9 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_9 : in STD_LOGIC;
    tx_en_vtc_9 : in STD_LOGIC;
    tx_inc_9 : in STD_LOGIC;
    tx_load_9 : in STD_LOGIC;
    rx_cntvalueout_9 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_9 : in STD_LOGIC;
    rx_en_vtc_9 : in STD_LOGIC;
    rx_inc_9 : in STD_LOGIC;
    rx_load_9 : in STD_LOGIC;
    rx_cntvalueout_ext_9 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_9 : in STD_LOGIC;
    rx_en_vtc_ext_9 : in STD_LOGIC;
    rx_inc_ext_9 : in STD_LOGIC;
    rx_load_ext_9 : in STD_LOGIC;
    fifo_empty_9 : out STD_LOGIC;
    fifo_rd_clk_9 : in STD_LOGIC;
    fifo_rd_en_9 : in STD_LOGIC;
    bitslip_error_9 : out STD_LOGIC;
    tri_t_10 : in STD_LOGIC;
    tx_cntvaluein_10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_10 : in STD_LOGIC;
    tx_en_vtc_10 : in STD_LOGIC;
    tx_inc_10 : in STD_LOGIC;
    tx_load_10 : in STD_LOGIC;
    rx_cntvalueout_10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_10 : in STD_LOGIC;
    rx_en_vtc_10 : in STD_LOGIC;
    rx_inc_10 : in STD_LOGIC;
    rx_load_10 : in STD_LOGIC;
    rx_cntvalueout_ext_10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_10 : in STD_LOGIC;
    rx_en_vtc_ext_10 : in STD_LOGIC;
    rx_inc_ext_10 : in STD_LOGIC;
    rx_load_ext_10 : in STD_LOGIC;
    fifo_empty_10 : out STD_LOGIC;
    fifo_rd_clk_10 : in STD_LOGIC;
    fifo_rd_en_10 : in STD_LOGIC;
    bitslip_error_10 : out STD_LOGIC;
    tri_t_11 : in STD_LOGIC;
    tx_cntvaluein_11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_11 : in STD_LOGIC;
    tx_en_vtc_11 : in STD_LOGIC;
    tx_inc_11 : in STD_LOGIC;
    tx_load_11 : in STD_LOGIC;
    rx_cntvalueout_11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_11 : in STD_LOGIC;
    rx_en_vtc_11 : in STD_LOGIC;
    rx_inc_11 : in STD_LOGIC;
    rx_load_11 : in STD_LOGIC;
    rx_cntvalueout_ext_11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_11 : in STD_LOGIC;
    rx_en_vtc_ext_11 : in STD_LOGIC;
    rx_inc_ext_11 : in STD_LOGIC;
    rx_load_ext_11 : in STD_LOGIC;
    fifo_empty_11 : out STD_LOGIC;
    fifo_rd_clk_11 : in STD_LOGIC;
    fifo_rd_en_11 : in STD_LOGIC;
    bitslip_error_11 : out STD_LOGIC;
    tri_t_12 : in STD_LOGIC;
    tx_cntvaluein_12 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_12 : in STD_LOGIC;
    tx_en_vtc_12 : in STD_LOGIC;
    tx_inc_12 : in STD_LOGIC;
    tx_load_12 : in STD_LOGIC;
    rx_cntvalueout_12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_12 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_12 : in STD_LOGIC;
    rx_en_vtc_12 : in STD_LOGIC;
    rx_inc_12 : in STD_LOGIC;
    rx_load_12 : in STD_LOGIC;
    rx_cntvalueout_ext_12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_12 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_12 : in STD_LOGIC;
    rx_en_vtc_ext_12 : in STD_LOGIC;
    rx_inc_ext_12 : in STD_LOGIC;
    rx_load_ext_12 : in STD_LOGIC;
    fifo_empty_12 : out STD_LOGIC;
    fifo_rd_clk_12 : in STD_LOGIC;
    fifo_rd_en_12 : in STD_LOGIC;
    bitslip_error_12 : out STD_LOGIC;
    tri_t_13 : in STD_LOGIC;
    tx_cntvaluein_13 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_13 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_13 : in STD_LOGIC;
    tx_en_vtc_13 : in STD_LOGIC;
    tx_inc_13 : in STD_LOGIC;
    tx_load_13 : in STD_LOGIC;
    rx_cntvalueout_13 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_13 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_13 : in STD_LOGIC;
    rx_en_vtc_13 : in STD_LOGIC;
    rx_inc_13 : in STD_LOGIC;
    rx_load_13 : in STD_LOGIC;
    rx_cntvalueout_ext_13 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_13 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_13 : in STD_LOGIC;
    rx_en_vtc_ext_13 : in STD_LOGIC;
    rx_inc_ext_13 : in STD_LOGIC;
    rx_load_ext_13 : in STD_LOGIC;
    fifo_empty_13 : out STD_LOGIC;
    fifo_rd_clk_13 : in STD_LOGIC;
    fifo_rd_en_13 : in STD_LOGIC;
    bitslip_error_13 : out STD_LOGIC;
    tri_t_14 : in STD_LOGIC;
    tx_cntvaluein_14 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_14 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_14 : in STD_LOGIC;
    tx_en_vtc_14 : in STD_LOGIC;
    tx_inc_14 : in STD_LOGIC;
    tx_load_14 : in STD_LOGIC;
    rx_cntvalueout_14 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_14 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_14 : in STD_LOGIC;
    rx_en_vtc_14 : in STD_LOGIC;
    rx_inc_14 : in STD_LOGIC;
    rx_load_14 : in STD_LOGIC;
    rx_cntvalueout_ext_14 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_14 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_14 : in STD_LOGIC;
    rx_en_vtc_ext_14 : in STD_LOGIC;
    rx_inc_ext_14 : in STD_LOGIC;
    rx_load_ext_14 : in STD_LOGIC;
    fifo_empty_14 : out STD_LOGIC;
    fifo_rd_clk_14 : in STD_LOGIC;
    fifo_rd_en_14 : in STD_LOGIC;
    bitslip_error_14 : out STD_LOGIC;
    tri_t_15 : in STD_LOGIC;
    tx_cntvaluein_15 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_15 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_15 : in STD_LOGIC;
    tx_en_vtc_15 : in STD_LOGIC;
    tx_inc_15 : in STD_LOGIC;
    tx_load_15 : in STD_LOGIC;
    rx_cntvalueout_15 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_15 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_15 : in STD_LOGIC;
    rx_en_vtc_15 : in STD_LOGIC;
    rx_inc_15 : in STD_LOGIC;
    rx_load_15 : in STD_LOGIC;
    rx_cntvalueout_ext_15 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_15 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_15 : in STD_LOGIC;
    rx_en_vtc_ext_15 : in STD_LOGIC;
    rx_inc_ext_15 : in STD_LOGIC;
    rx_load_ext_15 : in STD_LOGIC;
    fifo_empty_15 : out STD_LOGIC;
    fifo_rd_clk_15 : in STD_LOGIC;
    fifo_rd_en_15 : in STD_LOGIC;
    bitslip_error_15 : out STD_LOGIC;
    tri_t_16 : in STD_LOGIC;
    tx_cntvaluein_16 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_16 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_16 : in STD_LOGIC;
    tx_en_vtc_16 : in STD_LOGIC;
    tx_inc_16 : in STD_LOGIC;
    tx_load_16 : in STD_LOGIC;
    rx_cntvalueout_16 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_16 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_16 : in STD_LOGIC;
    rx_en_vtc_16 : in STD_LOGIC;
    rx_inc_16 : in STD_LOGIC;
    rx_load_16 : in STD_LOGIC;
    rx_cntvalueout_ext_16 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_16 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_16 : in STD_LOGIC;
    rx_en_vtc_ext_16 : in STD_LOGIC;
    rx_inc_ext_16 : in STD_LOGIC;
    rx_load_ext_16 : in STD_LOGIC;
    fifo_empty_16 : out STD_LOGIC;
    fifo_rd_clk_16 : in STD_LOGIC;
    fifo_rd_en_16 : in STD_LOGIC;
    bitslip_error_16 : out STD_LOGIC;
    tri_t_17 : in STD_LOGIC;
    tx_cntvaluein_17 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_17 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_17 : in STD_LOGIC;
    tx_en_vtc_17 : in STD_LOGIC;
    tx_inc_17 : in STD_LOGIC;
    tx_load_17 : in STD_LOGIC;
    rx_cntvalueout_17 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_17 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_17 : in STD_LOGIC;
    rx_en_vtc_17 : in STD_LOGIC;
    rx_inc_17 : in STD_LOGIC;
    rx_load_17 : in STD_LOGIC;
    rx_cntvalueout_ext_17 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_17 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_17 : in STD_LOGIC;
    rx_en_vtc_ext_17 : in STD_LOGIC;
    rx_inc_ext_17 : in STD_LOGIC;
    rx_load_ext_17 : in STD_LOGIC;
    fifo_empty_17 : out STD_LOGIC;
    fifo_rd_clk_17 : in STD_LOGIC;
    fifo_rd_en_17 : in STD_LOGIC;
    bitslip_error_17 : out STD_LOGIC;
    tri_t_18 : in STD_LOGIC;
    tx_cntvaluein_18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_18 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_18 : in STD_LOGIC;
    tx_en_vtc_18 : in STD_LOGIC;
    tx_inc_18 : in STD_LOGIC;
    tx_load_18 : in STD_LOGIC;
    rx_cntvalueout_18 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_18 : in STD_LOGIC;
    rx_en_vtc_18 : in STD_LOGIC;
    rx_inc_18 : in STD_LOGIC;
    rx_load_18 : in STD_LOGIC;
    rx_cntvalueout_ext_18 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_18 : in STD_LOGIC;
    rx_en_vtc_ext_18 : in STD_LOGIC;
    rx_inc_ext_18 : in STD_LOGIC;
    rx_load_ext_18 : in STD_LOGIC;
    fifo_empty_18 : out STD_LOGIC;
    fifo_rd_clk_18 : in STD_LOGIC;
    fifo_rd_en_18 : in STD_LOGIC;
    bitslip_error_18 : out STD_LOGIC;
    tri_t_19 : in STD_LOGIC;
    tx_cntvaluein_19 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_19 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_19 : in STD_LOGIC;
    tx_en_vtc_19 : in STD_LOGIC;
    tx_inc_19 : in STD_LOGIC;
    tx_load_19 : in STD_LOGIC;
    rx_cntvalueout_19 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_19 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_19 : in STD_LOGIC;
    rx_en_vtc_19 : in STD_LOGIC;
    rx_inc_19 : in STD_LOGIC;
    rx_load_19 : in STD_LOGIC;
    rx_cntvalueout_ext_19 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_19 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_19 : in STD_LOGIC;
    rx_en_vtc_ext_19 : in STD_LOGIC;
    rx_inc_ext_19 : in STD_LOGIC;
    rx_load_ext_19 : in STD_LOGIC;
    fifo_empty_19 : out STD_LOGIC;
    fifo_rd_clk_19 : in STD_LOGIC;
    fifo_rd_en_19 : in STD_LOGIC;
    bitslip_error_19 : out STD_LOGIC;
    tri_t_20 : in STD_LOGIC;
    tx_cntvaluein_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_20 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_20 : in STD_LOGIC;
    tx_en_vtc_20 : in STD_LOGIC;
    tx_inc_20 : in STD_LOGIC;
    tx_load_20 : in STD_LOGIC;
    rx_cntvalueout_20 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_20 : in STD_LOGIC;
    rx_en_vtc_20 : in STD_LOGIC;
    rx_inc_20 : in STD_LOGIC;
    rx_load_20 : in STD_LOGIC;
    rx_cntvalueout_ext_20 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_20 : in STD_LOGIC;
    rx_en_vtc_ext_20 : in STD_LOGIC;
    rx_inc_ext_20 : in STD_LOGIC;
    rx_load_ext_20 : in STD_LOGIC;
    fifo_empty_20 : out STD_LOGIC;
    fifo_rd_clk_20 : in STD_LOGIC;
    fifo_rd_en_20 : in STD_LOGIC;
    bitslip_error_20 : out STD_LOGIC;
    tri_t_21 : in STD_LOGIC;
    tx_cntvaluein_21 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_21 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_21 : in STD_LOGIC;
    tx_en_vtc_21 : in STD_LOGIC;
    tx_inc_21 : in STD_LOGIC;
    tx_load_21 : in STD_LOGIC;
    rx_cntvalueout_21 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_21 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_21 : in STD_LOGIC;
    rx_en_vtc_21 : in STD_LOGIC;
    rx_inc_21 : in STD_LOGIC;
    rx_load_21 : in STD_LOGIC;
    rx_cntvalueout_ext_21 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_21 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_21 : in STD_LOGIC;
    rx_en_vtc_ext_21 : in STD_LOGIC;
    rx_inc_ext_21 : in STD_LOGIC;
    rx_load_ext_21 : in STD_LOGIC;
    fifo_empty_21 : out STD_LOGIC;
    fifo_rd_clk_21 : in STD_LOGIC;
    fifo_rd_en_21 : in STD_LOGIC;
    bitslip_error_21 : out STD_LOGIC;
    tri_t_22 : in STD_LOGIC;
    tx_cntvaluein_22 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_22 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_22 : in STD_LOGIC;
    tx_en_vtc_22 : in STD_LOGIC;
    tx_inc_22 : in STD_LOGIC;
    tx_load_22 : in STD_LOGIC;
    rx_cntvalueout_22 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_22 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_22 : in STD_LOGIC;
    rx_en_vtc_22 : in STD_LOGIC;
    rx_inc_22 : in STD_LOGIC;
    rx_load_22 : in STD_LOGIC;
    rx_cntvalueout_ext_22 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_22 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_22 : in STD_LOGIC;
    rx_en_vtc_ext_22 : in STD_LOGIC;
    rx_inc_ext_22 : in STD_LOGIC;
    rx_load_ext_22 : in STD_LOGIC;
    fifo_empty_22 : out STD_LOGIC;
    fifo_rd_clk_22 : in STD_LOGIC;
    fifo_rd_en_22 : in STD_LOGIC;
    bitslip_error_22 : out STD_LOGIC;
    tri_t_23 : in STD_LOGIC;
    tx_cntvaluein_23 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_23 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_23 : in STD_LOGIC;
    tx_en_vtc_23 : in STD_LOGIC;
    tx_inc_23 : in STD_LOGIC;
    tx_load_23 : in STD_LOGIC;
    rx_cntvalueout_23 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_23 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_23 : in STD_LOGIC;
    rx_en_vtc_23 : in STD_LOGIC;
    rx_inc_23 : in STD_LOGIC;
    rx_load_23 : in STD_LOGIC;
    rx_cntvalueout_ext_23 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_23 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_23 : in STD_LOGIC;
    rx_en_vtc_ext_23 : in STD_LOGIC;
    rx_inc_ext_23 : in STD_LOGIC;
    rx_load_ext_23 : in STD_LOGIC;
    fifo_empty_23 : out STD_LOGIC;
    fifo_rd_clk_23 : in STD_LOGIC;
    fifo_rd_en_23 : in STD_LOGIC;
    bitslip_error_23 : out STD_LOGIC;
    tri_t_24 : in STD_LOGIC;
    tx_cntvaluein_24 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_24 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_24 : in STD_LOGIC;
    tx_en_vtc_24 : in STD_LOGIC;
    tx_inc_24 : in STD_LOGIC;
    tx_load_24 : in STD_LOGIC;
    rx_cntvalueout_24 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_24 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_24 : in STD_LOGIC;
    rx_en_vtc_24 : in STD_LOGIC;
    rx_inc_24 : in STD_LOGIC;
    rx_load_24 : in STD_LOGIC;
    rx_cntvalueout_ext_24 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_24 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_24 : in STD_LOGIC;
    rx_en_vtc_ext_24 : in STD_LOGIC;
    rx_inc_ext_24 : in STD_LOGIC;
    rx_load_ext_24 : in STD_LOGIC;
    fifo_empty_24 : out STD_LOGIC;
    fifo_rd_clk_24 : in STD_LOGIC;
    fifo_rd_en_24 : in STD_LOGIC;
    bitslip_error_24 : out STD_LOGIC;
    tri_t_25 : in STD_LOGIC;
    tx_cntvaluein_25 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_25 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_25 : in STD_LOGIC;
    tx_en_vtc_25 : in STD_LOGIC;
    tx_inc_25 : in STD_LOGIC;
    tx_load_25 : in STD_LOGIC;
    rx_cntvalueout_25 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_25 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_25 : in STD_LOGIC;
    rx_en_vtc_25 : in STD_LOGIC;
    rx_inc_25 : in STD_LOGIC;
    rx_load_25 : in STD_LOGIC;
    rx_cntvalueout_ext_25 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_25 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_25 : in STD_LOGIC;
    rx_en_vtc_ext_25 : in STD_LOGIC;
    rx_inc_ext_25 : in STD_LOGIC;
    rx_load_ext_25 : in STD_LOGIC;
    fifo_empty_25 : out STD_LOGIC;
    fifo_rd_clk_25 : in STD_LOGIC;
    fifo_rd_en_25 : in STD_LOGIC;
    bitslip_error_25 : out STD_LOGIC;
    tri_t_26 : in STD_LOGIC;
    tx_cntvaluein_26 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_26 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_26 : in STD_LOGIC;
    tx_en_vtc_26 : in STD_LOGIC;
    tx_inc_26 : in STD_LOGIC;
    tx_load_26 : in STD_LOGIC;
    rx_cntvalueout_26 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_26 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_26 : in STD_LOGIC;
    rx_en_vtc_26 : in STD_LOGIC;
    rx_inc_26 : in STD_LOGIC;
    rx_load_26 : in STD_LOGIC;
    rx_cntvalueout_ext_26 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_26 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_26 : in STD_LOGIC;
    rx_en_vtc_ext_26 : in STD_LOGIC;
    rx_inc_ext_26 : in STD_LOGIC;
    rx_load_ext_26 : in STD_LOGIC;
    fifo_empty_26 : out STD_LOGIC;
    fifo_rd_clk_26 : in STD_LOGIC;
    fifo_rd_en_26 : in STD_LOGIC;
    bitslip_error_26 : out STD_LOGIC;
    tri_t_27 : in STD_LOGIC;
    tx_cntvaluein_27 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_27 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_27 : in STD_LOGIC;
    tx_en_vtc_27 : in STD_LOGIC;
    tx_inc_27 : in STD_LOGIC;
    tx_load_27 : in STD_LOGIC;
    rx_cntvalueout_27 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_27 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_27 : in STD_LOGIC;
    rx_en_vtc_27 : in STD_LOGIC;
    rx_inc_27 : in STD_LOGIC;
    rx_load_27 : in STD_LOGIC;
    rx_cntvalueout_ext_27 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_27 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_27 : in STD_LOGIC;
    rx_en_vtc_ext_27 : in STD_LOGIC;
    rx_inc_ext_27 : in STD_LOGIC;
    rx_load_ext_27 : in STD_LOGIC;
    fifo_empty_27 : out STD_LOGIC;
    fifo_rd_clk_27 : in STD_LOGIC;
    fifo_rd_en_27 : in STD_LOGIC;
    bitslip_error_27 : out STD_LOGIC;
    tri_t_28 : in STD_LOGIC;
    tx_cntvaluein_28 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_28 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_28 : in STD_LOGIC;
    tx_en_vtc_28 : in STD_LOGIC;
    tx_inc_28 : in STD_LOGIC;
    tx_load_28 : in STD_LOGIC;
    rx_cntvalueout_28 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_28 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_28 : in STD_LOGIC;
    rx_en_vtc_28 : in STD_LOGIC;
    rx_inc_28 : in STD_LOGIC;
    rx_load_28 : in STD_LOGIC;
    rx_cntvalueout_ext_28 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_28 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_28 : in STD_LOGIC;
    rx_en_vtc_ext_28 : in STD_LOGIC;
    rx_inc_ext_28 : in STD_LOGIC;
    rx_load_ext_28 : in STD_LOGIC;
    fifo_empty_28 : out STD_LOGIC;
    fifo_rd_clk_28 : in STD_LOGIC;
    fifo_rd_en_28 : in STD_LOGIC;
    bitslip_error_28 : out STD_LOGIC;
    tri_t_29 : in STD_LOGIC;
    tx_cntvaluein_29 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_29 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_29 : in STD_LOGIC;
    tx_en_vtc_29 : in STD_LOGIC;
    tx_inc_29 : in STD_LOGIC;
    tx_load_29 : in STD_LOGIC;
    rx_cntvalueout_29 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_29 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_29 : in STD_LOGIC;
    rx_en_vtc_29 : in STD_LOGIC;
    rx_inc_29 : in STD_LOGIC;
    rx_load_29 : in STD_LOGIC;
    rx_cntvalueout_ext_29 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_29 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_29 : in STD_LOGIC;
    rx_en_vtc_ext_29 : in STD_LOGIC;
    rx_inc_ext_29 : in STD_LOGIC;
    rx_load_ext_29 : in STD_LOGIC;
    fifo_empty_29 : out STD_LOGIC;
    fifo_rd_clk_29 : in STD_LOGIC;
    fifo_rd_en_29 : in STD_LOGIC;
    bitslip_error_29 : out STD_LOGIC;
    tri_t_30 : in STD_LOGIC;
    tx_cntvaluein_30 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_30 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_30 : in STD_LOGIC;
    tx_en_vtc_30 : in STD_LOGIC;
    tx_inc_30 : in STD_LOGIC;
    tx_load_30 : in STD_LOGIC;
    rx_cntvalueout_30 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_30 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_30 : in STD_LOGIC;
    rx_en_vtc_30 : in STD_LOGIC;
    rx_inc_30 : in STD_LOGIC;
    rx_load_30 : in STD_LOGIC;
    rx_cntvalueout_ext_30 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_30 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_30 : in STD_LOGIC;
    rx_en_vtc_ext_30 : in STD_LOGIC;
    rx_inc_ext_30 : in STD_LOGIC;
    rx_load_ext_30 : in STD_LOGIC;
    fifo_empty_30 : out STD_LOGIC;
    fifo_rd_clk_30 : in STD_LOGIC;
    fifo_rd_en_30 : in STD_LOGIC;
    bitslip_error_30 : out STD_LOGIC;
    tri_t_31 : in STD_LOGIC;
    tx_cntvaluein_31 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_31 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_31 : in STD_LOGIC;
    tx_en_vtc_31 : in STD_LOGIC;
    tx_inc_31 : in STD_LOGIC;
    tx_load_31 : in STD_LOGIC;
    rx_cntvalueout_31 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_31 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_31 : in STD_LOGIC;
    rx_en_vtc_31 : in STD_LOGIC;
    rx_inc_31 : in STD_LOGIC;
    rx_load_31 : in STD_LOGIC;
    rx_cntvalueout_ext_31 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_31 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_31 : in STD_LOGIC;
    rx_en_vtc_ext_31 : in STD_LOGIC;
    rx_inc_ext_31 : in STD_LOGIC;
    rx_load_ext_31 : in STD_LOGIC;
    fifo_empty_31 : out STD_LOGIC;
    fifo_rd_clk_31 : in STD_LOGIC;
    fifo_rd_en_31 : in STD_LOGIC;
    bitslip_error_31 : out STD_LOGIC;
    tri_t_32 : in STD_LOGIC;
    tx_cntvaluein_32 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_32 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_32 : in STD_LOGIC;
    tx_en_vtc_32 : in STD_LOGIC;
    tx_inc_32 : in STD_LOGIC;
    tx_load_32 : in STD_LOGIC;
    rx_cntvalueout_32 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_32 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_32 : in STD_LOGIC;
    rx_en_vtc_32 : in STD_LOGIC;
    rx_inc_32 : in STD_LOGIC;
    rx_load_32 : in STD_LOGIC;
    rx_cntvalueout_ext_32 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_32 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_32 : in STD_LOGIC;
    rx_en_vtc_ext_32 : in STD_LOGIC;
    rx_inc_ext_32 : in STD_LOGIC;
    rx_load_ext_32 : in STD_LOGIC;
    fifo_empty_32 : out STD_LOGIC;
    fifo_rd_clk_32 : in STD_LOGIC;
    fifo_rd_en_32 : in STD_LOGIC;
    bitslip_error_32 : out STD_LOGIC;
    tri_t_33 : in STD_LOGIC;
    tx_cntvaluein_33 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_33 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_33 : in STD_LOGIC;
    tx_en_vtc_33 : in STD_LOGIC;
    tx_inc_33 : in STD_LOGIC;
    tx_load_33 : in STD_LOGIC;
    rx_cntvalueout_33 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_33 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_33 : in STD_LOGIC;
    rx_en_vtc_33 : in STD_LOGIC;
    rx_inc_33 : in STD_LOGIC;
    rx_load_33 : in STD_LOGIC;
    rx_cntvalueout_ext_33 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_33 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_33 : in STD_LOGIC;
    rx_en_vtc_ext_33 : in STD_LOGIC;
    rx_inc_ext_33 : in STD_LOGIC;
    rx_load_ext_33 : in STD_LOGIC;
    fifo_empty_33 : out STD_LOGIC;
    fifo_rd_clk_33 : in STD_LOGIC;
    fifo_rd_en_33 : in STD_LOGIC;
    bitslip_error_33 : out STD_LOGIC;
    tri_t_34 : in STD_LOGIC;
    tx_cntvaluein_34 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_34 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_34 : in STD_LOGIC;
    tx_en_vtc_34 : in STD_LOGIC;
    tx_inc_34 : in STD_LOGIC;
    tx_load_34 : in STD_LOGIC;
    rx_cntvalueout_34 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_34 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_34 : in STD_LOGIC;
    rx_en_vtc_34 : in STD_LOGIC;
    rx_inc_34 : in STD_LOGIC;
    rx_load_34 : in STD_LOGIC;
    rx_cntvalueout_ext_34 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_34 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_34 : in STD_LOGIC;
    rx_en_vtc_ext_34 : in STD_LOGIC;
    rx_inc_ext_34 : in STD_LOGIC;
    rx_load_ext_34 : in STD_LOGIC;
    fifo_empty_34 : out STD_LOGIC;
    fifo_rd_clk_34 : in STD_LOGIC;
    fifo_rd_en_34 : in STD_LOGIC;
    bitslip_error_34 : out STD_LOGIC;
    tri_t_35 : in STD_LOGIC;
    tx_cntvaluein_35 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_35 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_35 : in STD_LOGIC;
    tx_en_vtc_35 : in STD_LOGIC;
    tx_inc_35 : in STD_LOGIC;
    tx_load_35 : in STD_LOGIC;
    rx_cntvalueout_35 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_35 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_35 : in STD_LOGIC;
    rx_en_vtc_35 : in STD_LOGIC;
    rx_inc_35 : in STD_LOGIC;
    rx_load_35 : in STD_LOGIC;
    rx_cntvalueout_ext_35 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_35 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_35 : in STD_LOGIC;
    rx_en_vtc_ext_35 : in STD_LOGIC;
    rx_inc_ext_35 : in STD_LOGIC;
    rx_load_ext_35 : in STD_LOGIC;
    fifo_empty_35 : out STD_LOGIC;
    fifo_rd_clk_35 : in STD_LOGIC;
    fifo_rd_en_35 : in STD_LOGIC;
    bitslip_error_35 : out STD_LOGIC;
    tri_t_36 : in STD_LOGIC;
    tx_cntvaluein_36 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_36 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_36 : in STD_LOGIC;
    tx_en_vtc_36 : in STD_LOGIC;
    tx_inc_36 : in STD_LOGIC;
    tx_load_36 : in STD_LOGIC;
    rx_cntvalueout_36 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_36 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_36 : in STD_LOGIC;
    rx_en_vtc_36 : in STD_LOGIC;
    rx_inc_36 : in STD_LOGIC;
    rx_load_36 : in STD_LOGIC;
    rx_cntvalueout_ext_36 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_36 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_36 : in STD_LOGIC;
    rx_en_vtc_ext_36 : in STD_LOGIC;
    rx_inc_ext_36 : in STD_LOGIC;
    rx_load_ext_36 : in STD_LOGIC;
    fifo_empty_36 : out STD_LOGIC;
    fifo_rd_clk_36 : in STD_LOGIC;
    fifo_rd_en_36 : in STD_LOGIC;
    bitslip_error_36 : out STD_LOGIC;
    tri_t_37 : in STD_LOGIC;
    tx_cntvaluein_37 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_37 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_37 : in STD_LOGIC;
    tx_en_vtc_37 : in STD_LOGIC;
    tx_inc_37 : in STD_LOGIC;
    tx_load_37 : in STD_LOGIC;
    rx_cntvalueout_37 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_37 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_37 : in STD_LOGIC;
    rx_en_vtc_37 : in STD_LOGIC;
    rx_inc_37 : in STD_LOGIC;
    rx_load_37 : in STD_LOGIC;
    rx_cntvalueout_ext_37 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_37 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_37 : in STD_LOGIC;
    rx_en_vtc_ext_37 : in STD_LOGIC;
    rx_inc_ext_37 : in STD_LOGIC;
    rx_load_ext_37 : in STD_LOGIC;
    fifo_empty_37 : out STD_LOGIC;
    fifo_rd_clk_37 : in STD_LOGIC;
    fifo_rd_en_37 : in STD_LOGIC;
    bitslip_error_37 : out STD_LOGIC;
    tri_t_38 : in STD_LOGIC;
    tx_cntvaluein_38 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_38 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_38 : in STD_LOGIC;
    tx_en_vtc_38 : in STD_LOGIC;
    tx_inc_38 : in STD_LOGIC;
    tx_load_38 : in STD_LOGIC;
    rx_cntvalueout_38 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_38 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_38 : in STD_LOGIC;
    rx_en_vtc_38 : in STD_LOGIC;
    rx_inc_38 : in STD_LOGIC;
    rx_load_38 : in STD_LOGIC;
    rx_cntvalueout_ext_38 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_38 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_38 : in STD_LOGIC;
    rx_en_vtc_ext_38 : in STD_LOGIC;
    rx_inc_ext_38 : in STD_LOGIC;
    rx_load_ext_38 : in STD_LOGIC;
    fifo_empty_38 : out STD_LOGIC;
    fifo_rd_clk_38 : in STD_LOGIC;
    fifo_rd_en_38 : in STD_LOGIC;
    bitslip_error_38 : out STD_LOGIC;
    tri_t_39 : in STD_LOGIC;
    tx_cntvaluein_39 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_39 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_39 : in STD_LOGIC;
    tx_en_vtc_39 : in STD_LOGIC;
    tx_inc_39 : in STD_LOGIC;
    tx_load_39 : in STD_LOGIC;
    rx_cntvalueout_39 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_39 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_39 : in STD_LOGIC;
    rx_en_vtc_39 : in STD_LOGIC;
    rx_inc_39 : in STD_LOGIC;
    rx_load_39 : in STD_LOGIC;
    rx_cntvalueout_ext_39 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_39 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_39 : in STD_LOGIC;
    rx_en_vtc_ext_39 : in STD_LOGIC;
    rx_inc_ext_39 : in STD_LOGIC;
    rx_load_ext_39 : in STD_LOGIC;
    fifo_empty_39 : out STD_LOGIC;
    fifo_rd_clk_39 : in STD_LOGIC;
    fifo_rd_en_39 : in STD_LOGIC;
    bitslip_error_39 : out STD_LOGIC;
    tri_t_40 : in STD_LOGIC;
    tx_cntvaluein_40 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_40 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_40 : in STD_LOGIC;
    tx_en_vtc_40 : in STD_LOGIC;
    tx_inc_40 : in STD_LOGIC;
    tx_load_40 : in STD_LOGIC;
    rx_cntvalueout_40 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_40 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_40 : in STD_LOGIC;
    rx_en_vtc_40 : in STD_LOGIC;
    rx_inc_40 : in STD_LOGIC;
    rx_load_40 : in STD_LOGIC;
    rx_cntvalueout_ext_40 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_40 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_40 : in STD_LOGIC;
    rx_en_vtc_ext_40 : in STD_LOGIC;
    rx_inc_ext_40 : in STD_LOGIC;
    rx_load_ext_40 : in STD_LOGIC;
    fifo_empty_40 : out STD_LOGIC;
    fifo_rd_clk_40 : in STD_LOGIC;
    fifo_rd_en_40 : in STD_LOGIC;
    bitslip_error_40 : out STD_LOGIC;
    tri_t_41 : in STD_LOGIC;
    tx_cntvaluein_41 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_41 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_41 : in STD_LOGIC;
    tx_en_vtc_41 : in STD_LOGIC;
    tx_inc_41 : in STD_LOGIC;
    tx_load_41 : in STD_LOGIC;
    rx_cntvalueout_41 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_41 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_41 : in STD_LOGIC;
    rx_en_vtc_41 : in STD_LOGIC;
    rx_inc_41 : in STD_LOGIC;
    rx_load_41 : in STD_LOGIC;
    rx_cntvalueout_ext_41 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_41 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_41 : in STD_LOGIC;
    rx_en_vtc_ext_41 : in STD_LOGIC;
    rx_inc_ext_41 : in STD_LOGIC;
    rx_load_ext_41 : in STD_LOGIC;
    fifo_empty_41 : out STD_LOGIC;
    fifo_rd_clk_41 : in STD_LOGIC;
    fifo_rd_en_41 : in STD_LOGIC;
    bitslip_error_41 : out STD_LOGIC;
    tri_t_42 : in STD_LOGIC;
    tx_cntvaluein_42 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_42 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_42 : in STD_LOGIC;
    tx_en_vtc_42 : in STD_LOGIC;
    tx_inc_42 : in STD_LOGIC;
    tx_load_42 : in STD_LOGIC;
    rx_cntvalueout_42 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_42 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_42 : in STD_LOGIC;
    rx_en_vtc_42 : in STD_LOGIC;
    rx_inc_42 : in STD_LOGIC;
    rx_load_42 : in STD_LOGIC;
    rx_cntvalueout_ext_42 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_42 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_42 : in STD_LOGIC;
    rx_en_vtc_ext_42 : in STD_LOGIC;
    rx_inc_ext_42 : in STD_LOGIC;
    rx_load_ext_42 : in STD_LOGIC;
    fifo_empty_42 : out STD_LOGIC;
    fifo_rd_clk_42 : in STD_LOGIC;
    fifo_rd_en_42 : in STD_LOGIC;
    bitslip_error_42 : out STD_LOGIC;
    tri_t_43 : in STD_LOGIC;
    tx_cntvaluein_43 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_43 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_43 : in STD_LOGIC;
    tx_en_vtc_43 : in STD_LOGIC;
    tx_inc_43 : in STD_LOGIC;
    tx_load_43 : in STD_LOGIC;
    rx_cntvalueout_43 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_43 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_43 : in STD_LOGIC;
    rx_en_vtc_43 : in STD_LOGIC;
    rx_inc_43 : in STD_LOGIC;
    rx_load_43 : in STD_LOGIC;
    rx_cntvalueout_ext_43 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_43 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_43 : in STD_LOGIC;
    rx_en_vtc_ext_43 : in STD_LOGIC;
    rx_inc_ext_43 : in STD_LOGIC;
    rx_load_ext_43 : in STD_LOGIC;
    fifo_empty_43 : out STD_LOGIC;
    fifo_rd_clk_43 : in STD_LOGIC;
    fifo_rd_en_43 : in STD_LOGIC;
    bitslip_error_43 : out STD_LOGIC;
    tri_t_44 : in STD_LOGIC;
    tx_cntvaluein_44 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_44 : in STD_LOGIC;
    tx_en_vtc_44 : in STD_LOGIC;
    tx_inc_44 : in STD_LOGIC;
    tx_load_44 : in STD_LOGIC;
    rx_cntvalueout_44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_44 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_44 : in STD_LOGIC;
    rx_en_vtc_44 : in STD_LOGIC;
    rx_inc_44 : in STD_LOGIC;
    rx_load_44 : in STD_LOGIC;
    rx_cntvalueout_ext_44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_44 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_44 : in STD_LOGIC;
    rx_en_vtc_ext_44 : in STD_LOGIC;
    rx_inc_ext_44 : in STD_LOGIC;
    rx_load_ext_44 : in STD_LOGIC;
    fifo_empty_44 : out STD_LOGIC;
    fifo_rd_clk_44 : in STD_LOGIC;
    fifo_rd_en_44 : in STD_LOGIC;
    bitslip_error_44 : out STD_LOGIC;
    tri_t_45 : in STD_LOGIC;
    tx_cntvaluein_45 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_45 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_45 : in STD_LOGIC;
    tx_en_vtc_45 : in STD_LOGIC;
    tx_inc_45 : in STD_LOGIC;
    tx_load_45 : in STD_LOGIC;
    rx_cntvalueout_45 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_45 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_45 : in STD_LOGIC;
    rx_en_vtc_45 : in STD_LOGIC;
    rx_inc_45 : in STD_LOGIC;
    rx_load_45 : in STD_LOGIC;
    rx_cntvalueout_ext_45 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_45 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_45 : in STD_LOGIC;
    rx_en_vtc_ext_45 : in STD_LOGIC;
    rx_inc_ext_45 : in STD_LOGIC;
    rx_load_ext_45 : in STD_LOGIC;
    fifo_empty_45 : out STD_LOGIC;
    fifo_rd_clk_45 : in STD_LOGIC;
    fifo_rd_en_45 : in STD_LOGIC;
    bitslip_error_45 : out STD_LOGIC;
    tri_t_46 : in STD_LOGIC;
    tx_cntvaluein_46 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_46 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_46 : in STD_LOGIC;
    tx_en_vtc_46 : in STD_LOGIC;
    tx_inc_46 : in STD_LOGIC;
    tx_load_46 : in STD_LOGIC;
    rx_cntvalueout_46 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_46 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_46 : in STD_LOGIC;
    rx_en_vtc_46 : in STD_LOGIC;
    rx_inc_46 : in STD_LOGIC;
    rx_load_46 : in STD_LOGIC;
    rx_cntvalueout_ext_46 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_46 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_46 : in STD_LOGIC;
    rx_en_vtc_ext_46 : in STD_LOGIC;
    rx_inc_ext_46 : in STD_LOGIC;
    rx_load_ext_46 : in STD_LOGIC;
    fifo_empty_46 : out STD_LOGIC;
    fifo_rd_clk_46 : in STD_LOGIC;
    fifo_rd_en_46 : in STD_LOGIC;
    bitslip_error_46 : out STD_LOGIC;
    tri_t_47 : in STD_LOGIC;
    tx_cntvaluein_47 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_47 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_47 : in STD_LOGIC;
    tx_en_vtc_47 : in STD_LOGIC;
    tx_inc_47 : in STD_LOGIC;
    tx_load_47 : in STD_LOGIC;
    rx_cntvalueout_47 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_47 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_47 : in STD_LOGIC;
    rx_en_vtc_47 : in STD_LOGIC;
    rx_inc_47 : in STD_LOGIC;
    rx_load_47 : in STD_LOGIC;
    rx_cntvalueout_ext_47 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_47 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_47 : in STD_LOGIC;
    rx_en_vtc_ext_47 : in STD_LOGIC;
    rx_inc_ext_47 : in STD_LOGIC;
    rx_load_ext_47 : in STD_LOGIC;
    fifo_empty_47 : out STD_LOGIC;
    fifo_rd_clk_47 : in STD_LOGIC;
    fifo_rd_en_47 : in STD_LOGIC;
    bitslip_error_47 : out STD_LOGIC;
    tri_t_48 : in STD_LOGIC;
    tx_cntvaluein_48 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_48 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_48 : in STD_LOGIC;
    tx_en_vtc_48 : in STD_LOGIC;
    tx_inc_48 : in STD_LOGIC;
    tx_load_48 : in STD_LOGIC;
    rx_cntvalueout_48 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_48 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_48 : in STD_LOGIC;
    rx_en_vtc_48 : in STD_LOGIC;
    rx_inc_48 : in STD_LOGIC;
    rx_load_48 : in STD_LOGIC;
    rx_cntvalueout_ext_48 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_48 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_48 : in STD_LOGIC;
    rx_en_vtc_ext_48 : in STD_LOGIC;
    rx_inc_ext_48 : in STD_LOGIC;
    rx_load_ext_48 : in STD_LOGIC;
    fifo_empty_48 : out STD_LOGIC;
    fifo_rd_clk_48 : in STD_LOGIC;
    fifo_rd_en_48 : in STD_LOGIC;
    bitslip_error_48 : out STD_LOGIC;
    tri_t_49 : in STD_LOGIC;
    tx_cntvaluein_49 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_49 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_49 : in STD_LOGIC;
    tx_en_vtc_49 : in STD_LOGIC;
    tx_inc_49 : in STD_LOGIC;
    tx_load_49 : in STD_LOGIC;
    rx_cntvalueout_49 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_49 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_49 : in STD_LOGIC;
    rx_en_vtc_49 : in STD_LOGIC;
    rx_inc_49 : in STD_LOGIC;
    rx_load_49 : in STD_LOGIC;
    rx_cntvalueout_ext_49 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_49 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_49 : in STD_LOGIC;
    rx_en_vtc_ext_49 : in STD_LOGIC;
    rx_inc_ext_49 : in STD_LOGIC;
    rx_load_ext_49 : in STD_LOGIC;
    fifo_empty_49 : out STD_LOGIC;
    fifo_rd_clk_49 : in STD_LOGIC;
    fifo_rd_en_49 : in STD_LOGIC;
    bitslip_error_49 : out STD_LOGIC;
    tri_t_50 : in STD_LOGIC;
    tx_cntvaluein_50 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_50 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_50 : in STD_LOGIC;
    tx_en_vtc_50 : in STD_LOGIC;
    tx_inc_50 : in STD_LOGIC;
    tx_load_50 : in STD_LOGIC;
    rx_cntvalueout_50 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_50 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_50 : in STD_LOGIC;
    rx_en_vtc_50 : in STD_LOGIC;
    rx_inc_50 : in STD_LOGIC;
    rx_load_50 : in STD_LOGIC;
    rx_cntvalueout_ext_50 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_50 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_50 : in STD_LOGIC;
    rx_en_vtc_ext_50 : in STD_LOGIC;
    rx_inc_ext_50 : in STD_LOGIC;
    rx_load_ext_50 : in STD_LOGIC;
    fifo_empty_50 : out STD_LOGIC;
    fifo_rd_clk_50 : in STD_LOGIC;
    fifo_rd_en_50 : in STD_LOGIC;
    bitslip_error_50 : out STD_LOGIC;
    tri_t_51 : in STD_LOGIC;
    tx_cntvaluein_51 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_51 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_51 : in STD_LOGIC;
    tx_en_vtc_51 : in STD_LOGIC;
    tx_inc_51 : in STD_LOGIC;
    tx_load_51 : in STD_LOGIC;
    rx_cntvalueout_51 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_51 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_51 : in STD_LOGIC;
    rx_en_vtc_51 : in STD_LOGIC;
    rx_inc_51 : in STD_LOGIC;
    rx_load_51 : in STD_LOGIC;
    rx_cntvalueout_ext_51 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_51 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_51 : in STD_LOGIC;
    rx_en_vtc_ext_51 : in STD_LOGIC;
    rx_inc_ext_51 : in STD_LOGIC;
    rx_load_ext_51 : in STD_LOGIC;
    fifo_empty_51 : out STD_LOGIC;
    fifo_rd_clk_51 : in STD_LOGIC;
    fifo_rd_en_51 : in STD_LOGIC;
    bitslip_error_51 : out STD_LOGIC;
    fifo_wr_clk_0 : out STD_LOGIC;
    fifo_wr_clk_6 : out STD_LOGIC;
    fifo_wr_clk_13 : out STD_LOGIC;
    fifo_wr_clk_19 : out STD_LOGIC;
    fifo_wr_clk_26 : out STD_LOGIC;
    fifo_wr_clk_32 : out STD_LOGIC;
    fifo_wr_clk_39 : out STD_LOGIC;
    fifo_wr_clk_45 : out STD_LOGIC;
    tri_tbyte0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc0 : in STD_LOGIC;
    bidir_tx_bs_tri_ce0 : in STD_LOGIC;
    bidir_tx_bs_tri_inc0 : in STD_LOGIC;
    bidir_tx_bs_tri_load0 : in STD_LOGIC;
    tri_tbyte1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc1 : in STD_LOGIC;
    bidir_tx_bs_tri_ce1 : in STD_LOGIC;
    bidir_tx_bs_tri_inc1 : in STD_LOGIC;
    bidir_tx_bs_tri_load1 : in STD_LOGIC;
    tri_tbyte2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc2 : in STD_LOGIC;
    bidir_tx_bs_tri_ce2 : in STD_LOGIC;
    bidir_tx_bs_tri_inc2 : in STD_LOGIC;
    bidir_tx_bs_tri_load2 : in STD_LOGIC;
    tri_tbyte3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc3 : in STD_LOGIC;
    bidir_tx_bs_tri_ce3 : in STD_LOGIC;
    bidir_tx_bs_tri_inc3 : in STD_LOGIC;
    bidir_tx_bs_tri_load3 : in STD_LOGIC;
    tri_tbyte4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc4 : in STD_LOGIC;
    bidir_tx_bs_tri_ce4 : in STD_LOGIC;
    bidir_tx_bs_tri_inc4 : in STD_LOGIC;
    bidir_tx_bs_tri_load4 : in STD_LOGIC;
    tri_tbyte5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc5 : in STD_LOGIC;
    bidir_tx_bs_tri_ce5 : in STD_LOGIC;
    bidir_tx_bs_tri_inc5 : in STD_LOGIC;
    bidir_tx_bs_tri_load5 : in STD_LOGIC;
    tri_tbyte6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc6 : in STD_LOGIC;
    bidir_tx_bs_tri_ce6 : in STD_LOGIC;
    bidir_tx_bs_tri_inc6 : in STD_LOGIC;
    bidir_tx_bs_tri_load6 : in STD_LOGIC;
    tri_tbyte7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc7 : in STD_LOGIC;
    bidir_tx_bs_tri_ce7 : in STD_LOGIC;
    bidir_tx_bs_tri_inc7 : in STD_LOGIC;
    bidir_tx_bs_tri_load7 : in STD_LOGIC;
    fifo_rd_data_valid : out STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute C_ALL_EN_PIN_INFO : string;
  attribute C_ALL_EN_PIN_INFO of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "0 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc G1} 1 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc F1} 2 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E1} 3 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D1} 4 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc F2} 5 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc E2}";
  attribute C_ALL_RX_EN : string;
  attribute C_ALL_RX_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000111111";
  attribute C_BANK : integer;
  attribute C_BANK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 66;
  attribute C_BIDIR_BITSLICE_EN : string;
  attribute C_BIDIR_BITSLICE_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_BIDIR_FIFO_SYNC_MODE : string;
  attribute C_BIDIR_FIFO_SYNC_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_BIDIR_IS_RX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_RX_CLK_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_BIDIR_IS_RX_RST_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_BIDIR_IS_TX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_TX_CLK_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_BIDIR_IS_TX_RST_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_BIDIR_RX_DELAY_FORMAT : string;
  attribute C_BIDIR_RX_DELAY_FORMAT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TIME";
  attribute C_BIDIR_TX_DELAY_FORMAT : string;
  attribute C_BIDIR_TX_DELAY_FORMAT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TIME";
  attribute C_BITSLIP_MODE : string;
  attribute C_BITSLIP_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "SLIP_PER_BIT";
  attribute C_BITSLIP_VAL : string;
  attribute C_BITSLIP_VAL of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "8'b00101100";
  attribute C_BS0_INFO : string;
  attribute C_BS0_INFO of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "0 {name bg0_pin0_nc loc G1} 1 {name bg0_pin6_nc loc G3} 2 {name bg1_pin0_nc loc C1} 3 {name bg1_pin6_nc loc B4} 4 {name bg2_pin0_nc loc D7} 5 {name bg2_pin6_nc loc G8} 6 {name bg3_pin0_nc loc B5} 7 {name bg3_pin6_nc loc C8}";
  attribute C_BSC_CTRL_CLK : string;
  attribute C_BSC_CTRL_CLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "EXTERNAL";
  attribute C_BSC_EN_DYN_ODLY_MODE : string;
  attribute C_BSC_EN_DYN_ODLY_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_BSC_IDLY_VT_TRACK : string;
  attribute C_BSC_IDLY_VT_TRACK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TRUE";
  attribute C_BSC_ODLY_VT_TRACK : string;
  attribute C_BSC_ODLY_VT_TRACK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TRUE";
  attribute C_BSC_QDLY_VT_TRACK : string;
  attribute C_BSC_QDLY_VT_TRACK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TRUE";
  attribute C_BSC_READ_IDLE_COUNT : string;
  attribute C_BSC_READ_IDLE_COUNT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "6'b000000";
  attribute C_BSC_REFCLK_SRC : string;
  attribute C_BSC_REFCLK_SRC of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "PLLCLK";
  attribute C_BSC_ROUNDING_FACTOR : integer;
  attribute C_BSC_ROUNDING_FACTOR of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 16;
  attribute C_BSC_RXGATE_EXTEND : string;
  attribute C_BSC_RXGATE_EXTEND of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_BSC_RX_GATING : string;
  attribute C_BSC_RX_GATING of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "DISABLE";
  attribute C_BSC_SELF_CALIBRATE : string;
  attribute C_BSC_SELF_CALIBRATE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "ENABLE";
  attribute C_BSC_SIM_SPEEDUP : string;
  attribute C_BSC_SIM_SPEEDUP of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FAST";
  attribute C_BS_INIT_VAL : string;
  attribute C_BS_INIT_VAL of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_CLKIN_DIFF_EN : integer;
  attribute C_CLKIN_DIFF_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_CLKIN_PERIOD : string;
  attribute C_CLKIN_PERIOD of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "5.000000";
  attribute C_CLK_FWD : integer;
  attribute C_CLK_FWD of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_CLK_FWD_BITSLICE_NO : integer;
  attribute C_CLK_FWD_BITSLICE_NO of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_CLK_FWD_ENABLE : string;
  attribute C_CLK_FWD_ENABLE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_CLK_FWD_PHASE : integer;
  attribute C_CLK_FWD_PHASE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_CLK_SIG_TYPE : string;
  attribute C_CLK_SIG_TYPE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "SINGLE";
  attribute C_CLOCK_TRI : integer;
  attribute C_CLOCK_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_DATA_PIN_EN : integer;
  attribute C_DATA_PIN_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 3;
  attribute C_DATA_TRI : integer;
  attribute C_DATA_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_DEVICE : string;
  attribute C_DEVICE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "xczu3eg";
  attribute C_DEVICE_FAMILY : string;
  attribute C_DEVICE_FAMILY of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "zynquplus";
  attribute C_DIFFERENTIAL_IO_STD : string;
  attribute C_DIFFERENTIAL_IO_STD of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "MIPI_DPHY_DCI";
  attribute C_DIFFERENTIAL_IO_TERMINATION : string;
  attribute C_DIFFERENTIAL_IO_TERMINATION of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TERM_100";
  attribute C_DIFF_EN : string;
  attribute C_DIFF_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000111111";
  attribute C_DIV_MODE : string;
  attribute C_DIV_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "DIV4";
  attribute C_ENABLE_BITSLIP : integer;
  attribute C_ENABLE_BITSLIP of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_ENABLE_DATA_BITSLIP : integer;
  attribute C_ENABLE_DATA_BITSLIP of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_ENABLE_N_PINS : integer;
  attribute C_ENABLE_N_PINS of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_ENABLE_PLL0_PLLOUT1 : integer;
  attribute C_ENABLE_PLL0_PLLOUT1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_ENABLE_PLL0_PLLOUTFB : integer;
  attribute C_ENABLE_PLL0_PLLOUTFB of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_ENABLE_RIU_INTERFACE : integer;
  attribute C_ENABLE_RIU_INTERFACE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_ENABLE_RIU_SPLIT : integer;
  attribute C_ENABLE_RIU_SPLIT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_ENABLE_TX_TRI : integer;
  attribute C_ENABLE_TX_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BIDIR : integer;
  attribute C_EN_BIDIR of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BSC0 : integer;
  attribute C_EN_BSC0 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_EN_BSC1 : integer;
  attribute C_EN_BSC1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BSC2 : integer;
  attribute C_EN_BSC2 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BSC3 : integer;
  attribute C_EN_BSC3 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BSC4 : integer;
  attribute C_EN_BSC4 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BSC5 : integer;
  attribute C_EN_BSC5 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BSC6 : integer;
  attribute C_EN_BSC6 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_BSC7 : integer;
  attribute C_EN_BSC7 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_MULTI_INTF_PORTS : integer;
  attribute C_EN_MULTI_INTF_PORTS of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_RIU_OR0 : string;
  attribute C_EN_RIU_OR0 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_EN_RIU_OR1 : string;
  attribute C_EN_RIU_OR1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_EN_RIU_OR2 : string;
  attribute C_EN_RIU_OR2 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_EN_RIU_OR3 : string;
  attribute C_EN_RIU_OR3 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_EN_RX : integer;
  attribute C_EN_RX of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_EN_TX : integer;
  attribute C_EN_TX of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EN_VTC : integer;
  attribute C_EN_VTC of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_EXDES_BANK : string;
  attribute C_EXDES_BANK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "64_(HP)";
  attribute C_EX_CLK_FREQ : string;
  attribute C_EX_CLK_FREQ of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "200.000000";
  attribute C_EX_INST_GEN : integer;
  attribute C_EX_INST_GEN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_FIFO_SYNC_MODE : integer;
  attribute C_FIFO_SYNC_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_GC_LOC : string;
  attribute C_GC_LOC of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "21 {name IO_L11P_T1U_N8_GC_66 loc D4} 23 {name IO_L12P_T1U_N10_GC_66 loc C3} 28 {name IO_L14P_T2L_N2_GC_66 loc E5}";
  attribute C_INCLK_LOC : string;
  attribute C_INCLK_LOC of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_INCLK_PIN : integer;
  attribute C_INCLK_PIN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 100;
  attribute C_INV_RX_CLK : string;
  attribute C_INV_RX_CLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "8'b00000000";
  attribute C_NIB0_BS0_EN : integer;
  attribute C_NIB0_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB0_EN_OTHER_NCLK : string;
  attribute C_NIB0_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB0_EN_OTHER_PCLK : string;
  attribute C_NIB0_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB1_BS0_EN : integer;
  attribute C_NIB1_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB1_EN_OTHER_NCLK : string;
  attribute C_NIB1_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB1_EN_OTHER_PCLK : string;
  attribute C_NIB1_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB2_BS0_EN : integer;
  attribute C_NIB2_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB2_EN_OTHER_NCLK : string;
  attribute C_NIB2_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB2_EN_OTHER_PCLK : string;
  attribute C_NIB2_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB3_BS0_EN : integer;
  attribute C_NIB3_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB3_EN_OTHER_NCLK : string;
  attribute C_NIB3_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB3_EN_OTHER_PCLK : string;
  attribute C_NIB3_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB4_BS0_EN : integer;
  attribute C_NIB4_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB4_EN_OTHER_NCLK : string;
  attribute C_NIB4_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB4_EN_OTHER_PCLK : string;
  attribute C_NIB4_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB5_BS0_EN : integer;
  attribute C_NIB5_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB5_EN_OTHER_NCLK : string;
  attribute C_NIB5_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB5_EN_OTHER_PCLK : string;
  attribute C_NIB5_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB6_BS0_EN : integer;
  attribute C_NIB6_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB6_EN_OTHER_NCLK : string;
  attribute C_NIB6_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB6_EN_OTHER_PCLK : string;
  attribute C_NIB6_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB7_BS0_EN : integer;
  attribute C_NIB7_BS0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB7_EN_OTHER_NCLK : string;
  attribute C_NIB7_EN_OTHER_NCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIB7_EN_OTHER_PCLK : string;
  attribute C_NIB7_EN_OTHER_PCLK of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_NIBBLE0_TRI : integer;
  attribute C_NIBBLE0_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIBBLE1_TRI : integer;
  attribute C_NIBBLE1_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIBBLE2_TRI : integer;
  attribute C_NIBBLE2_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIBBLE3_TRI : integer;
  attribute C_NIBBLE3_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIBBLE4_TRI : integer;
  attribute C_NIBBLE4_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIBBLE5_TRI : integer;
  attribute C_NIBBLE5_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIBBLE6_TRI : integer;
  attribute C_NIBBLE6_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_NIBBLE7_TRI : integer;
  attribute C_NIBBLE7_TRI of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_PIN_INFO : string;
  attribute C_PIN_INFO of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "0 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc G1} 1 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc F1} 2 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E1} 3 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D1} 4 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc F2} 5 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc E2}";
  attribute C_PLL0_CLK0_PHASE : string;
  attribute C_PLL0_CLK0_PHASE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "0.000000";
  attribute C_PLL0_CLK1_PHASE : string;
  attribute C_PLL0_CLK1_PHASE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "0.000000";
  attribute C_PLL0_CLKFBOUT_MULT : integer;
  attribute C_PLL0_CLKFBOUT_MULT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 15;
  attribute C_PLL0_CLKOUT1_DIVIDE : integer;
  attribute C_PLL0_CLKOUT1_DIVIDE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_PLL0_CLKOUTPHY_MODE : string;
  attribute C_PLL0_CLKOUTPHY_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "VCO";
  attribute C_PLL0_CLK_SOURCE : string;
  attribute C_PLL0_CLK_SOURCE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "BUFG_TO_PLL";
  attribute C_PLL0_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_DIVCLK_DIVIDE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 2;
  attribute C_PLL0_DIV_FACTOR : string;
  attribute C_PLL0_DIV_FACTOR of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1.000000";
  attribute C_PLL0_FIFO_WRITE_CLK_EN : integer;
  attribute C_PLL0_FIFO_WRITE_CLK_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F : string;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "7.875000";
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F : string;
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "7.875000";
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 1;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA : integer;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 3;
  attribute C_PLL1_CLK0_PHASE : string;
  attribute C_PLL1_CLK0_PHASE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "0.000000";
  attribute C_PLL1_CLK1_PHASE : string;
  attribute C_PLL1_CLK1_PHASE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "0.000000";
  attribute C_PLL1_CLKFBOUT_MULT : integer;
  attribute C_PLL1_CLKFBOUT_MULT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 15;
  attribute C_PLL1_CLKOUTPHY_MODE : string;
  attribute C_PLL1_CLKOUTPHY_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "VCO";
  attribute C_PLL1_DIVCLK_DIVIDE : integer;
  attribute C_PLL1_DIVCLK_DIVIDE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 2;
  attribute C_PLL1_DIV_FACTOR : string;
  attribute C_PLL1_DIV_FACTOR of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1.000000";
  attribute C_PLL_SHARING : integer;
  attribute C_PLL_SHARING of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_PLL_VCOMIN : string;
  attribute C_PLL_VCOMIN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "750.000000";
  attribute C_REC_IN_FREQ : string;
  attribute C_REC_IN_FREQ of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "93.750";
  attribute C_RX_BITSLICE0_EN : string;
  attribute C_RX_BITSLICE0_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "8'b00000000";
  attribute C_RX_BITSLICE_EN : string;
  attribute C_RX_BITSLICE_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000111111";
  attribute C_RX_DELAY_CASCADE : integer;
  attribute C_RX_DELAY_CASCADE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_RX_DELAY_FORMAT : string;
  attribute C_RX_DELAY_FORMAT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TIME";
  attribute C_RX_DELAY_TYPE : string;
  attribute C_RX_DELAY_TYPE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE0 : string;
  attribute C_RX_DELAY_TYPE0 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE1 : string;
  attribute C_RX_DELAY_TYPE1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE10 : string;
  attribute C_RX_DELAY_TYPE10 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE11 : string;
  attribute C_RX_DELAY_TYPE11 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE12 : string;
  attribute C_RX_DELAY_TYPE12 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE13 : string;
  attribute C_RX_DELAY_TYPE13 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE14 : string;
  attribute C_RX_DELAY_TYPE14 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE15 : string;
  attribute C_RX_DELAY_TYPE15 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE16 : string;
  attribute C_RX_DELAY_TYPE16 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE17 : string;
  attribute C_RX_DELAY_TYPE17 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE18 : string;
  attribute C_RX_DELAY_TYPE18 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE19 : string;
  attribute C_RX_DELAY_TYPE19 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE2 : string;
  attribute C_RX_DELAY_TYPE2 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE20 : string;
  attribute C_RX_DELAY_TYPE20 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE21 : string;
  attribute C_RX_DELAY_TYPE21 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE22 : string;
  attribute C_RX_DELAY_TYPE22 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE23 : string;
  attribute C_RX_DELAY_TYPE23 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE24 : string;
  attribute C_RX_DELAY_TYPE24 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE25 : string;
  attribute C_RX_DELAY_TYPE25 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE26 : string;
  attribute C_RX_DELAY_TYPE26 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE27 : string;
  attribute C_RX_DELAY_TYPE27 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE28 : string;
  attribute C_RX_DELAY_TYPE28 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE29 : string;
  attribute C_RX_DELAY_TYPE29 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE3 : string;
  attribute C_RX_DELAY_TYPE3 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE30 : string;
  attribute C_RX_DELAY_TYPE30 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE31 : string;
  attribute C_RX_DELAY_TYPE31 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE32 : string;
  attribute C_RX_DELAY_TYPE32 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE33 : string;
  attribute C_RX_DELAY_TYPE33 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE34 : string;
  attribute C_RX_DELAY_TYPE34 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE35 : string;
  attribute C_RX_DELAY_TYPE35 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE36 : string;
  attribute C_RX_DELAY_TYPE36 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE37 : string;
  attribute C_RX_DELAY_TYPE37 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE38 : string;
  attribute C_RX_DELAY_TYPE38 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE39 : string;
  attribute C_RX_DELAY_TYPE39 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE4 : string;
  attribute C_RX_DELAY_TYPE4 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE40 : string;
  attribute C_RX_DELAY_TYPE40 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE41 : string;
  attribute C_RX_DELAY_TYPE41 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE42 : string;
  attribute C_RX_DELAY_TYPE42 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE43 : string;
  attribute C_RX_DELAY_TYPE43 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE44 : string;
  attribute C_RX_DELAY_TYPE44 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE45 : string;
  attribute C_RX_DELAY_TYPE45 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE46 : string;
  attribute C_RX_DELAY_TYPE46 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE47 : string;
  attribute C_RX_DELAY_TYPE47 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE48 : string;
  attribute C_RX_DELAY_TYPE48 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE49 : string;
  attribute C_RX_DELAY_TYPE49 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE5 : string;
  attribute C_RX_DELAY_TYPE5 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE50 : string;
  attribute C_RX_DELAY_TYPE50 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE51 : string;
  attribute C_RX_DELAY_TYPE51 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE6 : string;
  attribute C_RX_DELAY_TYPE6 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE7 : string;
  attribute C_RX_DELAY_TYPE7 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE8 : string;
  attribute C_RX_DELAY_TYPE8 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE9 : string;
  attribute C_RX_DELAY_TYPE9 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_RX_DELAY_VALUE : string;
  attribute C_RX_DELAY_VALUE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE0 : string;
  attribute C_RX_DELAY_VALUE0 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE1 : string;
  attribute C_RX_DELAY_VALUE1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE10 : string;
  attribute C_RX_DELAY_VALUE10 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE11 : string;
  attribute C_RX_DELAY_VALUE11 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE12 : string;
  attribute C_RX_DELAY_VALUE12 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE13 : string;
  attribute C_RX_DELAY_VALUE13 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE14 : string;
  attribute C_RX_DELAY_VALUE14 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE15 : string;
  attribute C_RX_DELAY_VALUE15 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE16 : string;
  attribute C_RX_DELAY_VALUE16 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE17 : string;
  attribute C_RX_DELAY_VALUE17 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE18 : string;
  attribute C_RX_DELAY_VALUE18 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE19 : string;
  attribute C_RX_DELAY_VALUE19 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE2 : string;
  attribute C_RX_DELAY_VALUE2 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE20 : string;
  attribute C_RX_DELAY_VALUE20 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE21 : string;
  attribute C_RX_DELAY_VALUE21 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE22 : string;
  attribute C_RX_DELAY_VALUE22 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE23 : string;
  attribute C_RX_DELAY_VALUE23 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE24 : string;
  attribute C_RX_DELAY_VALUE24 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE25 : string;
  attribute C_RX_DELAY_VALUE25 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE26 : string;
  attribute C_RX_DELAY_VALUE26 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE27 : string;
  attribute C_RX_DELAY_VALUE27 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE28 : string;
  attribute C_RX_DELAY_VALUE28 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE29 : string;
  attribute C_RX_DELAY_VALUE29 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE3 : string;
  attribute C_RX_DELAY_VALUE3 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE30 : string;
  attribute C_RX_DELAY_VALUE30 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE31 : string;
  attribute C_RX_DELAY_VALUE31 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE32 : string;
  attribute C_RX_DELAY_VALUE32 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE33 : string;
  attribute C_RX_DELAY_VALUE33 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE34 : string;
  attribute C_RX_DELAY_VALUE34 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE35 : string;
  attribute C_RX_DELAY_VALUE35 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE36 : string;
  attribute C_RX_DELAY_VALUE36 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE37 : string;
  attribute C_RX_DELAY_VALUE37 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE38 : string;
  attribute C_RX_DELAY_VALUE38 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE39 : string;
  attribute C_RX_DELAY_VALUE39 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE4 : string;
  attribute C_RX_DELAY_VALUE4 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE40 : string;
  attribute C_RX_DELAY_VALUE40 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE41 : string;
  attribute C_RX_DELAY_VALUE41 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE42 : string;
  attribute C_RX_DELAY_VALUE42 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE43 : string;
  attribute C_RX_DELAY_VALUE43 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE44 : string;
  attribute C_RX_DELAY_VALUE44 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE45 : string;
  attribute C_RX_DELAY_VALUE45 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE46 : string;
  attribute C_RX_DELAY_VALUE46 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE47 : string;
  attribute C_RX_DELAY_VALUE47 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE48 : string;
  attribute C_RX_DELAY_VALUE48 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE49 : string;
  attribute C_RX_DELAY_VALUE49 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE5 : string;
  attribute C_RX_DELAY_VALUE5 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE50 : string;
  attribute C_RX_DELAY_VALUE50 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE51 : string;
  attribute C_RX_DELAY_VALUE51 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE6 : string;
  attribute C_RX_DELAY_VALUE6 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE7 : string;
  attribute C_RX_DELAY_VALUE7 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE8 : string;
  attribute C_RX_DELAY_VALUE8 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE9 : string;
  attribute C_RX_DELAY_VALUE9 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT0 : string;
  attribute C_RX_DELAY_VALUE_EXT0 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT1 : string;
  attribute C_RX_DELAY_VALUE_EXT1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT10 : string;
  attribute C_RX_DELAY_VALUE_EXT10 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT11 : string;
  attribute C_RX_DELAY_VALUE_EXT11 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT12 : string;
  attribute C_RX_DELAY_VALUE_EXT12 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT13 : string;
  attribute C_RX_DELAY_VALUE_EXT13 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT14 : string;
  attribute C_RX_DELAY_VALUE_EXT14 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT15 : string;
  attribute C_RX_DELAY_VALUE_EXT15 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT16 : string;
  attribute C_RX_DELAY_VALUE_EXT16 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT17 : string;
  attribute C_RX_DELAY_VALUE_EXT17 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT18 : string;
  attribute C_RX_DELAY_VALUE_EXT18 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT19 : string;
  attribute C_RX_DELAY_VALUE_EXT19 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT2 : string;
  attribute C_RX_DELAY_VALUE_EXT2 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT20 : string;
  attribute C_RX_DELAY_VALUE_EXT20 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT21 : string;
  attribute C_RX_DELAY_VALUE_EXT21 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT22 : string;
  attribute C_RX_DELAY_VALUE_EXT22 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT23 : string;
  attribute C_RX_DELAY_VALUE_EXT23 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT24 : string;
  attribute C_RX_DELAY_VALUE_EXT24 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT25 : string;
  attribute C_RX_DELAY_VALUE_EXT25 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT26 : string;
  attribute C_RX_DELAY_VALUE_EXT26 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT27 : string;
  attribute C_RX_DELAY_VALUE_EXT27 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT28 : string;
  attribute C_RX_DELAY_VALUE_EXT28 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT29 : string;
  attribute C_RX_DELAY_VALUE_EXT29 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT3 : string;
  attribute C_RX_DELAY_VALUE_EXT3 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT30 : string;
  attribute C_RX_DELAY_VALUE_EXT30 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT31 : string;
  attribute C_RX_DELAY_VALUE_EXT31 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT32 : string;
  attribute C_RX_DELAY_VALUE_EXT32 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT33 : string;
  attribute C_RX_DELAY_VALUE_EXT33 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT34 : string;
  attribute C_RX_DELAY_VALUE_EXT34 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT35 : string;
  attribute C_RX_DELAY_VALUE_EXT35 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT36 : string;
  attribute C_RX_DELAY_VALUE_EXT36 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT37 : string;
  attribute C_RX_DELAY_VALUE_EXT37 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT38 : string;
  attribute C_RX_DELAY_VALUE_EXT38 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT39 : string;
  attribute C_RX_DELAY_VALUE_EXT39 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT4 : string;
  attribute C_RX_DELAY_VALUE_EXT4 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT40 : string;
  attribute C_RX_DELAY_VALUE_EXT40 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT41 : string;
  attribute C_RX_DELAY_VALUE_EXT41 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT42 : string;
  attribute C_RX_DELAY_VALUE_EXT42 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT43 : string;
  attribute C_RX_DELAY_VALUE_EXT43 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT44 : string;
  attribute C_RX_DELAY_VALUE_EXT44 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT45 : string;
  attribute C_RX_DELAY_VALUE_EXT45 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT46 : string;
  attribute C_RX_DELAY_VALUE_EXT46 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT47 : string;
  attribute C_RX_DELAY_VALUE_EXT47 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT48 : string;
  attribute C_RX_DELAY_VALUE_EXT48 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT49 : string;
  attribute C_RX_DELAY_VALUE_EXT49 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT5 : string;
  attribute C_RX_DELAY_VALUE_EXT5 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT50 : string;
  attribute C_RX_DELAY_VALUE_EXT50 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT51 : string;
  attribute C_RX_DELAY_VALUE_EXT51 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT6 : string;
  attribute C_RX_DELAY_VALUE_EXT6 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT7 : string;
  attribute C_RX_DELAY_VALUE_EXT7 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT8 : string;
  attribute C_RX_DELAY_VALUE_EXT8 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT9 : string;
  attribute C_RX_DELAY_VALUE_EXT9 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_RX_EQUALIZATION_D : string;
  attribute C_RX_EQUALIZATION_D of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "EQ_NONE";
  attribute C_RX_EQUALIZATION_S : string;
  attribute C_RX_EQUALIZATION_S of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_RX_FIFO_SYNC_MODE : string;
  attribute C_RX_FIFO_SYNC_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_RX_IS_CLK_EXT_INVERTED : string;
  attribute C_RX_IS_CLK_EXT_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_RX_IS_CLK_INVERTED : string;
  attribute C_RX_IS_CLK_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_RX_IS_RST_DLY_EXT_INVERTED : string;
  attribute C_RX_IS_RST_DLY_EXT_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_RX_IS_RST_DLY_INVERTED : string;
  attribute C_RX_IS_RST_DLY_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_RX_IS_RST_INVERTED : string;
  attribute C_RX_IS_RST_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_RX_PIN_EN : string;
  attribute C_RX_PIN_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000010101";
  attribute C_RX_REFCLK_FREQ : string;
  attribute C_RX_REFCLK_FREQ of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1500.000000";
  attribute C_RX_STROBE_EN : string;
  attribute C_RX_STROBE_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "16'b0000000000000011";
  attribute C_SERIALIZATION_FACTOR : integer;
  attribute C_SERIALIZATION_FACTOR of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 8;
  attribute C_SERIAL_MODE : string;
  attribute C_SERIAL_MODE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_SIM_DEVICE : string;
  attribute C_SIM_DEVICE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "ULTRASCALE_PLUS_ES1";
  attribute C_SIM_VERSION : string;
  attribute C_SIM_VERSION of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2.000000";
  attribute C_SINGLE_ENDED_IO_STD : string;
  attribute C_SINGLE_ENDED_IO_STD of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_SINGLE_ENDED_IO_TERMINATION : string;
  attribute C_SINGLE_ENDED_IO_TERMINATION of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_STRB_INFO : string;
  attribute C_STRB_INFO of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "5 99 5 5 5 5 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99";
  attribute C_TEMPLATE : integer;
  attribute C_TEMPLATE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 2;
  attribute C_TX_BITSLICE_EN : string;
  attribute C_TX_BITSLICE_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_TX_DATA_PHASE : integer;
  attribute C_TX_DATA_PHASE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_TX_DELAY_FORMAT : string;
  attribute C_TX_DELAY_FORMAT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TIME";
  attribute C_TX_DELAY_TYPE : integer;
  attribute C_TX_DELAY_TYPE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is 0;
  attribute C_TX_DELAY_TYPE0 : string;
  attribute C_TX_DELAY_TYPE0 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE1 : string;
  attribute C_TX_DELAY_TYPE1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE10 : string;
  attribute C_TX_DELAY_TYPE10 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE11 : string;
  attribute C_TX_DELAY_TYPE11 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE12 : string;
  attribute C_TX_DELAY_TYPE12 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE13 : string;
  attribute C_TX_DELAY_TYPE13 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE14 : string;
  attribute C_TX_DELAY_TYPE14 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE15 : string;
  attribute C_TX_DELAY_TYPE15 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE16 : string;
  attribute C_TX_DELAY_TYPE16 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE17 : string;
  attribute C_TX_DELAY_TYPE17 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE18 : string;
  attribute C_TX_DELAY_TYPE18 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE19 : string;
  attribute C_TX_DELAY_TYPE19 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE2 : string;
  attribute C_TX_DELAY_TYPE2 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE20 : string;
  attribute C_TX_DELAY_TYPE20 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE21 : string;
  attribute C_TX_DELAY_TYPE21 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE22 : string;
  attribute C_TX_DELAY_TYPE22 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE23 : string;
  attribute C_TX_DELAY_TYPE23 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE24 : string;
  attribute C_TX_DELAY_TYPE24 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE25 : string;
  attribute C_TX_DELAY_TYPE25 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE26 : string;
  attribute C_TX_DELAY_TYPE26 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE27 : string;
  attribute C_TX_DELAY_TYPE27 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE28 : string;
  attribute C_TX_DELAY_TYPE28 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE29 : string;
  attribute C_TX_DELAY_TYPE29 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE3 : string;
  attribute C_TX_DELAY_TYPE3 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE30 : string;
  attribute C_TX_DELAY_TYPE30 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE31 : string;
  attribute C_TX_DELAY_TYPE31 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE32 : string;
  attribute C_TX_DELAY_TYPE32 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE33 : string;
  attribute C_TX_DELAY_TYPE33 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE34 : string;
  attribute C_TX_DELAY_TYPE34 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE35 : string;
  attribute C_TX_DELAY_TYPE35 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE36 : string;
  attribute C_TX_DELAY_TYPE36 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE37 : string;
  attribute C_TX_DELAY_TYPE37 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE38 : string;
  attribute C_TX_DELAY_TYPE38 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE39 : string;
  attribute C_TX_DELAY_TYPE39 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE4 : string;
  attribute C_TX_DELAY_TYPE4 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE40 : string;
  attribute C_TX_DELAY_TYPE40 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE41 : string;
  attribute C_TX_DELAY_TYPE41 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE42 : string;
  attribute C_TX_DELAY_TYPE42 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE43 : string;
  attribute C_TX_DELAY_TYPE43 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE44 : string;
  attribute C_TX_DELAY_TYPE44 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE45 : string;
  attribute C_TX_DELAY_TYPE45 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE46 : string;
  attribute C_TX_DELAY_TYPE46 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE47 : string;
  attribute C_TX_DELAY_TYPE47 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE48 : string;
  attribute C_TX_DELAY_TYPE48 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE49 : string;
  attribute C_TX_DELAY_TYPE49 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE5 : string;
  attribute C_TX_DELAY_TYPE5 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE50 : string;
  attribute C_TX_DELAY_TYPE50 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE51 : string;
  attribute C_TX_DELAY_TYPE51 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE6 : string;
  attribute C_TX_DELAY_TYPE6 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE7 : string;
  attribute C_TX_DELAY_TYPE7 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE8 : string;
  attribute C_TX_DELAY_TYPE8 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE9 : string;
  attribute C_TX_DELAY_TYPE9 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "2'b00";
  attribute C_TX_DELAY_VALUE : string;
  attribute C_TX_DELAY_VALUE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE0 : string;
  attribute C_TX_DELAY_VALUE0 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE1 : string;
  attribute C_TX_DELAY_VALUE1 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE10 : string;
  attribute C_TX_DELAY_VALUE10 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE11 : string;
  attribute C_TX_DELAY_VALUE11 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE12 : string;
  attribute C_TX_DELAY_VALUE12 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE13 : string;
  attribute C_TX_DELAY_VALUE13 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE14 : string;
  attribute C_TX_DELAY_VALUE14 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE15 : string;
  attribute C_TX_DELAY_VALUE15 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE16 : string;
  attribute C_TX_DELAY_VALUE16 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE17 : string;
  attribute C_TX_DELAY_VALUE17 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE18 : string;
  attribute C_TX_DELAY_VALUE18 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE19 : string;
  attribute C_TX_DELAY_VALUE19 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE2 : string;
  attribute C_TX_DELAY_VALUE2 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE20 : string;
  attribute C_TX_DELAY_VALUE20 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE21 : string;
  attribute C_TX_DELAY_VALUE21 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE22 : string;
  attribute C_TX_DELAY_VALUE22 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE23 : string;
  attribute C_TX_DELAY_VALUE23 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE24 : string;
  attribute C_TX_DELAY_VALUE24 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE25 : string;
  attribute C_TX_DELAY_VALUE25 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE26 : string;
  attribute C_TX_DELAY_VALUE26 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE27 : string;
  attribute C_TX_DELAY_VALUE27 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE28 : string;
  attribute C_TX_DELAY_VALUE28 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE29 : string;
  attribute C_TX_DELAY_VALUE29 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE3 : string;
  attribute C_TX_DELAY_VALUE3 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE30 : string;
  attribute C_TX_DELAY_VALUE30 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE31 : string;
  attribute C_TX_DELAY_VALUE31 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE32 : string;
  attribute C_TX_DELAY_VALUE32 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE33 : string;
  attribute C_TX_DELAY_VALUE33 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE34 : string;
  attribute C_TX_DELAY_VALUE34 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE35 : string;
  attribute C_TX_DELAY_VALUE35 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE36 : string;
  attribute C_TX_DELAY_VALUE36 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE37 : string;
  attribute C_TX_DELAY_VALUE37 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE38 : string;
  attribute C_TX_DELAY_VALUE38 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE39 : string;
  attribute C_TX_DELAY_VALUE39 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE4 : string;
  attribute C_TX_DELAY_VALUE4 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE40 : string;
  attribute C_TX_DELAY_VALUE40 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE41 : string;
  attribute C_TX_DELAY_VALUE41 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE42 : string;
  attribute C_TX_DELAY_VALUE42 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE43 : string;
  attribute C_TX_DELAY_VALUE43 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE44 : string;
  attribute C_TX_DELAY_VALUE44 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE45 : string;
  attribute C_TX_DELAY_VALUE45 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE46 : string;
  attribute C_TX_DELAY_VALUE46 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE47 : string;
  attribute C_TX_DELAY_VALUE47 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE48 : string;
  attribute C_TX_DELAY_VALUE48 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE49 : string;
  attribute C_TX_DELAY_VALUE49 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE5 : string;
  attribute C_TX_DELAY_VALUE5 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE50 : string;
  attribute C_TX_DELAY_VALUE50 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE51 : string;
  attribute C_TX_DELAY_VALUE51 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE6 : string;
  attribute C_TX_DELAY_VALUE6 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE7 : string;
  attribute C_TX_DELAY_VALUE7 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE8 : string;
  attribute C_TX_DELAY_VALUE8 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE9 : string;
  attribute C_TX_DELAY_VALUE9 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "12'b000000000000";
  attribute C_TX_DRIVE_D : string;
  attribute C_TX_DRIVE_D of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_TX_DRIVE_S : string;
  attribute C_TX_DRIVE_S of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_TX_IS_CLK_INVERTED : string;
  attribute C_TX_IS_CLK_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_TX_IS_RST_DLY_INVERTED : string;
  attribute C_TX_IS_RST_DLY_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_TX_IS_RST_INVERTED : string;
  attribute C_TX_IS_RST_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_TX_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_NATIVE_ODELAY_BYPASS of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_TX_PRE_EMPHASIS_D : string;
  attribute C_TX_PRE_EMPHASIS_D of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_TX_PRE_EMPHASIS_S : string;
  attribute C_TX_PRE_EMPHASIS_S of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_TX_REFCLK_FREQ : string;
  attribute C_TX_REFCLK_FREQ of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1500.000000";
  attribute C_TX_SLEW_D : string;
  attribute C_TX_SLEW_D of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_TX_SLEW_S : string;
  attribute C_TX_SLEW_S of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "NONE";
  attribute C_TX_TRI_DELAY_FORMAT : string;
  attribute C_TX_TRI_DELAY_FORMAT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "TIME";
  attribute C_TX_TRI_INIT : string;
  attribute C_TX_TRI_INIT of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b1";
  attribute C_TX_TRI_IS_CLK_INVERTED : string;
  attribute C_TX_TRI_IS_CLK_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_TX_TRI_IS_RST_DLY_INVERTED : string;
  attribute C_TX_TRI_IS_RST_DLY_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_TX_TRI_IS_RST_INVERTED : string;
  attribute C_TX_TRI_IS_RST_INVERTED of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "1'b0";
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute C_TX_TRI_OUTPUT_PHASE_90 : string;
  attribute C_TX_TRI_OUTPUT_PHASE_90 of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "FALSE";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0";
  attribute TX_BITSLICE_TRI_EN : string;
  attribute TX_BITSLICE_TRI_EN of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 : entity is "8'b00000000";
end bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0;

architecture STRUCTURE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^riu_rd_data_bg0_bs0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^riu_valid_bg0_bs0\ : STD_LOGIC;
begin
  bidir_tx_bs_tri_cntvalueout0(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(0) <= \<const0>\;
  bitslip_error_0 <= \<const0>\;
  bitslip_error_1 <= \<const0>\;
  bitslip_error_10 <= \<const0>\;
  bitslip_error_11 <= \<const0>\;
  bitslip_error_12 <= \<const0>\;
  bitslip_error_13 <= \<const0>\;
  bitslip_error_14 <= \<const0>\;
  bitslip_error_15 <= \<const0>\;
  bitslip_error_16 <= \<const0>\;
  bitslip_error_17 <= \<const0>\;
  bitslip_error_18 <= \<const0>\;
  bitslip_error_19 <= \<const0>\;
  bitslip_error_2 <= \<const0>\;
  bitslip_error_20 <= \<const0>\;
  bitslip_error_21 <= \<const0>\;
  bitslip_error_22 <= \<const0>\;
  bitslip_error_23 <= \<const0>\;
  bitslip_error_24 <= \<const0>\;
  bitslip_error_25 <= \<const0>\;
  bitslip_error_26 <= \<const0>\;
  bitslip_error_27 <= \<const0>\;
  bitslip_error_28 <= \<const0>\;
  bitslip_error_29 <= \<const0>\;
  bitslip_error_3 <= \<const0>\;
  bitslip_error_30 <= \<const0>\;
  bitslip_error_31 <= \<const0>\;
  bitslip_error_32 <= \<const0>\;
  bitslip_error_33 <= \<const0>\;
  bitslip_error_34 <= \<const0>\;
  bitslip_error_35 <= \<const0>\;
  bitslip_error_36 <= \<const0>\;
  bitslip_error_37 <= \<const0>\;
  bitslip_error_38 <= \<const0>\;
  bitslip_error_39 <= \<const0>\;
  bitslip_error_4 <= \<const0>\;
  bitslip_error_40 <= \<const0>\;
  bitslip_error_41 <= \<const0>\;
  bitslip_error_42 <= \<const0>\;
  bitslip_error_43 <= \<const0>\;
  bitslip_error_44 <= \<const0>\;
  bitslip_error_45 <= \<const0>\;
  bitslip_error_46 <= \<const0>\;
  bitslip_error_47 <= \<const0>\;
  bitslip_error_48 <= \<const0>\;
  bitslip_error_49 <= \<const0>\;
  bitslip_error_5 <= \<const0>\;
  bitslip_error_50 <= \<const0>\;
  bitslip_error_51 <= \<const0>\;
  bitslip_error_6 <= \<const0>\;
  bitslip_error_7 <= \<const0>\;
  bitslip_error_8 <= \<const0>\;
  bitslip_error_9 <= \<const0>\;
  clk_from_ibuf <= \<const0>\;
  data_to_fabric_clk_rxn(7) <= \<const0>\;
  data_to_fabric_clk_rxn(6) <= \<const0>\;
  data_to_fabric_clk_rxn(5) <= \<const0>\;
  data_to_fabric_clk_rxn(4) <= \<const0>\;
  data_to_fabric_clk_rxn(3) <= \<const0>\;
  data_to_fabric_clk_rxn(2) <= \<const0>\;
  data_to_fabric_clk_rxn(1) <= \<const0>\;
  data_to_fabric_clk_rxn(0) <= \<const0>\;
  data_to_fabric_data_rxn0(7) <= \<const0>\;
  data_to_fabric_data_rxn0(6) <= \<const0>\;
  data_to_fabric_data_rxn0(5) <= \<const0>\;
  data_to_fabric_data_rxn0(4) <= \<const0>\;
  data_to_fabric_data_rxn0(3) <= \<const0>\;
  data_to_fabric_data_rxn0(2) <= \<const0>\;
  data_to_fabric_data_rxn0(1) <= \<const0>\;
  data_to_fabric_data_rxn0(0) <= \<const0>\;
  data_to_fabric_data_rxn1(7) <= \<const0>\;
  data_to_fabric_data_rxn1(6) <= \<const0>\;
  data_to_fabric_data_rxn1(5) <= \<const0>\;
  data_to_fabric_data_rxn1(4) <= \<const0>\;
  data_to_fabric_data_rxn1(3) <= \<const0>\;
  data_to_fabric_data_rxn1(2) <= \<const0>\;
  data_to_fabric_data_rxn1(1) <= \<const0>\;
  data_to_fabric_data_rxn1(0) <= \<const0>\;
  dly_rdy_bsc1 <= \<const0>\;
  dly_rdy_bsc2 <= \<const0>\;
  dly_rdy_bsc3 <= \<const0>\;
  dly_rdy_bsc4 <= \<const0>\;
  dly_rdy_bsc5 <= \<const0>\;
  dly_rdy_bsc6 <= \<const0>\;
  dly_rdy_bsc7 <= \<const0>\;
  fifo_empty_1 <= \<const0>\;
  fifo_empty_10 <= \<const0>\;
  fifo_empty_11 <= \<const0>\;
  fifo_empty_12 <= \<const0>\;
  fifo_empty_13 <= \<const0>\;
  fifo_empty_14 <= \<const0>\;
  fifo_empty_15 <= \<const0>\;
  fifo_empty_16 <= \<const0>\;
  fifo_empty_17 <= \<const0>\;
  fifo_empty_18 <= \<const0>\;
  fifo_empty_19 <= \<const0>\;
  fifo_empty_20 <= \<const0>\;
  fifo_empty_21 <= \<const0>\;
  fifo_empty_22 <= \<const0>\;
  fifo_empty_23 <= \<const0>\;
  fifo_empty_24 <= \<const0>\;
  fifo_empty_25 <= \<const0>\;
  fifo_empty_26 <= \<const0>\;
  fifo_empty_27 <= \<const0>\;
  fifo_empty_28 <= \<const0>\;
  fifo_empty_29 <= \<const0>\;
  fifo_empty_3 <= \<const0>\;
  fifo_empty_30 <= \<const0>\;
  fifo_empty_31 <= \<const0>\;
  fifo_empty_32 <= \<const0>\;
  fifo_empty_33 <= \<const0>\;
  fifo_empty_34 <= \<const0>\;
  fifo_empty_35 <= \<const0>\;
  fifo_empty_36 <= \<const0>\;
  fifo_empty_37 <= \<const0>\;
  fifo_empty_38 <= \<const0>\;
  fifo_empty_39 <= \<const0>\;
  fifo_empty_40 <= \<const0>\;
  fifo_empty_41 <= \<const0>\;
  fifo_empty_42 <= \<const0>\;
  fifo_empty_43 <= \<const0>\;
  fifo_empty_44 <= \<const0>\;
  fifo_empty_45 <= \<const0>\;
  fifo_empty_46 <= \<const0>\;
  fifo_empty_47 <= \<const0>\;
  fifo_empty_48 <= \<const0>\;
  fifo_empty_49 <= \<const0>\;
  fifo_empty_5 <= \<const0>\;
  fifo_empty_50 <= \<const0>\;
  fifo_empty_51 <= \<const0>\;
  fifo_empty_6 <= \<const0>\;
  fifo_empty_7 <= \<const0>\;
  fifo_empty_8 <= \<const0>\;
  fifo_empty_9 <= \<const0>\;
  fifo_rd_data_valid <= \<const0>\;
  fifo_wr_clk_13 <= \<const0>\;
  fifo_wr_clk_19 <= \<const0>\;
  fifo_wr_clk_26 <= \<const0>\;
  fifo_wr_clk_32 <= \<const0>\;
  fifo_wr_clk_39 <= \<const0>\;
  fifo_wr_clk_45 <= \<const0>\;
  fifo_wr_clk_6 <= \<const0>\;
  intf_rdy <= \<const0>\;
  pll0_clkout1 <= \<const0>\;
  pll1_clkout0 <= \<const0>\;
  pll1_locked <= \<const0>\;
  riu_rd_data_bg0(15 downto 0) <= \^riu_rd_data_bg0_bs0\(15 downto 0);
  riu_rd_data_bg0_bs0(15 downto 0) <= \^riu_rd_data_bg0_bs0\(15 downto 0);
  riu_rd_data_bg0_bs1(15) <= \<const0>\;
  riu_rd_data_bg0_bs1(14) <= \<const0>\;
  riu_rd_data_bg0_bs1(13) <= \<const0>\;
  riu_rd_data_bg0_bs1(12) <= \<const0>\;
  riu_rd_data_bg0_bs1(11) <= \<const0>\;
  riu_rd_data_bg0_bs1(10) <= \<const0>\;
  riu_rd_data_bg0_bs1(9) <= \<const0>\;
  riu_rd_data_bg0_bs1(8) <= \<const0>\;
  riu_rd_data_bg0_bs1(7) <= \<const0>\;
  riu_rd_data_bg0_bs1(6) <= \<const0>\;
  riu_rd_data_bg0_bs1(5) <= \<const0>\;
  riu_rd_data_bg0_bs1(4) <= \<const0>\;
  riu_rd_data_bg0_bs1(3) <= \<const0>\;
  riu_rd_data_bg0_bs1(2) <= \<const0>\;
  riu_rd_data_bg0_bs1(1) <= \<const0>\;
  riu_rd_data_bg0_bs1(0) <= \<const0>\;
  riu_rd_data_bg1(15) <= \<const0>\;
  riu_rd_data_bg1(14) <= \<const0>\;
  riu_rd_data_bg1(13) <= \<const0>\;
  riu_rd_data_bg1(12) <= \<const0>\;
  riu_rd_data_bg1(11) <= \<const0>\;
  riu_rd_data_bg1(10) <= \<const0>\;
  riu_rd_data_bg1(9) <= \<const0>\;
  riu_rd_data_bg1(8) <= \<const0>\;
  riu_rd_data_bg1(7) <= \<const0>\;
  riu_rd_data_bg1(6) <= \<const0>\;
  riu_rd_data_bg1(5) <= \<const0>\;
  riu_rd_data_bg1(4) <= \<const0>\;
  riu_rd_data_bg1(3) <= \<const0>\;
  riu_rd_data_bg1(2) <= \<const0>\;
  riu_rd_data_bg1(1) <= \<const0>\;
  riu_rd_data_bg1(0) <= \<const0>\;
  riu_rd_data_bg1_bs2(15) <= \<const0>\;
  riu_rd_data_bg1_bs2(14) <= \<const0>\;
  riu_rd_data_bg1_bs2(13) <= \<const0>\;
  riu_rd_data_bg1_bs2(12) <= \<const0>\;
  riu_rd_data_bg1_bs2(11) <= \<const0>\;
  riu_rd_data_bg1_bs2(10) <= \<const0>\;
  riu_rd_data_bg1_bs2(9) <= \<const0>\;
  riu_rd_data_bg1_bs2(8) <= \<const0>\;
  riu_rd_data_bg1_bs2(7) <= \<const0>\;
  riu_rd_data_bg1_bs2(6) <= \<const0>\;
  riu_rd_data_bg1_bs2(5) <= \<const0>\;
  riu_rd_data_bg1_bs2(4) <= \<const0>\;
  riu_rd_data_bg1_bs2(3) <= \<const0>\;
  riu_rd_data_bg1_bs2(2) <= \<const0>\;
  riu_rd_data_bg1_bs2(1) <= \<const0>\;
  riu_rd_data_bg1_bs2(0) <= \<const0>\;
  riu_rd_data_bg1_bs3(15) <= \<const0>\;
  riu_rd_data_bg1_bs3(14) <= \<const0>\;
  riu_rd_data_bg1_bs3(13) <= \<const0>\;
  riu_rd_data_bg1_bs3(12) <= \<const0>\;
  riu_rd_data_bg1_bs3(11) <= \<const0>\;
  riu_rd_data_bg1_bs3(10) <= \<const0>\;
  riu_rd_data_bg1_bs3(9) <= \<const0>\;
  riu_rd_data_bg1_bs3(8) <= \<const0>\;
  riu_rd_data_bg1_bs3(7) <= \<const0>\;
  riu_rd_data_bg1_bs3(6) <= \<const0>\;
  riu_rd_data_bg1_bs3(5) <= \<const0>\;
  riu_rd_data_bg1_bs3(4) <= \<const0>\;
  riu_rd_data_bg1_bs3(3) <= \<const0>\;
  riu_rd_data_bg1_bs3(2) <= \<const0>\;
  riu_rd_data_bg1_bs3(1) <= \<const0>\;
  riu_rd_data_bg1_bs3(0) <= \<const0>\;
  riu_rd_data_bg2(15) <= \<const0>\;
  riu_rd_data_bg2(14) <= \<const0>\;
  riu_rd_data_bg2(13) <= \<const0>\;
  riu_rd_data_bg2(12) <= \<const0>\;
  riu_rd_data_bg2(11) <= \<const0>\;
  riu_rd_data_bg2(10) <= \<const0>\;
  riu_rd_data_bg2(9) <= \<const0>\;
  riu_rd_data_bg2(8) <= \<const0>\;
  riu_rd_data_bg2(7) <= \<const0>\;
  riu_rd_data_bg2(6) <= \<const0>\;
  riu_rd_data_bg2(5) <= \<const0>\;
  riu_rd_data_bg2(4) <= \<const0>\;
  riu_rd_data_bg2(3) <= \<const0>\;
  riu_rd_data_bg2(2) <= \<const0>\;
  riu_rd_data_bg2(1) <= \<const0>\;
  riu_rd_data_bg2(0) <= \<const0>\;
  riu_rd_data_bg2_bs4(15) <= \<const0>\;
  riu_rd_data_bg2_bs4(14) <= \<const0>\;
  riu_rd_data_bg2_bs4(13) <= \<const0>\;
  riu_rd_data_bg2_bs4(12) <= \<const0>\;
  riu_rd_data_bg2_bs4(11) <= \<const0>\;
  riu_rd_data_bg2_bs4(10) <= \<const0>\;
  riu_rd_data_bg2_bs4(9) <= \<const0>\;
  riu_rd_data_bg2_bs4(8) <= \<const0>\;
  riu_rd_data_bg2_bs4(7) <= \<const0>\;
  riu_rd_data_bg2_bs4(6) <= \<const0>\;
  riu_rd_data_bg2_bs4(5) <= \<const0>\;
  riu_rd_data_bg2_bs4(4) <= \<const0>\;
  riu_rd_data_bg2_bs4(3) <= \<const0>\;
  riu_rd_data_bg2_bs4(2) <= \<const0>\;
  riu_rd_data_bg2_bs4(1) <= \<const0>\;
  riu_rd_data_bg2_bs4(0) <= \<const0>\;
  riu_rd_data_bg2_bs5(15) <= \<const0>\;
  riu_rd_data_bg2_bs5(14) <= \<const0>\;
  riu_rd_data_bg2_bs5(13) <= \<const0>\;
  riu_rd_data_bg2_bs5(12) <= \<const0>\;
  riu_rd_data_bg2_bs5(11) <= \<const0>\;
  riu_rd_data_bg2_bs5(10) <= \<const0>\;
  riu_rd_data_bg2_bs5(9) <= \<const0>\;
  riu_rd_data_bg2_bs5(8) <= \<const0>\;
  riu_rd_data_bg2_bs5(7) <= \<const0>\;
  riu_rd_data_bg2_bs5(6) <= \<const0>\;
  riu_rd_data_bg2_bs5(5) <= \<const0>\;
  riu_rd_data_bg2_bs5(4) <= \<const0>\;
  riu_rd_data_bg2_bs5(3) <= \<const0>\;
  riu_rd_data_bg2_bs5(2) <= \<const0>\;
  riu_rd_data_bg2_bs5(1) <= \<const0>\;
  riu_rd_data_bg2_bs5(0) <= \<const0>\;
  riu_rd_data_bg3(15) <= \<const0>\;
  riu_rd_data_bg3(14) <= \<const0>\;
  riu_rd_data_bg3(13) <= \<const0>\;
  riu_rd_data_bg3(12) <= \<const0>\;
  riu_rd_data_bg3(11) <= \<const0>\;
  riu_rd_data_bg3(10) <= \<const0>\;
  riu_rd_data_bg3(9) <= \<const0>\;
  riu_rd_data_bg3(8) <= \<const0>\;
  riu_rd_data_bg3(7) <= \<const0>\;
  riu_rd_data_bg3(6) <= \<const0>\;
  riu_rd_data_bg3(5) <= \<const0>\;
  riu_rd_data_bg3(4) <= \<const0>\;
  riu_rd_data_bg3(3) <= \<const0>\;
  riu_rd_data_bg3(2) <= \<const0>\;
  riu_rd_data_bg3(1) <= \<const0>\;
  riu_rd_data_bg3(0) <= \<const0>\;
  riu_rd_data_bg3_bs6(15) <= \<const0>\;
  riu_rd_data_bg3_bs6(14) <= \<const0>\;
  riu_rd_data_bg3_bs6(13) <= \<const0>\;
  riu_rd_data_bg3_bs6(12) <= \<const0>\;
  riu_rd_data_bg3_bs6(11) <= \<const0>\;
  riu_rd_data_bg3_bs6(10) <= \<const0>\;
  riu_rd_data_bg3_bs6(9) <= \<const0>\;
  riu_rd_data_bg3_bs6(8) <= \<const0>\;
  riu_rd_data_bg3_bs6(7) <= \<const0>\;
  riu_rd_data_bg3_bs6(6) <= \<const0>\;
  riu_rd_data_bg3_bs6(5) <= \<const0>\;
  riu_rd_data_bg3_bs6(4) <= \<const0>\;
  riu_rd_data_bg3_bs6(3) <= \<const0>\;
  riu_rd_data_bg3_bs6(2) <= \<const0>\;
  riu_rd_data_bg3_bs6(1) <= \<const0>\;
  riu_rd_data_bg3_bs6(0) <= \<const0>\;
  riu_rd_data_bg3_bs7(15) <= \<const0>\;
  riu_rd_data_bg3_bs7(14) <= \<const0>\;
  riu_rd_data_bg3_bs7(13) <= \<const0>\;
  riu_rd_data_bg3_bs7(12) <= \<const0>\;
  riu_rd_data_bg3_bs7(11) <= \<const0>\;
  riu_rd_data_bg3_bs7(10) <= \<const0>\;
  riu_rd_data_bg3_bs7(9) <= \<const0>\;
  riu_rd_data_bg3_bs7(8) <= \<const0>\;
  riu_rd_data_bg3_bs7(7) <= \<const0>\;
  riu_rd_data_bg3_bs7(6) <= \<const0>\;
  riu_rd_data_bg3_bs7(5) <= \<const0>\;
  riu_rd_data_bg3_bs7(4) <= \<const0>\;
  riu_rd_data_bg3_bs7(3) <= \<const0>\;
  riu_rd_data_bg3_bs7(2) <= \<const0>\;
  riu_rd_data_bg3_bs7(1) <= \<const0>\;
  riu_rd_data_bg3_bs7(0) <= \<const0>\;
  riu_valid_bg0 <= \^riu_valid_bg0_bs0\;
  riu_valid_bg0_bs0 <= \^riu_valid_bg0_bs0\;
  riu_valid_bg0_bs1 <= \<const0>\;
  riu_valid_bg1 <= \<const0>\;
  riu_valid_bg1_bs2 <= \<const0>\;
  riu_valid_bg1_bs3 <= \<const0>\;
  riu_valid_bg2 <= \<const0>\;
  riu_valid_bg2_bs4 <= \<const0>\;
  riu_valid_bg2_bs5 <= \<const0>\;
  riu_valid_bg3 <= \<const0>\;
  riu_valid_bg3_bs6 <= \<const0>\;
  riu_valid_bg3_bs7 <= \<const0>\;
  rx_bitslip_sync_done <= \<const1>\;
  rx_cntvalueout_0(8) <= \<const0>\;
  rx_cntvalueout_0(7) <= \<const0>\;
  rx_cntvalueout_0(6) <= \<const0>\;
  rx_cntvalueout_0(5) <= \<const0>\;
  rx_cntvalueout_0(4) <= \<const0>\;
  rx_cntvalueout_0(3) <= \<const0>\;
  rx_cntvalueout_0(2) <= \<const0>\;
  rx_cntvalueout_0(1) <= \<const0>\;
  rx_cntvalueout_0(0) <= \<const0>\;
  rx_cntvalueout_1(8) <= \<const0>\;
  rx_cntvalueout_1(7) <= \<const0>\;
  rx_cntvalueout_1(6) <= \<const0>\;
  rx_cntvalueout_1(5) <= \<const0>\;
  rx_cntvalueout_1(4) <= \<const0>\;
  rx_cntvalueout_1(3) <= \<const0>\;
  rx_cntvalueout_1(2) <= \<const0>\;
  rx_cntvalueout_1(1) <= \<const0>\;
  rx_cntvalueout_1(0) <= \<const0>\;
  rx_cntvalueout_10(8) <= \<const0>\;
  rx_cntvalueout_10(7) <= \<const0>\;
  rx_cntvalueout_10(6) <= \<const0>\;
  rx_cntvalueout_10(5) <= \<const0>\;
  rx_cntvalueout_10(4) <= \<const0>\;
  rx_cntvalueout_10(3) <= \<const0>\;
  rx_cntvalueout_10(2) <= \<const0>\;
  rx_cntvalueout_10(1) <= \<const0>\;
  rx_cntvalueout_10(0) <= \<const0>\;
  rx_cntvalueout_11(8) <= \<const0>\;
  rx_cntvalueout_11(7) <= \<const0>\;
  rx_cntvalueout_11(6) <= \<const0>\;
  rx_cntvalueout_11(5) <= \<const0>\;
  rx_cntvalueout_11(4) <= \<const0>\;
  rx_cntvalueout_11(3) <= \<const0>\;
  rx_cntvalueout_11(2) <= \<const0>\;
  rx_cntvalueout_11(1) <= \<const0>\;
  rx_cntvalueout_11(0) <= \<const0>\;
  rx_cntvalueout_12(8) <= \<const0>\;
  rx_cntvalueout_12(7) <= \<const0>\;
  rx_cntvalueout_12(6) <= \<const0>\;
  rx_cntvalueout_12(5) <= \<const0>\;
  rx_cntvalueout_12(4) <= \<const0>\;
  rx_cntvalueout_12(3) <= \<const0>\;
  rx_cntvalueout_12(2) <= \<const0>\;
  rx_cntvalueout_12(1) <= \<const0>\;
  rx_cntvalueout_12(0) <= \<const0>\;
  rx_cntvalueout_13(8) <= \<const0>\;
  rx_cntvalueout_13(7) <= \<const0>\;
  rx_cntvalueout_13(6) <= \<const0>\;
  rx_cntvalueout_13(5) <= \<const0>\;
  rx_cntvalueout_13(4) <= \<const0>\;
  rx_cntvalueout_13(3) <= \<const0>\;
  rx_cntvalueout_13(2) <= \<const0>\;
  rx_cntvalueout_13(1) <= \<const0>\;
  rx_cntvalueout_13(0) <= \<const0>\;
  rx_cntvalueout_14(8) <= \<const0>\;
  rx_cntvalueout_14(7) <= \<const0>\;
  rx_cntvalueout_14(6) <= \<const0>\;
  rx_cntvalueout_14(5) <= \<const0>\;
  rx_cntvalueout_14(4) <= \<const0>\;
  rx_cntvalueout_14(3) <= \<const0>\;
  rx_cntvalueout_14(2) <= \<const0>\;
  rx_cntvalueout_14(1) <= \<const0>\;
  rx_cntvalueout_14(0) <= \<const0>\;
  rx_cntvalueout_15(8) <= \<const0>\;
  rx_cntvalueout_15(7) <= \<const0>\;
  rx_cntvalueout_15(6) <= \<const0>\;
  rx_cntvalueout_15(5) <= \<const0>\;
  rx_cntvalueout_15(4) <= \<const0>\;
  rx_cntvalueout_15(3) <= \<const0>\;
  rx_cntvalueout_15(2) <= \<const0>\;
  rx_cntvalueout_15(1) <= \<const0>\;
  rx_cntvalueout_15(0) <= \<const0>\;
  rx_cntvalueout_16(8) <= \<const0>\;
  rx_cntvalueout_16(7) <= \<const0>\;
  rx_cntvalueout_16(6) <= \<const0>\;
  rx_cntvalueout_16(5) <= \<const0>\;
  rx_cntvalueout_16(4) <= \<const0>\;
  rx_cntvalueout_16(3) <= \<const0>\;
  rx_cntvalueout_16(2) <= \<const0>\;
  rx_cntvalueout_16(1) <= \<const0>\;
  rx_cntvalueout_16(0) <= \<const0>\;
  rx_cntvalueout_17(8) <= \<const0>\;
  rx_cntvalueout_17(7) <= \<const0>\;
  rx_cntvalueout_17(6) <= \<const0>\;
  rx_cntvalueout_17(5) <= \<const0>\;
  rx_cntvalueout_17(4) <= \<const0>\;
  rx_cntvalueout_17(3) <= \<const0>\;
  rx_cntvalueout_17(2) <= \<const0>\;
  rx_cntvalueout_17(1) <= \<const0>\;
  rx_cntvalueout_17(0) <= \<const0>\;
  rx_cntvalueout_18(8) <= \<const0>\;
  rx_cntvalueout_18(7) <= \<const0>\;
  rx_cntvalueout_18(6) <= \<const0>\;
  rx_cntvalueout_18(5) <= \<const0>\;
  rx_cntvalueout_18(4) <= \<const0>\;
  rx_cntvalueout_18(3) <= \<const0>\;
  rx_cntvalueout_18(2) <= \<const0>\;
  rx_cntvalueout_18(1) <= \<const0>\;
  rx_cntvalueout_18(0) <= \<const0>\;
  rx_cntvalueout_19(8) <= \<const0>\;
  rx_cntvalueout_19(7) <= \<const0>\;
  rx_cntvalueout_19(6) <= \<const0>\;
  rx_cntvalueout_19(5) <= \<const0>\;
  rx_cntvalueout_19(4) <= \<const0>\;
  rx_cntvalueout_19(3) <= \<const0>\;
  rx_cntvalueout_19(2) <= \<const0>\;
  rx_cntvalueout_19(1) <= \<const0>\;
  rx_cntvalueout_19(0) <= \<const0>\;
  rx_cntvalueout_2(8) <= \<const0>\;
  rx_cntvalueout_2(7) <= \<const0>\;
  rx_cntvalueout_2(6) <= \<const0>\;
  rx_cntvalueout_2(5) <= \<const0>\;
  rx_cntvalueout_2(4) <= \<const0>\;
  rx_cntvalueout_2(3) <= \<const0>\;
  rx_cntvalueout_2(2) <= \<const0>\;
  rx_cntvalueout_2(1) <= \<const0>\;
  rx_cntvalueout_2(0) <= \<const0>\;
  rx_cntvalueout_20(8) <= \<const0>\;
  rx_cntvalueout_20(7) <= \<const0>\;
  rx_cntvalueout_20(6) <= \<const0>\;
  rx_cntvalueout_20(5) <= \<const0>\;
  rx_cntvalueout_20(4) <= \<const0>\;
  rx_cntvalueout_20(3) <= \<const0>\;
  rx_cntvalueout_20(2) <= \<const0>\;
  rx_cntvalueout_20(1) <= \<const0>\;
  rx_cntvalueout_20(0) <= \<const0>\;
  rx_cntvalueout_21(8) <= \<const0>\;
  rx_cntvalueout_21(7) <= \<const0>\;
  rx_cntvalueout_21(6) <= \<const0>\;
  rx_cntvalueout_21(5) <= \<const0>\;
  rx_cntvalueout_21(4) <= \<const0>\;
  rx_cntvalueout_21(3) <= \<const0>\;
  rx_cntvalueout_21(2) <= \<const0>\;
  rx_cntvalueout_21(1) <= \<const0>\;
  rx_cntvalueout_21(0) <= \<const0>\;
  rx_cntvalueout_22(8) <= \<const0>\;
  rx_cntvalueout_22(7) <= \<const0>\;
  rx_cntvalueout_22(6) <= \<const0>\;
  rx_cntvalueout_22(5) <= \<const0>\;
  rx_cntvalueout_22(4) <= \<const0>\;
  rx_cntvalueout_22(3) <= \<const0>\;
  rx_cntvalueout_22(2) <= \<const0>\;
  rx_cntvalueout_22(1) <= \<const0>\;
  rx_cntvalueout_22(0) <= \<const0>\;
  rx_cntvalueout_23(8) <= \<const0>\;
  rx_cntvalueout_23(7) <= \<const0>\;
  rx_cntvalueout_23(6) <= \<const0>\;
  rx_cntvalueout_23(5) <= \<const0>\;
  rx_cntvalueout_23(4) <= \<const0>\;
  rx_cntvalueout_23(3) <= \<const0>\;
  rx_cntvalueout_23(2) <= \<const0>\;
  rx_cntvalueout_23(1) <= \<const0>\;
  rx_cntvalueout_23(0) <= \<const0>\;
  rx_cntvalueout_24(8) <= \<const0>\;
  rx_cntvalueout_24(7) <= \<const0>\;
  rx_cntvalueout_24(6) <= \<const0>\;
  rx_cntvalueout_24(5) <= \<const0>\;
  rx_cntvalueout_24(4) <= \<const0>\;
  rx_cntvalueout_24(3) <= \<const0>\;
  rx_cntvalueout_24(2) <= \<const0>\;
  rx_cntvalueout_24(1) <= \<const0>\;
  rx_cntvalueout_24(0) <= \<const0>\;
  rx_cntvalueout_25(8) <= \<const0>\;
  rx_cntvalueout_25(7) <= \<const0>\;
  rx_cntvalueout_25(6) <= \<const0>\;
  rx_cntvalueout_25(5) <= \<const0>\;
  rx_cntvalueout_25(4) <= \<const0>\;
  rx_cntvalueout_25(3) <= \<const0>\;
  rx_cntvalueout_25(2) <= \<const0>\;
  rx_cntvalueout_25(1) <= \<const0>\;
  rx_cntvalueout_25(0) <= \<const0>\;
  rx_cntvalueout_26(8) <= \<const0>\;
  rx_cntvalueout_26(7) <= \<const0>\;
  rx_cntvalueout_26(6) <= \<const0>\;
  rx_cntvalueout_26(5) <= \<const0>\;
  rx_cntvalueout_26(4) <= \<const0>\;
  rx_cntvalueout_26(3) <= \<const0>\;
  rx_cntvalueout_26(2) <= \<const0>\;
  rx_cntvalueout_26(1) <= \<const0>\;
  rx_cntvalueout_26(0) <= \<const0>\;
  rx_cntvalueout_27(8) <= \<const0>\;
  rx_cntvalueout_27(7) <= \<const0>\;
  rx_cntvalueout_27(6) <= \<const0>\;
  rx_cntvalueout_27(5) <= \<const0>\;
  rx_cntvalueout_27(4) <= \<const0>\;
  rx_cntvalueout_27(3) <= \<const0>\;
  rx_cntvalueout_27(2) <= \<const0>\;
  rx_cntvalueout_27(1) <= \<const0>\;
  rx_cntvalueout_27(0) <= \<const0>\;
  rx_cntvalueout_28(8) <= \<const0>\;
  rx_cntvalueout_28(7) <= \<const0>\;
  rx_cntvalueout_28(6) <= \<const0>\;
  rx_cntvalueout_28(5) <= \<const0>\;
  rx_cntvalueout_28(4) <= \<const0>\;
  rx_cntvalueout_28(3) <= \<const0>\;
  rx_cntvalueout_28(2) <= \<const0>\;
  rx_cntvalueout_28(1) <= \<const0>\;
  rx_cntvalueout_28(0) <= \<const0>\;
  rx_cntvalueout_29(8) <= \<const0>\;
  rx_cntvalueout_29(7) <= \<const0>\;
  rx_cntvalueout_29(6) <= \<const0>\;
  rx_cntvalueout_29(5) <= \<const0>\;
  rx_cntvalueout_29(4) <= \<const0>\;
  rx_cntvalueout_29(3) <= \<const0>\;
  rx_cntvalueout_29(2) <= \<const0>\;
  rx_cntvalueout_29(1) <= \<const0>\;
  rx_cntvalueout_29(0) <= \<const0>\;
  rx_cntvalueout_3(8) <= \<const0>\;
  rx_cntvalueout_3(7) <= \<const0>\;
  rx_cntvalueout_3(6) <= \<const0>\;
  rx_cntvalueout_3(5) <= \<const0>\;
  rx_cntvalueout_3(4) <= \<const0>\;
  rx_cntvalueout_3(3) <= \<const0>\;
  rx_cntvalueout_3(2) <= \<const0>\;
  rx_cntvalueout_3(1) <= \<const0>\;
  rx_cntvalueout_3(0) <= \<const0>\;
  rx_cntvalueout_30(8) <= \<const0>\;
  rx_cntvalueout_30(7) <= \<const0>\;
  rx_cntvalueout_30(6) <= \<const0>\;
  rx_cntvalueout_30(5) <= \<const0>\;
  rx_cntvalueout_30(4) <= \<const0>\;
  rx_cntvalueout_30(3) <= \<const0>\;
  rx_cntvalueout_30(2) <= \<const0>\;
  rx_cntvalueout_30(1) <= \<const0>\;
  rx_cntvalueout_30(0) <= \<const0>\;
  rx_cntvalueout_31(8) <= \<const0>\;
  rx_cntvalueout_31(7) <= \<const0>\;
  rx_cntvalueout_31(6) <= \<const0>\;
  rx_cntvalueout_31(5) <= \<const0>\;
  rx_cntvalueout_31(4) <= \<const0>\;
  rx_cntvalueout_31(3) <= \<const0>\;
  rx_cntvalueout_31(2) <= \<const0>\;
  rx_cntvalueout_31(1) <= \<const0>\;
  rx_cntvalueout_31(0) <= \<const0>\;
  rx_cntvalueout_32(8) <= \<const0>\;
  rx_cntvalueout_32(7) <= \<const0>\;
  rx_cntvalueout_32(6) <= \<const0>\;
  rx_cntvalueout_32(5) <= \<const0>\;
  rx_cntvalueout_32(4) <= \<const0>\;
  rx_cntvalueout_32(3) <= \<const0>\;
  rx_cntvalueout_32(2) <= \<const0>\;
  rx_cntvalueout_32(1) <= \<const0>\;
  rx_cntvalueout_32(0) <= \<const0>\;
  rx_cntvalueout_33(8) <= \<const0>\;
  rx_cntvalueout_33(7) <= \<const0>\;
  rx_cntvalueout_33(6) <= \<const0>\;
  rx_cntvalueout_33(5) <= \<const0>\;
  rx_cntvalueout_33(4) <= \<const0>\;
  rx_cntvalueout_33(3) <= \<const0>\;
  rx_cntvalueout_33(2) <= \<const0>\;
  rx_cntvalueout_33(1) <= \<const0>\;
  rx_cntvalueout_33(0) <= \<const0>\;
  rx_cntvalueout_34(8) <= \<const0>\;
  rx_cntvalueout_34(7) <= \<const0>\;
  rx_cntvalueout_34(6) <= \<const0>\;
  rx_cntvalueout_34(5) <= \<const0>\;
  rx_cntvalueout_34(4) <= \<const0>\;
  rx_cntvalueout_34(3) <= \<const0>\;
  rx_cntvalueout_34(2) <= \<const0>\;
  rx_cntvalueout_34(1) <= \<const0>\;
  rx_cntvalueout_34(0) <= \<const0>\;
  rx_cntvalueout_35(8) <= \<const0>\;
  rx_cntvalueout_35(7) <= \<const0>\;
  rx_cntvalueout_35(6) <= \<const0>\;
  rx_cntvalueout_35(5) <= \<const0>\;
  rx_cntvalueout_35(4) <= \<const0>\;
  rx_cntvalueout_35(3) <= \<const0>\;
  rx_cntvalueout_35(2) <= \<const0>\;
  rx_cntvalueout_35(1) <= \<const0>\;
  rx_cntvalueout_35(0) <= \<const0>\;
  rx_cntvalueout_36(8) <= \<const0>\;
  rx_cntvalueout_36(7) <= \<const0>\;
  rx_cntvalueout_36(6) <= \<const0>\;
  rx_cntvalueout_36(5) <= \<const0>\;
  rx_cntvalueout_36(4) <= \<const0>\;
  rx_cntvalueout_36(3) <= \<const0>\;
  rx_cntvalueout_36(2) <= \<const0>\;
  rx_cntvalueout_36(1) <= \<const0>\;
  rx_cntvalueout_36(0) <= \<const0>\;
  rx_cntvalueout_37(8) <= \<const0>\;
  rx_cntvalueout_37(7) <= \<const0>\;
  rx_cntvalueout_37(6) <= \<const0>\;
  rx_cntvalueout_37(5) <= \<const0>\;
  rx_cntvalueout_37(4) <= \<const0>\;
  rx_cntvalueout_37(3) <= \<const0>\;
  rx_cntvalueout_37(2) <= \<const0>\;
  rx_cntvalueout_37(1) <= \<const0>\;
  rx_cntvalueout_37(0) <= \<const0>\;
  rx_cntvalueout_38(8) <= \<const0>\;
  rx_cntvalueout_38(7) <= \<const0>\;
  rx_cntvalueout_38(6) <= \<const0>\;
  rx_cntvalueout_38(5) <= \<const0>\;
  rx_cntvalueout_38(4) <= \<const0>\;
  rx_cntvalueout_38(3) <= \<const0>\;
  rx_cntvalueout_38(2) <= \<const0>\;
  rx_cntvalueout_38(1) <= \<const0>\;
  rx_cntvalueout_38(0) <= \<const0>\;
  rx_cntvalueout_39(8) <= \<const0>\;
  rx_cntvalueout_39(7) <= \<const0>\;
  rx_cntvalueout_39(6) <= \<const0>\;
  rx_cntvalueout_39(5) <= \<const0>\;
  rx_cntvalueout_39(4) <= \<const0>\;
  rx_cntvalueout_39(3) <= \<const0>\;
  rx_cntvalueout_39(2) <= \<const0>\;
  rx_cntvalueout_39(1) <= \<const0>\;
  rx_cntvalueout_39(0) <= \<const0>\;
  rx_cntvalueout_4(8) <= \<const0>\;
  rx_cntvalueout_4(7) <= \<const0>\;
  rx_cntvalueout_4(6) <= \<const0>\;
  rx_cntvalueout_4(5) <= \<const0>\;
  rx_cntvalueout_4(4) <= \<const0>\;
  rx_cntvalueout_4(3) <= \<const0>\;
  rx_cntvalueout_4(2) <= \<const0>\;
  rx_cntvalueout_4(1) <= \<const0>\;
  rx_cntvalueout_4(0) <= \<const0>\;
  rx_cntvalueout_40(8) <= \<const0>\;
  rx_cntvalueout_40(7) <= \<const0>\;
  rx_cntvalueout_40(6) <= \<const0>\;
  rx_cntvalueout_40(5) <= \<const0>\;
  rx_cntvalueout_40(4) <= \<const0>\;
  rx_cntvalueout_40(3) <= \<const0>\;
  rx_cntvalueout_40(2) <= \<const0>\;
  rx_cntvalueout_40(1) <= \<const0>\;
  rx_cntvalueout_40(0) <= \<const0>\;
  rx_cntvalueout_41(8) <= \<const0>\;
  rx_cntvalueout_41(7) <= \<const0>\;
  rx_cntvalueout_41(6) <= \<const0>\;
  rx_cntvalueout_41(5) <= \<const0>\;
  rx_cntvalueout_41(4) <= \<const0>\;
  rx_cntvalueout_41(3) <= \<const0>\;
  rx_cntvalueout_41(2) <= \<const0>\;
  rx_cntvalueout_41(1) <= \<const0>\;
  rx_cntvalueout_41(0) <= \<const0>\;
  rx_cntvalueout_42(8) <= \<const0>\;
  rx_cntvalueout_42(7) <= \<const0>\;
  rx_cntvalueout_42(6) <= \<const0>\;
  rx_cntvalueout_42(5) <= \<const0>\;
  rx_cntvalueout_42(4) <= \<const0>\;
  rx_cntvalueout_42(3) <= \<const0>\;
  rx_cntvalueout_42(2) <= \<const0>\;
  rx_cntvalueout_42(1) <= \<const0>\;
  rx_cntvalueout_42(0) <= \<const0>\;
  rx_cntvalueout_43(8) <= \<const0>\;
  rx_cntvalueout_43(7) <= \<const0>\;
  rx_cntvalueout_43(6) <= \<const0>\;
  rx_cntvalueout_43(5) <= \<const0>\;
  rx_cntvalueout_43(4) <= \<const0>\;
  rx_cntvalueout_43(3) <= \<const0>\;
  rx_cntvalueout_43(2) <= \<const0>\;
  rx_cntvalueout_43(1) <= \<const0>\;
  rx_cntvalueout_43(0) <= \<const0>\;
  rx_cntvalueout_44(8) <= \<const0>\;
  rx_cntvalueout_44(7) <= \<const0>\;
  rx_cntvalueout_44(6) <= \<const0>\;
  rx_cntvalueout_44(5) <= \<const0>\;
  rx_cntvalueout_44(4) <= \<const0>\;
  rx_cntvalueout_44(3) <= \<const0>\;
  rx_cntvalueout_44(2) <= \<const0>\;
  rx_cntvalueout_44(1) <= \<const0>\;
  rx_cntvalueout_44(0) <= \<const0>\;
  rx_cntvalueout_45(8) <= \<const0>\;
  rx_cntvalueout_45(7) <= \<const0>\;
  rx_cntvalueout_45(6) <= \<const0>\;
  rx_cntvalueout_45(5) <= \<const0>\;
  rx_cntvalueout_45(4) <= \<const0>\;
  rx_cntvalueout_45(3) <= \<const0>\;
  rx_cntvalueout_45(2) <= \<const0>\;
  rx_cntvalueout_45(1) <= \<const0>\;
  rx_cntvalueout_45(0) <= \<const0>\;
  rx_cntvalueout_46(8) <= \<const0>\;
  rx_cntvalueout_46(7) <= \<const0>\;
  rx_cntvalueout_46(6) <= \<const0>\;
  rx_cntvalueout_46(5) <= \<const0>\;
  rx_cntvalueout_46(4) <= \<const0>\;
  rx_cntvalueout_46(3) <= \<const0>\;
  rx_cntvalueout_46(2) <= \<const0>\;
  rx_cntvalueout_46(1) <= \<const0>\;
  rx_cntvalueout_46(0) <= \<const0>\;
  rx_cntvalueout_47(8) <= \<const0>\;
  rx_cntvalueout_47(7) <= \<const0>\;
  rx_cntvalueout_47(6) <= \<const0>\;
  rx_cntvalueout_47(5) <= \<const0>\;
  rx_cntvalueout_47(4) <= \<const0>\;
  rx_cntvalueout_47(3) <= \<const0>\;
  rx_cntvalueout_47(2) <= \<const0>\;
  rx_cntvalueout_47(1) <= \<const0>\;
  rx_cntvalueout_47(0) <= \<const0>\;
  rx_cntvalueout_48(8) <= \<const0>\;
  rx_cntvalueout_48(7) <= \<const0>\;
  rx_cntvalueout_48(6) <= \<const0>\;
  rx_cntvalueout_48(5) <= \<const0>\;
  rx_cntvalueout_48(4) <= \<const0>\;
  rx_cntvalueout_48(3) <= \<const0>\;
  rx_cntvalueout_48(2) <= \<const0>\;
  rx_cntvalueout_48(1) <= \<const0>\;
  rx_cntvalueout_48(0) <= \<const0>\;
  rx_cntvalueout_49(8) <= \<const0>\;
  rx_cntvalueout_49(7) <= \<const0>\;
  rx_cntvalueout_49(6) <= \<const0>\;
  rx_cntvalueout_49(5) <= \<const0>\;
  rx_cntvalueout_49(4) <= \<const0>\;
  rx_cntvalueout_49(3) <= \<const0>\;
  rx_cntvalueout_49(2) <= \<const0>\;
  rx_cntvalueout_49(1) <= \<const0>\;
  rx_cntvalueout_49(0) <= \<const0>\;
  rx_cntvalueout_5(8) <= \<const0>\;
  rx_cntvalueout_5(7) <= \<const0>\;
  rx_cntvalueout_5(6) <= \<const0>\;
  rx_cntvalueout_5(5) <= \<const0>\;
  rx_cntvalueout_5(4) <= \<const0>\;
  rx_cntvalueout_5(3) <= \<const0>\;
  rx_cntvalueout_5(2) <= \<const0>\;
  rx_cntvalueout_5(1) <= \<const0>\;
  rx_cntvalueout_5(0) <= \<const0>\;
  rx_cntvalueout_50(8) <= \<const0>\;
  rx_cntvalueout_50(7) <= \<const0>\;
  rx_cntvalueout_50(6) <= \<const0>\;
  rx_cntvalueout_50(5) <= \<const0>\;
  rx_cntvalueout_50(4) <= \<const0>\;
  rx_cntvalueout_50(3) <= \<const0>\;
  rx_cntvalueout_50(2) <= \<const0>\;
  rx_cntvalueout_50(1) <= \<const0>\;
  rx_cntvalueout_50(0) <= \<const0>\;
  rx_cntvalueout_51(8) <= \<const0>\;
  rx_cntvalueout_51(7) <= \<const0>\;
  rx_cntvalueout_51(6) <= \<const0>\;
  rx_cntvalueout_51(5) <= \<const0>\;
  rx_cntvalueout_51(4) <= \<const0>\;
  rx_cntvalueout_51(3) <= \<const0>\;
  rx_cntvalueout_51(2) <= \<const0>\;
  rx_cntvalueout_51(1) <= \<const0>\;
  rx_cntvalueout_51(0) <= \<const0>\;
  rx_cntvalueout_6(8) <= \<const0>\;
  rx_cntvalueout_6(7) <= \<const0>\;
  rx_cntvalueout_6(6) <= \<const0>\;
  rx_cntvalueout_6(5) <= \<const0>\;
  rx_cntvalueout_6(4) <= \<const0>\;
  rx_cntvalueout_6(3) <= \<const0>\;
  rx_cntvalueout_6(2) <= \<const0>\;
  rx_cntvalueout_6(1) <= \<const0>\;
  rx_cntvalueout_6(0) <= \<const0>\;
  rx_cntvalueout_7(8) <= \<const0>\;
  rx_cntvalueout_7(7) <= \<const0>\;
  rx_cntvalueout_7(6) <= \<const0>\;
  rx_cntvalueout_7(5) <= \<const0>\;
  rx_cntvalueout_7(4) <= \<const0>\;
  rx_cntvalueout_7(3) <= \<const0>\;
  rx_cntvalueout_7(2) <= \<const0>\;
  rx_cntvalueout_7(1) <= \<const0>\;
  rx_cntvalueout_7(0) <= \<const0>\;
  rx_cntvalueout_8(8) <= \<const0>\;
  rx_cntvalueout_8(7) <= \<const0>\;
  rx_cntvalueout_8(6) <= \<const0>\;
  rx_cntvalueout_8(5) <= \<const0>\;
  rx_cntvalueout_8(4) <= \<const0>\;
  rx_cntvalueout_8(3) <= \<const0>\;
  rx_cntvalueout_8(2) <= \<const0>\;
  rx_cntvalueout_8(1) <= \<const0>\;
  rx_cntvalueout_8(0) <= \<const0>\;
  rx_cntvalueout_9(8) <= \<const0>\;
  rx_cntvalueout_9(7) <= \<const0>\;
  rx_cntvalueout_9(6) <= \<const0>\;
  rx_cntvalueout_9(5) <= \<const0>\;
  rx_cntvalueout_9(4) <= \<const0>\;
  rx_cntvalueout_9(3) <= \<const0>\;
  rx_cntvalueout_9(2) <= \<const0>\;
  rx_cntvalueout_9(1) <= \<const0>\;
  rx_cntvalueout_9(0) <= \<const0>\;
  rx_cntvalueout_ext_0(8) <= \<const0>\;
  rx_cntvalueout_ext_0(7) <= \<const0>\;
  rx_cntvalueout_ext_0(6) <= \<const0>\;
  rx_cntvalueout_ext_0(5) <= \<const0>\;
  rx_cntvalueout_ext_0(4) <= \<const0>\;
  rx_cntvalueout_ext_0(3) <= \<const0>\;
  rx_cntvalueout_ext_0(2) <= \<const0>\;
  rx_cntvalueout_ext_0(1) <= \<const0>\;
  rx_cntvalueout_ext_0(0) <= \<const0>\;
  rx_cntvalueout_ext_1(8) <= \<const0>\;
  rx_cntvalueout_ext_1(7) <= \<const0>\;
  rx_cntvalueout_ext_1(6) <= \<const0>\;
  rx_cntvalueout_ext_1(5) <= \<const0>\;
  rx_cntvalueout_ext_1(4) <= \<const0>\;
  rx_cntvalueout_ext_1(3) <= \<const0>\;
  rx_cntvalueout_ext_1(2) <= \<const0>\;
  rx_cntvalueout_ext_1(1) <= \<const0>\;
  rx_cntvalueout_ext_1(0) <= \<const0>\;
  rx_cntvalueout_ext_10(8) <= \<const0>\;
  rx_cntvalueout_ext_10(7) <= \<const0>\;
  rx_cntvalueout_ext_10(6) <= \<const0>\;
  rx_cntvalueout_ext_10(5) <= \<const0>\;
  rx_cntvalueout_ext_10(4) <= \<const0>\;
  rx_cntvalueout_ext_10(3) <= \<const0>\;
  rx_cntvalueout_ext_10(2) <= \<const0>\;
  rx_cntvalueout_ext_10(1) <= \<const0>\;
  rx_cntvalueout_ext_10(0) <= \<const0>\;
  rx_cntvalueout_ext_11(8) <= \<const0>\;
  rx_cntvalueout_ext_11(7) <= \<const0>\;
  rx_cntvalueout_ext_11(6) <= \<const0>\;
  rx_cntvalueout_ext_11(5) <= \<const0>\;
  rx_cntvalueout_ext_11(4) <= \<const0>\;
  rx_cntvalueout_ext_11(3) <= \<const0>\;
  rx_cntvalueout_ext_11(2) <= \<const0>\;
  rx_cntvalueout_ext_11(1) <= \<const0>\;
  rx_cntvalueout_ext_11(0) <= \<const0>\;
  rx_cntvalueout_ext_12(8) <= \<const0>\;
  rx_cntvalueout_ext_12(7) <= \<const0>\;
  rx_cntvalueout_ext_12(6) <= \<const0>\;
  rx_cntvalueout_ext_12(5) <= \<const0>\;
  rx_cntvalueout_ext_12(4) <= \<const0>\;
  rx_cntvalueout_ext_12(3) <= \<const0>\;
  rx_cntvalueout_ext_12(2) <= \<const0>\;
  rx_cntvalueout_ext_12(1) <= \<const0>\;
  rx_cntvalueout_ext_12(0) <= \<const0>\;
  rx_cntvalueout_ext_13(8) <= \<const0>\;
  rx_cntvalueout_ext_13(7) <= \<const0>\;
  rx_cntvalueout_ext_13(6) <= \<const0>\;
  rx_cntvalueout_ext_13(5) <= \<const0>\;
  rx_cntvalueout_ext_13(4) <= \<const0>\;
  rx_cntvalueout_ext_13(3) <= \<const0>\;
  rx_cntvalueout_ext_13(2) <= \<const0>\;
  rx_cntvalueout_ext_13(1) <= \<const0>\;
  rx_cntvalueout_ext_13(0) <= \<const0>\;
  rx_cntvalueout_ext_14(8) <= \<const0>\;
  rx_cntvalueout_ext_14(7) <= \<const0>\;
  rx_cntvalueout_ext_14(6) <= \<const0>\;
  rx_cntvalueout_ext_14(5) <= \<const0>\;
  rx_cntvalueout_ext_14(4) <= \<const0>\;
  rx_cntvalueout_ext_14(3) <= \<const0>\;
  rx_cntvalueout_ext_14(2) <= \<const0>\;
  rx_cntvalueout_ext_14(1) <= \<const0>\;
  rx_cntvalueout_ext_14(0) <= \<const0>\;
  rx_cntvalueout_ext_15(8) <= \<const0>\;
  rx_cntvalueout_ext_15(7) <= \<const0>\;
  rx_cntvalueout_ext_15(6) <= \<const0>\;
  rx_cntvalueout_ext_15(5) <= \<const0>\;
  rx_cntvalueout_ext_15(4) <= \<const0>\;
  rx_cntvalueout_ext_15(3) <= \<const0>\;
  rx_cntvalueout_ext_15(2) <= \<const0>\;
  rx_cntvalueout_ext_15(1) <= \<const0>\;
  rx_cntvalueout_ext_15(0) <= \<const0>\;
  rx_cntvalueout_ext_16(8) <= \<const0>\;
  rx_cntvalueout_ext_16(7) <= \<const0>\;
  rx_cntvalueout_ext_16(6) <= \<const0>\;
  rx_cntvalueout_ext_16(5) <= \<const0>\;
  rx_cntvalueout_ext_16(4) <= \<const0>\;
  rx_cntvalueout_ext_16(3) <= \<const0>\;
  rx_cntvalueout_ext_16(2) <= \<const0>\;
  rx_cntvalueout_ext_16(1) <= \<const0>\;
  rx_cntvalueout_ext_16(0) <= \<const0>\;
  rx_cntvalueout_ext_17(8) <= \<const0>\;
  rx_cntvalueout_ext_17(7) <= \<const0>\;
  rx_cntvalueout_ext_17(6) <= \<const0>\;
  rx_cntvalueout_ext_17(5) <= \<const0>\;
  rx_cntvalueout_ext_17(4) <= \<const0>\;
  rx_cntvalueout_ext_17(3) <= \<const0>\;
  rx_cntvalueout_ext_17(2) <= \<const0>\;
  rx_cntvalueout_ext_17(1) <= \<const0>\;
  rx_cntvalueout_ext_17(0) <= \<const0>\;
  rx_cntvalueout_ext_18(8) <= \<const0>\;
  rx_cntvalueout_ext_18(7) <= \<const0>\;
  rx_cntvalueout_ext_18(6) <= \<const0>\;
  rx_cntvalueout_ext_18(5) <= \<const0>\;
  rx_cntvalueout_ext_18(4) <= \<const0>\;
  rx_cntvalueout_ext_18(3) <= \<const0>\;
  rx_cntvalueout_ext_18(2) <= \<const0>\;
  rx_cntvalueout_ext_18(1) <= \<const0>\;
  rx_cntvalueout_ext_18(0) <= \<const0>\;
  rx_cntvalueout_ext_19(8) <= \<const0>\;
  rx_cntvalueout_ext_19(7) <= \<const0>\;
  rx_cntvalueout_ext_19(6) <= \<const0>\;
  rx_cntvalueout_ext_19(5) <= \<const0>\;
  rx_cntvalueout_ext_19(4) <= \<const0>\;
  rx_cntvalueout_ext_19(3) <= \<const0>\;
  rx_cntvalueout_ext_19(2) <= \<const0>\;
  rx_cntvalueout_ext_19(1) <= \<const0>\;
  rx_cntvalueout_ext_19(0) <= \<const0>\;
  rx_cntvalueout_ext_2(8) <= \<const0>\;
  rx_cntvalueout_ext_2(7) <= \<const0>\;
  rx_cntvalueout_ext_2(6) <= \<const0>\;
  rx_cntvalueout_ext_2(5) <= \<const0>\;
  rx_cntvalueout_ext_2(4) <= \<const0>\;
  rx_cntvalueout_ext_2(3) <= \<const0>\;
  rx_cntvalueout_ext_2(2) <= \<const0>\;
  rx_cntvalueout_ext_2(1) <= \<const0>\;
  rx_cntvalueout_ext_2(0) <= \<const0>\;
  rx_cntvalueout_ext_20(8) <= \<const0>\;
  rx_cntvalueout_ext_20(7) <= \<const0>\;
  rx_cntvalueout_ext_20(6) <= \<const0>\;
  rx_cntvalueout_ext_20(5) <= \<const0>\;
  rx_cntvalueout_ext_20(4) <= \<const0>\;
  rx_cntvalueout_ext_20(3) <= \<const0>\;
  rx_cntvalueout_ext_20(2) <= \<const0>\;
  rx_cntvalueout_ext_20(1) <= \<const0>\;
  rx_cntvalueout_ext_20(0) <= \<const0>\;
  rx_cntvalueout_ext_21(8) <= \<const0>\;
  rx_cntvalueout_ext_21(7) <= \<const0>\;
  rx_cntvalueout_ext_21(6) <= \<const0>\;
  rx_cntvalueout_ext_21(5) <= \<const0>\;
  rx_cntvalueout_ext_21(4) <= \<const0>\;
  rx_cntvalueout_ext_21(3) <= \<const0>\;
  rx_cntvalueout_ext_21(2) <= \<const0>\;
  rx_cntvalueout_ext_21(1) <= \<const0>\;
  rx_cntvalueout_ext_21(0) <= \<const0>\;
  rx_cntvalueout_ext_22(8) <= \<const0>\;
  rx_cntvalueout_ext_22(7) <= \<const0>\;
  rx_cntvalueout_ext_22(6) <= \<const0>\;
  rx_cntvalueout_ext_22(5) <= \<const0>\;
  rx_cntvalueout_ext_22(4) <= \<const0>\;
  rx_cntvalueout_ext_22(3) <= \<const0>\;
  rx_cntvalueout_ext_22(2) <= \<const0>\;
  rx_cntvalueout_ext_22(1) <= \<const0>\;
  rx_cntvalueout_ext_22(0) <= \<const0>\;
  rx_cntvalueout_ext_23(8) <= \<const0>\;
  rx_cntvalueout_ext_23(7) <= \<const0>\;
  rx_cntvalueout_ext_23(6) <= \<const0>\;
  rx_cntvalueout_ext_23(5) <= \<const0>\;
  rx_cntvalueout_ext_23(4) <= \<const0>\;
  rx_cntvalueout_ext_23(3) <= \<const0>\;
  rx_cntvalueout_ext_23(2) <= \<const0>\;
  rx_cntvalueout_ext_23(1) <= \<const0>\;
  rx_cntvalueout_ext_23(0) <= \<const0>\;
  rx_cntvalueout_ext_24(8) <= \<const0>\;
  rx_cntvalueout_ext_24(7) <= \<const0>\;
  rx_cntvalueout_ext_24(6) <= \<const0>\;
  rx_cntvalueout_ext_24(5) <= \<const0>\;
  rx_cntvalueout_ext_24(4) <= \<const0>\;
  rx_cntvalueout_ext_24(3) <= \<const0>\;
  rx_cntvalueout_ext_24(2) <= \<const0>\;
  rx_cntvalueout_ext_24(1) <= \<const0>\;
  rx_cntvalueout_ext_24(0) <= \<const0>\;
  rx_cntvalueout_ext_25(8) <= \<const0>\;
  rx_cntvalueout_ext_25(7) <= \<const0>\;
  rx_cntvalueout_ext_25(6) <= \<const0>\;
  rx_cntvalueout_ext_25(5) <= \<const0>\;
  rx_cntvalueout_ext_25(4) <= \<const0>\;
  rx_cntvalueout_ext_25(3) <= \<const0>\;
  rx_cntvalueout_ext_25(2) <= \<const0>\;
  rx_cntvalueout_ext_25(1) <= \<const0>\;
  rx_cntvalueout_ext_25(0) <= \<const0>\;
  rx_cntvalueout_ext_26(8) <= \<const0>\;
  rx_cntvalueout_ext_26(7) <= \<const0>\;
  rx_cntvalueout_ext_26(6) <= \<const0>\;
  rx_cntvalueout_ext_26(5) <= \<const0>\;
  rx_cntvalueout_ext_26(4) <= \<const0>\;
  rx_cntvalueout_ext_26(3) <= \<const0>\;
  rx_cntvalueout_ext_26(2) <= \<const0>\;
  rx_cntvalueout_ext_26(1) <= \<const0>\;
  rx_cntvalueout_ext_26(0) <= \<const0>\;
  rx_cntvalueout_ext_27(8) <= \<const0>\;
  rx_cntvalueout_ext_27(7) <= \<const0>\;
  rx_cntvalueout_ext_27(6) <= \<const0>\;
  rx_cntvalueout_ext_27(5) <= \<const0>\;
  rx_cntvalueout_ext_27(4) <= \<const0>\;
  rx_cntvalueout_ext_27(3) <= \<const0>\;
  rx_cntvalueout_ext_27(2) <= \<const0>\;
  rx_cntvalueout_ext_27(1) <= \<const0>\;
  rx_cntvalueout_ext_27(0) <= \<const0>\;
  rx_cntvalueout_ext_28(8) <= \<const0>\;
  rx_cntvalueout_ext_28(7) <= \<const0>\;
  rx_cntvalueout_ext_28(6) <= \<const0>\;
  rx_cntvalueout_ext_28(5) <= \<const0>\;
  rx_cntvalueout_ext_28(4) <= \<const0>\;
  rx_cntvalueout_ext_28(3) <= \<const0>\;
  rx_cntvalueout_ext_28(2) <= \<const0>\;
  rx_cntvalueout_ext_28(1) <= \<const0>\;
  rx_cntvalueout_ext_28(0) <= \<const0>\;
  rx_cntvalueout_ext_29(8) <= \<const0>\;
  rx_cntvalueout_ext_29(7) <= \<const0>\;
  rx_cntvalueout_ext_29(6) <= \<const0>\;
  rx_cntvalueout_ext_29(5) <= \<const0>\;
  rx_cntvalueout_ext_29(4) <= \<const0>\;
  rx_cntvalueout_ext_29(3) <= \<const0>\;
  rx_cntvalueout_ext_29(2) <= \<const0>\;
  rx_cntvalueout_ext_29(1) <= \<const0>\;
  rx_cntvalueout_ext_29(0) <= \<const0>\;
  rx_cntvalueout_ext_3(8) <= \<const0>\;
  rx_cntvalueout_ext_3(7) <= \<const0>\;
  rx_cntvalueout_ext_3(6) <= \<const0>\;
  rx_cntvalueout_ext_3(5) <= \<const0>\;
  rx_cntvalueout_ext_3(4) <= \<const0>\;
  rx_cntvalueout_ext_3(3) <= \<const0>\;
  rx_cntvalueout_ext_3(2) <= \<const0>\;
  rx_cntvalueout_ext_3(1) <= \<const0>\;
  rx_cntvalueout_ext_3(0) <= \<const0>\;
  rx_cntvalueout_ext_30(8) <= \<const0>\;
  rx_cntvalueout_ext_30(7) <= \<const0>\;
  rx_cntvalueout_ext_30(6) <= \<const0>\;
  rx_cntvalueout_ext_30(5) <= \<const0>\;
  rx_cntvalueout_ext_30(4) <= \<const0>\;
  rx_cntvalueout_ext_30(3) <= \<const0>\;
  rx_cntvalueout_ext_30(2) <= \<const0>\;
  rx_cntvalueout_ext_30(1) <= \<const0>\;
  rx_cntvalueout_ext_30(0) <= \<const0>\;
  rx_cntvalueout_ext_31(8) <= \<const0>\;
  rx_cntvalueout_ext_31(7) <= \<const0>\;
  rx_cntvalueout_ext_31(6) <= \<const0>\;
  rx_cntvalueout_ext_31(5) <= \<const0>\;
  rx_cntvalueout_ext_31(4) <= \<const0>\;
  rx_cntvalueout_ext_31(3) <= \<const0>\;
  rx_cntvalueout_ext_31(2) <= \<const0>\;
  rx_cntvalueout_ext_31(1) <= \<const0>\;
  rx_cntvalueout_ext_31(0) <= \<const0>\;
  rx_cntvalueout_ext_32(8) <= \<const0>\;
  rx_cntvalueout_ext_32(7) <= \<const0>\;
  rx_cntvalueout_ext_32(6) <= \<const0>\;
  rx_cntvalueout_ext_32(5) <= \<const0>\;
  rx_cntvalueout_ext_32(4) <= \<const0>\;
  rx_cntvalueout_ext_32(3) <= \<const0>\;
  rx_cntvalueout_ext_32(2) <= \<const0>\;
  rx_cntvalueout_ext_32(1) <= \<const0>\;
  rx_cntvalueout_ext_32(0) <= \<const0>\;
  rx_cntvalueout_ext_33(8) <= \<const0>\;
  rx_cntvalueout_ext_33(7) <= \<const0>\;
  rx_cntvalueout_ext_33(6) <= \<const0>\;
  rx_cntvalueout_ext_33(5) <= \<const0>\;
  rx_cntvalueout_ext_33(4) <= \<const0>\;
  rx_cntvalueout_ext_33(3) <= \<const0>\;
  rx_cntvalueout_ext_33(2) <= \<const0>\;
  rx_cntvalueout_ext_33(1) <= \<const0>\;
  rx_cntvalueout_ext_33(0) <= \<const0>\;
  rx_cntvalueout_ext_34(8) <= \<const0>\;
  rx_cntvalueout_ext_34(7) <= \<const0>\;
  rx_cntvalueout_ext_34(6) <= \<const0>\;
  rx_cntvalueout_ext_34(5) <= \<const0>\;
  rx_cntvalueout_ext_34(4) <= \<const0>\;
  rx_cntvalueout_ext_34(3) <= \<const0>\;
  rx_cntvalueout_ext_34(2) <= \<const0>\;
  rx_cntvalueout_ext_34(1) <= \<const0>\;
  rx_cntvalueout_ext_34(0) <= \<const0>\;
  rx_cntvalueout_ext_35(8) <= \<const0>\;
  rx_cntvalueout_ext_35(7) <= \<const0>\;
  rx_cntvalueout_ext_35(6) <= \<const0>\;
  rx_cntvalueout_ext_35(5) <= \<const0>\;
  rx_cntvalueout_ext_35(4) <= \<const0>\;
  rx_cntvalueout_ext_35(3) <= \<const0>\;
  rx_cntvalueout_ext_35(2) <= \<const0>\;
  rx_cntvalueout_ext_35(1) <= \<const0>\;
  rx_cntvalueout_ext_35(0) <= \<const0>\;
  rx_cntvalueout_ext_36(8) <= \<const0>\;
  rx_cntvalueout_ext_36(7) <= \<const0>\;
  rx_cntvalueout_ext_36(6) <= \<const0>\;
  rx_cntvalueout_ext_36(5) <= \<const0>\;
  rx_cntvalueout_ext_36(4) <= \<const0>\;
  rx_cntvalueout_ext_36(3) <= \<const0>\;
  rx_cntvalueout_ext_36(2) <= \<const0>\;
  rx_cntvalueout_ext_36(1) <= \<const0>\;
  rx_cntvalueout_ext_36(0) <= \<const0>\;
  rx_cntvalueout_ext_37(8) <= \<const0>\;
  rx_cntvalueout_ext_37(7) <= \<const0>\;
  rx_cntvalueout_ext_37(6) <= \<const0>\;
  rx_cntvalueout_ext_37(5) <= \<const0>\;
  rx_cntvalueout_ext_37(4) <= \<const0>\;
  rx_cntvalueout_ext_37(3) <= \<const0>\;
  rx_cntvalueout_ext_37(2) <= \<const0>\;
  rx_cntvalueout_ext_37(1) <= \<const0>\;
  rx_cntvalueout_ext_37(0) <= \<const0>\;
  rx_cntvalueout_ext_38(8) <= \<const0>\;
  rx_cntvalueout_ext_38(7) <= \<const0>\;
  rx_cntvalueout_ext_38(6) <= \<const0>\;
  rx_cntvalueout_ext_38(5) <= \<const0>\;
  rx_cntvalueout_ext_38(4) <= \<const0>\;
  rx_cntvalueout_ext_38(3) <= \<const0>\;
  rx_cntvalueout_ext_38(2) <= \<const0>\;
  rx_cntvalueout_ext_38(1) <= \<const0>\;
  rx_cntvalueout_ext_38(0) <= \<const0>\;
  rx_cntvalueout_ext_39(8) <= \<const0>\;
  rx_cntvalueout_ext_39(7) <= \<const0>\;
  rx_cntvalueout_ext_39(6) <= \<const0>\;
  rx_cntvalueout_ext_39(5) <= \<const0>\;
  rx_cntvalueout_ext_39(4) <= \<const0>\;
  rx_cntvalueout_ext_39(3) <= \<const0>\;
  rx_cntvalueout_ext_39(2) <= \<const0>\;
  rx_cntvalueout_ext_39(1) <= \<const0>\;
  rx_cntvalueout_ext_39(0) <= \<const0>\;
  rx_cntvalueout_ext_4(8) <= \<const0>\;
  rx_cntvalueout_ext_4(7) <= \<const0>\;
  rx_cntvalueout_ext_4(6) <= \<const0>\;
  rx_cntvalueout_ext_4(5) <= \<const0>\;
  rx_cntvalueout_ext_4(4) <= \<const0>\;
  rx_cntvalueout_ext_4(3) <= \<const0>\;
  rx_cntvalueout_ext_4(2) <= \<const0>\;
  rx_cntvalueout_ext_4(1) <= \<const0>\;
  rx_cntvalueout_ext_4(0) <= \<const0>\;
  rx_cntvalueout_ext_40(8) <= \<const0>\;
  rx_cntvalueout_ext_40(7) <= \<const0>\;
  rx_cntvalueout_ext_40(6) <= \<const0>\;
  rx_cntvalueout_ext_40(5) <= \<const0>\;
  rx_cntvalueout_ext_40(4) <= \<const0>\;
  rx_cntvalueout_ext_40(3) <= \<const0>\;
  rx_cntvalueout_ext_40(2) <= \<const0>\;
  rx_cntvalueout_ext_40(1) <= \<const0>\;
  rx_cntvalueout_ext_40(0) <= \<const0>\;
  rx_cntvalueout_ext_41(8) <= \<const0>\;
  rx_cntvalueout_ext_41(7) <= \<const0>\;
  rx_cntvalueout_ext_41(6) <= \<const0>\;
  rx_cntvalueout_ext_41(5) <= \<const0>\;
  rx_cntvalueout_ext_41(4) <= \<const0>\;
  rx_cntvalueout_ext_41(3) <= \<const0>\;
  rx_cntvalueout_ext_41(2) <= \<const0>\;
  rx_cntvalueout_ext_41(1) <= \<const0>\;
  rx_cntvalueout_ext_41(0) <= \<const0>\;
  rx_cntvalueout_ext_42(8) <= \<const0>\;
  rx_cntvalueout_ext_42(7) <= \<const0>\;
  rx_cntvalueout_ext_42(6) <= \<const0>\;
  rx_cntvalueout_ext_42(5) <= \<const0>\;
  rx_cntvalueout_ext_42(4) <= \<const0>\;
  rx_cntvalueout_ext_42(3) <= \<const0>\;
  rx_cntvalueout_ext_42(2) <= \<const0>\;
  rx_cntvalueout_ext_42(1) <= \<const0>\;
  rx_cntvalueout_ext_42(0) <= \<const0>\;
  rx_cntvalueout_ext_43(8) <= \<const0>\;
  rx_cntvalueout_ext_43(7) <= \<const0>\;
  rx_cntvalueout_ext_43(6) <= \<const0>\;
  rx_cntvalueout_ext_43(5) <= \<const0>\;
  rx_cntvalueout_ext_43(4) <= \<const0>\;
  rx_cntvalueout_ext_43(3) <= \<const0>\;
  rx_cntvalueout_ext_43(2) <= \<const0>\;
  rx_cntvalueout_ext_43(1) <= \<const0>\;
  rx_cntvalueout_ext_43(0) <= \<const0>\;
  rx_cntvalueout_ext_44(8) <= \<const0>\;
  rx_cntvalueout_ext_44(7) <= \<const0>\;
  rx_cntvalueout_ext_44(6) <= \<const0>\;
  rx_cntvalueout_ext_44(5) <= \<const0>\;
  rx_cntvalueout_ext_44(4) <= \<const0>\;
  rx_cntvalueout_ext_44(3) <= \<const0>\;
  rx_cntvalueout_ext_44(2) <= \<const0>\;
  rx_cntvalueout_ext_44(1) <= \<const0>\;
  rx_cntvalueout_ext_44(0) <= \<const0>\;
  rx_cntvalueout_ext_45(8) <= \<const0>\;
  rx_cntvalueout_ext_45(7) <= \<const0>\;
  rx_cntvalueout_ext_45(6) <= \<const0>\;
  rx_cntvalueout_ext_45(5) <= \<const0>\;
  rx_cntvalueout_ext_45(4) <= \<const0>\;
  rx_cntvalueout_ext_45(3) <= \<const0>\;
  rx_cntvalueout_ext_45(2) <= \<const0>\;
  rx_cntvalueout_ext_45(1) <= \<const0>\;
  rx_cntvalueout_ext_45(0) <= \<const0>\;
  rx_cntvalueout_ext_46(8) <= \<const0>\;
  rx_cntvalueout_ext_46(7) <= \<const0>\;
  rx_cntvalueout_ext_46(6) <= \<const0>\;
  rx_cntvalueout_ext_46(5) <= \<const0>\;
  rx_cntvalueout_ext_46(4) <= \<const0>\;
  rx_cntvalueout_ext_46(3) <= \<const0>\;
  rx_cntvalueout_ext_46(2) <= \<const0>\;
  rx_cntvalueout_ext_46(1) <= \<const0>\;
  rx_cntvalueout_ext_46(0) <= \<const0>\;
  rx_cntvalueout_ext_47(8) <= \<const0>\;
  rx_cntvalueout_ext_47(7) <= \<const0>\;
  rx_cntvalueout_ext_47(6) <= \<const0>\;
  rx_cntvalueout_ext_47(5) <= \<const0>\;
  rx_cntvalueout_ext_47(4) <= \<const0>\;
  rx_cntvalueout_ext_47(3) <= \<const0>\;
  rx_cntvalueout_ext_47(2) <= \<const0>\;
  rx_cntvalueout_ext_47(1) <= \<const0>\;
  rx_cntvalueout_ext_47(0) <= \<const0>\;
  rx_cntvalueout_ext_48(8) <= \<const0>\;
  rx_cntvalueout_ext_48(7) <= \<const0>\;
  rx_cntvalueout_ext_48(6) <= \<const0>\;
  rx_cntvalueout_ext_48(5) <= \<const0>\;
  rx_cntvalueout_ext_48(4) <= \<const0>\;
  rx_cntvalueout_ext_48(3) <= \<const0>\;
  rx_cntvalueout_ext_48(2) <= \<const0>\;
  rx_cntvalueout_ext_48(1) <= \<const0>\;
  rx_cntvalueout_ext_48(0) <= \<const0>\;
  rx_cntvalueout_ext_49(8) <= \<const0>\;
  rx_cntvalueout_ext_49(7) <= \<const0>\;
  rx_cntvalueout_ext_49(6) <= \<const0>\;
  rx_cntvalueout_ext_49(5) <= \<const0>\;
  rx_cntvalueout_ext_49(4) <= \<const0>\;
  rx_cntvalueout_ext_49(3) <= \<const0>\;
  rx_cntvalueout_ext_49(2) <= \<const0>\;
  rx_cntvalueout_ext_49(1) <= \<const0>\;
  rx_cntvalueout_ext_49(0) <= \<const0>\;
  rx_cntvalueout_ext_5(8) <= \<const0>\;
  rx_cntvalueout_ext_5(7) <= \<const0>\;
  rx_cntvalueout_ext_5(6) <= \<const0>\;
  rx_cntvalueout_ext_5(5) <= \<const0>\;
  rx_cntvalueout_ext_5(4) <= \<const0>\;
  rx_cntvalueout_ext_5(3) <= \<const0>\;
  rx_cntvalueout_ext_5(2) <= \<const0>\;
  rx_cntvalueout_ext_5(1) <= \<const0>\;
  rx_cntvalueout_ext_5(0) <= \<const0>\;
  rx_cntvalueout_ext_50(8) <= \<const0>\;
  rx_cntvalueout_ext_50(7) <= \<const0>\;
  rx_cntvalueout_ext_50(6) <= \<const0>\;
  rx_cntvalueout_ext_50(5) <= \<const0>\;
  rx_cntvalueout_ext_50(4) <= \<const0>\;
  rx_cntvalueout_ext_50(3) <= \<const0>\;
  rx_cntvalueout_ext_50(2) <= \<const0>\;
  rx_cntvalueout_ext_50(1) <= \<const0>\;
  rx_cntvalueout_ext_50(0) <= \<const0>\;
  rx_cntvalueout_ext_51(8) <= \<const0>\;
  rx_cntvalueout_ext_51(7) <= \<const0>\;
  rx_cntvalueout_ext_51(6) <= \<const0>\;
  rx_cntvalueout_ext_51(5) <= \<const0>\;
  rx_cntvalueout_ext_51(4) <= \<const0>\;
  rx_cntvalueout_ext_51(3) <= \<const0>\;
  rx_cntvalueout_ext_51(2) <= \<const0>\;
  rx_cntvalueout_ext_51(1) <= \<const0>\;
  rx_cntvalueout_ext_51(0) <= \<const0>\;
  rx_cntvalueout_ext_6(8) <= \<const0>\;
  rx_cntvalueout_ext_6(7) <= \<const0>\;
  rx_cntvalueout_ext_6(6) <= \<const0>\;
  rx_cntvalueout_ext_6(5) <= \<const0>\;
  rx_cntvalueout_ext_6(4) <= \<const0>\;
  rx_cntvalueout_ext_6(3) <= \<const0>\;
  rx_cntvalueout_ext_6(2) <= \<const0>\;
  rx_cntvalueout_ext_6(1) <= \<const0>\;
  rx_cntvalueout_ext_6(0) <= \<const0>\;
  rx_cntvalueout_ext_7(8) <= \<const0>\;
  rx_cntvalueout_ext_7(7) <= \<const0>\;
  rx_cntvalueout_ext_7(6) <= \<const0>\;
  rx_cntvalueout_ext_7(5) <= \<const0>\;
  rx_cntvalueout_ext_7(4) <= \<const0>\;
  rx_cntvalueout_ext_7(3) <= \<const0>\;
  rx_cntvalueout_ext_7(2) <= \<const0>\;
  rx_cntvalueout_ext_7(1) <= \<const0>\;
  rx_cntvalueout_ext_7(0) <= \<const0>\;
  rx_cntvalueout_ext_8(8) <= \<const0>\;
  rx_cntvalueout_ext_8(7) <= \<const0>\;
  rx_cntvalueout_ext_8(6) <= \<const0>\;
  rx_cntvalueout_ext_8(5) <= \<const0>\;
  rx_cntvalueout_ext_8(4) <= \<const0>\;
  rx_cntvalueout_ext_8(3) <= \<const0>\;
  rx_cntvalueout_ext_8(2) <= \<const0>\;
  rx_cntvalueout_ext_8(1) <= \<const0>\;
  rx_cntvalueout_ext_8(0) <= \<const0>\;
  rx_cntvalueout_ext_9(8) <= \<const0>\;
  rx_cntvalueout_ext_9(7) <= \<const0>\;
  rx_cntvalueout_ext_9(6) <= \<const0>\;
  rx_cntvalueout_ext_9(5) <= \<const0>\;
  rx_cntvalueout_ext_9(4) <= \<const0>\;
  rx_cntvalueout_ext_9(3) <= \<const0>\;
  rx_cntvalueout_ext_9(2) <= \<const0>\;
  rx_cntvalueout_ext_9(1) <= \<const0>\;
  rx_cntvalueout_ext_9(0) <= \<const0>\;
  rxtx_bitslip_sync_done <= \<const1>\;
  shared_pll1_clkoutphy_out <= \<const0>\;
  tx_cntvalueout_0(8) <= \<const0>\;
  tx_cntvalueout_0(7) <= \<const0>\;
  tx_cntvalueout_0(6) <= \<const0>\;
  tx_cntvalueout_0(5) <= \<const0>\;
  tx_cntvalueout_0(4) <= \<const0>\;
  tx_cntvalueout_0(3) <= \<const0>\;
  tx_cntvalueout_0(2) <= \<const0>\;
  tx_cntvalueout_0(1) <= \<const0>\;
  tx_cntvalueout_0(0) <= \<const0>\;
  tx_cntvalueout_1(8) <= \<const0>\;
  tx_cntvalueout_1(7) <= \<const0>\;
  tx_cntvalueout_1(6) <= \<const0>\;
  tx_cntvalueout_1(5) <= \<const0>\;
  tx_cntvalueout_1(4) <= \<const0>\;
  tx_cntvalueout_1(3) <= \<const0>\;
  tx_cntvalueout_1(2) <= \<const0>\;
  tx_cntvalueout_1(1) <= \<const0>\;
  tx_cntvalueout_1(0) <= \<const0>\;
  tx_cntvalueout_10(8) <= \<const0>\;
  tx_cntvalueout_10(7) <= \<const0>\;
  tx_cntvalueout_10(6) <= \<const0>\;
  tx_cntvalueout_10(5) <= \<const0>\;
  tx_cntvalueout_10(4) <= \<const0>\;
  tx_cntvalueout_10(3) <= \<const0>\;
  tx_cntvalueout_10(2) <= \<const0>\;
  tx_cntvalueout_10(1) <= \<const0>\;
  tx_cntvalueout_10(0) <= \<const0>\;
  tx_cntvalueout_11(8) <= \<const0>\;
  tx_cntvalueout_11(7) <= \<const0>\;
  tx_cntvalueout_11(6) <= \<const0>\;
  tx_cntvalueout_11(5) <= \<const0>\;
  tx_cntvalueout_11(4) <= \<const0>\;
  tx_cntvalueout_11(3) <= \<const0>\;
  tx_cntvalueout_11(2) <= \<const0>\;
  tx_cntvalueout_11(1) <= \<const0>\;
  tx_cntvalueout_11(0) <= \<const0>\;
  tx_cntvalueout_12(8) <= \<const0>\;
  tx_cntvalueout_12(7) <= \<const0>\;
  tx_cntvalueout_12(6) <= \<const0>\;
  tx_cntvalueout_12(5) <= \<const0>\;
  tx_cntvalueout_12(4) <= \<const0>\;
  tx_cntvalueout_12(3) <= \<const0>\;
  tx_cntvalueout_12(2) <= \<const0>\;
  tx_cntvalueout_12(1) <= \<const0>\;
  tx_cntvalueout_12(0) <= \<const0>\;
  tx_cntvalueout_13(8) <= \<const0>\;
  tx_cntvalueout_13(7) <= \<const0>\;
  tx_cntvalueout_13(6) <= \<const0>\;
  tx_cntvalueout_13(5) <= \<const0>\;
  tx_cntvalueout_13(4) <= \<const0>\;
  tx_cntvalueout_13(3) <= \<const0>\;
  tx_cntvalueout_13(2) <= \<const0>\;
  tx_cntvalueout_13(1) <= \<const0>\;
  tx_cntvalueout_13(0) <= \<const0>\;
  tx_cntvalueout_14(8) <= \<const0>\;
  tx_cntvalueout_14(7) <= \<const0>\;
  tx_cntvalueout_14(6) <= \<const0>\;
  tx_cntvalueout_14(5) <= \<const0>\;
  tx_cntvalueout_14(4) <= \<const0>\;
  tx_cntvalueout_14(3) <= \<const0>\;
  tx_cntvalueout_14(2) <= \<const0>\;
  tx_cntvalueout_14(1) <= \<const0>\;
  tx_cntvalueout_14(0) <= \<const0>\;
  tx_cntvalueout_15(8) <= \<const0>\;
  tx_cntvalueout_15(7) <= \<const0>\;
  tx_cntvalueout_15(6) <= \<const0>\;
  tx_cntvalueout_15(5) <= \<const0>\;
  tx_cntvalueout_15(4) <= \<const0>\;
  tx_cntvalueout_15(3) <= \<const0>\;
  tx_cntvalueout_15(2) <= \<const0>\;
  tx_cntvalueout_15(1) <= \<const0>\;
  tx_cntvalueout_15(0) <= \<const0>\;
  tx_cntvalueout_16(8) <= \<const0>\;
  tx_cntvalueout_16(7) <= \<const0>\;
  tx_cntvalueout_16(6) <= \<const0>\;
  tx_cntvalueout_16(5) <= \<const0>\;
  tx_cntvalueout_16(4) <= \<const0>\;
  tx_cntvalueout_16(3) <= \<const0>\;
  tx_cntvalueout_16(2) <= \<const0>\;
  tx_cntvalueout_16(1) <= \<const0>\;
  tx_cntvalueout_16(0) <= \<const0>\;
  tx_cntvalueout_17(8) <= \<const0>\;
  tx_cntvalueout_17(7) <= \<const0>\;
  tx_cntvalueout_17(6) <= \<const0>\;
  tx_cntvalueout_17(5) <= \<const0>\;
  tx_cntvalueout_17(4) <= \<const0>\;
  tx_cntvalueout_17(3) <= \<const0>\;
  tx_cntvalueout_17(2) <= \<const0>\;
  tx_cntvalueout_17(1) <= \<const0>\;
  tx_cntvalueout_17(0) <= \<const0>\;
  tx_cntvalueout_18(8) <= \<const0>\;
  tx_cntvalueout_18(7) <= \<const0>\;
  tx_cntvalueout_18(6) <= \<const0>\;
  tx_cntvalueout_18(5) <= \<const0>\;
  tx_cntvalueout_18(4) <= \<const0>\;
  tx_cntvalueout_18(3) <= \<const0>\;
  tx_cntvalueout_18(2) <= \<const0>\;
  tx_cntvalueout_18(1) <= \<const0>\;
  tx_cntvalueout_18(0) <= \<const0>\;
  tx_cntvalueout_19(8) <= \<const0>\;
  tx_cntvalueout_19(7) <= \<const0>\;
  tx_cntvalueout_19(6) <= \<const0>\;
  tx_cntvalueout_19(5) <= \<const0>\;
  tx_cntvalueout_19(4) <= \<const0>\;
  tx_cntvalueout_19(3) <= \<const0>\;
  tx_cntvalueout_19(2) <= \<const0>\;
  tx_cntvalueout_19(1) <= \<const0>\;
  tx_cntvalueout_19(0) <= \<const0>\;
  tx_cntvalueout_2(8) <= \<const0>\;
  tx_cntvalueout_2(7) <= \<const0>\;
  tx_cntvalueout_2(6) <= \<const0>\;
  tx_cntvalueout_2(5) <= \<const0>\;
  tx_cntvalueout_2(4) <= \<const0>\;
  tx_cntvalueout_2(3) <= \<const0>\;
  tx_cntvalueout_2(2) <= \<const0>\;
  tx_cntvalueout_2(1) <= \<const0>\;
  tx_cntvalueout_2(0) <= \<const0>\;
  tx_cntvalueout_20(8) <= \<const0>\;
  tx_cntvalueout_20(7) <= \<const0>\;
  tx_cntvalueout_20(6) <= \<const0>\;
  tx_cntvalueout_20(5) <= \<const0>\;
  tx_cntvalueout_20(4) <= \<const0>\;
  tx_cntvalueout_20(3) <= \<const0>\;
  tx_cntvalueout_20(2) <= \<const0>\;
  tx_cntvalueout_20(1) <= \<const0>\;
  tx_cntvalueout_20(0) <= \<const0>\;
  tx_cntvalueout_21(8) <= \<const0>\;
  tx_cntvalueout_21(7) <= \<const0>\;
  tx_cntvalueout_21(6) <= \<const0>\;
  tx_cntvalueout_21(5) <= \<const0>\;
  tx_cntvalueout_21(4) <= \<const0>\;
  tx_cntvalueout_21(3) <= \<const0>\;
  tx_cntvalueout_21(2) <= \<const0>\;
  tx_cntvalueout_21(1) <= \<const0>\;
  tx_cntvalueout_21(0) <= \<const0>\;
  tx_cntvalueout_22(8) <= \<const0>\;
  tx_cntvalueout_22(7) <= \<const0>\;
  tx_cntvalueout_22(6) <= \<const0>\;
  tx_cntvalueout_22(5) <= \<const0>\;
  tx_cntvalueout_22(4) <= \<const0>\;
  tx_cntvalueout_22(3) <= \<const0>\;
  tx_cntvalueout_22(2) <= \<const0>\;
  tx_cntvalueout_22(1) <= \<const0>\;
  tx_cntvalueout_22(0) <= \<const0>\;
  tx_cntvalueout_23(8) <= \<const0>\;
  tx_cntvalueout_23(7) <= \<const0>\;
  tx_cntvalueout_23(6) <= \<const0>\;
  tx_cntvalueout_23(5) <= \<const0>\;
  tx_cntvalueout_23(4) <= \<const0>\;
  tx_cntvalueout_23(3) <= \<const0>\;
  tx_cntvalueout_23(2) <= \<const0>\;
  tx_cntvalueout_23(1) <= \<const0>\;
  tx_cntvalueout_23(0) <= \<const0>\;
  tx_cntvalueout_24(8) <= \<const0>\;
  tx_cntvalueout_24(7) <= \<const0>\;
  tx_cntvalueout_24(6) <= \<const0>\;
  tx_cntvalueout_24(5) <= \<const0>\;
  tx_cntvalueout_24(4) <= \<const0>\;
  tx_cntvalueout_24(3) <= \<const0>\;
  tx_cntvalueout_24(2) <= \<const0>\;
  tx_cntvalueout_24(1) <= \<const0>\;
  tx_cntvalueout_24(0) <= \<const0>\;
  tx_cntvalueout_25(8) <= \<const0>\;
  tx_cntvalueout_25(7) <= \<const0>\;
  tx_cntvalueout_25(6) <= \<const0>\;
  tx_cntvalueout_25(5) <= \<const0>\;
  tx_cntvalueout_25(4) <= \<const0>\;
  tx_cntvalueout_25(3) <= \<const0>\;
  tx_cntvalueout_25(2) <= \<const0>\;
  tx_cntvalueout_25(1) <= \<const0>\;
  tx_cntvalueout_25(0) <= \<const0>\;
  tx_cntvalueout_26(8) <= \<const0>\;
  tx_cntvalueout_26(7) <= \<const0>\;
  tx_cntvalueout_26(6) <= \<const0>\;
  tx_cntvalueout_26(5) <= \<const0>\;
  tx_cntvalueout_26(4) <= \<const0>\;
  tx_cntvalueout_26(3) <= \<const0>\;
  tx_cntvalueout_26(2) <= \<const0>\;
  tx_cntvalueout_26(1) <= \<const0>\;
  tx_cntvalueout_26(0) <= \<const0>\;
  tx_cntvalueout_27(8) <= \<const0>\;
  tx_cntvalueout_27(7) <= \<const0>\;
  tx_cntvalueout_27(6) <= \<const0>\;
  tx_cntvalueout_27(5) <= \<const0>\;
  tx_cntvalueout_27(4) <= \<const0>\;
  tx_cntvalueout_27(3) <= \<const0>\;
  tx_cntvalueout_27(2) <= \<const0>\;
  tx_cntvalueout_27(1) <= \<const0>\;
  tx_cntvalueout_27(0) <= \<const0>\;
  tx_cntvalueout_28(8) <= \<const0>\;
  tx_cntvalueout_28(7) <= \<const0>\;
  tx_cntvalueout_28(6) <= \<const0>\;
  tx_cntvalueout_28(5) <= \<const0>\;
  tx_cntvalueout_28(4) <= \<const0>\;
  tx_cntvalueout_28(3) <= \<const0>\;
  tx_cntvalueout_28(2) <= \<const0>\;
  tx_cntvalueout_28(1) <= \<const0>\;
  tx_cntvalueout_28(0) <= \<const0>\;
  tx_cntvalueout_29(8) <= \<const0>\;
  tx_cntvalueout_29(7) <= \<const0>\;
  tx_cntvalueout_29(6) <= \<const0>\;
  tx_cntvalueout_29(5) <= \<const0>\;
  tx_cntvalueout_29(4) <= \<const0>\;
  tx_cntvalueout_29(3) <= \<const0>\;
  tx_cntvalueout_29(2) <= \<const0>\;
  tx_cntvalueout_29(1) <= \<const0>\;
  tx_cntvalueout_29(0) <= \<const0>\;
  tx_cntvalueout_3(8) <= \<const0>\;
  tx_cntvalueout_3(7) <= \<const0>\;
  tx_cntvalueout_3(6) <= \<const0>\;
  tx_cntvalueout_3(5) <= \<const0>\;
  tx_cntvalueout_3(4) <= \<const0>\;
  tx_cntvalueout_3(3) <= \<const0>\;
  tx_cntvalueout_3(2) <= \<const0>\;
  tx_cntvalueout_3(1) <= \<const0>\;
  tx_cntvalueout_3(0) <= \<const0>\;
  tx_cntvalueout_30(8) <= \<const0>\;
  tx_cntvalueout_30(7) <= \<const0>\;
  tx_cntvalueout_30(6) <= \<const0>\;
  tx_cntvalueout_30(5) <= \<const0>\;
  tx_cntvalueout_30(4) <= \<const0>\;
  tx_cntvalueout_30(3) <= \<const0>\;
  tx_cntvalueout_30(2) <= \<const0>\;
  tx_cntvalueout_30(1) <= \<const0>\;
  tx_cntvalueout_30(0) <= \<const0>\;
  tx_cntvalueout_31(8) <= \<const0>\;
  tx_cntvalueout_31(7) <= \<const0>\;
  tx_cntvalueout_31(6) <= \<const0>\;
  tx_cntvalueout_31(5) <= \<const0>\;
  tx_cntvalueout_31(4) <= \<const0>\;
  tx_cntvalueout_31(3) <= \<const0>\;
  tx_cntvalueout_31(2) <= \<const0>\;
  tx_cntvalueout_31(1) <= \<const0>\;
  tx_cntvalueout_31(0) <= \<const0>\;
  tx_cntvalueout_32(8) <= \<const0>\;
  tx_cntvalueout_32(7) <= \<const0>\;
  tx_cntvalueout_32(6) <= \<const0>\;
  tx_cntvalueout_32(5) <= \<const0>\;
  tx_cntvalueout_32(4) <= \<const0>\;
  tx_cntvalueout_32(3) <= \<const0>\;
  tx_cntvalueout_32(2) <= \<const0>\;
  tx_cntvalueout_32(1) <= \<const0>\;
  tx_cntvalueout_32(0) <= \<const0>\;
  tx_cntvalueout_33(8) <= \<const0>\;
  tx_cntvalueout_33(7) <= \<const0>\;
  tx_cntvalueout_33(6) <= \<const0>\;
  tx_cntvalueout_33(5) <= \<const0>\;
  tx_cntvalueout_33(4) <= \<const0>\;
  tx_cntvalueout_33(3) <= \<const0>\;
  tx_cntvalueout_33(2) <= \<const0>\;
  tx_cntvalueout_33(1) <= \<const0>\;
  tx_cntvalueout_33(0) <= \<const0>\;
  tx_cntvalueout_34(8) <= \<const0>\;
  tx_cntvalueout_34(7) <= \<const0>\;
  tx_cntvalueout_34(6) <= \<const0>\;
  tx_cntvalueout_34(5) <= \<const0>\;
  tx_cntvalueout_34(4) <= \<const0>\;
  tx_cntvalueout_34(3) <= \<const0>\;
  tx_cntvalueout_34(2) <= \<const0>\;
  tx_cntvalueout_34(1) <= \<const0>\;
  tx_cntvalueout_34(0) <= \<const0>\;
  tx_cntvalueout_35(8) <= \<const0>\;
  tx_cntvalueout_35(7) <= \<const0>\;
  tx_cntvalueout_35(6) <= \<const0>\;
  tx_cntvalueout_35(5) <= \<const0>\;
  tx_cntvalueout_35(4) <= \<const0>\;
  tx_cntvalueout_35(3) <= \<const0>\;
  tx_cntvalueout_35(2) <= \<const0>\;
  tx_cntvalueout_35(1) <= \<const0>\;
  tx_cntvalueout_35(0) <= \<const0>\;
  tx_cntvalueout_36(8) <= \<const0>\;
  tx_cntvalueout_36(7) <= \<const0>\;
  tx_cntvalueout_36(6) <= \<const0>\;
  tx_cntvalueout_36(5) <= \<const0>\;
  tx_cntvalueout_36(4) <= \<const0>\;
  tx_cntvalueout_36(3) <= \<const0>\;
  tx_cntvalueout_36(2) <= \<const0>\;
  tx_cntvalueout_36(1) <= \<const0>\;
  tx_cntvalueout_36(0) <= \<const0>\;
  tx_cntvalueout_37(8) <= \<const0>\;
  tx_cntvalueout_37(7) <= \<const0>\;
  tx_cntvalueout_37(6) <= \<const0>\;
  tx_cntvalueout_37(5) <= \<const0>\;
  tx_cntvalueout_37(4) <= \<const0>\;
  tx_cntvalueout_37(3) <= \<const0>\;
  tx_cntvalueout_37(2) <= \<const0>\;
  tx_cntvalueout_37(1) <= \<const0>\;
  tx_cntvalueout_37(0) <= \<const0>\;
  tx_cntvalueout_38(8) <= \<const0>\;
  tx_cntvalueout_38(7) <= \<const0>\;
  tx_cntvalueout_38(6) <= \<const0>\;
  tx_cntvalueout_38(5) <= \<const0>\;
  tx_cntvalueout_38(4) <= \<const0>\;
  tx_cntvalueout_38(3) <= \<const0>\;
  tx_cntvalueout_38(2) <= \<const0>\;
  tx_cntvalueout_38(1) <= \<const0>\;
  tx_cntvalueout_38(0) <= \<const0>\;
  tx_cntvalueout_39(8) <= \<const0>\;
  tx_cntvalueout_39(7) <= \<const0>\;
  tx_cntvalueout_39(6) <= \<const0>\;
  tx_cntvalueout_39(5) <= \<const0>\;
  tx_cntvalueout_39(4) <= \<const0>\;
  tx_cntvalueout_39(3) <= \<const0>\;
  tx_cntvalueout_39(2) <= \<const0>\;
  tx_cntvalueout_39(1) <= \<const0>\;
  tx_cntvalueout_39(0) <= \<const0>\;
  tx_cntvalueout_4(8) <= \<const0>\;
  tx_cntvalueout_4(7) <= \<const0>\;
  tx_cntvalueout_4(6) <= \<const0>\;
  tx_cntvalueout_4(5) <= \<const0>\;
  tx_cntvalueout_4(4) <= \<const0>\;
  tx_cntvalueout_4(3) <= \<const0>\;
  tx_cntvalueout_4(2) <= \<const0>\;
  tx_cntvalueout_4(1) <= \<const0>\;
  tx_cntvalueout_4(0) <= \<const0>\;
  tx_cntvalueout_40(8) <= \<const0>\;
  tx_cntvalueout_40(7) <= \<const0>\;
  tx_cntvalueout_40(6) <= \<const0>\;
  tx_cntvalueout_40(5) <= \<const0>\;
  tx_cntvalueout_40(4) <= \<const0>\;
  tx_cntvalueout_40(3) <= \<const0>\;
  tx_cntvalueout_40(2) <= \<const0>\;
  tx_cntvalueout_40(1) <= \<const0>\;
  tx_cntvalueout_40(0) <= \<const0>\;
  tx_cntvalueout_41(8) <= \<const0>\;
  tx_cntvalueout_41(7) <= \<const0>\;
  tx_cntvalueout_41(6) <= \<const0>\;
  tx_cntvalueout_41(5) <= \<const0>\;
  tx_cntvalueout_41(4) <= \<const0>\;
  tx_cntvalueout_41(3) <= \<const0>\;
  tx_cntvalueout_41(2) <= \<const0>\;
  tx_cntvalueout_41(1) <= \<const0>\;
  tx_cntvalueout_41(0) <= \<const0>\;
  tx_cntvalueout_42(8) <= \<const0>\;
  tx_cntvalueout_42(7) <= \<const0>\;
  tx_cntvalueout_42(6) <= \<const0>\;
  tx_cntvalueout_42(5) <= \<const0>\;
  tx_cntvalueout_42(4) <= \<const0>\;
  tx_cntvalueout_42(3) <= \<const0>\;
  tx_cntvalueout_42(2) <= \<const0>\;
  tx_cntvalueout_42(1) <= \<const0>\;
  tx_cntvalueout_42(0) <= \<const0>\;
  tx_cntvalueout_43(8) <= \<const0>\;
  tx_cntvalueout_43(7) <= \<const0>\;
  tx_cntvalueout_43(6) <= \<const0>\;
  tx_cntvalueout_43(5) <= \<const0>\;
  tx_cntvalueout_43(4) <= \<const0>\;
  tx_cntvalueout_43(3) <= \<const0>\;
  tx_cntvalueout_43(2) <= \<const0>\;
  tx_cntvalueout_43(1) <= \<const0>\;
  tx_cntvalueout_43(0) <= \<const0>\;
  tx_cntvalueout_44(8) <= \<const0>\;
  tx_cntvalueout_44(7) <= \<const0>\;
  tx_cntvalueout_44(6) <= \<const0>\;
  tx_cntvalueout_44(5) <= \<const0>\;
  tx_cntvalueout_44(4) <= \<const0>\;
  tx_cntvalueout_44(3) <= \<const0>\;
  tx_cntvalueout_44(2) <= \<const0>\;
  tx_cntvalueout_44(1) <= \<const0>\;
  tx_cntvalueout_44(0) <= \<const0>\;
  tx_cntvalueout_45(8) <= \<const0>\;
  tx_cntvalueout_45(7) <= \<const0>\;
  tx_cntvalueout_45(6) <= \<const0>\;
  tx_cntvalueout_45(5) <= \<const0>\;
  tx_cntvalueout_45(4) <= \<const0>\;
  tx_cntvalueout_45(3) <= \<const0>\;
  tx_cntvalueout_45(2) <= \<const0>\;
  tx_cntvalueout_45(1) <= \<const0>\;
  tx_cntvalueout_45(0) <= \<const0>\;
  tx_cntvalueout_46(8) <= \<const0>\;
  tx_cntvalueout_46(7) <= \<const0>\;
  tx_cntvalueout_46(6) <= \<const0>\;
  tx_cntvalueout_46(5) <= \<const0>\;
  tx_cntvalueout_46(4) <= \<const0>\;
  tx_cntvalueout_46(3) <= \<const0>\;
  tx_cntvalueout_46(2) <= \<const0>\;
  tx_cntvalueout_46(1) <= \<const0>\;
  tx_cntvalueout_46(0) <= \<const0>\;
  tx_cntvalueout_47(8) <= \<const0>\;
  tx_cntvalueout_47(7) <= \<const0>\;
  tx_cntvalueout_47(6) <= \<const0>\;
  tx_cntvalueout_47(5) <= \<const0>\;
  tx_cntvalueout_47(4) <= \<const0>\;
  tx_cntvalueout_47(3) <= \<const0>\;
  tx_cntvalueout_47(2) <= \<const0>\;
  tx_cntvalueout_47(1) <= \<const0>\;
  tx_cntvalueout_47(0) <= \<const0>\;
  tx_cntvalueout_48(8) <= \<const0>\;
  tx_cntvalueout_48(7) <= \<const0>\;
  tx_cntvalueout_48(6) <= \<const0>\;
  tx_cntvalueout_48(5) <= \<const0>\;
  tx_cntvalueout_48(4) <= \<const0>\;
  tx_cntvalueout_48(3) <= \<const0>\;
  tx_cntvalueout_48(2) <= \<const0>\;
  tx_cntvalueout_48(1) <= \<const0>\;
  tx_cntvalueout_48(0) <= \<const0>\;
  tx_cntvalueout_49(8) <= \<const0>\;
  tx_cntvalueout_49(7) <= \<const0>\;
  tx_cntvalueout_49(6) <= \<const0>\;
  tx_cntvalueout_49(5) <= \<const0>\;
  tx_cntvalueout_49(4) <= \<const0>\;
  tx_cntvalueout_49(3) <= \<const0>\;
  tx_cntvalueout_49(2) <= \<const0>\;
  tx_cntvalueout_49(1) <= \<const0>\;
  tx_cntvalueout_49(0) <= \<const0>\;
  tx_cntvalueout_5(8) <= \<const0>\;
  tx_cntvalueout_5(7) <= \<const0>\;
  tx_cntvalueout_5(6) <= \<const0>\;
  tx_cntvalueout_5(5) <= \<const0>\;
  tx_cntvalueout_5(4) <= \<const0>\;
  tx_cntvalueout_5(3) <= \<const0>\;
  tx_cntvalueout_5(2) <= \<const0>\;
  tx_cntvalueout_5(1) <= \<const0>\;
  tx_cntvalueout_5(0) <= \<const0>\;
  tx_cntvalueout_50(8) <= \<const0>\;
  tx_cntvalueout_50(7) <= \<const0>\;
  tx_cntvalueout_50(6) <= \<const0>\;
  tx_cntvalueout_50(5) <= \<const0>\;
  tx_cntvalueout_50(4) <= \<const0>\;
  tx_cntvalueout_50(3) <= \<const0>\;
  tx_cntvalueout_50(2) <= \<const0>\;
  tx_cntvalueout_50(1) <= \<const0>\;
  tx_cntvalueout_50(0) <= \<const0>\;
  tx_cntvalueout_51(8) <= \<const0>\;
  tx_cntvalueout_51(7) <= \<const0>\;
  tx_cntvalueout_51(6) <= \<const0>\;
  tx_cntvalueout_51(5) <= \<const0>\;
  tx_cntvalueout_51(4) <= \<const0>\;
  tx_cntvalueout_51(3) <= \<const0>\;
  tx_cntvalueout_51(2) <= \<const0>\;
  tx_cntvalueout_51(1) <= \<const0>\;
  tx_cntvalueout_51(0) <= \<const0>\;
  tx_cntvalueout_6(8) <= \<const0>\;
  tx_cntvalueout_6(7) <= \<const0>\;
  tx_cntvalueout_6(6) <= \<const0>\;
  tx_cntvalueout_6(5) <= \<const0>\;
  tx_cntvalueout_6(4) <= \<const0>\;
  tx_cntvalueout_6(3) <= \<const0>\;
  tx_cntvalueout_6(2) <= \<const0>\;
  tx_cntvalueout_6(1) <= \<const0>\;
  tx_cntvalueout_6(0) <= \<const0>\;
  tx_cntvalueout_7(8) <= \<const0>\;
  tx_cntvalueout_7(7) <= \<const0>\;
  tx_cntvalueout_7(6) <= \<const0>\;
  tx_cntvalueout_7(5) <= \<const0>\;
  tx_cntvalueout_7(4) <= \<const0>\;
  tx_cntvalueout_7(3) <= \<const0>\;
  tx_cntvalueout_7(2) <= \<const0>\;
  tx_cntvalueout_7(1) <= \<const0>\;
  tx_cntvalueout_7(0) <= \<const0>\;
  tx_cntvalueout_8(8) <= \<const0>\;
  tx_cntvalueout_8(7) <= \<const0>\;
  tx_cntvalueout_8(6) <= \<const0>\;
  tx_cntvalueout_8(5) <= \<const0>\;
  tx_cntvalueout_8(4) <= \<const0>\;
  tx_cntvalueout_8(3) <= \<const0>\;
  tx_cntvalueout_8(2) <= \<const0>\;
  tx_cntvalueout_8(1) <= \<const0>\;
  tx_cntvalueout_8(0) <= \<const0>\;
  tx_cntvalueout_9(8) <= \<const0>\;
  tx_cntvalueout_9(7) <= \<const0>\;
  tx_cntvalueout_9(6) <= \<const0>\;
  tx_cntvalueout_9(5) <= \<const0>\;
  tx_cntvalueout_9(4) <= \<const0>\;
  tx_cntvalueout_9(3) <= \<const0>\;
  tx_cntvalueout_9(2) <= \<const0>\;
  tx_cntvalueout_9(1) <= \<const0>\;
  tx_cntvalueout_9(0) <= \<const0>\;
  vtc_rdy_bsc1 <= \<const0>\;
  vtc_rdy_bsc2 <= \<const0>\;
  vtc_rdy_bsc3 <= \<const0>\;
  vtc_rdy_bsc4 <= \<const0>\;
  vtc_rdy_bsc5 <= \<const0>\;
  vtc_rdy_bsc6 <= \<const0>\;
  vtc_rdy_bsc7 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
top_inst: entity work.bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_hssio_wiz_top
     port map (
      bs_rst_dphy_in => bs_rst_dphy_in,
      clk => clk,
      clk_rxn => clk_rxn,
      clk_rxp => clk_rxp,
      daddr(6 downto 0) => daddr(6 downto 0),
      data_rxn0 => data_rxn0,
      data_rxn1 => data_rxn1,
      data_rxp0 => data_rxp0,
      data_rxp1 => data_rxp1,
      data_to_fabric_clk_rxp(7 downto 0) => data_to_fabric_clk_rxp(7 downto 0),
      data_to_fabric_data_rxp0(7 downto 0) => data_to_fabric_data_rxp0(7 downto 0),
      data_to_fabric_data_rxp1(7 downto 0) => data_to_fabric_data_rxp1(7 downto 0),
      dclk => dclk,
      den => den,
      di(15 downto 0) => di(15 downto 0),
      dly_rdy_bsc0 => dly_rdy_bsc0,
      do_out(15 downto 0) => do_out(15 downto 0),
      drdy => drdy,
      dwe => dwe,
      en_vtc_bsc0 => en_vtc_bsc0,
      fifo_empty_0 => fifo_empty_0,
      fifo_empty_2 => fifo_empty_2,
      fifo_empty_4 => fifo_empty_4,
      fifo_rd_clk_0 => fifo_rd_clk_0,
      fifo_rd_clk_2 => fifo_rd_clk_2,
      fifo_rd_clk_4 => fifo_rd_clk_4,
      fifo_rd_en_0 => fifo_rd_en_0,
      fifo_rd_en_2 => fifo_rd_en_2,
      fifo_rd_en_4 => fifo_rd_en_4,
      fifo_wr_clk_0 => fifo_wr_clk_0,
      hs_rx_disable(2 downto 0) => hs_rx_disable(2 downto 0),
      in0 => rst_seq_done,
      lp_rx_disable(2 downto 0) => lp_rx_disable(2 downto 0),
      lp_rx_o_n(2 downto 0) => lp_rx_o_n(2 downto 0),
      lp_rx_o_p(2 downto 0) => lp_rx_o_p(2 downto 0),
      multi_intf_lock_in => multi_intf_lock_in,
      n0_vtc_rdy_out => vtc_rdy_bsc0,
      pll0_clkout0_out => pll0_clkout0,
      pll0_locked => pll0_locked,
      riu_addr_bg0(5 downto 0) => riu_addr_bg0(5 downto 0),
      riu_clk => riu_clk,
      riu_nibble_sel_bg0(0) => riu_nibble_sel_bg0(0),
      riu_rd_data_bg0_bs0(15 downto 0) => \^riu_rd_data_bg0_bs0\(15 downto 0),
      riu_valid_bg0_bs0 => \^riu_valid_bg0_bs0\,
      riu_wr_data_bg0(15 downto 0) => riu_wr_data_bg0(15 downto 0),
      riu_wr_en_bg0 => riu_wr_en_bg0,
      rst => rst,
      shared_pll0_clkoutphy_out => shared_pll0_clkoutphy_out,
      tri_tbyte0(3 downto 0) => tri_tbyte0(3 downto 0),
      tri_tbyte1(3 downto 0) => tri_tbyte1(3 downto 0),
      tri_tbyte2(3 downto 0) => tri_tbyte2(3 downto 0),
      tri_tbyte3(3 downto 0) => tri_tbyte3(3 downto 0),
      tri_tbyte4(3 downto 0) => tri_tbyte4(3 downto 0),
      tri_tbyte5(3 downto 0) => tri_tbyte5(3 downto 0),
      tri_tbyte6(3 downto 0) => tri_tbyte6(3 downto 0),
      tri_tbyte7(3 downto 0) => tri_tbyte7(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx is
  port (
    hs_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_disable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_o_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lp_rx_o_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_rd_clk_0 : in STD_LOGIC;
    fifo_rd_clk_1 : in STD_LOGIC;
    fifo_rd_clk_2 : in STD_LOGIC;
    fifo_rd_clk_3 : in STD_LOGIC;
    fifo_rd_clk_4 : in STD_LOGIC;
    fifo_rd_clk_5 : in STD_LOGIC;
    fifo_rd_en_0 : in STD_LOGIC;
    fifo_rd_en_1 : in STD_LOGIC;
    fifo_rd_en_2 : in STD_LOGIC;
    fifo_rd_en_3 : in STD_LOGIC;
    fifo_rd_en_4 : in STD_LOGIC;
    fifo_rd_en_5 : in STD_LOGIC;
    fifo_empty_0 : out STD_LOGIC;
    fifo_empty_1 : out STD_LOGIC;
    fifo_empty_2 : out STD_LOGIC;
    fifo_empty_3 : out STD_LOGIC;
    fifo_empty_4 : out STD_LOGIC;
    fifo_empty_5 : out STD_LOGIC;
    fifo_wr_clk_0 : out STD_LOGIC;
    vtc_rdy_bsc0 : out STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC;
    dly_rdy_bsc0 : out STD_LOGIC;
    rst_seq_done : out STD_LOGIC;
    shared_pll0_clkoutphy_out : out STD_LOGIC;
    pll0_clkout0 : out STD_LOGIC;
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    pll0_locked : out STD_LOGIC;
    clk_rxp : in STD_LOGIC;
    data_to_fabric_clk_rxp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_rxn : in STD_LOGIC;
    data_to_fabric_clk_rxn : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_rxp0 : in STD_LOGIC;
    data_to_fabric_data_rxp0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_rxn0 : in STD_LOGIC;
    data_to_fabric_data_rxn0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_rxp1 : in STD_LOGIC;
    data_to_fabric_data_rxp1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_rxn1 : in STD_LOGIC;
    data_to_fabric_data_rxn1 : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx : entity is "bd_91b0_phy_0_hssio_rx,bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx : entity is "bd_91b0_phy_0_hssio_rx";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx : entity is "bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0,Vivado 2020.1";
end bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx;

architecture STRUCTURE of bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx is
  signal NLW_inst_bitslip_error_0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_10_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_11_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_12_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_13_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_14_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_15_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_16_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_17_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_18_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_19_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_20_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_21_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_22_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_23_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_24_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_25_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_26_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_27_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_28_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_29_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_30_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_31_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_32_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_33_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_34_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_35_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_36_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_37_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_38_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_39_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_40_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_41_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_42_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_43_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_44_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_45_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_46_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_47_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_48_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_49_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_50_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_51_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_8_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_9_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_clk_from_ibuf_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_drdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_10_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_11_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_12_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_13_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_14_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_15_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_16_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_17_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_18_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_19_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_20_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_21_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_22_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_23_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_24_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_25_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_26_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_27_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_28_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_29_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_30_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_31_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_32_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_33_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_34_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_35_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_36_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_37_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_38_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_39_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_40_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_41_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_42_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_43_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_44_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_45_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_46_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_47_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_48_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_49_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_50_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_51_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_8_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_9_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_rd_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_13_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_19_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_26_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_32_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_39_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_45_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_intf_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll0_clkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll1_clkout0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll1_locked_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg0_bs0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg0_bs1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg1_bs2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg1_bs3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg2_bs4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg2_bs5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg3_bs6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg3_bs7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rx_bitslip_sync_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rxtx_bitslip_sync_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_shared_pll1_clkoutphy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_do_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg0_bs0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg0_bs1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg1_bs2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg1_bs3_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg2_bs4_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg2_bs5_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg3_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg3_bs6_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg3_bs7_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rx_cntvalueout_0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_10_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_11_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_12_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_13_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_14_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_15_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_16_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_17_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_18_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_19_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_20_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_21_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_22_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_23_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_24_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_25_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_26_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_27_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_28_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_29_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_30_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_31_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_32_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_33_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_34_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_35_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_36_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_37_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_38_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_39_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_40_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_41_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_42_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_43_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_44_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_45_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_46_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_47_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_48_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_49_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_50_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_51_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_8_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_9_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_10_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_11_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_12_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_13_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_14_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_15_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_16_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_17_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_18_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_19_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_20_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_21_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_22_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_23_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_24_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_25_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_26_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_27_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_28_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_29_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_30_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_31_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_32_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_33_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_34_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_35_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_36_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_37_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_38_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_39_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_40_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_41_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_42_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_43_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_44_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_45_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_46_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_47_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_48_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_49_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_50_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_51_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_8_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_9_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_10_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_11_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_12_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_13_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_14_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_15_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_16_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_17_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_18_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_19_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_20_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_21_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_22_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_23_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_24_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_25_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_26_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_27_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_28_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_29_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_30_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_31_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_32_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_33_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_34_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_35_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_36_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_37_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_38_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_39_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_40_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_41_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_42_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_43_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_44_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_45_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_46_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_47_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_48_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_49_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_50_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_51_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_8_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_9_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ALL_EN_PIN_INFO : string;
  attribute C_ALL_EN_PIN_INFO of inst : label is "0 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc G1} 1 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc F1} 2 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E1} 3 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D1} 4 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc F2} 5 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc E2}";
  attribute C_ALL_RX_EN : string;
  attribute C_ALL_RX_EN of inst : label is "52'b0000000000000000000000000000000000000000000000111111";
  attribute C_BANK : integer;
  attribute C_BANK of inst : label is 66;
  attribute C_BIDIR_BITSLICE_EN : string;
  attribute C_BIDIR_BITSLICE_EN of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_BIDIR_FIFO_SYNC_MODE : string;
  attribute C_BIDIR_FIFO_SYNC_MODE of inst : label is "FALSE";
  attribute C_BIDIR_IS_RX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_RX_CLK_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_RX_RST_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_TX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_TX_CLK_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_TX_RST_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_RX_DELAY_FORMAT : string;
  attribute C_BIDIR_RX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_BIDIR_TX_DELAY_FORMAT : string;
  attribute C_BIDIR_TX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_BITSLIP_MODE : string;
  attribute C_BITSLIP_MODE of inst : label is "SLIP_PER_BIT";
  attribute C_BITSLIP_VAL : string;
  attribute C_BITSLIP_VAL of inst : label is "8'b00101100";
  attribute C_BS0_INFO : string;
  attribute C_BS0_INFO of inst : label is "0 {name bg0_pin0_nc loc G1} 1 {name bg0_pin6_nc loc G3} 2 {name bg1_pin0_nc loc C1} 3 {name bg1_pin6_nc loc B4} 4 {name bg2_pin0_nc loc D7} 5 {name bg2_pin6_nc loc G8} 6 {name bg3_pin0_nc loc B5} 7 {name bg3_pin6_nc loc C8}";
  attribute C_BSC_CTRL_CLK : string;
  attribute C_BSC_CTRL_CLK of inst : label is "EXTERNAL";
  attribute C_BSC_EN_DYN_ODLY_MODE : string;
  attribute C_BSC_EN_DYN_ODLY_MODE of inst : label is "FALSE";
  attribute C_BSC_IDLY_VT_TRACK : string;
  attribute C_BSC_IDLY_VT_TRACK of inst : label is "TRUE";
  attribute C_BSC_ODLY_VT_TRACK : string;
  attribute C_BSC_ODLY_VT_TRACK of inst : label is "TRUE";
  attribute C_BSC_QDLY_VT_TRACK : string;
  attribute C_BSC_QDLY_VT_TRACK of inst : label is "TRUE";
  attribute C_BSC_READ_IDLE_COUNT : string;
  attribute C_BSC_READ_IDLE_COUNT of inst : label is "6'b000000";
  attribute C_BSC_REFCLK_SRC : string;
  attribute C_BSC_REFCLK_SRC of inst : label is "PLLCLK";
  attribute C_BSC_ROUNDING_FACTOR : integer;
  attribute C_BSC_ROUNDING_FACTOR of inst : label is 16;
  attribute C_BSC_RXGATE_EXTEND : string;
  attribute C_BSC_RXGATE_EXTEND of inst : label is "FALSE";
  attribute C_BSC_RX_GATING : string;
  attribute C_BSC_RX_GATING of inst : label is "DISABLE";
  attribute C_BSC_SELF_CALIBRATE : string;
  attribute C_BSC_SELF_CALIBRATE of inst : label is "ENABLE";
  attribute C_BSC_SIM_SPEEDUP : string;
  attribute C_BSC_SIM_SPEEDUP of inst : label is "FAST";
  attribute C_BS_INIT_VAL : string;
  attribute C_BS_INIT_VAL of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_CLKIN_DIFF_EN : integer;
  attribute C_CLKIN_DIFF_EN of inst : label is 0;
  attribute C_CLKIN_PERIOD : string;
  attribute C_CLKIN_PERIOD of inst : label is "5.000000";
  attribute C_CLK_FWD : integer;
  attribute C_CLK_FWD of inst : label is 0;
  attribute C_CLK_FWD_BITSLICE_NO : integer;
  attribute C_CLK_FWD_BITSLICE_NO of inst : label is 0;
  attribute C_CLK_FWD_ENABLE : string;
  attribute C_CLK_FWD_ENABLE of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_CLK_FWD_PHASE : integer;
  attribute C_CLK_FWD_PHASE of inst : label is 0;
  attribute C_CLK_SIG_TYPE : string;
  attribute C_CLK_SIG_TYPE of inst : label is "SINGLE";
  attribute C_CLOCK_TRI : integer;
  attribute C_CLOCK_TRI of inst : label is 1;
  attribute C_DATA_PIN_EN : integer;
  attribute C_DATA_PIN_EN of inst : label is 3;
  attribute C_DATA_TRI : integer;
  attribute C_DATA_TRI of inst : label is 1;
  attribute C_DEVICE : string;
  attribute C_DEVICE of inst : label is "xczu3eg";
  attribute C_DEVICE_FAMILY : string;
  attribute C_DEVICE_FAMILY of inst : label is "zynquplus";
  attribute C_DIFFERENTIAL_IO_STD : string;
  attribute C_DIFFERENTIAL_IO_STD of inst : label is "MIPI_DPHY_DCI";
  attribute C_DIFFERENTIAL_IO_TERMINATION : string;
  attribute C_DIFFERENTIAL_IO_TERMINATION of inst : label is "TERM_100";
  attribute C_DIFF_EN : string;
  attribute C_DIFF_EN of inst : label is "52'b0000000000000000000000000000000000000000000000111111";
  attribute C_DIV_MODE : string;
  attribute C_DIV_MODE of inst : label is "DIV4";
  attribute C_ENABLE_BITSLIP : integer;
  attribute C_ENABLE_BITSLIP of inst : label is 0;
  attribute C_ENABLE_DATA_BITSLIP : integer;
  attribute C_ENABLE_DATA_BITSLIP of inst : label is 0;
  attribute C_ENABLE_N_PINS : integer;
  attribute C_ENABLE_N_PINS of inst : label is 1;
  attribute C_ENABLE_PLL0_PLLOUT1 : integer;
  attribute C_ENABLE_PLL0_PLLOUT1 of inst : label is 0;
  attribute C_ENABLE_PLL0_PLLOUTFB : integer;
  attribute C_ENABLE_PLL0_PLLOUTFB of inst : label is 0;
  attribute C_ENABLE_RIU_INTERFACE : integer;
  attribute C_ENABLE_RIU_INTERFACE of inst : label is 0;
  attribute C_ENABLE_RIU_SPLIT : integer;
  attribute C_ENABLE_RIU_SPLIT of inst : label is 0;
  attribute C_ENABLE_TX_TRI : integer;
  attribute C_ENABLE_TX_TRI of inst : label is 0;
  attribute C_EN_BIDIR : integer;
  attribute C_EN_BIDIR of inst : label is 0;
  attribute C_EN_BSC0 : integer;
  attribute C_EN_BSC0 of inst : label is 1;
  attribute C_EN_BSC1 : integer;
  attribute C_EN_BSC1 of inst : label is 0;
  attribute C_EN_BSC2 : integer;
  attribute C_EN_BSC2 of inst : label is 0;
  attribute C_EN_BSC3 : integer;
  attribute C_EN_BSC3 of inst : label is 0;
  attribute C_EN_BSC4 : integer;
  attribute C_EN_BSC4 of inst : label is 0;
  attribute C_EN_BSC5 : integer;
  attribute C_EN_BSC5 of inst : label is 0;
  attribute C_EN_BSC6 : integer;
  attribute C_EN_BSC6 of inst : label is 0;
  attribute C_EN_BSC7 : integer;
  attribute C_EN_BSC7 of inst : label is 0;
  attribute C_EN_MULTI_INTF_PORTS : integer;
  attribute C_EN_MULTI_INTF_PORTS of inst : label is 0;
  attribute C_EN_RIU_OR0 : string;
  attribute C_EN_RIU_OR0 of inst : label is "FALSE";
  attribute C_EN_RIU_OR1 : string;
  attribute C_EN_RIU_OR1 of inst : label is "FALSE";
  attribute C_EN_RIU_OR2 : string;
  attribute C_EN_RIU_OR2 of inst : label is "FALSE";
  attribute C_EN_RIU_OR3 : string;
  attribute C_EN_RIU_OR3 of inst : label is "FALSE";
  attribute C_EN_RX : integer;
  attribute C_EN_RX of inst : label is 1;
  attribute C_EN_TX : integer;
  attribute C_EN_TX of inst : label is 0;
  attribute C_EN_VTC : integer;
  attribute C_EN_VTC of inst : label is 0;
  attribute C_EXDES_BANK : string;
  attribute C_EXDES_BANK of inst : label is "64_(HP)";
  attribute C_EX_CLK_FREQ : string;
  attribute C_EX_CLK_FREQ of inst : label is "200.000000";
  attribute C_EX_INST_GEN : integer;
  attribute C_EX_INST_GEN of inst : label is 0;
  attribute C_FIFO_SYNC_MODE : integer;
  attribute C_FIFO_SYNC_MODE of inst : label is 1;
  attribute C_GC_LOC : string;
  attribute C_GC_LOC of inst : label is "21 {name IO_L11P_T1U_N8_GC_66 loc D4} 23 {name IO_L12P_T1U_N10_GC_66 loc C3} 28 {name IO_L14P_T2L_N2_GC_66 loc E5}";
  attribute C_INCLK_LOC : string;
  attribute C_INCLK_LOC of inst : label is "NONE";
  attribute C_INCLK_PIN : integer;
  attribute C_INCLK_PIN of inst : label is 100;
  attribute C_INV_RX_CLK : string;
  attribute C_INV_RX_CLK of inst : label is "8'b00000000";
  attribute C_NIB0_BS0_EN : integer;
  attribute C_NIB0_BS0_EN of inst : label is 0;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB0_EN_OTHER_NCLK : string;
  attribute C_NIB0_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB0_EN_OTHER_PCLK : string;
  attribute C_NIB0_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB1_BS0_EN : integer;
  attribute C_NIB1_BS0_EN of inst : label is 0;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB1_EN_OTHER_NCLK : string;
  attribute C_NIB1_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB1_EN_OTHER_PCLK : string;
  attribute C_NIB1_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB2_BS0_EN : integer;
  attribute C_NIB2_BS0_EN of inst : label is 0;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB2_EN_OTHER_NCLK : string;
  attribute C_NIB2_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB2_EN_OTHER_PCLK : string;
  attribute C_NIB2_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB3_BS0_EN : integer;
  attribute C_NIB3_BS0_EN of inst : label is 0;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB3_EN_OTHER_NCLK : string;
  attribute C_NIB3_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB3_EN_OTHER_PCLK : string;
  attribute C_NIB3_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB4_BS0_EN : integer;
  attribute C_NIB4_BS0_EN of inst : label is 0;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB4_EN_OTHER_NCLK : string;
  attribute C_NIB4_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB4_EN_OTHER_PCLK : string;
  attribute C_NIB4_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB5_BS0_EN : integer;
  attribute C_NIB5_BS0_EN of inst : label is 0;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB5_EN_OTHER_NCLK : string;
  attribute C_NIB5_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB5_EN_OTHER_PCLK : string;
  attribute C_NIB5_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB6_BS0_EN : integer;
  attribute C_NIB6_BS0_EN of inst : label is 0;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB6_EN_OTHER_NCLK : string;
  attribute C_NIB6_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB6_EN_OTHER_PCLK : string;
  attribute C_NIB6_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB7_BS0_EN : integer;
  attribute C_NIB7_BS0_EN of inst : label is 0;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB7_EN_OTHER_NCLK : string;
  attribute C_NIB7_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB7_EN_OTHER_PCLK : string;
  attribute C_NIB7_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIBBLE0_TRI : integer;
  attribute C_NIBBLE0_TRI of inst : label is 0;
  attribute C_NIBBLE1_TRI : integer;
  attribute C_NIBBLE1_TRI of inst : label is 0;
  attribute C_NIBBLE2_TRI : integer;
  attribute C_NIBBLE2_TRI of inst : label is 0;
  attribute C_NIBBLE3_TRI : integer;
  attribute C_NIBBLE3_TRI of inst : label is 0;
  attribute C_NIBBLE4_TRI : integer;
  attribute C_NIBBLE4_TRI of inst : label is 0;
  attribute C_NIBBLE5_TRI : integer;
  attribute C_NIBBLE5_TRI of inst : label is 0;
  attribute C_NIBBLE6_TRI : integer;
  attribute C_NIBBLE6_TRI of inst : label is 0;
  attribute C_NIBBLE7_TRI : integer;
  attribute C_NIBBLE7_TRI of inst : label is 0;
  attribute C_PIN_INFO : string;
  attribute C_PIN_INFO of inst : label is "0 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc G1} 1 {nibble 0 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc F1} 2 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc E1} 3 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc D1} 4 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc F2} 5 {nibble 0 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc E2}";
  attribute C_PLL0_CLK0_PHASE : string;
  attribute C_PLL0_CLK0_PHASE of inst : label is "0.000000";
  attribute C_PLL0_CLK1_PHASE : string;
  attribute C_PLL0_CLK1_PHASE of inst : label is "0.000000";
  attribute C_PLL0_CLKFBOUT_MULT : integer;
  attribute C_PLL0_CLKFBOUT_MULT of inst : label is 15;
  attribute C_PLL0_CLKOUT1_DIVIDE : integer;
  attribute C_PLL0_CLKOUT1_DIVIDE of inst : label is 1;
  attribute C_PLL0_CLKOUTPHY_MODE : string;
  attribute C_PLL0_CLKOUTPHY_MODE of inst : label is "VCO";
  attribute C_PLL0_CLK_SOURCE : string;
  attribute C_PLL0_CLK_SOURCE of inst : label is "BUFG_TO_PLL";
  attribute C_PLL0_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_DIVCLK_DIVIDE of inst : label is 2;
  attribute C_PLL0_DIV_FACTOR : string;
  attribute C_PLL0_DIV_FACTOR of inst : label is "1.000000";
  attribute C_PLL0_FIFO_WRITE_CLK_EN : integer;
  attribute C_PLL0_FIFO_WRITE_CLK_EN of inst : label is 1;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F : string;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F of inst : label is "7.875000";
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F : string;
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F of inst : label is "7.875000";
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE of inst : label is 1;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA : integer;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA of inst : label is 3;
  attribute C_PLL1_CLK0_PHASE : string;
  attribute C_PLL1_CLK0_PHASE of inst : label is "0.000000";
  attribute C_PLL1_CLK1_PHASE : string;
  attribute C_PLL1_CLK1_PHASE of inst : label is "0.000000";
  attribute C_PLL1_CLKFBOUT_MULT : integer;
  attribute C_PLL1_CLKFBOUT_MULT of inst : label is 15;
  attribute C_PLL1_CLKOUTPHY_MODE : string;
  attribute C_PLL1_CLKOUTPHY_MODE of inst : label is "VCO";
  attribute C_PLL1_DIVCLK_DIVIDE : integer;
  attribute C_PLL1_DIVCLK_DIVIDE of inst : label is 2;
  attribute C_PLL1_DIV_FACTOR : string;
  attribute C_PLL1_DIV_FACTOR of inst : label is "1.000000";
  attribute C_PLL_SHARING : integer;
  attribute C_PLL_SHARING of inst : label is 0;
  attribute C_PLL_VCOMIN : string;
  attribute C_PLL_VCOMIN of inst : label is "750.000000";
  attribute C_REC_IN_FREQ : string;
  attribute C_REC_IN_FREQ of inst : label is "93.750";
  attribute C_RX_BITSLICE0_EN : string;
  attribute C_RX_BITSLICE0_EN of inst : label is "8'b00000000";
  attribute C_RX_BITSLICE_EN : string;
  attribute C_RX_BITSLICE_EN of inst : label is "52'b0000000000000000000000000000000000000000000000111111";
  attribute C_RX_DELAY_CASCADE : integer;
  attribute C_RX_DELAY_CASCADE of inst : label is 0;
  attribute C_RX_DELAY_FORMAT : string;
  attribute C_RX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_RX_DELAY_TYPE : string;
  attribute C_RX_DELAY_TYPE of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE0 : string;
  attribute C_RX_DELAY_TYPE0 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE1 : string;
  attribute C_RX_DELAY_TYPE1 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE10 : string;
  attribute C_RX_DELAY_TYPE10 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE11 : string;
  attribute C_RX_DELAY_TYPE11 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE12 : string;
  attribute C_RX_DELAY_TYPE12 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE13 : string;
  attribute C_RX_DELAY_TYPE13 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE14 : string;
  attribute C_RX_DELAY_TYPE14 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE15 : string;
  attribute C_RX_DELAY_TYPE15 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE16 : string;
  attribute C_RX_DELAY_TYPE16 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE17 : string;
  attribute C_RX_DELAY_TYPE17 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE18 : string;
  attribute C_RX_DELAY_TYPE18 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE19 : string;
  attribute C_RX_DELAY_TYPE19 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE2 : string;
  attribute C_RX_DELAY_TYPE2 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE20 : string;
  attribute C_RX_DELAY_TYPE20 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE21 : string;
  attribute C_RX_DELAY_TYPE21 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE22 : string;
  attribute C_RX_DELAY_TYPE22 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE23 : string;
  attribute C_RX_DELAY_TYPE23 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE24 : string;
  attribute C_RX_DELAY_TYPE24 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE25 : string;
  attribute C_RX_DELAY_TYPE25 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE26 : string;
  attribute C_RX_DELAY_TYPE26 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE27 : string;
  attribute C_RX_DELAY_TYPE27 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE28 : string;
  attribute C_RX_DELAY_TYPE28 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE29 : string;
  attribute C_RX_DELAY_TYPE29 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE3 : string;
  attribute C_RX_DELAY_TYPE3 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE30 : string;
  attribute C_RX_DELAY_TYPE30 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE31 : string;
  attribute C_RX_DELAY_TYPE31 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE32 : string;
  attribute C_RX_DELAY_TYPE32 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE33 : string;
  attribute C_RX_DELAY_TYPE33 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE34 : string;
  attribute C_RX_DELAY_TYPE34 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE35 : string;
  attribute C_RX_DELAY_TYPE35 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE36 : string;
  attribute C_RX_DELAY_TYPE36 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE37 : string;
  attribute C_RX_DELAY_TYPE37 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE38 : string;
  attribute C_RX_DELAY_TYPE38 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE39 : string;
  attribute C_RX_DELAY_TYPE39 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE4 : string;
  attribute C_RX_DELAY_TYPE4 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE40 : string;
  attribute C_RX_DELAY_TYPE40 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE41 : string;
  attribute C_RX_DELAY_TYPE41 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE42 : string;
  attribute C_RX_DELAY_TYPE42 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE43 : string;
  attribute C_RX_DELAY_TYPE43 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE44 : string;
  attribute C_RX_DELAY_TYPE44 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE45 : string;
  attribute C_RX_DELAY_TYPE45 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE46 : string;
  attribute C_RX_DELAY_TYPE46 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE47 : string;
  attribute C_RX_DELAY_TYPE47 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE48 : string;
  attribute C_RX_DELAY_TYPE48 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE49 : string;
  attribute C_RX_DELAY_TYPE49 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE5 : string;
  attribute C_RX_DELAY_TYPE5 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE50 : string;
  attribute C_RX_DELAY_TYPE50 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE51 : string;
  attribute C_RX_DELAY_TYPE51 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE6 : string;
  attribute C_RX_DELAY_TYPE6 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE7 : string;
  attribute C_RX_DELAY_TYPE7 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE8 : string;
  attribute C_RX_DELAY_TYPE8 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE9 : string;
  attribute C_RX_DELAY_TYPE9 of inst : label is "2'b00";
  attribute C_RX_DELAY_VALUE : string;
  attribute C_RX_DELAY_VALUE of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE0 : string;
  attribute C_RX_DELAY_VALUE0 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE1 : string;
  attribute C_RX_DELAY_VALUE1 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE10 : string;
  attribute C_RX_DELAY_VALUE10 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE11 : string;
  attribute C_RX_DELAY_VALUE11 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE12 : string;
  attribute C_RX_DELAY_VALUE12 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE13 : string;
  attribute C_RX_DELAY_VALUE13 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE14 : string;
  attribute C_RX_DELAY_VALUE14 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE15 : string;
  attribute C_RX_DELAY_VALUE15 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE16 : string;
  attribute C_RX_DELAY_VALUE16 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE17 : string;
  attribute C_RX_DELAY_VALUE17 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE18 : string;
  attribute C_RX_DELAY_VALUE18 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE19 : string;
  attribute C_RX_DELAY_VALUE19 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE2 : string;
  attribute C_RX_DELAY_VALUE2 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE20 : string;
  attribute C_RX_DELAY_VALUE20 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE21 : string;
  attribute C_RX_DELAY_VALUE21 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE22 : string;
  attribute C_RX_DELAY_VALUE22 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE23 : string;
  attribute C_RX_DELAY_VALUE23 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE24 : string;
  attribute C_RX_DELAY_VALUE24 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE25 : string;
  attribute C_RX_DELAY_VALUE25 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE26 : string;
  attribute C_RX_DELAY_VALUE26 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE27 : string;
  attribute C_RX_DELAY_VALUE27 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE28 : string;
  attribute C_RX_DELAY_VALUE28 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE29 : string;
  attribute C_RX_DELAY_VALUE29 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE3 : string;
  attribute C_RX_DELAY_VALUE3 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE30 : string;
  attribute C_RX_DELAY_VALUE30 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE31 : string;
  attribute C_RX_DELAY_VALUE31 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE32 : string;
  attribute C_RX_DELAY_VALUE32 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE33 : string;
  attribute C_RX_DELAY_VALUE33 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE34 : string;
  attribute C_RX_DELAY_VALUE34 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE35 : string;
  attribute C_RX_DELAY_VALUE35 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE36 : string;
  attribute C_RX_DELAY_VALUE36 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE37 : string;
  attribute C_RX_DELAY_VALUE37 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE38 : string;
  attribute C_RX_DELAY_VALUE38 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE39 : string;
  attribute C_RX_DELAY_VALUE39 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE4 : string;
  attribute C_RX_DELAY_VALUE4 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE40 : string;
  attribute C_RX_DELAY_VALUE40 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE41 : string;
  attribute C_RX_DELAY_VALUE41 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE42 : string;
  attribute C_RX_DELAY_VALUE42 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE43 : string;
  attribute C_RX_DELAY_VALUE43 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE44 : string;
  attribute C_RX_DELAY_VALUE44 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE45 : string;
  attribute C_RX_DELAY_VALUE45 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE46 : string;
  attribute C_RX_DELAY_VALUE46 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE47 : string;
  attribute C_RX_DELAY_VALUE47 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE48 : string;
  attribute C_RX_DELAY_VALUE48 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE49 : string;
  attribute C_RX_DELAY_VALUE49 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE5 : string;
  attribute C_RX_DELAY_VALUE5 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE50 : string;
  attribute C_RX_DELAY_VALUE50 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE51 : string;
  attribute C_RX_DELAY_VALUE51 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE6 : string;
  attribute C_RX_DELAY_VALUE6 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE7 : string;
  attribute C_RX_DELAY_VALUE7 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE8 : string;
  attribute C_RX_DELAY_VALUE8 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE9 : string;
  attribute C_RX_DELAY_VALUE9 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT0 : string;
  attribute C_RX_DELAY_VALUE_EXT0 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT1 : string;
  attribute C_RX_DELAY_VALUE_EXT1 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT10 : string;
  attribute C_RX_DELAY_VALUE_EXT10 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT11 : string;
  attribute C_RX_DELAY_VALUE_EXT11 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT12 : string;
  attribute C_RX_DELAY_VALUE_EXT12 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT13 : string;
  attribute C_RX_DELAY_VALUE_EXT13 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT14 : string;
  attribute C_RX_DELAY_VALUE_EXT14 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT15 : string;
  attribute C_RX_DELAY_VALUE_EXT15 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT16 : string;
  attribute C_RX_DELAY_VALUE_EXT16 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT17 : string;
  attribute C_RX_DELAY_VALUE_EXT17 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT18 : string;
  attribute C_RX_DELAY_VALUE_EXT18 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT19 : string;
  attribute C_RX_DELAY_VALUE_EXT19 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT2 : string;
  attribute C_RX_DELAY_VALUE_EXT2 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT20 : string;
  attribute C_RX_DELAY_VALUE_EXT20 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT21 : string;
  attribute C_RX_DELAY_VALUE_EXT21 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT22 : string;
  attribute C_RX_DELAY_VALUE_EXT22 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT23 : string;
  attribute C_RX_DELAY_VALUE_EXT23 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT24 : string;
  attribute C_RX_DELAY_VALUE_EXT24 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT25 : string;
  attribute C_RX_DELAY_VALUE_EXT25 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT26 : string;
  attribute C_RX_DELAY_VALUE_EXT26 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT27 : string;
  attribute C_RX_DELAY_VALUE_EXT27 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT28 : string;
  attribute C_RX_DELAY_VALUE_EXT28 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT29 : string;
  attribute C_RX_DELAY_VALUE_EXT29 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT3 : string;
  attribute C_RX_DELAY_VALUE_EXT3 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT30 : string;
  attribute C_RX_DELAY_VALUE_EXT30 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT31 : string;
  attribute C_RX_DELAY_VALUE_EXT31 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT32 : string;
  attribute C_RX_DELAY_VALUE_EXT32 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT33 : string;
  attribute C_RX_DELAY_VALUE_EXT33 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT34 : string;
  attribute C_RX_DELAY_VALUE_EXT34 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT35 : string;
  attribute C_RX_DELAY_VALUE_EXT35 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT36 : string;
  attribute C_RX_DELAY_VALUE_EXT36 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT37 : string;
  attribute C_RX_DELAY_VALUE_EXT37 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT38 : string;
  attribute C_RX_DELAY_VALUE_EXT38 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT39 : string;
  attribute C_RX_DELAY_VALUE_EXT39 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT4 : string;
  attribute C_RX_DELAY_VALUE_EXT4 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT40 : string;
  attribute C_RX_DELAY_VALUE_EXT40 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT41 : string;
  attribute C_RX_DELAY_VALUE_EXT41 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT42 : string;
  attribute C_RX_DELAY_VALUE_EXT42 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT43 : string;
  attribute C_RX_DELAY_VALUE_EXT43 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT44 : string;
  attribute C_RX_DELAY_VALUE_EXT44 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT45 : string;
  attribute C_RX_DELAY_VALUE_EXT45 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT46 : string;
  attribute C_RX_DELAY_VALUE_EXT46 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT47 : string;
  attribute C_RX_DELAY_VALUE_EXT47 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT48 : string;
  attribute C_RX_DELAY_VALUE_EXT48 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT49 : string;
  attribute C_RX_DELAY_VALUE_EXT49 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT5 : string;
  attribute C_RX_DELAY_VALUE_EXT5 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT50 : string;
  attribute C_RX_DELAY_VALUE_EXT50 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT51 : string;
  attribute C_RX_DELAY_VALUE_EXT51 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT6 : string;
  attribute C_RX_DELAY_VALUE_EXT6 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT7 : string;
  attribute C_RX_DELAY_VALUE_EXT7 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT8 : string;
  attribute C_RX_DELAY_VALUE_EXT8 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT9 : string;
  attribute C_RX_DELAY_VALUE_EXT9 of inst : label is "12'b000000000000";
  attribute C_RX_EQUALIZATION_D : string;
  attribute C_RX_EQUALIZATION_D of inst : label is "EQ_NONE";
  attribute C_RX_EQUALIZATION_S : string;
  attribute C_RX_EQUALIZATION_S of inst : label is "NONE";
  attribute C_RX_FIFO_SYNC_MODE : string;
  attribute C_RX_FIFO_SYNC_MODE of inst : label is "FALSE";
  attribute C_RX_IS_CLK_EXT_INVERTED : string;
  attribute C_RX_IS_CLK_EXT_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_CLK_INVERTED : string;
  attribute C_RX_IS_CLK_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_RST_DLY_EXT_INVERTED : string;
  attribute C_RX_IS_RST_DLY_EXT_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_RST_DLY_INVERTED : string;
  attribute C_RX_IS_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_RST_INVERTED : string;
  attribute C_RX_IS_RST_INVERTED of inst : label is "1'b0";
  attribute C_RX_PIN_EN : string;
  attribute C_RX_PIN_EN of inst : label is "52'b0000000000000000000000000000000000000000000000010101";
  attribute C_RX_REFCLK_FREQ : string;
  attribute C_RX_REFCLK_FREQ of inst : label is "1500.000000";
  attribute C_RX_STROBE_EN : string;
  attribute C_RX_STROBE_EN of inst : label is "16'b0000000000000011";
  attribute C_SERIALIZATION_FACTOR : integer;
  attribute C_SERIALIZATION_FACTOR of inst : label is 8;
  attribute C_SERIAL_MODE : string;
  attribute C_SERIAL_MODE of inst : label is "FALSE";
  attribute C_SIM_DEVICE : string;
  attribute C_SIM_DEVICE of inst : label is "ULTRASCALE_PLUS_ES1";
  attribute C_SIM_VERSION : string;
  attribute C_SIM_VERSION of inst : label is "2.000000";
  attribute C_SINGLE_ENDED_IO_STD : string;
  attribute C_SINGLE_ENDED_IO_STD of inst : label is "NONE";
  attribute C_SINGLE_ENDED_IO_TERMINATION : string;
  attribute C_SINGLE_ENDED_IO_TERMINATION of inst : label is "NONE";
  attribute C_STRB_INFO : string;
  attribute C_STRB_INFO of inst : label is "5 99 5 5 5 5 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99";
  attribute C_TEMPLATE : integer;
  attribute C_TEMPLATE of inst : label is 2;
  attribute C_TX_BITSLICE_EN : string;
  attribute C_TX_BITSLICE_EN of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_TX_DATA_PHASE : integer;
  attribute C_TX_DATA_PHASE of inst : label is 0;
  attribute C_TX_DELAY_FORMAT : string;
  attribute C_TX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_TX_DELAY_TYPE : integer;
  attribute C_TX_DELAY_TYPE of inst : label is 0;
  attribute C_TX_DELAY_TYPE0 : string;
  attribute C_TX_DELAY_TYPE0 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE1 : string;
  attribute C_TX_DELAY_TYPE1 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE10 : string;
  attribute C_TX_DELAY_TYPE10 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE11 : string;
  attribute C_TX_DELAY_TYPE11 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE12 : string;
  attribute C_TX_DELAY_TYPE12 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE13 : string;
  attribute C_TX_DELAY_TYPE13 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE14 : string;
  attribute C_TX_DELAY_TYPE14 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE15 : string;
  attribute C_TX_DELAY_TYPE15 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE16 : string;
  attribute C_TX_DELAY_TYPE16 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE17 : string;
  attribute C_TX_DELAY_TYPE17 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE18 : string;
  attribute C_TX_DELAY_TYPE18 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE19 : string;
  attribute C_TX_DELAY_TYPE19 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE2 : string;
  attribute C_TX_DELAY_TYPE2 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE20 : string;
  attribute C_TX_DELAY_TYPE20 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE21 : string;
  attribute C_TX_DELAY_TYPE21 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE22 : string;
  attribute C_TX_DELAY_TYPE22 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE23 : string;
  attribute C_TX_DELAY_TYPE23 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE24 : string;
  attribute C_TX_DELAY_TYPE24 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE25 : string;
  attribute C_TX_DELAY_TYPE25 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE26 : string;
  attribute C_TX_DELAY_TYPE26 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE27 : string;
  attribute C_TX_DELAY_TYPE27 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE28 : string;
  attribute C_TX_DELAY_TYPE28 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE29 : string;
  attribute C_TX_DELAY_TYPE29 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE3 : string;
  attribute C_TX_DELAY_TYPE3 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE30 : string;
  attribute C_TX_DELAY_TYPE30 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE31 : string;
  attribute C_TX_DELAY_TYPE31 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE32 : string;
  attribute C_TX_DELAY_TYPE32 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE33 : string;
  attribute C_TX_DELAY_TYPE33 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE34 : string;
  attribute C_TX_DELAY_TYPE34 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE35 : string;
  attribute C_TX_DELAY_TYPE35 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE36 : string;
  attribute C_TX_DELAY_TYPE36 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE37 : string;
  attribute C_TX_DELAY_TYPE37 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE38 : string;
  attribute C_TX_DELAY_TYPE38 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE39 : string;
  attribute C_TX_DELAY_TYPE39 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE4 : string;
  attribute C_TX_DELAY_TYPE4 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE40 : string;
  attribute C_TX_DELAY_TYPE40 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE41 : string;
  attribute C_TX_DELAY_TYPE41 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE42 : string;
  attribute C_TX_DELAY_TYPE42 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE43 : string;
  attribute C_TX_DELAY_TYPE43 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE44 : string;
  attribute C_TX_DELAY_TYPE44 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE45 : string;
  attribute C_TX_DELAY_TYPE45 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE46 : string;
  attribute C_TX_DELAY_TYPE46 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE47 : string;
  attribute C_TX_DELAY_TYPE47 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE48 : string;
  attribute C_TX_DELAY_TYPE48 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE49 : string;
  attribute C_TX_DELAY_TYPE49 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE5 : string;
  attribute C_TX_DELAY_TYPE5 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE50 : string;
  attribute C_TX_DELAY_TYPE50 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE51 : string;
  attribute C_TX_DELAY_TYPE51 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE6 : string;
  attribute C_TX_DELAY_TYPE6 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE7 : string;
  attribute C_TX_DELAY_TYPE7 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE8 : string;
  attribute C_TX_DELAY_TYPE8 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE9 : string;
  attribute C_TX_DELAY_TYPE9 of inst : label is "2'b00";
  attribute C_TX_DELAY_VALUE : string;
  attribute C_TX_DELAY_VALUE of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE0 : string;
  attribute C_TX_DELAY_VALUE0 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE1 : string;
  attribute C_TX_DELAY_VALUE1 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE10 : string;
  attribute C_TX_DELAY_VALUE10 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE11 : string;
  attribute C_TX_DELAY_VALUE11 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE12 : string;
  attribute C_TX_DELAY_VALUE12 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE13 : string;
  attribute C_TX_DELAY_VALUE13 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE14 : string;
  attribute C_TX_DELAY_VALUE14 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE15 : string;
  attribute C_TX_DELAY_VALUE15 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE16 : string;
  attribute C_TX_DELAY_VALUE16 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE17 : string;
  attribute C_TX_DELAY_VALUE17 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE18 : string;
  attribute C_TX_DELAY_VALUE18 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE19 : string;
  attribute C_TX_DELAY_VALUE19 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE2 : string;
  attribute C_TX_DELAY_VALUE2 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE20 : string;
  attribute C_TX_DELAY_VALUE20 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE21 : string;
  attribute C_TX_DELAY_VALUE21 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE22 : string;
  attribute C_TX_DELAY_VALUE22 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE23 : string;
  attribute C_TX_DELAY_VALUE23 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE24 : string;
  attribute C_TX_DELAY_VALUE24 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE25 : string;
  attribute C_TX_DELAY_VALUE25 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE26 : string;
  attribute C_TX_DELAY_VALUE26 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE27 : string;
  attribute C_TX_DELAY_VALUE27 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE28 : string;
  attribute C_TX_DELAY_VALUE28 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE29 : string;
  attribute C_TX_DELAY_VALUE29 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE3 : string;
  attribute C_TX_DELAY_VALUE3 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE30 : string;
  attribute C_TX_DELAY_VALUE30 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE31 : string;
  attribute C_TX_DELAY_VALUE31 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE32 : string;
  attribute C_TX_DELAY_VALUE32 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE33 : string;
  attribute C_TX_DELAY_VALUE33 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE34 : string;
  attribute C_TX_DELAY_VALUE34 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE35 : string;
  attribute C_TX_DELAY_VALUE35 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE36 : string;
  attribute C_TX_DELAY_VALUE36 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE37 : string;
  attribute C_TX_DELAY_VALUE37 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE38 : string;
  attribute C_TX_DELAY_VALUE38 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE39 : string;
  attribute C_TX_DELAY_VALUE39 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE4 : string;
  attribute C_TX_DELAY_VALUE4 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE40 : string;
  attribute C_TX_DELAY_VALUE40 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE41 : string;
  attribute C_TX_DELAY_VALUE41 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE42 : string;
  attribute C_TX_DELAY_VALUE42 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE43 : string;
  attribute C_TX_DELAY_VALUE43 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE44 : string;
  attribute C_TX_DELAY_VALUE44 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE45 : string;
  attribute C_TX_DELAY_VALUE45 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE46 : string;
  attribute C_TX_DELAY_VALUE46 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE47 : string;
  attribute C_TX_DELAY_VALUE47 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE48 : string;
  attribute C_TX_DELAY_VALUE48 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE49 : string;
  attribute C_TX_DELAY_VALUE49 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE5 : string;
  attribute C_TX_DELAY_VALUE5 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE50 : string;
  attribute C_TX_DELAY_VALUE50 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE51 : string;
  attribute C_TX_DELAY_VALUE51 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE6 : string;
  attribute C_TX_DELAY_VALUE6 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE7 : string;
  attribute C_TX_DELAY_VALUE7 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE8 : string;
  attribute C_TX_DELAY_VALUE8 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE9 : string;
  attribute C_TX_DELAY_VALUE9 of inst : label is "12'b000000000000";
  attribute C_TX_DRIVE_D : string;
  attribute C_TX_DRIVE_D of inst : label is "NONE";
  attribute C_TX_DRIVE_S : string;
  attribute C_TX_DRIVE_S of inst : label is "NONE";
  attribute C_TX_IS_CLK_INVERTED : string;
  attribute C_TX_IS_CLK_INVERTED of inst : label is "1'b0";
  attribute C_TX_IS_RST_DLY_INVERTED : string;
  attribute C_TX_IS_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_TX_IS_RST_INVERTED : string;
  attribute C_TX_IS_RST_INVERTED of inst : label is "1'b0";
  attribute C_TX_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_NATIVE_ODELAY_BYPASS of inst : label is "FALSE";
  attribute C_TX_PRE_EMPHASIS_D : string;
  attribute C_TX_PRE_EMPHASIS_D of inst : label is "NONE";
  attribute C_TX_PRE_EMPHASIS_S : string;
  attribute C_TX_PRE_EMPHASIS_S of inst : label is "NONE";
  attribute C_TX_REFCLK_FREQ : string;
  attribute C_TX_REFCLK_FREQ of inst : label is "1500.000000";
  attribute C_TX_SLEW_D : string;
  attribute C_TX_SLEW_D of inst : label is "NONE";
  attribute C_TX_SLEW_S : string;
  attribute C_TX_SLEW_S of inst : label is "NONE";
  attribute C_TX_TRI_DELAY_FORMAT : string;
  attribute C_TX_TRI_DELAY_FORMAT of inst : label is "TIME";
  attribute C_TX_TRI_INIT : string;
  attribute C_TX_TRI_INIT of inst : label is "1'b1";
  attribute C_TX_TRI_IS_CLK_INVERTED : string;
  attribute C_TX_TRI_IS_CLK_INVERTED of inst : label is "1'b0";
  attribute C_TX_TRI_IS_RST_DLY_INVERTED : string;
  attribute C_TX_TRI_IS_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_TX_TRI_IS_RST_INVERTED : string;
  attribute C_TX_TRI_IS_RST_INVERTED of inst : label is "1'b0";
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS of inst : label is "FALSE";
  attribute C_TX_TRI_OUTPUT_PHASE_90 : string;
  attribute C_TX_TRI_OUTPUT_PHASE_90 of inst : label is "FALSE";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute TX_BITSLICE_TRI_EN : string;
  attribute TX_BITSLICE_TRI_EN of inst : label is "8'b00000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clock_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clock_CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_rxn : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0 xiphy_rx_pins pin1";
  attribute X_INTERFACE_INFO of clk_rxp : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0 xiphy_rx_pins pin0";
  attribute X_INTERFACE_INFO of data_rxn0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0 xiphy_rx_pins pin3";
  attribute X_INTERFACE_INFO of data_rxn1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0 xiphy_rx_pins pin5";
  attribute X_INTERFACE_INFO of data_rxp0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0 xiphy_rx_pins pin2";
  attribute X_INTERFACE_INFO of data_rxp1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx:1.0 xiphy_rx_pins pin4";
  attribute X_INTERFACE_INFO of dly_rdy_bsc0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL dly_rdy_bsc0";
  attribute X_INTERFACE_INFO of en_vtc_bsc0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL en_vtc_bsc0";
  attribute X_INTERFACE_INFO of fifo_empty_0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_empty_0";
  attribute X_INTERFACE_INFO of fifo_empty_1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_empty_1";
  attribute X_INTERFACE_INFO of fifo_empty_2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_empty_2";
  attribute X_INTERFACE_INFO of fifo_empty_3 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_empty_3";
  attribute X_INTERFACE_INFO of fifo_empty_4 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_empty_4";
  attribute X_INTERFACE_INFO of fifo_empty_5 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_empty_5";
  attribute X_INTERFACE_INFO of fifo_rd_clk_0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_clk_0";
  attribute X_INTERFACE_INFO of fifo_rd_clk_1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_clk_1";
  attribute X_INTERFACE_INFO of fifo_rd_clk_2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_clk_2";
  attribute X_INTERFACE_INFO of fifo_rd_clk_3 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_clk_3";
  attribute X_INTERFACE_INFO of fifo_rd_clk_4 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_clk_4";
  attribute X_INTERFACE_INFO of fifo_rd_clk_5 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_clk_5";
  attribute X_INTERFACE_INFO of fifo_rd_en_0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_en_0";
  attribute X_INTERFACE_INFO of fifo_rd_en_1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_en_1";
  attribute X_INTERFACE_INFO of fifo_rd_en_2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_en_2";
  attribute X_INTERFACE_INFO of fifo_rd_en_3 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_en_3";
  attribute X_INTERFACE_INFO of fifo_rd_en_4 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_en_4";
  attribute X_INTERFACE_INFO of fifo_rd_en_5 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_rd_en_5";
  attribute X_INTERFACE_INFO of fifo_wr_clk_0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL fifo_wr_clk_0";
  attribute X_INTERFACE_INFO of pll0_clkout0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL pll0_clkout0";
  attribute X_INTERFACE_INFO of pll0_locked : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL pll0_locked";
  attribute X_INTERFACE_INFO of riu_clk : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL riu_clk";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 reset_rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME reset_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst_seq_done : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL rst_seq_done";
  attribute X_INTERFACE_INFO of vtc_rdy_bsc0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL vtc_rdy_bsc0";
  attribute X_INTERFACE_INFO of data_to_fabric_clk_rxn : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0 data_to_fabric ip_to_pins_1";
  attribute X_INTERFACE_INFO of data_to_fabric_clk_rxp : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0 data_to_fabric ip_to_pins_0";
  attribute X_INTERFACE_INFO of data_to_fabric_data_rxn0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0 data_to_fabric ip_to_pins_3";
  attribute X_INTERFACE_INFO of data_to_fabric_data_rxn1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0 data_to_fabric ip_to_pins_5";
  attribute X_INTERFACE_INFO of data_to_fabric_data_rxp0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0 data_to_fabric ip_to_pins_2";
  attribute X_INTERFACE_INFO of data_to_fabric_data_rxp1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins:1.0 data_to_fabric ip_to_pins_4";
begin
inst: entity work.bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0
     port map (
      app_clk => '0',
      bg0_pin0_nc => '0',
      bg0_pin6_nc => '0',
      bg1_pin0_nc => '0',
      bg1_pin6_nc => '0',
      bg2_pin0_nc => '0',
      bg2_pin6_nc => '0',
      bg3_pin0_nc => '0',
      bg3_pin6_nc => '0',
      bidir_rx_clk => '0',
      bidir_tx_bs_tri_ce0 => '0',
      bidir_tx_bs_tri_ce1 => '0',
      bidir_tx_bs_tri_ce2 => '0',
      bidir_tx_bs_tri_ce3 => '0',
      bidir_tx_bs_tri_ce4 => '0',
      bidir_tx_bs_tri_ce5 => '0',
      bidir_tx_bs_tri_ce6 => '0',
      bidir_tx_bs_tri_ce7 => '0',
      bidir_tx_bs_tri_clk => '0',
      bidir_tx_bs_tri_cntvaluein0(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein1(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein2(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein3(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein4(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein5(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein6(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein7(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvalueout0(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout0_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout1(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout1_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout2(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout2_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout3(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout3_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout4(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout4_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout5(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout5_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout6(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout6_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout7(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout7_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_en_vtc0 => '0',
      bidir_tx_bs_tri_en_vtc1 => '0',
      bidir_tx_bs_tri_en_vtc2 => '0',
      bidir_tx_bs_tri_en_vtc3 => '0',
      bidir_tx_bs_tri_en_vtc4 => '0',
      bidir_tx_bs_tri_en_vtc5 => '0',
      bidir_tx_bs_tri_en_vtc6 => '0',
      bidir_tx_bs_tri_en_vtc7 => '0',
      bidir_tx_bs_tri_inc0 => '0',
      bidir_tx_bs_tri_inc1 => '0',
      bidir_tx_bs_tri_inc2 => '0',
      bidir_tx_bs_tri_inc3 => '0',
      bidir_tx_bs_tri_inc4 => '0',
      bidir_tx_bs_tri_inc5 => '0',
      bidir_tx_bs_tri_inc6 => '0',
      bidir_tx_bs_tri_inc7 => '0',
      bidir_tx_bs_tri_load0 => '0',
      bidir_tx_bs_tri_load1 => '0',
      bidir_tx_bs_tri_load2 => '0',
      bidir_tx_bs_tri_load3 => '0',
      bidir_tx_bs_tri_load4 => '0',
      bidir_tx_bs_tri_load5 => '0',
      bidir_tx_bs_tri_load6 => '0',
      bidir_tx_bs_tri_load7 => '0',
      bidir_tx_clk => '0',
      bitslip_error_0 => NLW_inst_bitslip_error_0_UNCONNECTED,
      bitslip_error_1 => NLW_inst_bitslip_error_1_UNCONNECTED,
      bitslip_error_10 => NLW_inst_bitslip_error_10_UNCONNECTED,
      bitslip_error_11 => NLW_inst_bitslip_error_11_UNCONNECTED,
      bitslip_error_12 => NLW_inst_bitslip_error_12_UNCONNECTED,
      bitslip_error_13 => NLW_inst_bitslip_error_13_UNCONNECTED,
      bitslip_error_14 => NLW_inst_bitslip_error_14_UNCONNECTED,
      bitslip_error_15 => NLW_inst_bitslip_error_15_UNCONNECTED,
      bitslip_error_16 => NLW_inst_bitslip_error_16_UNCONNECTED,
      bitslip_error_17 => NLW_inst_bitslip_error_17_UNCONNECTED,
      bitslip_error_18 => NLW_inst_bitslip_error_18_UNCONNECTED,
      bitslip_error_19 => NLW_inst_bitslip_error_19_UNCONNECTED,
      bitslip_error_2 => NLW_inst_bitslip_error_2_UNCONNECTED,
      bitslip_error_20 => NLW_inst_bitslip_error_20_UNCONNECTED,
      bitslip_error_21 => NLW_inst_bitslip_error_21_UNCONNECTED,
      bitslip_error_22 => NLW_inst_bitslip_error_22_UNCONNECTED,
      bitslip_error_23 => NLW_inst_bitslip_error_23_UNCONNECTED,
      bitslip_error_24 => NLW_inst_bitslip_error_24_UNCONNECTED,
      bitslip_error_25 => NLW_inst_bitslip_error_25_UNCONNECTED,
      bitslip_error_26 => NLW_inst_bitslip_error_26_UNCONNECTED,
      bitslip_error_27 => NLW_inst_bitslip_error_27_UNCONNECTED,
      bitslip_error_28 => NLW_inst_bitslip_error_28_UNCONNECTED,
      bitslip_error_29 => NLW_inst_bitslip_error_29_UNCONNECTED,
      bitslip_error_3 => NLW_inst_bitslip_error_3_UNCONNECTED,
      bitslip_error_30 => NLW_inst_bitslip_error_30_UNCONNECTED,
      bitslip_error_31 => NLW_inst_bitslip_error_31_UNCONNECTED,
      bitslip_error_32 => NLW_inst_bitslip_error_32_UNCONNECTED,
      bitslip_error_33 => NLW_inst_bitslip_error_33_UNCONNECTED,
      bitslip_error_34 => NLW_inst_bitslip_error_34_UNCONNECTED,
      bitslip_error_35 => NLW_inst_bitslip_error_35_UNCONNECTED,
      bitslip_error_36 => NLW_inst_bitslip_error_36_UNCONNECTED,
      bitslip_error_37 => NLW_inst_bitslip_error_37_UNCONNECTED,
      bitslip_error_38 => NLW_inst_bitslip_error_38_UNCONNECTED,
      bitslip_error_39 => NLW_inst_bitslip_error_39_UNCONNECTED,
      bitslip_error_4 => NLW_inst_bitslip_error_4_UNCONNECTED,
      bitslip_error_40 => NLW_inst_bitslip_error_40_UNCONNECTED,
      bitslip_error_41 => NLW_inst_bitslip_error_41_UNCONNECTED,
      bitslip_error_42 => NLW_inst_bitslip_error_42_UNCONNECTED,
      bitslip_error_43 => NLW_inst_bitslip_error_43_UNCONNECTED,
      bitslip_error_44 => NLW_inst_bitslip_error_44_UNCONNECTED,
      bitslip_error_45 => NLW_inst_bitslip_error_45_UNCONNECTED,
      bitslip_error_46 => NLW_inst_bitslip_error_46_UNCONNECTED,
      bitslip_error_47 => NLW_inst_bitslip_error_47_UNCONNECTED,
      bitslip_error_48 => NLW_inst_bitslip_error_48_UNCONNECTED,
      bitslip_error_49 => NLW_inst_bitslip_error_49_UNCONNECTED,
      bitslip_error_5 => NLW_inst_bitslip_error_5_UNCONNECTED,
      bitslip_error_50 => NLW_inst_bitslip_error_50_UNCONNECTED,
      bitslip_error_51 => NLW_inst_bitslip_error_51_UNCONNECTED,
      bitslip_error_6 => NLW_inst_bitslip_error_6_UNCONNECTED,
      bitslip_error_7 => NLW_inst_bitslip_error_7_UNCONNECTED,
      bitslip_error_8 => NLW_inst_bitslip_error_8_UNCONNECTED,
      bitslip_error_9 => NLW_inst_bitslip_error_9_UNCONNECTED,
      bs_rst_dphy_in => bs_rst_dphy_in,
      clk => clk,
      clk_from_ibuf => NLW_inst_clk_from_ibuf_UNCONNECTED,
      clk_n => '0',
      clk_p => '0',
      clk_rxn => clk_rxn,
      clk_rxp => clk_rxp,
      daddr(6 downto 0) => B"0000000",
      data_rxn0 => data_rxn0,
      data_rxn1 => data_rxn1,
      data_rxp0 => data_rxp0,
      data_rxp1 => data_rxp1,
      data_to_fabric_clk_rxn(7 downto 0) => data_to_fabric_clk_rxn(7 downto 0),
      data_to_fabric_clk_rxp(7 downto 0) => data_to_fabric_clk_rxp(7 downto 0),
      data_to_fabric_data_rxn0(7 downto 0) => data_to_fabric_data_rxn0(7 downto 0),
      data_to_fabric_data_rxn1(7 downto 0) => data_to_fabric_data_rxn1(7 downto 0),
      data_to_fabric_data_rxp0(7 downto 0) => data_to_fabric_data_rxp0(7 downto 0),
      data_to_fabric_data_rxp1(7 downto 0) => data_to_fabric_data_rxp1(7 downto 0),
      dclk => '0',
      den => '0',
      di(15 downto 0) => B"0000000000000000",
      dly_rdy_bsc0 => dly_rdy_bsc0,
      dly_rdy_bsc1 => NLW_inst_dly_rdy_bsc1_UNCONNECTED,
      dly_rdy_bsc2 => NLW_inst_dly_rdy_bsc2_UNCONNECTED,
      dly_rdy_bsc3 => NLW_inst_dly_rdy_bsc3_UNCONNECTED,
      dly_rdy_bsc4 => NLW_inst_dly_rdy_bsc4_UNCONNECTED,
      dly_rdy_bsc5 => NLW_inst_dly_rdy_bsc5_UNCONNECTED,
      dly_rdy_bsc6 => NLW_inst_dly_rdy_bsc6_UNCONNECTED,
      dly_rdy_bsc7 => NLW_inst_dly_rdy_bsc7_UNCONNECTED,
      do_out(15 downto 0) => NLW_inst_do_out_UNCONNECTED(15 downto 0),
      drdy => NLW_inst_drdy_UNCONNECTED,
      dwe => '0',
      en_vtc_bsc0 => en_vtc_bsc0,
      en_vtc_bsc1 => '0',
      en_vtc_bsc2 => '0',
      en_vtc_bsc3 => '0',
      en_vtc_bsc4 => '0',
      en_vtc_bsc5 => '0',
      en_vtc_bsc6 => '0',
      en_vtc_bsc7 => '0',
      fifo_empty_0 => fifo_empty_0,
      fifo_empty_1 => fifo_empty_1,
      fifo_empty_10 => NLW_inst_fifo_empty_10_UNCONNECTED,
      fifo_empty_11 => NLW_inst_fifo_empty_11_UNCONNECTED,
      fifo_empty_12 => NLW_inst_fifo_empty_12_UNCONNECTED,
      fifo_empty_13 => NLW_inst_fifo_empty_13_UNCONNECTED,
      fifo_empty_14 => NLW_inst_fifo_empty_14_UNCONNECTED,
      fifo_empty_15 => NLW_inst_fifo_empty_15_UNCONNECTED,
      fifo_empty_16 => NLW_inst_fifo_empty_16_UNCONNECTED,
      fifo_empty_17 => NLW_inst_fifo_empty_17_UNCONNECTED,
      fifo_empty_18 => NLW_inst_fifo_empty_18_UNCONNECTED,
      fifo_empty_19 => NLW_inst_fifo_empty_19_UNCONNECTED,
      fifo_empty_2 => fifo_empty_2,
      fifo_empty_20 => NLW_inst_fifo_empty_20_UNCONNECTED,
      fifo_empty_21 => NLW_inst_fifo_empty_21_UNCONNECTED,
      fifo_empty_22 => NLW_inst_fifo_empty_22_UNCONNECTED,
      fifo_empty_23 => NLW_inst_fifo_empty_23_UNCONNECTED,
      fifo_empty_24 => NLW_inst_fifo_empty_24_UNCONNECTED,
      fifo_empty_25 => NLW_inst_fifo_empty_25_UNCONNECTED,
      fifo_empty_26 => NLW_inst_fifo_empty_26_UNCONNECTED,
      fifo_empty_27 => NLW_inst_fifo_empty_27_UNCONNECTED,
      fifo_empty_28 => NLW_inst_fifo_empty_28_UNCONNECTED,
      fifo_empty_29 => NLW_inst_fifo_empty_29_UNCONNECTED,
      fifo_empty_3 => fifo_empty_3,
      fifo_empty_30 => NLW_inst_fifo_empty_30_UNCONNECTED,
      fifo_empty_31 => NLW_inst_fifo_empty_31_UNCONNECTED,
      fifo_empty_32 => NLW_inst_fifo_empty_32_UNCONNECTED,
      fifo_empty_33 => NLW_inst_fifo_empty_33_UNCONNECTED,
      fifo_empty_34 => NLW_inst_fifo_empty_34_UNCONNECTED,
      fifo_empty_35 => NLW_inst_fifo_empty_35_UNCONNECTED,
      fifo_empty_36 => NLW_inst_fifo_empty_36_UNCONNECTED,
      fifo_empty_37 => NLW_inst_fifo_empty_37_UNCONNECTED,
      fifo_empty_38 => NLW_inst_fifo_empty_38_UNCONNECTED,
      fifo_empty_39 => NLW_inst_fifo_empty_39_UNCONNECTED,
      fifo_empty_4 => fifo_empty_4,
      fifo_empty_40 => NLW_inst_fifo_empty_40_UNCONNECTED,
      fifo_empty_41 => NLW_inst_fifo_empty_41_UNCONNECTED,
      fifo_empty_42 => NLW_inst_fifo_empty_42_UNCONNECTED,
      fifo_empty_43 => NLW_inst_fifo_empty_43_UNCONNECTED,
      fifo_empty_44 => NLW_inst_fifo_empty_44_UNCONNECTED,
      fifo_empty_45 => NLW_inst_fifo_empty_45_UNCONNECTED,
      fifo_empty_46 => NLW_inst_fifo_empty_46_UNCONNECTED,
      fifo_empty_47 => NLW_inst_fifo_empty_47_UNCONNECTED,
      fifo_empty_48 => NLW_inst_fifo_empty_48_UNCONNECTED,
      fifo_empty_49 => NLW_inst_fifo_empty_49_UNCONNECTED,
      fifo_empty_5 => fifo_empty_5,
      fifo_empty_50 => NLW_inst_fifo_empty_50_UNCONNECTED,
      fifo_empty_51 => NLW_inst_fifo_empty_51_UNCONNECTED,
      fifo_empty_6 => NLW_inst_fifo_empty_6_UNCONNECTED,
      fifo_empty_7 => NLW_inst_fifo_empty_7_UNCONNECTED,
      fifo_empty_8 => NLW_inst_fifo_empty_8_UNCONNECTED,
      fifo_empty_9 => NLW_inst_fifo_empty_9_UNCONNECTED,
      fifo_rd_clk_0 => fifo_rd_clk_0,
      fifo_rd_clk_1 => fifo_rd_clk_1,
      fifo_rd_clk_10 => '0',
      fifo_rd_clk_11 => '0',
      fifo_rd_clk_12 => '0',
      fifo_rd_clk_13 => '0',
      fifo_rd_clk_14 => '0',
      fifo_rd_clk_15 => '0',
      fifo_rd_clk_16 => '0',
      fifo_rd_clk_17 => '0',
      fifo_rd_clk_18 => '0',
      fifo_rd_clk_19 => '0',
      fifo_rd_clk_2 => fifo_rd_clk_2,
      fifo_rd_clk_20 => '0',
      fifo_rd_clk_21 => '0',
      fifo_rd_clk_22 => '0',
      fifo_rd_clk_23 => '0',
      fifo_rd_clk_24 => '0',
      fifo_rd_clk_25 => '0',
      fifo_rd_clk_26 => '0',
      fifo_rd_clk_27 => '0',
      fifo_rd_clk_28 => '0',
      fifo_rd_clk_29 => '0',
      fifo_rd_clk_3 => fifo_rd_clk_3,
      fifo_rd_clk_30 => '0',
      fifo_rd_clk_31 => '0',
      fifo_rd_clk_32 => '0',
      fifo_rd_clk_33 => '0',
      fifo_rd_clk_34 => '0',
      fifo_rd_clk_35 => '0',
      fifo_rd_clk_36 => '0',
      fifo_rd_clk_37 => '0',
      fifo_rd_clk_38 => '0',
      fifo_rd_clk_39 => '0',
      fifo_rd_clk_4 => fifo_rd_clk_4,
      fifo_rd_clk_40 => '0',
      fifo_rd_clk_41 => '0',
      fifo_rd_clk_42 => '0',
      fifo_rd_clk_43 => '0',
      fifo_rd_clk_44 => '0',
      fifo_rd_clk_45 => '0',
      fifo_rd_clk_46 => '0',
      fifo_rd_clk_47 => '0',
      fifo_rd_clk_48 => '0',
      fifo_rd_clk_49 => '0',
      fifo_rd_clk_5 => fifo_rd_clk_5,
      fifo_rd_clk_50 => '0',
      fifo_rd_clk_51 => '0',
      fifo_rd_clk_6 => '0',
      fifo_rd_clk_7 => '0',
      fifo_rd_clk_8 => '0',
      fifo_rd_clk_9 => '0',
      fifo_rd_data_valid => NLW_inst_fifo_rd_data_valid_UNCONNECTED,
      fifo_rd_en_0 => fifo_rd_en_0,
      fifo_rd_en_1 => fifo_rd_en_1,
      fifo_rd_en_10 => '0',
      fifo_rd_en_11 => '0',
      fifo_rd_en_12 => '0',
      fifo_rd_en_13 => '0',
      fifo_rd_en_14 => '0',
      fifo_rd_en_15 => '0',
      fifo_rd_en_16 => '0',
      fifo_rd_en_17 => '0',
      fifo_rd_en_18 => '0',
      fifo_rd_en_19 => '0',
      fifo_rd_en_2 => fifo_rd_en_2,
      fifo_rd_en_20 => '0',
      fifo_rd_en_21 => '0',
      fifo_rd_en_22 => '0',
      fifo_rd_en_23 => '0',
      fifo_rd_en_24 => '0',
      fifo_rd_en_25 => '0',
      fifo_rd_en_26 => '0',
      fifo_rd_en_27 => '0',
      fifo_rd_en_28 => '0',
      fifo_rd_en_29 => '0',
      fifo_rd_en_3 => fifo_rd_en_3,
      fifo_rd_en_30 => '0',
      fifo_rd_en_31 => '0',
      fifo_rd_en_32 => '0',
      fifo_rd_en_33 => '0',
      fifo_rd_en_34 => '0',
      fifo_rd_en_35 => '0',
      fifo_rd_en_36 => '0',
      fifo_rd_en_37 => '0',
      fifo_rd_en_38 => '0',
      fifo_rd_en_39 => '0',
      fifo_rd_en_4 => fifo_rd_en_4,
      fifo_rd_en_40 => '0',
      fifo_rd_en_41 => '0',
      fifo_rd_en_42 => '0',
      fifo_rd_en_43 => '0',
      fifo_rd_en_44 => '0',
      fifo_rd_en_45 => '0',
      fifo_rd_en_46 => '0',
      fifo_rd_en_47 => '0',
      fifo_rd_en_48 => '0',
      fifo_rd_en_49 => '0',
      fifo_rd_en_5 => fifo_rd_en_5,
      fifo_rd_en_50 => '0',
      fifo_rd_en_51 => '0',
      fifo_rd_en_6 => '0',
      fifo_rd_en_7 => '0',
      fifo_rd_en_8 => '0',
      fifo_rd_en_9 => '0',
      fifo_wr_clk_0 => fifo_wr_clk_0,
      fifo_wr_clk_13 => NLW_inst_fifo_wr_clk_13_UNCONNECTED,
      fifo_wr_clk_19 => NLW_inst_fifo_wr_clk_19_UNCONNECTED,
      fifo_wr_clk_26 => NLW_inst_fifo_wr_clk_26_UNCONNECTED,
      fifo_wr_clk_32 => NLW_inst_fifo_wr_clk_32_UNCONNECTED,
      fifo_wr_clk_39 => NLW_inst_fifo_wr_clk_39_UNCONNECTED,
      fifo_wr_clk_45 => NLW_inst_fifo_wr_clk_45_UNCONNECTED,
      fifo_wr_clk_6 => NLW_inst_fifo_wr_clk_6_UNCONNECTED,
      hs_rx_disable(2 downto 0) => hs_rx_disable(2 downto 0),
      intf_rdy => NLW_inst_intf_rdy_UNCONNECTED,
      lp_rx_disable(2 downto 0) => lp_rx_disable(2 downto 0),
      lp_rx_o_n(2 downto 0) => lp_rx_o_n(2 downto 0),
      lp_rx_o_p(2 downto 0) => lp_rx_o_p(2 downto 0),
      lptx_i_n(2 downto 0) => B"000",
      lptx_i_p(2 downto 0) => B"000",
      lptx_t(2 downto 0) => B"000",
      multi_intf_lock_in => '0',
      phy_rden_bsc0(3 downto 0) => B"0000",
      phy_rden_bsc1(3 downto 0) => B"0000",
      phy_rden_bsc2(3 downto 0) => B"0000",
      phy_rden_bsc3(3 downto 0) => B"0000",
      phy_rden_bsc4(3 downto 0) => B"0000",
      phy_rden_bsc5(3 downto 0) => B"0000",
      phy_rden_bsc6(3 downto 0) => B"0000",
      phy_rden_bsc7(3 downto 0) => B"0000",
      pll0_clkout0 => pll0_clkout0,
      pll0_clkout1 => NLW_inst_pll0_clkout1_UNCONNECTED,
      pll0_locked => pll0_locked,
      pll1_clkout0 => NLW_inst_pll1_clkout0_UNCONNECTED,
      pll1_locked => NLW_inst_pll1_locked_UNCONNECTED,
      riu_addr_bg0(5 downto 0) => B"000000",
      riu_addr_bg0_bs0(5 downto 0) => B"000000",
      riu_addr_bg0_bs1(5 downto 0) => B"000000",
      riu_addr_bg1(5 downto 0) => B"000000",
      riu_addr_bg1_bs2(5 downto 0) => B"000000",
      riu_addr_bg1_bs3(5 downto 0) => B"000000",
      riu_addr_bg2(5 downto 0) => B"000000",
      riu_addr_bg2_bs4(5 downto 0) => B"000000",
      riu_addr_bg2_bs5(5 downto 0) => B"000000",
      riu_addr_bg3(5 downto 0) => B"000000",
      riu_addr_bg3_bs6(5 downto 0) => B"000000",
      riu_addr_bg3_bs7(5 downto 0) => B"000000",
      riu_clk => riu_clk,
      riu_nibble_sel_bg0(1 downto 0) => B"00",
      riu_nibble_sel_bg0_bs0 => '0',
      riu_nibble_sel_bg0_bs1 => '0',
      riu_nibble_sel_bg1(1 downto 0) => B"00",
      riu_nibble_sel_bg1_bs2 => '0',
      riu_nibble_sel_bg1_bs3 => '0',
      riu_nibble_sel_bg2(1 downto 0) => B"00",
      riu_nibble_sel_bg2_bs4 => '0',
      riu_nibble_sel_bg2_bs5 => '0',
      riu_nibble_sel_bg3(1 downto 0) => B"00",
      riu_nibble_sel_bg3_bs6 => '0',
      riu_nibble_sel_bg3_bs7 => '0',
      riu_rd_data_bg0(15 downto 0) => NLW_inst_riu_rd_data_bg0_UNCONNECTED(15 downto 0),
      riu_rd_data_bg0_bs0(15 downto 0) => NLW_inst_riu_rd_data_bg0_bs0_UNCONNECTED(15 downto 0),
      riu_rd_data_bg0_bs1(15 downto 0) => NLW_inst_riu_rd_data_bg0_bs1_UNCONNECTED(15 downto 0),
      riu_rd_data_bg1(15 downto 0) => NLW_inst_riu_rd_data_bg1_UNCONNECTED(15 downto 0),
      riu_rd_data_bg1_bs2(15 downto 0) => NLW_inst_riu_rd_data_bg1_bs2_UNCONNECTED(15 downto 0),
      riu_rd_data_bg1_bs3(15 downto 0) => NLW_inst_riu_rd_data_bg1_bs3_UNCONNECTED(15 downto 0),
      riu_rd_data_bg2(15 downto 0) => NLW_inst_riu_rd_data_bg2_UNCONNECTED(15 downto 0),
      riu_rd_data_bg2_bs4(15 downto 0) => NLW_inst_riu_rd_data_bg2_bs4_UNCONNECTED(15 downto 0),
      riu_rd_data_bg2_bs5(15 downto 0) => NLW_inst_riu_rd_data_bg2_bs5_UNCONNECTED(15 downto 0),
      riu_rd_data_bg3(15 downto 0) => NLW_inst_riu_rd_data_bg3_UNCONNECTED(15 downto 0),
      riu_rd_data_bg3_bs6(15 downto 0) => NLW_inst_riu_rd_data_bg3_bs6_UNCONNECTED(15 downto 0),
      riu_rd_data_bg3_bs7(15 downto 0) => NLW_inst_riu_rd_data_bg3_bs7_UNCONNECTED(15 downto 0),
      riu_valid_bg0 => NLW_inst_riu_valid_bg0_UNCONNECTED,
      riu_valid_bg0_bs0 => NLW_inst_riu_valid_bg0_bs0_UNCONNECTED,
      riu_valid_bg0_bs1 => NLW_inst_riu_valid_bg0_bs1_UNCONNECTED,
      riu_valid_bg1 => NLW_inst_riu_valid_bg1_UNCONNECTED,
      riu_valid_bg1_bs2 => NLW_inst_riu_valid_bg1_bs2_UNCONNECTED,
      riu_valid_bg1_bs3 => NLW_inst_riu_valid_bg1_bs3_UNCONNECTED,
      riu_valid_bg2 => NLW_inst_riu_valid_bg2_UNCONNECTED,
      riu_valid_bg2_bs4 => NLW_inst_riu_valid_bg2_bs4_UNCONNECTED,
      riu_valid_bg2_bs5 => NLW_inst_riu_valid_bg2_bs5_UNCONNECTED,
      riu_valid_bg3 => NLW_inst_riu_valid_bg3_UNCONNECTED,
      riu_valid_bg3_bs6 => NLW_inst_riu_valid_bg3_bs6_UNCONNECTED,
      riu_valid_bg3_bs7 => NLW_inst_riu_valid_bg3_bs7_UNCONNECTED,
      riu_wr_data_bg0(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg0_bs0(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg0_bs1(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg1(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg1_bs2(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg1_bs3(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg2(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg2_bs4(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg2_bs5(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg3(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg3_bs6(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg3_bs7(15 downto 0) => B"0000000000000000",
      riu_wr_en_bg0 => '0',
      riu_wr_en_bg0_bs0 => '0',
      riu_wr_en_bg0_bs1 => '0',
      riu_wr_en_bg1 => '0',
      riu_wr_en_bg1_bs2 => '0',
      riu_wr_en_bg1_bs3 => '0',
      riu_wr_en_bg2 => '0',
      riu_wr_en_bg2_bs4 => '0',
      riu_wr_en_bg2_bs5 => '0',
      riu_wr_en_bg3 => '0',
      riu_wr_en_bg3_bs6 => '0',
      riu_wr_en_bg3_bs7 => '0',
      rst => rst,
      rst_seq_done => rst_seq_done,
      rx_bitslip_sync_done => NLW_inst_rx_bitslip_sync_done_UNCONNECTED,
      rx_ce_0 => '0',
      rx_ce_1 => '0',
      rx_ce_10 => '0',
      rx_ce_11 => '0',
      rx_ce_12 => '0',
      rx_ce_13 => '0',
      rx_ce_14 => '0',
      rx_ce_15 => '0',
      rx_ce_16 => '0',
      rx_ce_17 => '0',
      rx_ce_18 => '0',
      rx_ce_19 => '0',
      rx_ce_2 => '0',
      rx_ce_20 => '0',
      rx_ce_21 => '0',
      rx_ce_22 => '0',
      rx_ce_23 => '0',
      rx_ce_24 => '0',
      rx_ce_25 => '0',
      rx_ce_26 => '0',
      rx_ce_27 => '0',
      rx_ce_28 => '0',
      rx_ce_29 => '0',
      rx_ce_3 => '0',
      rx_ce_30 => '0',
      rx_ce_31 => '0',
      rx_ce_32 => '0',
      rx_ce_33 => '0',
      rx_ce_34 => '0',
      rx_ce_35 => '0',
      rx_ce_36 => '0',
      rx_ce_37 => '0',
      rx_ce_38 => '0',
      rx_ce_39 => '0',
      rx_ce_4 => '0',
      rx_ce_40 => '0',
      rx_ce_41 => '0',
      rx_ce_42 => '0',
      rx_ce_43 => '0',
      rx_ce_44 => '0',
      rx_ce_45 => '0',
      rx_ce_46 => '0',
      rx_ce_47 => '0',
      rx_ce_48 => '0',
      rx_ce_49 => '0',
      rx_ce_5 => '0',
      rx_ce_50 => '0',
      rx_ce_51 => '0',
      rx_ce_6 => '0',
      rx_ce_7 => '0',
      rx_ce_8 => '0',
      rx_ce_9 => '0',
      rx_ce_ext_0 => '0',
      rx_ce_ext_1 => '0',
      rx_ce_ext_10 => '0',
      rx_ce_ext_11 => '0',
      rx_ce_ext_12 => '0',
      rx_ce_ext_13 => '0',
      rx_ce_ext_14 => '0',
      rx_ce_ext_15 => '0',
      rx_ce_ext_16 => '0',
      rx_ce_ext_17 => '0',
      rx_ce_ext_18 => '0',
      rx_ce_ext_19 => '0',
      rx_ce_ext_2 => '0',
      rx_ce_ext_20 => '0',
      rx_ce_ext_21 => '0',
      rx_ce_ext_22 => '0',
      rx_ce_ext_23 => '0',
      rx_ce_ext_24 => '0',
      rx_ce_ext_25 => '0',
      rx_ce_ext_26 => '0',
      rx_ce_ext_27 => '0',
      rx_ce_ext_28 => '0',
      rx_ce_ext_29 => '0',
      rx_ce_ext_3 => '0',
      rx_ce_ext_30 => '0',
      rx_ce_ext_31 => '0',
      rx_ce_ext_32 => '0',
      rx_ce_ext_33 => '0',
      rx_ce_ext_34 => '0',
      rx_ce_ext_35 => '0',
      rx_ce_ext_36 => '0',
      rx_ce_ext_37 => '0',
      rx_ce_ext_38 => '0',
      rx_ce_ext_39 => '0',
      rx_ce_ext_4 => '0',
      rx_ce_ext_40 => '0',
      rx_ce_ext_41 => '0',
      rx_ce_ext_42 => '0',
      rx_ce_ext_43 => '0',
      rx_ce_ext_44 => '0',
      rx_ce_ext_45 => '0',
      rx_ce_ext_46 => '0',
      rx_ce_ext_47 => '0',
      rx_ce_ext_48 => '0',
      rx_ce_ext_49 => '0',
      rx_ce_ext_5 => '0',
      rx_ce_ext_50 => '0',
      rx_ce_ext_51 => '0',
      rx_ce_ext_6 => '0',
      rx_ce_ext_7 => '0',
      rx_ce_ext_8 => '0',
      rx_ce_ext_9 => '0',
      rx_clk => '0',
      rx_cntvaluein_0(8 downto 0) => B"000000000",
      rx_cntvaluein_1(8 downto 0) => B"000000000",
      rx_cntvaluein_10(8 downto 0) => B"000000000",
      rx_cntvaluein_11(8 downto 0) => B"000000000",
      rx_cntvaluein_12(8 downto 0) => B"000000000",
      rx_cntvaluein_13(8 downto 0) => B"000000000",
      rx_cntvaluein_14(8 downto 0) => B"000000000",
      rx_cntvaluein_15(8 downto 0) => B"000000000",
      rx_cntvaluein_16(8 downto 0) => B"000000000",
      rx_cntvaluein_17(8 downto 0) => B"000000000",
      rx_cntvaluein_18(8 downto 0) => B"000000000",
      rx_cntvaluein_19(8 downto 0) => B"000000000",
      rx_cntvaluein_2(8 downto 0) => B"000000000",
      rx_cntvaluein_20(8 downto 0) => B"000000000",
      rx_cntvaluein_21(8 downto 0) => B"000000000",
      rx_cntvaluein_22(8 downto 0) => B"000000000",
      rx_cntvaluein_23(8 downto 0) => B"000000000",
      rx_cntvaluein_24(8 downto 0) => B"000000000",
      rx_cntvaluein_25(8 downto 0) => B"000000000",
      rx_cntvaluein_26(8 downto 0) => B"000000000",
      rx_cntvaluein_27(8 downto 0) => B"000000000",
      rx_cntvaluein_28(8 downto 0) => B"000000000",
      rx_cntvaluein_29(8 downto 0) => B"000000000",
      rx_cntvaluein_3(8 downto 0) => B"000000000",
      rx_cntvaluein_30(8 downto 0) => B"000000000",
      rx_cntvaluein_31(8 downto 0) => B"000000000",
      rx_cntvaluein_32(8 downto 0) => B"000000000",
      rx_cntvaluein_33(8 downto 0) => B"000000000",
      rx_cntvaluein_34(8 downto 0) => B"000000000",
      rx_cntvaluein_35(8 downto 0) => B"000000000",
      rx_cntvaluein_36(8 downto 0) => B"000000000",
      rx_cntvaluein_37(8 downto 0) => B"000000000",
      rx_cntvaluein_38(8 downto 0) => B"000000000",
      rx_cntvaluein_39(8 downto 0) => B"000000000",
      rx_cntvaluein_4(8 downto 0) => B"000000000",
      rx_cntvaluein_40(8 downto 0) => B"000000000",
      rx_cntvaluein_41(8 downto 0) => B"000000000",
      rx_cntvaluein_42(8 downto 0) => B"000000000",
      rx_cntvaluein_43(8 downto 0) => B"000000000",
      rx_cntvaluein_44(8 downto 0) => B"000000000",
      rx_cntvaluein_45(8 downto 0) => B"000000000",
      rx_cntvaluein_46(8 downto 0) => B"000000000",
      rx_cntvaluein_47(8 downto 0) => B"000000000",
      rx_cntvaluein_48(8 downto 0) => B"000000000",
      rx_cntvaluein_49(8 downto 0) => B"000000000",
      rx_cntvaluein_5(8 downto 0) => B"000000000",
      rx_cntvaluein_50(8 downto 0) => B"000000000",
      rx_cntvaluein_51(8 downto 0) => B"000000000",
      rx_cntvaluein_6(8 downto 0) => B"000000000",
      rx_cntvaluein_7(8 downto 0) => B"000000000",
      rx_cntvaluein_8(8 downto 0) => B"000000000",
      rx_cntvaluein_9(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_0(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_1(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_10(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_11(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_12(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_13(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_14(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_15(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_16(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_17(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_18(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_19(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_2(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_20(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_21(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_22(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_23(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_24(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_25(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_26(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_27(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_28(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_29(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_3(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_30(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_31(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_32(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_33(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_34(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_35(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_36(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_37(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_38(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_39(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_4(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_40(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_41(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_42(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_43(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_44(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_45(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_46(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_47(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_48(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_49(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_5(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_50(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_51(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_6(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_7(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_8(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_9(8 downto 0) => B"000000000",
      rx_cntvalueout_0(8 downto 0) => NLW_inst_rx_cntvalueout_0_UNCONNECTED(8 downto 0),
      rx_cntvalueout_1(8 downto 0) => NLW_inst_rx_cntvalueout_1_UNCONNECTED(8 downto 0),
      rx_cntvalueout_10(8 downto 0) => NLW_inst_rx_cntvalueout_10_UNCONNECTED(8 downto 0),
      rx_cntvalueout_11(8 downto 0) => NLW_inst_rx_cntvalueout_11_UNCONNECTED(8 downto 0),
      rx_cntvalueout_12(8 downto 0) => NLW_inst_rx_cntvalueout_12_UNCONNECTED(8 downto 0),
      rx_cntvalueout_13(8 downto 0) => NLW_inst_rx_cntvalueout_13_UNCONNECTED(8 downto 0),
      rx_cntvalueout_14(8 downto 0) => NLW_inst_rx_cntvalueout_14_UNCONNECTED(8 downto 0),
      rx_cntvalueout_15(8 downto 0) => NLW_inst_rx_cntvalueout_15_UNCONNECTED(8 downto 0),
      rx_cntvalueout_16(8 downto 0) => NLW_inst_rx_cntvalueout_16_UNCONNECTED(8 downto 0),
      rx_cntvalueout_17(8 downto 0) => NLW_inst_rx_cntvalueout_17_UNCONNECTED(8 downto 0),
      rx_cntvalueout_18(8 downto 0) => NLW_inst_rx_cntvalueout_18_UNCONNECTED(8 downto 0),
      rx_cntvalueout_19(8 downto 0) => NLW_inst_rx_cntvalueout_19_UNCONNECTED(8 downto 0),
      rx_cntvalueout_2(8 downto 0) => NLW_inst_rx_cntvalueout_2_UNCONNECTED(8 downto 0),
      rx_cntvalueout_20(8 downto 0) => NLW_inst_rx_cntvalueout_20_UNCONNECTED(8 downto 0),
      rx_cntvalueout_21(8 downto 0) => NLW_inst_rx_cntvalueout_21_UNCONNECTED(8 downto 0),
      rx_cntvalueout_22(8 downto 0) => NLW_inst_rx_cntvalueout_22_UNCONNECTED(8 downto 0),
      rx_cntvalueout_23(8 downto 0) => NLW_inst_rx_cntvalueout_23_UNCONNECTED(8 downto 0),
      rx_cntvalueout_24(8 downto 0) => NLW_inst_rx_cntvalueout_24_UNCONNECTED(8 downto 0),
      rx_cntvalueout_25(8 downto 0) => NLW_inst_rx_cntvalueout_25_UNCONNECTED(8 downto 0),
      rx_cntvalueout_26(8 downto 0) => NLW_inst_rx_cntvalueout_26_UNCONNECTED(8 downto 0),
      rx_cntvalueout_27(8 downto 0) => NLW_inst_rx_cntvalueout_27_UNCONNECTED(8 downto 0),
      rx_cntvalueout_28(8 downto 0) => NLW_inst_rx_cntvalueout_28_UNCONNECTED(8 downto 0),
      rx_cntvalueout_29(8 downto 0) => NLW_inst_rx_cntvalueout_29_UNCONNECTED(8 downto 0),
      rx_cntvalueout_3(8 downto 0) => NLW_inst_rx_cntvalueout_3_UNCONNECTED(8 downto 0),
      rx_cntvalueout_30(8 downto 0) => NLW_inst_rx_cntvalueout_30_UNCONNECTED(8 downto 0),
      rx_cntvalueout_31(8 downto 0) => NLW_inst_rx_cntvalueout_31_UNCONNECTED(8 downto 0),
      rx_cntvalueout_32(8 downto 0) => NLW_inst_rx_cntvalueout_32_UNCONNECTED(8 downto 0),
      rx_cntvalueout_33(8 downto 0) => NLW_inst_rx_cntvalueout_33_UNCONNECTED(8 downto 0),
      rx_cntvalueout_34(8 downto 0) => NLW_inst_rx_cntvalueout_34_UNCONNECTED(8 downto 0),
      rx_cntvalueout_35(8 downto 0) => NLW_inst_rx_cntvalueout_35_UNCONNECTED(8 downto 0),
      rx_cntvalueout_36(8 downto 0) => NLW_inst_rx_cntvalueout_36_UNCONNECTED(8 downto 0),
      rx_cntvalueout_37(8 downto 0) => NLW_inst_rx_cntvalueout_37_UNCONNECTED(8 downto 0),
      rx_cntvalueout_38(8 downto 0) => NLW_inst_rx_cntvalueout_38_UNCONNECTED(8 downto 0),
      rx_cntvalueout_39(8 downto 0) => NLW_inst_rx_cntvalueout_39_UNCONNECTED(8 downto 0),
      rx_cntvalueout_4(8 downto 0) => NLW_inst_rx_cntvalueout_4_UNCONNECTED(8 downto 0),
      rx_cntvalueout_40(8 downto 0) => NLW_inst_rx_cntvalueout_40_UNCONNECTED(8 downto 0),
      rx_cntvalueout_41(8 downto 0) => NLW_inst_rx_cntvalueout_41_UNCONNECTED(8 downto 0),
      rx_cntvalueout_42(8 downto 0) => NLW_inst_rx_cntvalueout_42_UNCONNECTED(8 downto 0),
      rx_cntvalueout_43(8 downto 0) => NLW_inst_rx_cntvalueout_43_UNCONNECTED(8 downto 0),
      rx_cntvalueout_44(8 downto 0) => NLW_inst_rx_cntvalueout_44_UNCONNECTED(8 downto 0),
      rx_cntvalueout_45(8 downto 0) => NLW_inst_rx_cntvalueout_45_UNCONNECTED(8 downto 0),
      rx_cntvalueout_46(8 downto 0) => NLW_inst_rx_cntvalueout_46_UNCONNECTED(8 downto 0),
      rx_cntvalueout_47(8 downto 0) => NLW_inst_rx_cntvalueout_47_UNCONNECTED(8 downto 0),
      rx_cntvalueout_48(8 downto 0) => NLW_inst_rx_cntvalueout_48_UNCONNECTED(8 downto 0),
      rx_cntvalueout_49(8 downto 0) => NLW_inst_rx_cntvalueout_49_UNCONNECTED(8 downto 0),
      rx_cntvalueout_5(8 downto 0) => NLW_inst_rx_cntvalueout_5_UNCONNECTED(8 downto 0),
      rx_cntvalueout_50(8 downto 0) => NLW_inst_rx_cntvalueout_50_UNCONNECTED(8 downto 0),
      rx_cntvalueout_51(8 downto 0) => NLW_inst_rx_cntvalueout_51_UNCONNECTED(8 downto 0),
      rx_cntvalueout_6(8 downto 0) => NLW_inst_rx_cntvalueout_6_UNCONNECTED(8 downto 0),
      rx_cntvalueout_7(8 downto 0) => NLW_inst_rx_cntvalueout_7_UNCONNECTED(8 downto 0),
      rx_cntvalueout_8(8 downto 0) => NLW_inst_rx_cntvalueout_8_UNCONNECTED(8 downto 0),
      rx_cntvalueout_9(8 downto 0) => NLW_inst_rx_cntvalueout_9_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_0(8 downto 0) => NLW_inst_rx_cntvalueout_ext_0_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_1(8 downto 0) => NLW_inst_rx_cntvalueout_ext_1_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_10(8 downto 0) => NLW_inst_rx_cntvalueout_ext_10_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_11(8 downto 0) => NLW_inst_rx_cntvalueout_ext_11_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_12(8 downto 0) => NLW_inst_rx_cntvalueout_ext_12_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_13(8 downto 0) => NLW_inst_rx_cntvalueout_ext_13_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_14(8 downto 0) => NLW_inst_rx_cntvalueout_ext_14_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_15(8 downto 0) => NLW_inst_rx_cntvalueout_ext_15_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_16(8 downto 0) => NLW_inst_rx_cntvalueout_ext_16_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_17(8 downto 0) => NLW_inst_rx_cntvalueout_ext_17_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_18(8 downto 0) => NLW_inst_rx_cntvalueout_ext_18_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_19(8 downto 0) => NLW_inst_rx_cntvalueout_ext_19_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_2(8 downto 0) => NLW_inst_rx_cntvalueout_ext_2_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_20(8 downto 0) => NLW_inst_rx_cntvalueout_ext_20_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_21(8 downto 0) => NLW_inst_rx_cntvalueout_ext_21_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_22(8 downto 0) => NLW_inst_rx_cntvalueout_ext_22_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_23(8 downto 0) => NLW_inst_rx_cntvalueout_ext_23_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_24(8 downto 0) => NLW_inst_rx_cntvalueout_ext_24_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_25(8 downto 0) => NLW_inst_rx_cntvalueout_ext_25_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_26(8 downto 0) => NLW_inst_rx_cntvalueout_ext_26_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_27(8 downto 0) => NLW_inst_rx_cntvalueout_ext_27_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_28(8 downto 0) => NLW_inst_rx_cntvalueout_ext_28_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_29(8 downto 0) => NLW_inst_rx_cntvalueout_ext_29_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_3(8 downto 0) => NLW_inst_rx_cntvalueout_ext_3_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_30(8 downto 0) => NLW_inst_rx_cntvalueout_ext_30_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_31(8 downto 0) => NLW_inst_rx_cntvalueout_ext_31_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_32(8 downto 0) => NLW_inst_rx_cntvalueout_ext_32_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_33(8 downto 0) => NLW_inst_rx_cntvalueout_ext_33_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_34(8 downto 0) => NLW_inst_rx_cntvalueout_ext_34_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_35(8 downto 0) => NLW_inst_rx_cntvalueout_ext_35_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_36(8 downto 0) => NLW_inst_rx_cntvalueout_ext_36_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_37(8 downto 0) => NLW_inst_rx_cntvalueout_ext_37_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_38(8 downto 0) => NLW_inst_rx_cntvalueout_ext_38_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_39(8 downto 0) => NLW_inst_rx_cntvalueout_ext_39_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_4(8 downto 0) => NLW_inst_rx_cntvalueout_ext_4_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_40(8 downto 0) => NLW_inst_rx_cntvalueout_ext_40_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_41(8 downto 0) => NLW_inst_rx_cntvalueout_ext_41_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_42(8 downto 0) => NLW_inst_rx_cntvalueout_ext_42_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_43(8 downto 0) => NLW_inst_rx_cntvalueout_ext_43_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_44(8 downto 0) => NLW_inst_rx_cntvalueout_ext_44_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_45(8 downto 0) => NLW_inst_rx_cntvalueout_ext_45_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_46(8 downto 0) => NLW_inst_rx_cntvalueout_ext_46_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_47(8 downto 0) => NLW_inst_rx_cntvalueout_ext_47_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_48(8 downto 0) => NLW_inst_rx_cntvalueout_ext_48_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_49(8 downto 0) => NLW_inst_rx_cntvalueout_ext_49_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_5(8 downto 0) => NLW_inst_rx_cntvalueout_ext_5_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_50(8 downto 0) => NLW_inst_rx_cntvalueout_ext_50_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_51(8 downto 0) => NLW_inst_rx_cntvalueout_ext_51_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_6(8 downto 0) => NLW_inst_rx_cntvalueout_ext_6_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_7(8 downto 0) => NLW_inst_rx_cntvalueout_ext_7_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_8(8 downto 0) => NLW_inst_rx_cntvalueout_ext_8_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_9(8 downto 0) => NLW_inst_rx_cntvalueout_ext_9_UNCONNECTED(8 downto 0),
      rx_en_vtc_0 => '0',
      rx_en_vtc_1 => '0',
      rx_en_vtc_10 => '0',
      rx_en_vtc_11 => '0',
      rx_en_vtc_12 => '0',
      rx_en_vtc_13 => '0',
      rx_en_vtc_14 => '0',
      rx_en_vtc_15 => '0',
      rx_en_vtc_16 => '0',
      rx_en_vtc_17 => '0',
      rx_en_vtc_18 => '0',
      rx_en_vtc_19 => '0',
      rx_en_vtc_2 => '0',
      rx_en_vtc_20 => '0',
      rx_en_vtc_21 => '0',
      rx_en_vtc_22 => '0',
      rx_en_vtc_23 => '0',
      rx_en_vtc_24 => '0',
      rx_en_vtc_25 => '0',
      rx_en_vtc_26 => '0',
      rx_en_vtc_27 => '0',
      rx_en_vtc_28 => '0',
      rx_en_vtc_29 => '0',
      rx_en_vtc_3 => '0',
      rx_en_vtc_30 => '0',
      rx_en_vtc_31 => '0',
      rx_en_vtc_32 => '0',
      rx_en_vtc_33 => '0',
      rx_en_vtc_34 => '0',
      rx_en_vtc_35 => '0',
      rx_en_vtc_36 => '0',
      rx_en_vtc_37 => '0',
      rx_en_vtc_38 => '0',
      rx_en_vtc_39 => '0',
      rx_en_vtc_4 => '0',
      rx_en_vtc_40 => '0',
      rx_en_vtc_41 => '0',
      rx_en_vtc_42 => '0',
      rx_en_vtc_43 => '0',
      rx_en_vtc_44 => '0',
      rx_en_vtc_45 => '0',
      rx_en_vtc_46 => '0',
      rx_en_vtc_47 => '0',
      rx_en_vtc_48 => '0',
      rx_en_vtc_49 => '0',
      rx_en_vtc_5 => '0',
      rx_en_vtc_50 => '0',
      rx_en_vtc_51 => '0',
      rx_en_vtc_6 => '0',
      rx_en_vtc_7 => '0',
      rx_en_vtc_8 => '0',
      rx_en_vtc_9 => '0',
      rx_en_vtc_ext_0 => '0',
      rx_en_vtc_ext_1 => '0',
      rx_en_vtc_ext_10 => '0',
      rx_en_vtc_ext_11 => '0',
      rx_en_vtc_ext_12 => '0',
      rx_en_vtc_ext_13 => '0',
      rx_en_vtc_ext_14 => '0',
      rx_en_vtc_ext_15 => '0',
      rx_en_vtc_ext_16 => '0',
      rx_en_vtc_ext_17 => '0',
      rx_en_vtc_ext_18 => '0',
      rx_en_vtc_ext_19 => '0',
      rx_en_vtc_ext_2 => '0',
      rx_en_vtc_ext_20 => '0',
      rx_en_vtc_ext_21 => '0',
      rx_en_vtc_ext_22 => '0',
      rx_en_vtc_ext_23 => '0',
      rx_en_vtc_ext_24 => '0',
      rx_en_vtc_ext_25 => '0',
      rx_en_vtc_ext_26 => '0',
      rx_en_vtc_ext_27 => '0',
      rx_en_vtc_ext_28 => '0',
      rx_en_vtc_ext_29 => '0',
      rx_en_vtc_ext_3 => '0',
      rx_en_vtc_ext_30 => '0',
      rx_en_vtc_ext_31 => '0',
      rx_en_vtc_ext_32 => '0',
      rx_en_vtc_ext_33 => '0',
      rx_en_vtc_ext_34 => '0',
      rx_en_vtc_ext_35 => '0',
      rx_en_vtc_ext_36 => '0',
      rx_en_vtc_ext_37 => '0',
      rx_en_vtc_ext_38 => '0',
      rx_en_vtc_ext_39 => '0',
      rx_en_vtc_ext_4 => '0',
      rx_en_vtc_ext_40 => '0',
      rx_en_vtc_ext_41 => '0',
      rx_en_vtc_ext_42 => '0',
      rx_en_vtc_ext_43 => '0',
      rx_en_vtc_ext_44 => '0',
      rx_en_vtc_ext_45 => '0',
      rx_en_vtc_ext_46 => '0',
      rx_en_vtc_ext_47 => '0',
      rx_en_vtc_ext_48 => '0',
      rx_en_vtc_ext_49 => '0',
      rx_en_vtc_ext_5 => '0',
      rx_en_vtc_ext_50 => '0',
      rx_en_vtc_ext_51 => '0',
      rx_en_vtc_ext_6 => '0',
      rx_en_vtc_ext_7 => '0',
      rx_en_vtc_ext_8 => '0',
      rx_en_vtc_ext_9 => '0',
      rx_inc_0 => '0',
      rx_inc_1 => '0',
      rx_inc_10 => '0',
      rx_inc_11 => '0',
      rx_inc_12 => '0',
      rx_inc_13 => '0',
      rx_inc_14 => '0',
      rx_inc_15 => '0',
      rx_inc_16 => '0',
      rx_inc_17 => '0',
      rx_inc_18 => '0',
      rx_inc_19 => '0',
      rx_inc_2 => '0',
      rx_inc_20 => '0',
      rx_inc_21 => '0',
      rx_inc_22 => '0',
      rx_inc_23 => '0',
      rx_inc_24 => '0',
      rx_inc_25 => '0',
      rx_inc_26 => '0',
      rx_inc_27 => '0',
      rx_inc_28 => '0',
      rx_inc_29 => '0',
      rx_inc_3 => '0',
      rx_inc_30 => '0',
      rx_inc_31 => '0',
      rx_inc_32 => '0',
      rx_inc_33 => '0',
      rx_inc_34 => '0',
      rx_inc_35 => '0',
      rx_inc_36 => '0',
      rx_inc_37 => '0',
      rx_inc_38 => '0',
      rx_inc_39 => '0',
      rx_inc_4 => '0',
      rx_inc_40 => '0',
      rx_inc_41 => '0',
      rx_inc_42 => '0',
      rx_inc_43 => '0',
      rx_inc_44 => '0',
      rx_inc_45 => '0',
      rx_inc_46 => '0',
      rx_inc_47 => '0',
      rx_inc_48 => '0',
      rx_inc_49 => '0',
      rx_inc_5 => '0',
      rx_inc_50 => '0',
      rx_inc_51 => '0',
      rx_inc_6 => '0',
      rx_inc_7 => '0',
      rx_inc_8 => '0',
      rx_inc_9 => '0',
      rx_inc_ext_0 => '0',
      rx_inc_ext_1 => '0',
      rx_inc_ext_10 => '0',
      rx_inc_ext_11 => '0',
      rx_inc_ext_12 => '0',
      rx_inc_ext_13 => '0',
      rx_inc_ext_14 => '0',
      rx_inc_ext_15 => '0',
      rx_inc_ext_16 => '0',
      rx_inc_ext_17 => '0',
      rx_inc_ext_18 => '0',
      rx_inc_ext_19 => '0',
      rx_inc_ext_2 => '0',
      rx_inc_ext_20 => '0',
      rx_inc_ext_21 => '0',
      rx_inc_ext_22 => '0',
      rx_inc_ext_23 => '0',
      rx_inc_ext_24 => '0',
      rx_inc_ext_25 => '0',
      rx_inc_ext_26 => '0',
      rx_inc_ext_27 => '0',
      rx_inc_ext_28 => '0',
      rx_inc_ext_29 => '0',
      rx_inc_ext_3 => '0',
      rx_inc_ext_30 => '0',
      rx_inc_ext_31 => '0',
      rx_inc_ext_32 => '0',
      rx_inc_ext_33 => '0',
      rx_inc_ext_34 => '0',
      rx_inc_ext_35 => '0',
      rx_inc_ext_36 => '0',
      rx_inc_ext_37 => '0',
      rx_inc_ext_38 => '0',
      rx_inc_ext_39 => '0',
      rx_inc_ext_4 => '0',
      rx_inc_ext_40 => '0',
      rx_inc_ext_41 => '0',
      rx_inc_ext_42 => '0',
      rx_inc_ext_43 => '0',
      rx_inc_ext_44 => '0',
      rx_inc_ext_45 => '0',
      rx_inc_ext_46 => '0',
      rx_inc_ext_47 => '0',
      rx_inc_ext_48 => '0',
      rx_inc_ext_49 => '0',
      rx_inc_ext_5 => '0',
      rx_inc_ext_50 => '0',
      rx_inc_ext_51 => '0',
      rx_inc_ext_6 => '0',
      rx_inc_ext_7 => '0',
      rx_inc_ext_8 => '0',
      rx_inc_ext_9 => '0',
      rx_load_0 => '0',
      rx_load_1 => '0',
      rx_load_10 => '0',
      rx_load_11 => '0',
      rx_load_12 => '0',
      rx_load_13 => '0',
      rx_load_14 => '0',
      rx_load_15 => '0',
      rx_load_16 => '0',
      rx_load_17 => '0',
      rx_load_18 => '0',
      rx_load_19 => '0',
      rx_load_2 => '0',
      rx_load_20 => '0',
      rx_load_21 => '0',
      rx_load_22 => '0',
      rx_load_23 => '0',
      rx_load_24 => '0',
      rx_load_25 => '0',
      rx_load_26 => '0',
      rx_load_27 => '0',
      rx_load_28 => '0',
      rx_load_29 => '0',
      rx_load_3 => '0',
      rx_load_30 => '0',
      rx_load_31 => '0',
      rx_load_32 => '0',
      rx_load_33 => '0',
      rx_load_34 => '0',
      rx_load_35 => '0',
      rx_load_36 => '0',
      rx_load_37 => '0',
      rx_load_38 => '0',
      rx_load_39 => '0',
      rx_load_4 => '0',
      rx_load_40 => '0',
      rx_load_41 => '0',
      rx_load_42 => '0',
      rx_load_43 => '0',
      rx_load_44 => '0',
      rx_load_45 => '0',
      rx_load_46 => '0',
      rx_load_47 => '0',
      rx_load_48 => '0',
      rx_load_49 => '0',
      rx_load_5 => '0',
      rx_load_50 => '0',
      rx_load_51 => '0',
      rx_load_6 => '0',
      rx_load_7 => '0',
      rx_load_8 => '0',
      rx_load_9 => '0',
      rx_load_ext_0 => '0',
      rx_load_ext_1 => '0',
      rx_load_ext_10 => '0',
      rx_load_ext_11 => '0',
      rx_load_ext_12 => '0',
      rx_load_ext_13 => '0',
      rx_load_ext_14 => '0',
      rx_load_ext_15 => '0',
      rx_load_ext_16 => '0',
      rx_load_ext_17 => '0',
      rx_load_ext_18 => '0',
      rx_load_ext_19 => '0',
      rx_load_ext_2 => '0',
      rx_load_ext_20 => '0',
      rx_load_ext_21 => '0',
      rx_load_ext_22 => '0',
      rx_load_ext_23 => '0',
      rx_load_ext_24 => '0',
      rx_load_ext_25 => '0',
      rx_load_ext_26 => '0',
      rx_load_ext_27 => '0',
      rx_load_ext_28 => '0',
      rx_load_ext_29 => '0',
      rx_load_ext_3 => '0',
      rx_load_ext_30 => '0',
      rx_load_ext_31 => '0',
      rx_load_ext_32 => '0',
      rx_load_ext_33 => '0',
      rx_load_ext_34 => '0',
      rx_load_ext_35 => '0',
      rx_load_ext_36 => '0',
      rx_load_ext_37 => '0',
      rx_load_ext_38 => '0',
      rx_load_ext_39 => '0',
      rx_load_ext_4 => '0',
      rx_load_ext_40 => '0',
      rx_load_ext_41 => '0',
      rx_load_ext_42 => '0',
      rx_load_ext_43 => '0',
      rx_load_ext_44 => '0',
      rx_load_ext_45 => '0',
      rx_load_ext_46 => '0',
      rx_load_ext_47 => '0',
      rx_load_ext_48 => '0',
      rx_load_ext_49 => '0',
      rx_load_ext_5 => '0',
      rx_load_ext_50 => '0',
      rx_load_ext_51 => '0',
      rx_load_ext_6 => '0',
      rx_load_ext_7 => '0',
      rx_load_ext_8 => '0',
      rx_load_ext_9 => '0',
      rxtx_bitslip_sync_done => NLW_inst_rxtx_bitslip_sync_done_UNCONNECTED,
      shared_pll0_clkout0_in => '0',
      shared_pll0_clkoutphy_in => '0',
      shared_pll0_clkoutphy_out => shared_pll0_clkoutphy_out,
      shared_pll0_locked_in => '0',
      shared_pll1_clkout0_in => '0',
      shared_pll1_clkoutphy_in => '0',
      shared_pll1_clkoutphy_out => NLW_inst_shared_pll1_clkoutphy_out_UNCONNECTED,
      shared_pll1_locked_in => '0',
      start_bitslip => '0',
      tri_t_0 => '0',
      tri_t_1 => '0',
      tri_t_10 => '0',
      tri_t_11 => '0',
      tri_t_12 => '0',
      tri_t_13 => '0',
      tri_t_14 => '0',
      tri_t_15 => '0',
      tri_t_16 => '0',
      tri_t_17 => '0',
      tri_t_18 => '0',
      tri_t_19 => '0',
      tri_t_2 => '0',
      tri_t_20 => '0',
      tri_t_21 => '0',
      tri_t_22 => '0',
      tri_t_23 => '0',
      tri_t_24 => '0',
      tri_t_25 => '0',
      tri_t_26 => '0',
      tri_t_27 => '0',
      tri_t_28 => '0',
      tri_t_29 => '0',
      tri_t_3 => '0',
      tri_t_30 => '0',
      tri_t_31 => '0',
      tri_t_32 => '0',
      tri_t_33 => '0',
      tri_t_34 => '0',
      tri_t_35 => '0',
      tri_t_36 => '0',
      tri_t_37 => '0',
      tri_t_38 => '0',
      tri_t_39 => '0',
      tri_t_4 => '0',
      tri_t_40 => '0',
      tri_t_41 => '0',
      tri_t_42 => '0',
      tri_t_43 => '0',
      tri_t_44 => '0',
      tri_t_45 => '0',
      tri_t_46 => '0',
      tri_t_47 => '0',
      tri_t_48 => '0',
      tri_t_49 => '0',
      tri_t_5 => '0',
      tri_t_50 => '0',
      tri_t_51 => '0',
      tri_t_6 => '0',
      tri_t_7 => '0',
      tri_t_8 => '0',
      tri_t_9 => '0',
      tri_tbyte0(3 downto 0) => B"0000",
      tri_tbyte1(3 downto 0) => B"0000",
      tri_tbyte2(3 downto 0) => B"0000",
      tri_tbyte3(3 downto 0) => B"0000",
      tri_tbyte4(3 downto 0) => B"0000",
      tri_tbyte5(3 downto 0) => B"0000",
      tri_tbyte6(3 downto 0) => B"0000",
      tri_tbyte7(3 downto 0) => B"0000",
      tx_ce_0 => '0',
      tx_ce_1 => '0',
      tx_ce_10 => '0',
      tx_ce_11 => '0',
      tx_ce_12 => '0',
      tx_ce_13 => '0',
      tx_ce_14 => '0',
      tx_ce_15 => '0',
      tx_ce_16 => '0',
      tx_ce_17 => '0',
      tx_ce_18 => '0',
      tx_ce_19 => '0',
      tx_ce_2 => '0',
      tx_ce_20 => '0',
      tx_ce_21 => '0',
      tx_ce_22 => '0',
      tx_ce_23 => '0',
      tx_ce_24 => '0',
      tx_ce_25 => '0',
      tx_ce_26 => '0',
      tx_ce_27 => '0',
      tx_ce_28 => '0',
      tx_ce_29 => '0',
      tx_ce_3 => '0',
      tx_ce_30 => '0',
      tx_ce_31 => '0',
      tx_ce_32 => '0',
      tx_ce_33 => '0',
      tx_ce_34 => '0',
      tx_ce_35 => '0',
      tx_ce_36 => '0',
      tx_ce_37 => '0',
      tx_ce_38 => '0',
      tx_ce_39 => '0',
      tx_ce_4 => '0',
      tx_ce_40 => '0',
      tx_ce_41 => '0',
      tx_ce_42 => '0',
      tx_ce_43 => '0',
      tx_ce_44 => '0',
      tx_ce_45 => '0',
      tx_ce_46 => '0',
      tx_ce_47 => '0',
      tx_ce_48 => '0',
      tx_ce_49 => '0',
      tx_ce_5 => '0',
      tx_ce_50 => '0',
      tx_ce_51 => '0',
      tx_ce_6 => '0',
      tx_ce_7 => '0',
      tx_ce_8 => '0',
      tx_ce_9 => '0',
      tx_clk => '0',
      tx_cntvaluein_0(8 downto 0) => B"000000000",
      tx_cntvaluein_1(8 downto 0) => B"000000000",
      tx_cntvaluein_10(8 downto 0) => B"000000000",
      tx_cntvaluein_11(8 downto 0) => B"000000000",
      tx_cntvaluein_12(8 downto 0) => B"000000000",
      tx_cntvaluein_13(8 downto 0) => B"000000000",
      tx_cntvaluein_14(8 downto 0) => B"000000000",
      tx_cntvaluein_15(8 downto 0) => B"000000000",
      tx_cntvaluein_16(8 downto 0) => B"000000000",
      tx_cntvaluein_17(8 downto 0) => B"000000000",
      tx_cntvaluein_18(8 downto 0) => B"000000000",
      tx_cntvaluein_19(8 downto 0) => B"000000000",
      tx_cntvaluein_2(8 downto 0) => B"000000000",
      tx_cntvaluein_20(8 downto 0) => B"000000000",
      tx_cntvaluein_21(8 downto 0) => B"000000000",
      tx_cntvaluein_22(8 downto 0) => B"000000000",
      tx_cntvaluein_23(8 downto 0) => B"000000000",
      tx_cntvaluein_24(8 downto 0) => B"000000000",
      tx_cntvaluein_25(8 downto 0) => B"000000000",
      tx_cntvaluein_26(8 downto 0) => B"000000000",
      tx_cntvaluein_27(8 downto 0) => B"000000000",
      tx_cntvaluein_28(8 downto 0) => B"000000000",
      tx_cntvaluein_29(8 downto 0) => B"000000000",
      tx_cntvaluein_3(8 downto 0) => B"000000000",
      tx_cntvaluein_30(8 downto 0) => B"000000000",
      tx_cntvaluein_31(8 downto 0) => B"000000000",
      tx_cntvaluein_32(8 downto 0) => B"000000000",
      tx_cntvaluein_33(8 downto 0) => B"000000000",
      tx_cntvaluein_34(8 downto 0) => B"000000000",
      tx_cntvaluein_35(8 downto 0) => B"000000000",
      tx_cntvaluein_36(8 downto 0) => B"000000000",
      tx_cntvaluein_37(8 downto 0) => B"000000000",
      tx_cntvaluein_38(8 downto 0) => B"000000000",
      tx_cntvaluein_39(8 downto 0) => B"000000000",
      tx_cntvaluein_4(8 downto 0) => B"000000000",
      tx_cntvaluein_40(8 downto 0) => B"000000000",
      tx_cntvaluein_41(8 downto 0) => B"000000000",
      tx_cntvaluein_42(8 downto 0) => B"000000000",
      tx_cntvaluein_43(8 downto 0) => B"000000000",
      tx_cntvaluein_44(8 downto 0) => B"000000000",
      tx_cntvaluein_45(8 downto 0) => B"000000000",
      tx_cntvaluein_46(8 downto 0) => B"000000000",
      tx_cntvaluein_47(8 downto 0) => B"000000000",
      tx_cntvaluein_48(8 downto 0) => B"000000000",
      tx_cntvaluein_49(8 downto 0) => B"000000000",
      tx_cntvaluein_5(8 downto 0) => B"000000000",
      tx_cntvaluein_50(8 downto 0) => B"000000000",
      tx_cntvaluein_51(8 downto 0) => B"000000000",
      tx_cntvaluein_6(8 downto 0) => B"000000000",
      tx_cntvaluein_7(8 downto 0) => B"000000000",
      tx_cntvaluein_8(8 downto 0) => B"000000000",
      tx_cntvaluein_9(8 downto 0) => B"000000000",
      tx_cntvalueout_0(8 downto 0) => NLW_inst_tx_cntvalueout_0_UNCONNECTED(8 downto 0),
      tx_cntvalueout_1(8 downto 0) => NLW_inst_tx_cntvalueout_1_UNCONNECTED(8 downto 0),
      tx_cntvalueout_10(8 downto 0) => NLW_inst_tx_cntvalueout_10_UNCONNECTED(8 downto 0),
      tx_cntvalueout_11(8 downto 0) => NLW_inst_tx_cntvalueout_11_UNCONNECTED(8 downto 0),
      tx_cntvalueout_12(8 downto 0) => NLW_inst_tx_cntvalueout_12_UNCONNECTED(8 downto 0),
      tx_cntvalueout_13(8 downto 0) => NLW_inst_tx_cntvalueout_13_UNCONNECTED(8 downto 0),
      tx_cntvalueout_14(8 downto 0) => NLW_inst_tx_cntvalueout_14_UNCONNECTED(8 downto 0),
      tx_cntvalueout_15(8 downto 0) => NLW_inst_tx_cntvalueout_15_UNCONNECTED(8 downto 0),
      tx_cntvalueout_16(8 downto 0) => NLW_inst_tx_cntvalueout_16_UNCONNECTED(8 downto 0),
      tx_cntvalueout_17(8 downto 0) => NLW_inst_tx_cntvalueout_17_UNCONNECTED(8 downto 0),
      tx_cntvalueout_18(8 downto 0) => NLW_inst_tx_cntvalueout_18_UNCONNECTED(8 downto 0),
      tx_cntvalueout_19(8 downto 0) => NLW_inst_tx_cntvalueout_19_UNCONNECTED(8 downto 0),
      tx_cntvalueout_2(8 downto 0) => NLW_inst_tx_cntvalueout_2_UNCONNECTED(8 downto 0),
      tx_cntvalueout_20(8 downto 0) => NLW_inst_tx_cntvalueout_20_UNCONNECTED(8 downto 0),
      tx_cntvalueout_21(8 downto 0) => NLW_inst_tx_cntvalueout_21_UNCONNECTED(8 downto 0),
      tx_cntvalueout_22(8 downto 0) => NLW_inst_tx_cntvalueout_22_UNCONNECTED(8 downto 0),
      tx_cntvalueout_23(8 downto 0) => NLW_inst_tx_cntvalueout_23_UNCONNECTED(8 downto 0),
      tx_cntvalueout_24(8 downto 0) => NLW_inst_tx_cntvalueout_24_UNCONNECTED(8 downto 0),
      tx_cntvalueout_25(8 downto 0) => NLW_inst_tx_cntvalueout_25_UNCONNECTED(8 downto 0),
      tx_cntvalueout_26(8 downto 0) => NLW_inst_tx_cntvalueout_26_UNCONNECTED(8 downto 0),
      tx_cntvalueout_27(8 downto 0) => NLW_inst_tx_cntvalueout_27_UNCONNECTED(8 downto 0),
      tx_cntvalueout_28(8 downto 0) => NLW_inst_tx_cntvalueout_28_UNCONNECTED(8 downto 0),
      tx_cntvalueout_29(8 downto 0) => NLW_inst_tx_cntvalueout_29_UNCONNECTED(8 downto 0),
      tx_cntvalueout_3(8 downto 0) => NLW_inst_tx_cntvalueout_3_UNCONNECTED(8 downto 0),
      tx_cntvalueout_30(8 downto 0) => NLW_inst_tx_cntvalueout_30_UNCONNECTED(8 downto 0),
      tx_cntvalueout_31(8 downto 0) => NLW_inst_tx_cntvalueout_31_UNCONNECTED(8 downto 0),
      tx_cntvalueout_32(8 downto 0) => NLW_inst_tx_cntvalueout_32_UNCONNECTED(8 downto 0),
      tx_cntvalueout_33(8 downto 0) => NLW_inst_tx_cntvalueout_33_UNCONNECTED(8 downto 0),
      tx_cntvalueout_34(8 downto 0) => NLW_inst_tx_cntvalueout_34_UNCONNECTED(8 downto 0),
      tx_cntvalueout_35(8 downto 0) => NLW_inst_tx_cntvalueout_35_UNCONNECTED(8 downto 0),
      tx_cntvalueout_36(8 downto 0) => NLW_inst_tx_cntvalueout_36_UNCONNECTED(8 downto 0),
      tx_cntvalueout_37(8 downto 0) => NLW_inst_tx_cntvalueout_37_UNCONNECTED(8 downto 0),
      tx_cntvalueout_38(8 downto 0) => NLW_inst_tx_cntvalueout_38_UNCONNECTED(8 downto 0),
      tx_cntvalueout_39(8 downto 0) => NLW_inst_tx_cntvalueout_39_UNCONNECTED(8 downto 0),
      tx_cntvalueout_4(8 downto 0) => NLW_inst_tx_cntvalueout_4_UNCONNECTED(8 downto 0),
      tx_cntvalueout_40(8 downto 0) => NLW_inst_tx_cntvalueout_40_UNCONNECTED(8 downto 0),
      tx_cntvalueout_41(8 downto 0) => NLW_inst_tx_cntvalueout_41_UNCONNECTED(8 downto 0),
      tx_cntvalueout_42(8 downto 0) => NLW_inst_tx_cntvalueout_42_UNCONNECTED(8 downto 0),
      tx_cntvalueout_43(8 downto 0) => NLW_inst_tx_cntvalueout_43_UNCONNECTED(8 downto 0),
      tx_cntvalueout_44(8 downto 0) => NLW_inst_tx_cntvalueout_44_UNCONNECTED(8 downto 0),
      tx_cntvalueout_45(8 downto 0) => NLW_inst_tx_cntvalueout_45_UNCONNECTED(8 downto 0),
      tx_cntvalueout_46(8 downto 0) => NLW_inst_tx_cntvalueout_46_UNCONNECTED(8 downto 0),
      tx_cntvalueout_47(8 downto 0) => NLW_inst_tx_cntvalueout_47_UNCONNECTED(8 downto 0),
      tx_cntvalueout_48(8 downto 0) => NLW_inst_tx_cntvalueout_48_UNCONNECTED(8 downto 0),
      tx_cntvalueout_49(8 downto 0) => NLW_inst_tx_cntvalueout_49_UNCONNECTED(8 downto 0),
      tx_cntvalueout_5(8 downto 0) => NLW_inst_tx_cntvalueout_5_UNCONNECTED(8 downto 0),
      tx_cntvalueout_50(8 downto 0) => NLW_inst_tx_cntvalueout_50_UNCONNECTED(8 downto 0),
      tx_cntvalueout_51(8 downto 0) => NLW_inst_tx_cntvalueout_51_UNCONNECTED(8 downto 0),
      tx_cntvalueout_6(8 downto 0) => NLW_inst_tx_cntvalueout_6_UNCONNECTED(8 downto 0),
      tx_cntvalueout_7(8 downto 0) => NLW_inst_tx_cntvalueout_7_UNCONNECTED(8 downto 0),
      tx_cntvalueout_8(8 downto 0) => NLW_inst_tx_cntvalueout_8_UNCONNECTED(8 downto 0),
      tx_cntvalueout_9(8 downto 0) => NLW_inst_tx_cntvalueout_9_UNCONNECTED(8 downto 0),
      tx_en_vtc_0 => '0',
      tx_en_vtc_1 => '0',
      tx_en_vtc_10 => '0',
      tx_en_vtc_11 => '0',
      tx_en_vtc_12 => '0',
      tx_en_vtc_13 => '0',
      tx_en_vtc_14 => '0',
      tx_en_vtc_15 => '0',
      tx_en_vtc_16 => '0',
      tx_en_vtc_17 => '0',
      tx_en_vtc_18 => '0',
      tx_en_vtc_19 => '0',
      tx_en_vtc_2 => '0',
      tx_en_vtc_20 => '0',
      tx_en_vtc_21 => '0',
      tx_en_vtc_22 => '0',
      tx_en_vtc_23 => '0',
      tx_en_vtc_24 => '0',
      tx_en_vtc_25 => '0',
      tx_en_vtc_26 => '0',
      tx_en_vtc_27 => '0',
      tx_en_vtc_28 => '0',
      tx_en_vtc_29 => '0',
      tx_en_vtc_3 => '0',
      tx_en_vtc_30 => '0',
      tx_en_vtc_31 => '0',
      tx_en_vtc_32 => '0',
      tx_en_vtc_33 => '0',
      tx_en_vtc_34 => '0',
      tx_en_vtc_35 => '0',
      tx_en_vtc_36 => '0',
      tx_en_vtc_37 => '0',
      tx_en_vtc_38 => '0',
      tx_en_vtc_39 => '0',
      tx_en_vtc_4 => '0',
      tx_en_vtc_40 => '0',
      tx_en_vtc_41 => '0',
      tx_en_vtc_42 => '0',
      tx_en_vtc_43 => '0',
      tx_en_vtc_44 => '0',
      tx_en_vtc_45 => '0',
      tx_en_vtc_46 => '0',
      tx_en_vtc_47 => '0',
      tx_en_vtc_48 => '0',
      tx_en_vtc_49 => '0',
      tx_en_vtc_5 => '0',
      tx_en_vtc_50 => '0',
      tx_en_vtc_51 => '0',
      tx_en_vtc_6 => '0',
      tx_en_vtc_7 => '0',
      tx_en_vtc_8 => '0',
      tx_en_vtc_9 => '0',
      tx_inc_0 => '0',
      tx_inc_1 => '0',
      tx_inc_10 => '0',
      tx_inc_11 => '0',
      tx_inc_12 => '0',
      tx_inc_13 => '0',
      tx_inc_14 => '0',
      tx_inc_15 => '0',
      tx_inc_16 => '0',
      tx_inc_17 => '0',
      tx_inc_18 => '0',
      tx_inc_19 => '0',
      tx_inc_2 => '0',
      tx_inc_20 => '0',
      tx_inc_21 => '0',
      tx_inc_22 => '0',
      tx_inc_23 => '0',
      tx_inc_24 => '0',
      tx_inc_25 => '0',
      tx_inc_26 => '0',
      tx_inc_27 => '0',
      tx_inc_28 => '0',
      tx_inc_29 => '0',
      tx_inc_3 => '0',
      tx_inc_30 => '0',
      tx_inc_31 => '0',
      tx_inc_32 => '0',
      tx_inc_33 => '0',
      tx_inc_34 => '0',
      tx_inc_35 => '0',
      tx_inc_36 => '0',
      tx_inc_37 => '0',
      tx_inc_38 => '0',
      tx_inc_39 => '0',
      tx_inc_4 => '0',
      tx_inc_40 => '0',
      tx_inc_41 => '0',
      tx_inc_42 => '0',
      tx_inc_43 => '0',
      tx_inc_44 => '0',
      tx_inc_45 => '0',
      tx_inc_46 => '0',
      tx_inc_47 => '0',
      tx_inc_48 => '0',
      tx_inc_49 => '0',
      tx_inc_5 => '0',
      tx_inc_50 => '0',
      tx_inc_51 => '0',
      tx_inc_6 => '0',
      tx_inc_7 => '0',
      tx_inc_8 => '0',
      tx_inc_9 => '0',
      tx_load_0 => '0',
      tx_load_1 => '0',
      tx_load_10 => '0',
      tx_load_11 => '0',
      tx_load_12 => '0',
      tx_load_13 => '0',
      tx_load_14 => '0',
      tx_load_15 => '0',
      tx_load_16 => '0',
      tx_load_17 => '0',
      tx_load_18 => '0',
      tx_load_19 => '0',
      tx_load_2 => '0',
      tx_load_20 => '0',
      tx_load_21 => '0',
      tx_load_22 => '0',
      tx_load_23 => '0',
      tx_load_24 => '0',
      tx_load_25 => '0',
      tx_load_26 => '0',
      tx_load_27 => '0',
      tx_load_28 => '0',
      tx_load_29 => '0',
      tx_load_3 => '0',
      tx_load_30 => '0',
      tx_load_31 => '0',
      tx_load_32 => '0',
      tx_load_33 => '0',
      tx_load_34 => '0',
      tx_load_35 => '0',
      tx_load_36 => '0',
      tx_load_37 => '0',
      tx_load_38 => '0',
      tx_load_39 => '0',
      tx_load_4 => '0',
      tx_load_40 => '0',
      tx_load_41 => '0',
      tx_load_42 => '0',
      tx_load_43 => '0',
      tx_load_44 => '0',
      tx_load_45 => '0',
      tx_load_46 => '0',
      tx_load_47 => '0',
      tx_load_48 => '0',
      tx_load_49 => '0',
      tx_load_5 => '0',
      tx_load_50 => '0',
      tx_load_51 => '0',
      tx_load_6 => '0',
      tx_load_7 => '0',
      tx_load_8 => '0',
      tx_load_9 => '0',
      vtc_rdy_bsc0 => vtc_rdy_bsc0,
      vtc_rdy_bsc1 => NLW_inst_vtc_rdy_bsc1_UNCONNECTED,
      vtc_rdy_bsc2 => NLW_inst_vtc_rdy_bsc2_UNCONNECTED,
      vtc_rdy_bsc3 => NLW_inst_vtc_rdy_bsc3_UNCONNECTED,
      vtc_rdy_bsc4 => NLW_inst_vtc_rdy_bsc4_UNCONNECTED,
      vtc_rdy_bsc5 => NLW_inst_vtc_rdy_bsc5_UNCONNECTED,
      vtc_rdy_bsc6 => NLW_inst_vtc_rdy_bsc6_UNCONNECTED,
      vtc_rdy_bsc7 => NLW_inst_vtc_rdy_bsc7_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_bd_91b0_phy_0_support is
  port (
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    clkoutphy_out : out STD_LOGIC;
    pll_lock_out : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    clk_rxp : in STD_LOGIC;
    clk_rxn : in STD_LOGIC;
    data_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_bd_91b0_phy_0_support : entity is "bd_91b0_phy_0_support";
end bd_91b0_phy_0_bd_91b0_phy_0_support;

architecture STRUCTURE of bd_91b0_phy_0_bd_91b0_phy_0_support is
  signal bit_slc_rst_w : STD_LOGIC;
  signal cl_enable_sync : STD_LOGIC;
  signal core_ref_clk_w : STD_LOGIC;
  signal core_rst_coreclk_sync : STD_LOGIC;
  signal div4_clk_t : STD_LOGIC;
  signal phy_rdy_out : STD_LOGIC;
  signal phy_reset_w : STD_LOGIC;
  signal rx_cl_disable_ibuf_w : STD_LOGIC;
  signal rx_cl_fifo_empty_w : STD_LOGIC;
  signal rx_cl_hs_dp_w : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_dl0_disable_ibuf_w : STD_LOGIC;
  signal rx_dl0_fifo_empty_w : STD_LOGIC;
  signal rx_dl0_hs_dp_w : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_dl0_lp_dn_w : STD_LOGIC;
  signal rx_dl0_lp_dp_w : STD_LOGIC;
  signal rx_dl0_n_fifo_empty_w : STD_LOGIC;
  signal rx_dl1_disable_ibuf_w : STD_LOGIC;
  signal rx_dl1_fifo_empty_w : STD_LOGIC;
  signal rx_dl1_hs_dp_w : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_dl1_lp_dn_w : STD_LOGIC;
  signal rx_dl1_lp_dp_w : STD_LOGIC;
  signal rx_dl1_n_fifo_empty_w : STD_LOGIC;
  signal \^rxbyteclkhs\ : STD_LOGIC;
  signal \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_1_n_0\ : STD_LOGIC;
  signal \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_2_n_0\ : STD_LOGIC;
  signal \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_3_n_0\ : STD_LOGIC;
  signal \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_4_n_0\ : STD_LOGIC;
  signal \slave_rx.bd_91b0_phy_0_rx_hssio_i_n_2\ : STD_LOGIC;
  signal \slave_rx.bd_91b0_phy_0_rx_hssio_i_n_5\ : STD_LOGIC;
  signal \^system_rst_out\ : STD_LOGIC;
  signal \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_dly_rdy_bsc0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_fifo_empty_1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_pll0_clkout0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_vtc_rdy_bsc0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_data_to_fabric_clk_rxn_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_data_to_fabric_data_rxn0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_data_to_fabric_data_rxn1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.cl_enable_sync_support_i_prmry_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.cl_enable_sync_support_i_scndry_vect_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_calib_status_l3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_cl_rxulpsclknot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_cl_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errcontrol_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_erresc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errsoths_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errsotsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_errsyncesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxactivehs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxclkesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxlpdtesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxskewcalhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxsynchs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxulpsesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dphy_en_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_dphy_srst_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_idelay_load_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_phy_rst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_reg_cal_start_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_cl_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_disable_ibuf_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_en_hs_lpn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_en_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_arready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_awready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_bvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_rvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_wready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_sys_rst_byteclk_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.dphy_rx_fab_top_alt_skew_calb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl0_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl1_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl2_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl3_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl4_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl5_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl6_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdataesc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdatahs_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_dl7_rxtriggeresc_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_idelay_tap_value_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_init_periodic_skew_calb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_bresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_rdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_s_axi_rresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_tap_comp_res_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_slave_rx.dphy_rx_fab_top_tap_val_dyn_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_slave_rx.u_rx_rst_logic_mmcm_rst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.u_rx_rst_logic_system_rst_byteclk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.u_rx_rst_logic_system_rst_div4clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.u_rx_rst_logic_system_rst_escclk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_rx.u_rx_rst_logic_txpll_rst_UNCONNECTED\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \slave_rx.bd_91b0_phy_0_rx_hssio_i\ : label is "bd_91b0_phy_0_hssio_rx,bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.bd_91b0_phy_0_rx_hssio_i\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \slave_rx.bd_91b0_phy_0_rx_hssio_i\ : label is "bd_91b0_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0,Vivado 2020.1";
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.cl_enable_sync_support_i\ : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \slave_rx.cl_enable_sync_support_i\ : label is "soft";
  attribute c_cdc_type : string;
  attribute c_cdc_type of \slave_rx.cl_enable_sync_support_i\ : label is "2'b01";
  attribute c_flop_input : string;
  attribute c_flop_input of \slave_rx.cl_enable_sync_support_i\ : label is "1'b0";
  attribute c_mtbf_stages : integer;
  attribute c_mtbf_stages of \slave_rx.cl_enable_sync_support_i\ : label is 3;
  attribute c_reset_state : string;
  attribute c_reset_state of \slave_rx.cl_enable_sync_support_i\ : label is "1'b1";
  attribute c_single_bit : string;
  attribute c_single_bit of \slave_rx.cl_enable_sync_support_i\ : label is "1'b1";
  attribute c_vector_width : string;
  attribute c_vector_width of \slave_rx.cl_enable_sync_support_i\ : label is "8'b00000010";
  attribute BYTE_UI : integer;
  attribute BYTE_UI of \slave_rx.dphy_rx_fab_top\ : label is 28;
  attribute CL_ACTIVE_BYTE_UI : integer;
  attribute CL_ACTIVE_BYTE_UI of \slave_rx.dphy_rx_fab_top\ : label is 1;
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of \slave_rx.dphy_rx_fab_top\ : label is "FIXED";
  attribute C_CLK_PREPARE_VAL : integer;
  attribute C_CLK_PREPARE_VAL of \slave_rx.dphy_rx_fab_top\ : label is 40;
  attribute C_CLK_SETTLE_VAL : integer;
  attribute C_CLK_SETTLE_VAL of \slave_rx.dphy_rx_fab_top\ : label is 95;
  attribute C_CLK_TERMEN_VAL : integer;
  attribute C_CLK_TERMEN_VAL of \slave_rx.dphy_rx_fab_top\ : label is 38;
  attribute C_CLK_ZERO_VAL : integer;
  attribute C_CLK_ZERO_VAL of \slave_rx.dphy_rx_fab_top\ : label is 205;
  attribute C_COMP_CYCLES : integer;
  attribute C_COMP_CYCLES of \slave_rx.dphy_rx_fab_top\ : label is 5;
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of \slave_rx.dphy_rx_fab_top\ : label is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of \slave_rx.dphy_rx_fab_top\ : label is "SLAVE";
  attribute C_D_TERMEN_VAL : integer;
  attribute C_D_TERMEN_VAL of \slave_rx.dphy_rx_fab_top\ : label is 35;
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of \slave_rx.dphy_rx_fab_top\ : label is 0;
  attribute C_EN_REGISTER : integer;
  attribute C_EN_REGISTER of \slave_rx.dphy_rx_fab_top\ : label is 0;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of \slave_rx.dphy_rx_fab_top\ : label is 0;
  attribute C_EN_ULPS_WAKEUP_CNT : string;
  attribute C_EN_ULPS_WAKEUP_CNT of \slave_rx.dphy_rx_fab_top\ : label is "FALSE";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of \slave_rx.dphy_rx_fab_top\ : label is 25600;
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of \slave_rx.dphy_rx_fab_top\ : label is 280;
  attribute C_HS_RX_TIMEOUT : integer;
  attribute C_HS_RX_TIMEOUT of \slave_rx.dphy_rx_fab_top\ : label is 65541;
  attribute C_HS_SETTLE_VAL : integer;
  attribute C_HS_SETTLE_VAL of \slave_rx.dphy_rx_fab_top\ : label is 170;
  attribute C_HS_SKIP_VAL : integer;
  attribute C_HS_SKIP_VAL of \slave_rx.dphy_rx_fab_top\ : label is 40;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of \slave_rx.dphy_rx_fab_top\ : label is 0;
  attribute C_INIT : integer;
  attribute C_INIT of \slave_rx.dphy_rx_fab_top\ : label is 100000;
  attribute C_IO_ADDR : string;
  attribute C_IO_ADDR of \slave_rx.dphy_rx_fab_top\ : label is "8'b00010100";
  attribute C_IS_7SERIES : string;
  attribute C_IS_7SERIES of \slave_rx.dphy_rx_fab_top\ : label is "FALSE";
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of \slave_rx.dphy_rx_fab_top\ : label is 50;
  attribute C_NO_INCR_TAPS : integer;
  attribute C_NO_INCR_TAPS of \slave_rx.dphy_rx_fab_top\ : label is 2;
  attribute C_RCVE_ALT_DESKEW_SEQ : string;
  attribute C_RCVE_ALT_DESKEW_SEQ of \slave_rx.dphy_rx_fab_top\ : label is "false";
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of \slave_rx.dphy_rx_fab_top\ : label is "false";
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of \slave_rx.dphy_rx_fab_top\ : label is "5.000000";
  attribute C_UI_IN_TAPS : integer;
  attribute C_UI_IN_TAPS of \slave_rx.dphy_rx_fab_top\ : label is 64;
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of \slave_rx.dphy_rx_fab_top\ : label is 1000000;
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of \slave_rx.dphy_rx_fab_top\ : label is "CSI2RX_XLNX";
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.dphy_rx_fab_top\ : label is "yes";
  attribute INIT_TIMEOUT_L : integer;
  attribute INIT_TIMEOUT_L of \slave_rx.dphy_rx_fab_top\ : label is 19998;
  attribute KEEP_HIERARCHY of \slave_rx.dphy_rx_fab_top\ : label is "soft";
  attribute LPX_PERIOD_MIN : integer;
  attribute LPX_PERIOD_MIN of \slave_rx.dphy_rx_fab_top\ : label is 25;
  attribute LP_STATE_CNT : integer;
  attribute LP_STATE_CNT of \slave_rx.dphy_rx_fab_top\ : label is 2;
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of \slave_rx.dphy_rx_fab_top\ : label is 3;
  attribute RESET_PULSE_EXTN : string;
  attribute RESET_PULSE_EXTN of \slave_rx.dphy_rx_fab_top\ : label is "4'b0001";
  attribute SETTLE_TIMEOUT_L : integer;
  attribute SETTLE_TIMEOUT_L of \slave_rx.dphy_rx_fab_top\ : label is 29;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of \slave_rx.dphy_rx_fab_top\ : label is 1;
  attribute UI10_VAL : integer;
  attribute UI10_VAL of \slave_rx.dphy_rx_fab_top\ : label is 35;
  attribute UI_VAL : integer;
  attribute UI_VAL of \slave_rx.dphy_rx_fab_top\ : label is 3571;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \slave_rx.rxbyteclkhs_buf\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \slave_rx.rxbyteclkhs_buf\ : label is "BUFG";
  attribute KEEP_HIERARCHY of \slave_rx.u_core_rst_coreclk_sync_rx_i\ : label is "soft";
  attribute c_init_val : string;
  attribute c_init_val of \slave_rx.u_core_rst_coreclk_sync_rx_i\ : label is "1'b1";
  attribute c_mtbf_stages_string : string;
  attribute c_mtbf_stages_string of \slave_rx.u_core_rst_coreclk_sync_rx_i\ : label is "5'b00010";
  attribute ASSERT_ALL_RESETS : string;
  attribute ASSERT_ALL_RESETS of \slave_rx.u_rx_rst_logic\ : label is "3'b001";
  attribute DPHY_PRESET of \slave_rx.u_rx_rst_logic\ : label is "CSI2RX_XLNX";
  attribute DowngradeIPIdentifiedWarnings of \slave_rx.u_rx_rst_logic\ : label is "yes";
  attribute KEEP_HIERARCHY of \slave_rx.u_rx_rst_logic\ : label is "soft";
  attribute MMCM_USED : string;
  attribute MMCM_USED of \slave_rx.u_rx_rst_logic\ : label is "TRUE";
  attribute MTBF_SYNC_STAGES of \slave_rx.u_rx_rst_logic\ : label is 3;
  attribute RELEASE_MMCM_RESET : string;
  attribute RELEASE_MMCM_RESET of \slave_rx.u_rx_rst_logic\ : label is "3'b010";
  attribute RELEASE_TXPLL_RESET : string;
  attribute RELEASE_TXPLL_RESET of \slave_rx.u_rx_rst_logic\ : label is "3'b011";
  attribute RESET_FSM_DONE : string;
  attribute RESET_FSM_DONE of \slave_rx.u_rx_rst_logic\ : label is "3'b101";
  attribute RST_BEGIN : string;
  attribute RST_BEGIN of \slave_rx.u_rx_rst_logic\ : label is "3'b000";
  attribute STABLE_CLK_PERIOD : string;
  attribute STABLE_CLK_PERIOD of \slave_rx.u_rx_rst_logic\ : label is "5.000000";
  attribute TIME_OUT : integer;
  attribute TIME_OUT of \slave_rx.u_rx_rst_logic\ : label is 40000;
  attribute TXPLL_USED : string;
  attribute TXPLL_USED of \slave_rx.u_rx_rst_logic\ : label is "FALSE";
  attribute WAIT_FOR_ENABLE : string;
  attribute WAIT_FOR_ENABLE of \slave_rx.u_rx_rst_logic\ : label is "3'b100";
  attribute WATCHDOG_TIMEOUT : integer;
  attribute WATCHDOG_TIMEOUT of \slave_rx.u_rx_rst_logic\ : label is 200000;
begin
  rxbyteclkhs <= \^rxbyteclkhs\;
  system_rst_out <= \^system_rst_out\;
\slave_rx.bd_91b0_phy_0_rx_hssio_i\: entity work.bd_91b0_phy_0_bd_91b0_phy_0_hssio_rx
     port map (
      bs_rst_dphy_in => bit_slc_rst_w,
      clk => core_ref_clk_w,
      clk_rxn => clk_rxn,
      clk_rxp => clk_rxp,
      data_rxn0 => data_rxn(0),
      data_rxn1 => data_rxn(1),
      data_rxp0 => data_rxp(0),
      data_rxp1 => data_rxp(1),
      data_to_fabric_clk_rxn(7 downto 0) => \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_data_to_fabric_clk_rxn_UNCONNECTED\(7 downto 0),
      data_to_fabric_clk_rxp(7 downto 0) => rx_cl_hs_dp_w(7 downto 0),
      data_to_fabric_data_rxn0(7 downto 0) => \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_data_to_fabric_data_rxn0_UNCONNECTED\(7 downto 0),
      data_to_fabric_data_rxn1(7 downto 0) => \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_data_to_fabric_data_rxn1_UNCONNECTED\(7 downto 0),
      data_to_fabric_data_rxp0(7 downto 0) => rx_dl0_hs_dp_w(7 downto 0),
      data_to_fabric_data_rxp1(7 downto 0) => rx_dl1_hs_dp_w(7 downto 0),
      dly_rdy_bsc0 => \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_dly_rdy_bsc0_UNCONNECTED\,
      en_vtc_bsc0 => '1',
      fifo_empty_0 => rx_cl_fifo_empty_w,
      fifo_empty_1 => \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_fifo_empty_1_UNCONNECTED\,
      fifo_empty_2 => rx_dl0_fifo_empty_w,
      fifo_empty_3 => rx_dl0_n_fifo_empty_w,
      fifo_empty_4 => rx_dl1_fifo_empty_w,
      fifo_empty_5 => rx_dl1_n_fifo_empty_w,
      fifo_rd_clk_0 => \^rxbyteclkhs\,
      fifo_rd_clk_1 => \^rxbyteclkhs\,
      fifo_rd_clk_2 => \^rxbyteclkhs\,
      fifo_rd_clk_3 => \^rxbyteclkhs\,
      fifo_rd_clk_4 => \^rxbyteclkhs\,
      fifo_rd_clk_5 => \^rxbyteclkhs\,
      fifo_rd_en_0 => '1',
      fifo_rd_en_1 => '1',
      fifo_rd_en_2 => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_1_n_0\,
      fifo_rd_en_3 => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_2_n_0\,
      fifo_rd_en_4 => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_3_n_0\,
      fifo_rd_en_5 => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_4_n_0\,
      fifo_wr_clk_0 => div4_clk_t,
      hs_rx_disable(2) => rx_dl1_disable_ibuf_w,
      hs_rx_disable(1) => rx_dl0_disable_ibuf_w,
      hs_rx_disable(0) => rx_cl_disable_ibuf_w,
      lp_rx_disable(2 downto 0) => B"000",
      lp_rx_o_n(2) => rx_dl1_lp_dn_w,
      lp_rx_o_n(1) => rx_dl0_lp_dn_w,
      lp_rx_o_n(0) => \slave_rx.bd_91b0_phy_0_rx_hssio_i_n_5\,
      lp_rx_o_p(2) => rx_dl1_lp_dp_w,
      lp_rx_o_p(1) => rx_dl0_lp_dp_w,
      lp_rx_o_p(0) => \slave_rx.bd_91b0_phy_0_rx_hssio_i_n_2\,
      pll0_clkout0 => \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_pll0_clkout0_UNCONNECTED\,
      pll0_locked => pll_lock_out,
      riu_clk => core_ref_clk_w,
      rst => phy_reset_w,
      rst_seq_done => phy_rdy_out,
      shared_pll0_clkoutphy_out => clkoutphy_out,
      vtc_rdy_bsc0 => \NLW_slave_rx.bd_91b0_phy_0_rx_hssio_i_vtc_rdy_bsc0_UNCONNECTED\
    );
\slave_rx.bd_91b0_phy_0_rx_hssio_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_dl0_fifo_empty_w,
      O => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_1_n_0\
    );
\slave_rx.bd_91b0_phy_0_rx_hssio_i_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_dl0_n_fifo_empty_w,
      O => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_2_n_0\
    );
\slave_rx.bd_91b0_phy_0_rx_hssio_i_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_dl1_fifo_empty_w,
      O => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_3_n_0\
    );
\slave_rx.bd_91b0_phy_0_rx_hssio_i_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_dl1_n_fifo_empty_w,
      O => \slave_rx.bd_91b0_phy_0_rx_hssio_i_i_4_n_0\
    );
\slave_rx.cl_enable_sync_support_i\: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_sync_cell__1\
     port map (
      prmry_ack => \NLW_slave_rx.cl_enable_sync_support_i_prmry_ack_UNCONNECTED\,
      prmry_aclk => '0',
      prmry_in => cl_enable,
      prmry_rst_n => '1',
      prmry_vect_in(1 downto 0) => B"00",
      scndry_aclk => core_clk,
      scndry_out => cl_enable_sync,
      scndry_rst_n => '1',
      scndry_vect_out(1 downto 0) => \NLW_slave_rx.cl_enable_sync_support_i_scndry_vect_out_UNCONNECTED\(1 downto 0)
    );
\slave_rx.dphy_rx_fab_top\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_fab_top
     port map (
      alt_skew_calb(1 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_alt_skew_calb_UNCONNECTED\(1 downto 0),
      bit_slc_rst => bit_slc_rst_w,
      cal_done => '0',
      cal_pass => '0',
      calib_status_l0 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l0_UNCONNECTED\,
      calib_status_l1 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l1_UNCONNECTED\,
      calib_status_l2 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l2_UNCONNECTED\,
      calib_status_l3 => \NLW_slave_rx.dphy_rx_fab_top_calib_status_l3_UNCONNECTED\,
      cl_enable => cl_enable_sync,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_rxulpsclknot => \NLW_slave_rx.dphy_rx_fab_top_cl_rxulpsclknot_UNCONNECTED\,
      cl_stopstate => cl_stopstate,
      cl_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_cl_ulpsactivenot_UNCONNECTED\,
      clk_200m => '0',
      core_clk => core_clk,
      core_ref_clk => core_ref_clk_w,
      core_rst => core_rst_coreclk_sync,
      dl0_enable => '0',
      dl0_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl0_errcontrol_UNCONNECTED\,
      dl0_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl0_erresc_UNCONNECTED\,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl0_errsyncesc_UNCONNECTED\,
      dl0_forcerxmode => '0',
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxclkesc_UNCONNECTED\,
      dl0_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxdataesc_UNCONNECTED\(7 downto 0),
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxlpdtesc_UNCONNECTED\,
      dl0_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxskewcalhs_UNCONNECTED\,
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl0_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxulpsesc_UNCONNECTED\,
      dl0_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl0_rxvalidesc_UNCONNECTED\,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl0_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl0_ulpsactivenot_UNCONNECTED\,
      dl1_enable => '0',
      dl1_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl1_errcontrol_UNCONNECTED\,
      dl1_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl1_erresc_UNCONNECTED\,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl1_errsyncesc_UNCONNECTED\,
      dl1_forcerxmode => '0',
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxclkesc_UNCONNECTED\,
      dl1_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxdataesc_UNCONNECTED\(7 downto 0),
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxlpdtesc_UNCONNECTED\,
      dl1_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxskewcalhs_UNCONNECTED\,
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl1_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxulpsesc_UNCONNECTED\,
      dl1_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl1_rxvalidesc_UNCONNECTED\,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl1_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl1_ulpsactivenot_UNCONNECTED\,
      dl2_enable => '0',
      dl2_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl2_errcontrol_UNCONNECTED\,
      dl2_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl2_erresc_UNCONNECTED\,
      dl2_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl2_errsoths_UNCONNECTED\,
      dl2_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl2_errsotsynchs_UNCONNECTED\,
      dl2_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_errsyncesc_UNCONNECTED\,
      dl2_forcerxmode => '0',
      dl2_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxactivehs_UNCONNECTED\,
      dl2_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxclkesc_UNCONNECTED\,
      dl2_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdataesc_UNCONNECTED\(7 downto 0),
      dl2_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxdatahs_UNCONNECTED\(7 downto 0),
      dl2_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxlpdtesc_UNCONNECTED\,
      dl2_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxskewcalhs_UNCONNECTED\,
      dl2_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxsynchs_UNCONNECTED\,
      dl2_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl2_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxulpsesc_UNCONNECTED\,
      dl2_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidesc_UNCONNECTED\,
      dl2_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl2_rxvalidhs_UNCONNECTED\,
      dl2_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl2_stopstate_UNCONNECTED\,
      dl2_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl2_ulpsactivenot_UNCONNECTED\,
      dl3_enable => '0',
      dl3_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl3_errcontrol_UNCONNECTED\,
      dl3_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl3_erresc_UNCONNECTED\,
      dl3_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl3_errsoths_UNCONNECTED\,
      dl3_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl3_errsotsynchs_UNCONNECTED\,
      dl3_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_errsyncesc_UNCONNECTED\,
      dl3_forcerxmode => '0',
      dl3_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxactivehs_UNCONNECTED\,
      dl3_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxclkesc_UNCONNECTED\,
      dl3_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdataesc_UNCONNECTED\(7 downto 0),
      dl3_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxdatahs_UNCONNECTED\(7 downto 0),
      dl3_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxlpdtesc_UNCONNECTED\,
      dl3_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxskewcalhs_UNCONNECTED\,
      dl3_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxsynchs_UNCONNECTED\,
      dl3_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl3_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxulpsesc_UNCONNECTED\,
      dl3_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidesc_UNCONNECTED\,
      dl3_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl3_rxvalidhs_UNCONNECTED\,
      dl3_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl3_stopstate_UNCONNECTED\,
      dl3_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl3_ulpsactivenot_UNCONNECTED\,
      dl4_enable => '0',
      dl4_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl4_errcontrol_UNCONNECTED\,
      dl4_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl4_erresc_UNCONNECTED\,
      dl4_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl4_errsoths_UNCONNECTED\,
      dl4_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl4_errsotsynchs_UNCONNECTED\,
      dl4_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_errsyncesc_UNCONNECTED\,
      dl4_forcerxmode => '0',
      dl4_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxactivehs_UNCONNECTED\,
      dl4_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxclkesc_UNCONNECTED\,
      dl4_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdataesc_UNCONNECTED\(7 downto 0),
      dl4_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxdatahs_UNCONNECTED\(7 downto 0),
      dl4_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxlpdtesc_UNCONNECTED\,
      dl4_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxskewcalhs_UNCONNECTED\,
      dl4_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxsynchs_UNCONNECTED\,
      dl4_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl4_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxulpsesc_UNCONNECTED\,
      dl4_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidesc_UNCONNECTED\,
      dl4_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl4_rxvalidhs_UNCONNECTED\,
      dl4_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl4_stopstate_UNCONNECTED\,
      dl4_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl4_ulpsactivenot_UNCONNECTED\,
      dl5_enable => '0',
      dl5_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl5_errcontrol_UNCONNECTED\,
      dl5_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl5_erresc_UNCONNECTED\,
      dl5_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl5_errsoths_UNCONNECTED\,
      dl5_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl5_errsotsynchs_UNCONNECTED\,
      dl5_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_errsyncesc_UNCONNECTED\,
      dl5_forcerxmode => '0',
      dl5_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxactivehs_UNCONNECTED\,
      dl5_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxclkesc_UNCONNECTED\,
      dl5_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdataesc_UNCONNECTED\(7 downto 0),
      dl5_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxdatahs_UNCONNECTED\(7 downto 0),
      dl5_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxlpdtesc_UNCONNECTED\,
      dl5_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxskewcalhs_UNCONNECTED\,
      dl5_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxsynchs_UNCONNECTED\,
      dl5_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl5_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxulpsesc_UNCONNECTED\,
      dl5_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidesc_UNCONNECTED\,
      dl5_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl5_rxvalidhs_UNCONNECTED\,
      dl5_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl5_stopstate_UNCONNECTED\,
      dl5_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl5_ulpsactivenot_UNCONNECTED\,
      dl6_enable => '0',
      dl6_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl6_errcontrol_UNCONNECTED\,
      dl6_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl6_erresc_UNCONNECTED\,
      dl6_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl6_errsoths_UNCONNECTED\,
      dl6_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl6_errsotsynchs_UNCONNECTED\,
      dl6_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_errsyncesc_UNCONNECTED\,
      dl6_forcerxmode => '0',
      dl6_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxactivehs_UNCONNECTED\,
      dl6_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxclkesc_UNCONNECTED\,
      dl6_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdataesc_UNCONNECTED\(7 downto 0),
      dl6_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxdatahs_UNCONNECTED\(7 downto 0),
      dl6_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxlpdtesc_UNCONNECTED\,
      dl6_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxskewcalhs_UNCONNECTED\,
      dl6_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxsynchs_UNCONNECTED\,
      dl6_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl6_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxulpsesc_UNCONNECTED\,
      dl6_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidesc_UNCONNECTED\,
      dl6_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl6_rxvalidhs_UNCONNECTED\,
      dl6_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl6_stopstate_UNCONNECTED\,
      dl6_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl6_ulpsactivenot_UNCONNECTED\,
      dl7_enable => '0',
      dl7_errcontrol => \NLW_slave_rx.dphy_rx_fab_top_dl7_errcontrol_UNCONNECTED\,
      dl7_erresc => \NLW_slave_rx.dphy_rx_fab_top_dl7_erresc_UNCONNECTED\,
      dl7_errsoths => \NLW_slave_rx.dphy_rx_fab_top_dl7_errsoths_UNCONNECTED\,
      dl7_errsotsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl7_errsotsynchs_UNCONNECTED\,
      dl7_errsyncesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_errsyncesc_UNCONNECTED\,
      dl7_forcerxmode => '0',
      dl7_rxactivehs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxactivehs_UNCONNECTED\,
      dl7_rxclkesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxclkesc_UNCONNECTED\,
      dl7_rxdataesc(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdataesc_UNCONNECTED\(7 downto 0),
      dl7_rxdatahs(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxdatahs_UNCONNECTED\(7 downto 0),
      dl7_rxlpdtesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxlpdtesc_UNCONNECTED\,
      dl7_rxskewcalhs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxskewcalhs_UNCONNECTED\,
      dl7_rxsynchs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxsynchs_UNCONNECTED\,
      dl7_rxtriggeresc(3 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxtriggeresc_UNCONNECTED\(3 downto 0),
      dl7_rxulpsesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxulpsesc_UNCONNECTED\,
      dl7_rxvalidesc => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidesc_UNCONNECTED\,
      dl7_rxvalidhs => \NLW_slave_rx.dphy_rx_fab_top_dl7_rxvalidhs_UNCONNECTED\,
      dl7_stopstate => \NLW_slave_rx.dphy_rx_fab_top_dl7_stopstate_UNCONNECTED\,
      dl7_ulpsactivenot => \NLW_slave_rx.dphy_rx_fab_top_dl7_ulpsactivenot_UNCONNECTED\,
      dly_ctrl_rdy => '0',
      dphy_en_out => \NLW_slave_rx.dphy_rx_fab_top_dphy_en_out_UNCONNECTED\,
      dphy_srst_out => \NLW_slave_rx.dphy_rx_fab_top_dphy_srst_out_UNCONNECTED\,
      idelay_load => \NLW_slave_rx.dphy_rx_fab_top_idelay_load_UNCONNECTED\,
      idelay_ready => '0',
      idelay_tap_value(8 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_idelay_tap_value_UNCONNECTED\(8 downto 0),
      idly_tap_val(4 downto 0) => B"00000",
      init_done => init_done,
      init_periodic_skew_calb(1 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_init_periodic_skew_calb_UNCONNECTED\(1 downto 0),
      phy_ready => phy_rdy_out,
      phy_rst => \NLW_slave_rx.dphy_rx_fab_top_phy_rst_UNCONNECTED\,
      reg_cal_start => \NLW_slave_rx.dphy_rx_fab_top_reg_cal_start_UNCONNECTED\,
      riu_addr_l0(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l0_UNCONNECTED\(5 downto 0),
      riu_addr_l1(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l1_UNCONNECTED\(5 downto 0),
      riu_addr_l2(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l2_UNCONNECTED\(5 downto 0),
      riu_addr_l3(5 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_addr_l3_UNCONNECTED\(5 downto 0),
      riu_nibble_sel_l0 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l0_UNCONNECTED\,
      riu_nibble_sel_l1 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l1_UNCONNECTED\,
      riu_nibble_sel_l2 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l2_UNCONNECTED\,
      riu_nibble_sel_l3 => \NLW_slave_rx.dphy_rx_fab_top_riu_nibble_sel_l3_UNCONNECTED\,
      riu_rd_data_l0(15 downto 0) => B"0000000000000000",
      riu_rd_data_l1(15 downto 0) => B"0000000000000000",
      riu_rd_data_l2(15 downto 0) => B"0000000000000000",
      riu_rd_data_l3(15 downto 0) => B"0000000000000000",
      riu_valid_l0 => '0',
      riu_valid_l1 => '0',
      riu_valid_l2 => '0',
      riu_valid_l3 => '0',
      riu_wr_data_l0(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l0_UNCONNECTED\(15 downto 0),
      riu_wr_data_l1(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l1_UNCONNECTED\(15 downto 0),
      riu_wr_data_l2(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l2_UNCONNECTED\(15 downto 0),
      riu_wr_data_l3(15 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_data_l3_UNCONNECTED\(15 downto 0),
      riu_wr_en_l0 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l0_UNCONNECTED\,
      riu_wr_en_l1 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l1_UNCONNECTED\,
      riu_wr_en_l2 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l2_UNCONNECTED\,
      riu_wr_en_l3 => \NLW_slave_rx.dphy_rx_fab_top_riu_wr_en_l3_UNCONNECTED\,
      rx_cl_disable_ibuf => rx_cl_disable_ibuf_w,
      rx_cl_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_cl_en_hs_lpn_UNCONNECTED\,
      rx_cl_fifo_empty => '0',
      rx_cl_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_clk_UNCONNECTED\,
      rx_cl_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_cl_fifo_rd_en_UNCONNECTED\,
      rx_cl_hs_dp(7 downto 0) => B"00000000",
      rx_cl_lp_dn => \slave_rx.bd_91b0_phy_0_rx_hssio_i_n_5\,
      rx_cl_lp_dp => \slave_rx.bd_91b0_phy_0_rx_hssio_i_n_2\,
      rx_div4_clk => \^rxbyteclkhs\,
      rx_dl0_disable_ibuf => rx_dl0_disable_ibuf_w,
      rx_dl0_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_en_hs_lpn_UNCONNECTED\,
      rx_dl0_fifo_empty => '0',
      rx_dl0_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_clk_UNCONNECTED\,
      rx_dl0_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl0_fifo_rd_en_UNCONNECTED\,
      rx_dl0_hs_dp(7 downto 0) => rx_dl0_hs_dp_w(7 downto 0),
      rx_dl0_lp_dn => rx_dl0_lp_dn_w,
      rx_dl0_lp_dp => rx_dl0_lp_dp_w,
      rx_dl1_disable_ibuf => rx_dl1_disable_ibuf_w,
      rx_dl1_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_en_hs_lpn_UNCONNECTED\,
      rx_dl1_fifo_empty => '0',
      rx_dl1_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_clk_UNCONNECTED\,
      rx_dl1_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl1_fifo_rd_en_UNCONNECTED\,
      rx_dl1_hs_dp(7 downto 0) => rx_dl1_hs_dp_w(7 downto 0),
      rx_dl1_lp_dn => rx_dl1_lp_dn_w,
      rx_dl1_lp_dp => rx_dl1_lp_dp_w,
      rx_dl2_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_disable_ibuf_UNCONNECTED\,
      rx_dl2_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_en_hs_lpn_UNCONNECTED\,
      rx_dl2_fifo_empty => '0',
      rx_dl2_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_clk_UNCONNECTED\,
      rx_dl2_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl2_fifo_rd_en_UNCONNECTED\,
      rx_dl2_hs_dp(7 downto 0) => B"00000000",
      rx_dl2_lp_dn => '0',
      rx_dl2_lp_dp => '0',
      rx_dl3_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_disable_ibuf_UNCONNECTED\,
      rx_dl3_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_en_hs_lpn_UNCONNECTED\,
      rx_dl3_fifo_empty => '0',
      rx_dl3_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_clk_UNCONNECTED\,
      rx_dl3_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl3_fifo_rd_en_UNCONNECTED\,
      rx_dl3_hs_dp(7 downto 0) => B"00000000",
      rx_dl3_lp_dn => '0',
      rx_dl3_lp_dp => '0',
      rx_dl4_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_disable_ibuf_UNCONNECTED\,
      rx_dl4_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_en_hs_lpn_UNCONNECTED\,
      rx_dl4_fifo_empty => '0',
      rx_dl4_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_clk_UNCONNECTED\,
      rx_dl4_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl4_fifo_rd_en_UNCONNECTED\,
      rx_dl4_hs_dp(7 downto 0) => B"00000000",
      rx_dl4_lp_dn => '0',
      rx_dl4_lp_dp => '0',
      rx_dl5_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_disable_ibuf_UNCONNECTED\,
      rx_dl5_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_en_hs_lpn_UNCONNECTED\,
      rx_dl5_fifo_empty => '0',
      rx_dl5_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_clk_UNCONNECTED\,
      rx_dl5_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl5_fifo_rd_en_UNCONNECTED\,
      rx_dl5_hs_dp(7 downto 0) => B"00000000",
      rx_dl5_lp_dn => '0',
      rx_dl5_lp_dp => '0',
      rx_dl6_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_disable_ibuf_UNCONNECTED\,
      rx_dl6_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_en_hs_lpn_UNCONNECTED\,
      rx_dl6_fifo_empty => '0',
      rx_dl6_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_clk_UNCONNECTED\,
      rx_dl6_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl6_fifo_rd_en_UNCONNECTED\,
      rx_dl6_hs_dp(7 downto 0) => B"00000000",
      rx_dl6_lp_dn => '0',
      rx_dl6_lp_dp => '0',
      rx_dl7_disable_ibuf => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_disable_ibuf_UNCONNECTED\,
      rx_dl7_en_hs_lpn => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_en_hs_lpn_UNCONNECTED\,
      rx_dl7_fifo_empty => '0',
      rx_dl7_fifo_rd_clk => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_clk_UNCONNECTED\,
      rx_dl7_fifo_rd_en => \NLW_slave_rx.dphy_rx_fab_top_rx_dl7_fifo_rd_en_UNCONNECTED\,
      rx_dl7_hs_dp(7 downto 0) => B"00000000",
      rx_dl7_lp_dn => '0',
      rx_dl7_lp_dp => '0',
      s_axi_aclk => '0',
      s_axi_araddr(6 downto 0) => B"0000000",
      s_axi_aresetn => '0',
      s_axi_arready => \NLW_slave_rx.dphy_rx_fab_top_s_axi_arready_UNCONNECTED\,
      s_axi_arvalid => '0',
      s_axi_awaddr(6 downto 0) => B"0000000",
      s_axi_awready => \NLW_slave_rx.dphy_rx_fab_top_s_axi_awready_UNCONNECTED\,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_s_axi_bresp_UNCONNECTED\(1 downto 0),
      s_axi_bvalid => \NLW_slave_rx.dphy_rx_fab_top_s_axi_bvalid_UNCONNECTED\,
      s_axi_rdata(31 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_s_axi_rdata_UNCONNECTED\(31 downto 0),
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_s_axi_rresp_UNCONNECTED\(1 downto 0),
      s_axi_rvalid => \NLW_slave_rx.dphy_rx_fab_top_s_axi_rvalid_UNCONNECTED\,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => \NLW_slave_rx.dphy_rx_fab_top_s_axi_wready_UNCONNECTED\,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sys_rst_byteclk_out => \NLW_slave_rx.dphy_rx_fab_top_sys_rst_byteclk_out_UNCONNECTED\,
      system_rst_byteclk_in => '0',
      system_rst_in => \^system_rst_out\,
      system_rst_phybyteclk_in => '0',
      tap_comp_res(7 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_tap_comp_res_UNCONNECTED\(7 downto 0),
      tap_comp_rst => '0',
      tap_val_dyn_out(63 downto 0) => \NLW_slave_rx.dphy_rx_fab_top_tap_val_dyn_out_UNCONNECTED\(63 downto 0)
    );
\slave_rx.rxbyteclkhs_buf\: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "ASYNC",
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      CE => '1',
      I => div4_clk_t,
      O => \^rxbyteclkhs\
    );
\slave_rx.u_core_rst_coreclk_sync_rx_i\: entity work.\bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_sync__1\
     port map (
      prmry_in => core_rst,
      scndry_aclk => core_clk,
      scndry_out => core_rst_coreclk_sync
    );
\slave_rx.u_rx_rst_logic\: entity work.bd_91b0_phy_0_mipi_dphy_v4_2_0_rx_rst_logic
     port map (
      cl_enable => cl_enable_sync,
      core_clk => core_clk,
      core_rst => core_rst_coreclk_sync,
      dphyen => '1',
      mmcm_lock => '1',
      mmcm_rst => \NLW_slave_rx.u_rx_rst_logic_mmcm_rst_UNCONNECTED\,
      phy_rdy => '1',
      phy_rst => phy_reset_w,
      srst => '0',
      system_rst => \^system_rst_out\,
      system_rst_byteclk => \NLW_slave_rx.u_rx_rst_logic_system_rst_byteclk_UNCONNECTED\,
      system_rst_div4clk => \NLW_slave_rx.u_rx_rst_logic_system_rst_div4clk_UNCONNECTED\,
      system_rst_escclk => \NLW_slave_rx.u_rx_rst_logic_system_rst_escclk_UNCONNECTED\,
      txpll_lock => '1',
      txpll_rst => \NLW_slave_rx.u_rx_rst_logic_txpll_rst_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_bd_91b0_phy_0_c1 is
  port (
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    clkoutphy_out : out STD_LOGIC;
    pll_lock_out : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    clk_rxp : in STD_LOGIC;
    clk_rxn : in STD_LOGIC;
    data_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_bd_91b0_phy_0_c1 : entity is "bd_91b0_phy_0_c1";
end bd_91b0_phy_0_bd_91b0_phy_0_c1;

architecture STRUCTURE of bd_91b0_phy_0_bd_91b0_phy_0_c1 is
begin
bd_91b0_phy_0_rx_support_i: entity work.bd_91b0_phy_0_bd_91b0_phy_0_support
     port map (
      cl_enable => cl_enable,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_stopstate => cl_stopstate,
      clk_rxn => clk_rxn,
      clk_rxp => clk_rxp,
      clkoutphy_out => clkoutphy_out,
      core_clk => core_clk,
      core_rst => core_rst,
      data_rxn(1 downto 0) => data_rxn(1 downto 0),
      data_rxp(1 downto 0) => data_rxp(1 downto 0),
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      init_done => init_done,
      pll_lock_out => pll_lock_out,
      rxbyteclkhs => rxbyteclkhs,
      system_rst_out => system_rst_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0_bd_91b0_phy_0_core is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    clkoutphy_out : out STD_LOGIC;
    pll_lock_out : out STD_LOGIC;
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    clk_rxp : in STD_LOGIC;
    clk_rxn : in STD_LOGIC;
    data_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "FIXED";
  attribute C_DIV4_CLK_PERIOD : string;
  attribute C_DIV4_CLK_PERIOD of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "28.571000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "SLAVE";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 0;
  attribute C_EN_REG_IF : integer;
  attribute C_EN_REG_IF of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 0;
  attribute C_EN_SSC : string;
  attribute C_EN_SSC of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "0";
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 25600;
  attribute C_EXAMPLE_SIMULATION : string;
  attribute C_EXAMPLE_SIMULATION of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "false";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 280;
  attribute C_HS_TIMEOUT : integer;
  attribute C_HS_TIMEOUT of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 65541;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 0;
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 50;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "false";
  attribute C_SKEWCAL_FIRST_TIME : integer;
  attribute C_SKEWCAL_FIRST_TIME of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME : integer;
  attribute C_SKEWCAL_PERIODIC_TIME of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 128;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD : string;
  attribute C_TXPLL_CLKIN_PERIOD of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "8.000000";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "false";
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "CSI2RX_XLNX";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is "bd_91b0_phy_0_core";
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of bd_91b0_phy_0_bd_91b0_phy_0_core : entity is 1;
end bd_91b0_phy_0_bd_91b0_phy_0_core;

architecture STRUCTURE of bd_91b0_phy_0_bd_91b0_phy_0_core is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  cl_rxulpsclknot <= \<const1>\;
  cl_ulpsactivenot <= \<const1>\;
  dl0_errcontrol <= \<const0>\;
  dl0_erresc <= \<const0>\;
  dl0_errsyncesc <= \<const0>\;
  dl0_rxclkesc <= \<const0>\;
  dl0_rxdataesc(7) <= \<const0>\;
  dl0_rxdataesc(6) <= \<const0>\;
  dl0_rxdataesc(5) <= \<const0>\;
  dl0_rxdataesc(4) <= \<const0>\;
  dl0_rxdataesc(3) <= \<const0>\;
  dl0_rxdataesc(2) <= \<const0>\;
  dl0_rxdataesc(1) <= \<const0>\;
  dl0_rxdataesc(0) <= \<const0>\;
  dl0_rxlpdtesc <= \<const0>\;
  dl0_rxtriggeresc(3) <= \<const0>\;
  dl0_rxtriggeresc(2) <= \<const0>\;
  dl0_rxtriggeresc(1) <= \<const0>\;
  dl0_rxtriggeresc(0) <= \<const0>\;
  dl0_rxulpsesc <= \<const0>\;
  dl0_rxvalidesc <= \<const0>\;
  dl0_ulpsactivenot <= \<const1>\;
  dl1_errcontrol <= \<const0>\;
  dl1_erresc <= \<const0>\;
  dl1_errsyncesc <= \<const0>\;
  dl1_rxclkesc <= \<const0>\;
  dl1_rxdataesc(7) <= \<const0>\;
  dl1_rxdataesc(6) <= \<const0>\;
  dl1_rxdataesc(5) <= \<const0>\;
  dl1_rxdataesc(4) <= \<const0>\;
  dl1_rxdataesc(3) <= \<const0>\;
  dl1_rxdataesc(2) <= \<const0>\;
  dl1_rxdataesc(1) <= \<const0>\;
  dl1_rxdataesc(0) <= \<const0>\;
  dl1_rxlpdtesc <= \<const0>\;
  dl1_rxtriggeresc(3) <= \<const0>\;
  dl1_rxtriggeresc(2) <= \<const0>\;
  dl1_rxtriggeresc(1) <= \<const0>\;
  dl1_rxtriggeresc(0) <= \<const0>\;
  dl1_rxulpsesc <= \<const0>\;
  dl1_rxvalidesc <= \<const0>\;
  dl1_ulpsactivenot <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_91b0_phy_0_bd_91b0_phy_0_c1
     port map (
      cl_enable => cl_enable,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_stopstate => cl_stopstate,
      clk_rxn => clk_rxn,
      clk_rxp => clk_rxp,
      clkoutphy_out => clkoutphy_out,
      core_clk => core_clk,
      core_rst => core_rst,
      data_rxn(1 downto 0) => data_rxn(1 downto 0),
      data_rxp(1 downto 0) => data_rxp(1 downto 0),
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      init_done => init_done,
      pll_lock_out => pll_lock_out,
      rxbyteclkhs => rxbyteclkhs,
      system_rst_out => system_rst_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_91b0_phy_0 is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    rxbyteclkhs : out STD_LOGIC;
    clkoutphy_out : out STD_LOGIC;
    pll_lock_out : out STD_LOGIC;
    system_rst_out : out STD_LOGIC;
    init_done : out STD_LOGIC;
    cl_rxclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_rxulpsclknot : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : out STD_LOGIC;
    dl0_rxactivehs : out STD_LOGIC;
    dl0_rxsynchs : out STD_LOGIC;
    dl0_forcerxmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_rxclkesc : out STD_LOGIC;
    dl0_rxlpdtesc : out STD_LOGIC;
    dl0_rxulpsesc : out STD_LOGIC;
    dl0_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidesc : out STD_LOGIC;
    dl0_errsoths : out STD_LOGIC;
    dl0_errsotsynchs : out STD_LOGIC;
    dl0_erresc : out STD_LOGIC;
    dl0_errsyncesc : out STD_LOGIC;
    dl0_errcontrol : out STD_LOGIC;
    dl1_rxdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : out STD_LOGIC;
    dl1_rxactivehs : out STD_LOGIC;
    dl1_rxsynchs : out STD_LOGIC;
    dl1_forcerxmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_rxclkesc : out STD_LOGIC;
    dl1_rxlpdtesc : out STD_LOGIC;
    dl1_rxulpsesc : out STD_LOGIC;
    dl1_rxtriggeresc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_rxdataesc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidesc : out STD_LOGIC;
    dl1_errsoths : out STD_LOGIC;
    dl1_errsotsynchs : out STD_LOGIC;
    dl1_erresc : out STD_LOGIC;
    dl1_errsyncesc : out STD_LOGIC;
    dl1_errcontrol : out STD_LOGIC;
    clk_rxp : in STD_LOGIC;
    clk_rxn : in STD_LOGIC;
    data_rxp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_rxn : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_91b0_phy_0 : entity is true;
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of bd_91b0_phy_0 : entity is "FIXED";
  attribute C_DIV4_CLK_PERIOD : string;
  attribute C_DIV4_CLK_PERIOD of bd_91b0_phy_0 : entity is "28.571000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of bd_91b0_phy_0 : entity is 2;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of bd_91b0_phy_0 : entity is "SLAVE";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of bd_91b0_phy_0 : entity is 0;
  attribute C_EN_REG_IF : integer;
  attribute C_EN_REG_IF of bd_91b0_phy_0 : entity is 0;
  attribute C_EN_SSC : string;
  attribute C_EN_SSC of bd_91b0_phy_0 : entity is "0";
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of bd_91b0_phy_0 : entity is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of bd_91b0_phy_0 : entity is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of bd_91b0_phy_0 : entity is 25600;
  attribute C_EXAMPLE_SIMULATION : string;
  attribute C_EXAMPLE_SIMULATION of bd_91b0_phy_0 : entity is "false";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of bd_91b0_phy_0 : entity is 280;
  attribute C_HS_TIMEOUT : integer;
  attribute C_HS_TIMEOUT of bd_91b0_phy_0 : entity is 65541;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of bd_91b0_phy_0 : entity is 0;
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of bd_91b0_phy_0 : entity is 50;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of bd_91b0_phy_0 : entity is "false";
  attribute C_SKEWCAL_FIRST_TIME : integer;
  attribute C_SKEWCAL_FIRST_TIME of bd_91b0_phy_0 : entity is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME : integer;
  attribute C_SKEWCAL_PERIODIC_TIME of bd_91b0_phy_0 : entity is 128;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of bd_91b0_phy_0 : entity is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD : string;
  attribute C_TXPLL_CLKIN_PERIOD of bd_91b0_phy_0 : entity is "8.000000";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of bd_91b0_phy_0 : entity is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of bd_91b0_phy_0 : entity is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of bd_91b0_phy_0 : entity is "false";
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of bd_91b0_phy_0 : entity is "CSI2RX_XLNX";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_91b0_phy_0 : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of bd_91b0_phy_0 : entity is 3;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of bd_91b0_phy_0 : entity is 1;
end bd_91b0_phy_0;

architecture STRUCTURE of bd_91b0_phy_0 is
  attribute C_CAL_MODE of inst : label is "FIXED";
  attribute C_DIV4_CLK_PERIOD of inst : label is "28.571000";
  attribute C_DPHY_LANES of inst : label is 2;
  attribute C_DPHY_MODE of inst : label is "SLAVE";
  attribute C_EN_DEBUG_REGS of inst : label is 0;
  attribute C_EN_REG_IF of inst : label is 0;
  attribute C_EN_SSC of inst : label is "0";
  attribute C_EN_TIMEOUT_REGS of inst : label is 0;
  attribute C_ESC_CLK_PERIOD of inst : label is "50.000000";
  attribute C_ESC_TIMEOUT of inst : label is 25600;
  attribute C_EXAMPLE_SIMULATION of inst : label is "false";
  attribute C_HS_LINE_RATE of inst : label is 280;
  attribute C_HS_TIMEOUT of inst : label is 65541;
  attribute C_IDLY_TAP of inst : label is 0;
  attribute C_LPX_PERIOD of inst : label is 50;
  attribute C_RCVE_DESKEW_SEQ of inst : label is "false";
  attribute C_SKEWCAL_FIRST_TIME of inst : label is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME of inst : label is 128;
  attribute C_STABLE_CLK_PERIOD of inst : label is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD of inst : label is "8.000000";
  attribute C_WAKEUP of inst : label is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ of inst : label is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of inst : label is "false";
  attribute DPHY_PRESET of inst : label is "CSI2RX_XLNX";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute MTBF_SYNC_STAGES of inst : label is 3;
  attribute SUPPORT_LEVEL of inst : label is 1;
begin
inst: entity work.bd_91b0_phy_0_bd_91b0_phy_0_core
     port map (
      cl_enable => cl_enable,
      cl_rxclkactivehs => cl_rxclkactivehs,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      cl_ulpsactivenot => cl_ulpsactivenot,
      clk_rxn => clk_rxn,
      clk_rxp => clk_rxp,
      clkoutphy_out => clkoutphy_out,
      core_clk => core_clk,
      core_rst => core_rst,
      data_rxn(1 downto 0) => data_rxn(1 downto 0),
      data_rxp(1 downto 0) => data_rxp(1 downto 0),
      dl0_enable => dl0_enable,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_errsyncesc => dl0_errsyncesc,
      dl0_forcerxmode => dl0_forcerxmode,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxclkesc => dl0_rxclkesc,
      dl0_rxdataesc(7 downto 0) => dl0_rxdataesc(7 downto 0),
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxlpdtesc => dl0_rxlpdtesc,
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxtriggeresc(3 downto 0) => dl0_rxtriggeresc(3 downto 0),
      dl0_rxulpsesc => dl0_rxulpsesc,
      dl0_rxvalidesc => dl0_rxvalidesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_stopstate => dl0_stopstate,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_errsyncesc => dl1_errsyncesc,
      dl1_forcerxmode => dl1_forcerxmode,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxclkesc => dl1_rxclkesc,
      dl1_rxdataesc(7 downto 0) => dl1_rxdataesc(7 downto 0),
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxlpdtesc => dl1_rxlpdtesc,
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxtriggeresc(3 downto 0) => dl1_rxtriggeresc(3 downto 0),
      dl1_rxulpsesc => dl1_rxulpsesc,
      dl1_rxvalidesc => dl1_rxvalidesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_stopstate => dl1_stopstate,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      init_done => init_done,
      pll_lock_out => pll_lock_out,
      rxbyteclkhs => rxbyteclkhs,
      system_rst_out => system_rst_out
    );
end STRUCTURE;
