m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/fpga_learing/IV_half_adder/quartus_prj/simulation/modelsim
T_opt
Z1 !s110 1753178358
V>M^o5]MMbB@A;TMY4OF8Q1
04 13 4 work tb_half_adder fast 0
=1-0068eb5799b6-687f60f6-292-5270
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vIV_half_adder
R1
!i10b 1
!s100 <iNcb<W6^;N?DTc5k77nm3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:QZJ7GeLY[3@iT@30L2`V0
R0
w1753178278
8D:/GitHub/fpga_learing/IV_half_adder/rtl/IV_half_adder.v
FD:/GitHub/fpga_learing/IV_half_adder/rtl/IV_half_adder.v
!i122 0
L0 1 17
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1753178358.000000
!s107 D:/GitHub/fpga_learing/IV_half_adder/rtl/IV_half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/IV_half_adder/rtl|D:/GitHub/fpga_learing/IV_half_adder/rtl/IV_half_adder.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/IV_half_adder/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@i@v_half_adder
vtb_half_adder
R1
!i10b 1
!s100 h^E:SCgX>hGMKYad4VY<f0
R3
IN3fj1LEN@nlV79_C4Ad`z1
R0
w1753170145
8D:/GitHub/fpga_learing/IV_half_adder/quartus_prj/../sim/tb_half_adder.v
FD:/GitHub/fpga_learing/IV_half_adder/quartus_prj/../sim/tb_half_adder.v
!i122 1
L0 3 29
R4
R5
r1
!s85 0
31
R6
!s107 D:/GitHub/fpga_learing/IV_half_adder/quartus_prj/../sim/tb_half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/IV_half_adder/quartus_prj/../sim|D:/GitHub/fpga_learing/IV_half_adder/quartus_prj/../sim/tb_half_adder.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/IV_half_adder/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
