<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64ISelLowering.h source code [llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64ISD::NodeType,llvm::AArch64TargetLowering "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64ISelLowering.h.html'>AArch64ISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==-- AArch64ISelLowering.h - AArch64 DAG Lowering Interface ----*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the interfaces that AArch64 uses to lower LLVM code into a</i></td></tr>
<tr><th id="10">10</th><td><i>// selection DAG.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H">LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H">LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">AArch64ISD</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64ISD::NodeType" title='llvm::AArch64ISD::NodeType' data-ref="llvm::AArch64ISD::NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FIRST_NUMBER" title='llvm::AArch64ISD::NodeType::FIRST_NUMBER' data-ref="llvm::AArch64ISD::NodeType::FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::WrapperLarge" title='llvm::AArch64ISD::NodeType::WrapperLarge' data-ref="llvm::AArch64ISD::NodeType::WrapperLarge">WrapperLarge</dfn>, <i>// 4-instruction MOVZ/MOVK sequence for 64-bit addresses.</i></td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CALL" title='llvm::AArch64ISD::NodeType::CALL' data-ref="llvm::AArch64ISD::NodeType::CALL">CALL</dfn>,         <i>// Function call.</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <i>// Produces the full sequence of instructions for getting the thread pointer</i></td></tr>
<tr><th id="34">34</th><td><i>  // offset of a variable into X0, using the TLSDesc model.</i></td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::TLSDESC_CALLSEQ" title='llvm::AArch64ISD::NodeType::TLSDESC_CALLSEQ' data-ref="llvm::AArch64ISD::NodeType::TLSDESC_CALLSEQ">TLSDESC_CALLSEQ</dfn>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ADRP" title='llvm::AArch64ISD::NodeType::ADRP' data-ref="llvm::AArch64ISD::NodeType::ADRP">ADRP</dfn>,     <i>// Page address of a TargetGlobalAddress operand.</i></td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ADR" title='llvm::AArch64ISD::NodeType::ADR' data-ref="llvm::AArch64ISD::NodeType::ADR">ADR</dfn>,      <i>// ADR</i></td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ADDlow" title='llvm::AArch64ISD::NodeType::ADDlow' data-ref="llvm::AArch64ISD::NodeType::ADDlow">ADDlow</dfn>,   <i>// Add the low 12 bits of a TargetGlobalAddress operand.</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LOADgot" title='llvm::AArch64ISD::NodeType::LOADgot' data-ref="llvm::AArch64ISD::NodeType::LOADgot">LOADgot</dfn>,  <i>// Load from automatically generated descriptor (e.g. Global</i></td></tr>
<tr><th id="40">40</th><td>            <i>// Offset Table, TLS record).</i></td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::RET_FLAG" title='llvm::AArch64ISD::NodeType::RET_FLAG' data-ref="llvm::AArch64ISD::NodeType::RET_FLAG">RET_FLAG</dfn>, <i>// Return with a flag operand. Operand 0 is the chain operand.</i></td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::BRCOND" title='llvm::AArch64ISD::NodeType::BRCOND' data-ref="llvm::AArch64ISD::NodeType::BRCOND">BRCOND</dfn>,   <i>// Conditional branch instruction; "b.cond".</i></td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CSEL" title='llvm::AArch64ISD::NodeType::CSEL' data-ref="llvm::AArch64ISD::NodeType::CSEL">CSEL</dfn>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCSEL" title='llvm::AArch64ISD::NodeType::FCSEL' data-ref="llvm::AArch64ISD::NodeType::FCSEL">FCSEL</dfn>, <i>// Conditional move instruction.</i></td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CSINV" title='llvm::AArch64ISD::NodeType::CSINV' data-ref="llvm::AArch64ISD::NodeType::CSINV">CSINV</dfn>, <i>// Conditional select invert.</i></td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CSNEG" title='llvm::AArch64ISD::NodeType::CSNEG' data-ref="llvm::AArch64ISD::NodeType::CSNEG">CSNEG</dfn>, <i>// Conditional select negate.</i></td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CSINC" title='llvm::AArch64ISD::NodeType::CSINC' data-ref="llvm::AArch64ISD::NodeType::CSINC">CSINC</dfn>, <i>// Conditional select increment.</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i>// Pointer to the thread's local storage area. Materialised from TPIDR_EL0 on</i></td></tr>
<tr><th id="50">50</th><td><i>  // ELF.</i></td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::THREAD_POINTER" title='llvm::AArch64ISD::NodeType::THREAD_POINTER' data-ref="llvm::AArch64ISD::NodeType::THREAD_POINTER">THREAD_POINTER</dfn>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ADC" title='llvm::AArch64ISD::NodeType::ADC' data-ref="llvm::AArch64ISD::NodeType::ADC">ADC</dfn>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SBC" title='llvm::AArch64ISD::NodeType::SBC' data-ref="llvm::AArch64ISD::NodeType::SBC">SBC</dfn>, <i>// adc, sbc instructions</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <i>// Arithmetic instructions which write flags.</i></td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ADDS" title='llvm::AArch64ISD::NodeType::ADDS' data-ref="llvm::AArch64ISD::NodeType::ADDS">ADDS</dfn>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SUBS" title='llvm::AArch64ISD::NodeType::SUBS' data-ref="llvm::AArch64ISD::NodeType::SUBS">SUBS</dfn>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ADCS" title='llvm::AArch64ISD::NodeType::ADCS' data-ref="llvm::AArch64ISD::NodeType::ADCS">ADCS</dfn>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SBCS" title='llvm::AArch64ISD::NodeType::SBCS' data-ref="llvm::AArch64ISD::NodeType::SBCS">SBCS</dfn>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ANDS" title='llvm::AArch64ISD::NodeType::ANDS' data-ref="llvm::AArch64ISD::NodeType::ANDS">ANDS</dfn>,</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i>// Conditional compares. Operands: left,right,falsecc,cc,flags</i></td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CCMP" title='llvm::AArch64ISD::NodeType::CCMP' data-ref="llvm::AArch64ISD::NodeType::CCMP">CCMP</dfn>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CCMN" title='llvm::AArch64ISD::NodeType::CCMN' data-ref="llvm::AArch64ISD::NodeType::CCMN">CCMN</dfn>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCCMP" title='llvm::AArch64ISD::NodeType::FCCMP' data-ref="llvm::AArch64ISD::NodeType::FCCMP">FCCMP</dfn>,</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i>// Floating point comparison</i></td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMP" title='llvm::AArch64ISD::NodeType::FCMP' data-ref="llvm::AArch64ISD::NodeType::FCMP">FCMP</dfn>,</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i>// Scalar extract</i></td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::EXTR" title='llvm::AArch64ISD::NodeType::EXTR' data-ref="llvm::AArch64ISD::NodeType::EXTR">EXTR</dfn>,</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// Scalar-to-vector duplication</i></td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::DUP" title='llvm::AArch64ISD::NodeType::DUP' data-ref="llvm::AArch64ISD::NodeType::DUP">DUP</dfn>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::DUPLANE8" title='llvm::AArch64ISD::NodeType::DUPLANE8' data-ref="llvm::AArch64ISD::NodeType::DUPLANE8">DUPLANE8</dfn>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::DUPLANE16" title='llvm::AArch64ISD::NodeType::DUPLANE16' data-ref="llvm::AArch64ISD::NodeType::DUPLANE16">DUPLANE16</dfn>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::DUPLANE32" title='llvm::AArch64ISD::NodeType::DUPLANE32' data-ref="llvm::AArch64ISD::NodeType::DUPLANE32">DUPLANE32</dfn>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::DUPLANE64" title='llvm::AArch64ISD::NodeType::DUPLANE64' data-ref="llvm::AArch64ISD::NodeType::DUPLANE64">DUPLANE64</dfn>,</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// Vector immedate moves</i></td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::MOVI" title='llvm::AArch64ISD::NodeType::MOVI' data-ref="llvm::AArch64ISD::NodeType::MOVI">MOVI</dfn>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::MOVIshift" title='llvm::AArch64ISD::NodeType::MOVIshift' data-ref="llvm::AArch64ISD::NodeType::MOVIshift">MOVIshift</dfn>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::MOVIedit" title='llvm::AArch64ISD::NodeType::MOVIedit' data-ref="llvm::AArch64ISD::NodeType::MOVIedit">MOVIedit</dfn>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::MOVImsl" title='llvm::AArch64ISD::NodeType::MOVImsl' data-ref="llvm::AArch64ISD::NodeType::MOVImsl">MOVImsl</dfn>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FMOV" title='llvm::AArch64ISD::NodeType::FMOV' data-ref="llvm::AArch64ISD::NodeType::FMOV">FMOV</dfn>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::MVNIshift" title='llvm::AArch64ISD::NodeType::MVNIshift' data-ref="llvm::AArch64ISD::NodeType::MVNIshift">MVNIshift</dfn>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::MVNImsl" title='llvm::AArch64ISD::NodeType::MVNImsl' data-ref="llvm::AArch64ISD::NodeType::MVNImsl">MVNImsl</dfn>,</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// Vector immediate ops</i></td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::BICi" title='llvm::AArch64ISD::NodeType::BICi' data-ref="llvm::AArch64ISD::NodeType::BICi">BICi</dfn>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ORRi" title='llvm::AArch64ISD::NodeType::ORRi' data-ref="llvm::AArch64ISD::NodeType::ORRi">ORRi</dfn>,</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// Vector bit select: similar to ISD::VSELECT but not all bits within an</i></td></tr>
<tr><th id="94">94</th><td><i>  // element must be identical.</i></td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::BSL" title='llvm::AArch64ISD::NodeType::BSL' data-ref="llvm::AArch64ISD::NodeType::BSL">BSL</dfn>,</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// Vector arithmetic negation</i></td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::NEG" title='llvm::AArch64ISD::NodeType::NEG' data-ref="llvm::AArch64ISD::NodeType::NEG">NEG</dfn>,</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i>// Vector shuffles</i></td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ZIP1" title='llvm::AArch64ISD::NodeType::ZIP1' data-ref="llvm::AArch64ISD::NodeType::ZIP1">ZIP1</dfn>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ZIP2" title='llvm::AArch64ISD::NodeType::ZIP2' data-ref="llvm::AArch64ISD::NodeType::ZIP2">ZIP2</dfn>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UZP1" title='llvm::AArch64ISD::NodeType::UZP1' data-ref="llvm::AArch64ISD::NodeType::UZP1">UZP1</dfn>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UZP2" title='llvm::AArch64ISD::NodeType::UZP2' data-ref="llvm::AArch64ISD::NodeType::UZP2">UZP2</dfn>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::TRN1" title='llvm::AArch64ISD::NodeType::TRN1' data-ref="llvm::AArch64ISD::NodeType::TRN1">TRN1</dfn>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::TRN2" title='llvm::AArch64ISD::NodeType::TRN2' data-ref="llvm::AArch64ISD::NodeType::TRN2">TRN2</dfn>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::REV16" title='llvm::AArch64ISD::NodeType::REV16' data-ref="llvm::AArch64ISD::NodeType::REV16">REV16</dfn>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::REV32" title='llvm::AArch64ISD::NodeType::REV32' data-ref="llvm::AArch64ISD::NodeType::REV32">REV32</dfn>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::REV64" title='llvm::AArch64ISD::NodeType::REV64' data-ref="llvm::AArch64ISD::NodeType::REV64">REV64</dfn>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::EXT" title='llvm::AArch64ISD::NodeType::EXT' data-ref="llvm::AArch64ISD::NodeType::EXT">EXT</dfn>,</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>// Vector shift by scalar</i></td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::VSHL" title='llvm::AArch64ISD::NodeType::VSHL' data-ref="llvm::AArch64ISD::NodeType::VSHL">VSHL</dfn>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::VLSHR" title='llvm::AArch64ISD::NodeType::VLSHR' data-ref="llvm::AArch64ISD::NodeType::VLSHR">VLSHR</dfn>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::VASHR" title='llvm::AArch64ISD::NodeType::VASHR' data-ref="llvm::AArch64ISD::NodeType::VASHR">VASHR</dfn>,</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i>// Vector shift by scalar (again)</i></td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SQSHL_I" title='llvm::AArch64ISD::NodeType::SQSHL_I' data-ref="llvm::AArch64ISD::NodeType::SQSHL_I">SQSHL_I</dfn>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UQSHL_I" title='llvm::AArch64ISD::NodeType::UQSHL_I' data-ref="llvm::AArch64ISD::NodeType::UQSHL_I">UQSHL_I</dfn>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SQSHLU_I" title='llvm::AArch64ISD::NodeType::SQSHLU_I' data-ref="llvm::AArch64ISD::NodeType::SQSHLU_I">SQSHLU_I</dfn>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SRSHR_I" title='llvm::AArch64ISD::NodeType::SRSHR_I' data-ref="llvm::AArch64ISD::NodeType::SRSHR_I">SRSHR_I</dfn>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::URSHR_I" title='llvm::AArch64ISD::NodeType::URSHR_I' data-ref="llvm::AArch64ISD::NodeType::URSHR_I">URSHR_I</dfn>,</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i>// Vector comparisons</i></td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMEQ" title='llvm::AArch64ISD::NodeType::CMEQ' data-ref="llvm::AArch64ISD::NodeType::CMEQ">CMEQ</dfn>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMGE" title='llvm::AArch64ISD::NodeType::CMGE' data-ref="llvm::AArch64ISD::NodeType::CMGE">CMGE</dfn>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMGT" title='llvm::AArch64ISD::NodeType::CMGT' data-ref="llvm::AArch64ISD::NodeType::CMGT">CMGT</dfn>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMHI" title='llvm::AArch64ISD::NodeType::CMHI' data-ref="llvm::AArch64ISD::NodeType::CMHI">CMHI</dfn>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMHS" title='llvm::AArch64ISD::NodeType::CMHS' data-ref="llvm::AArch64ISD::NodeType::CMHS">CMHS</dfn>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMEQ" title='llvm::AArch64ISD::NodeType::FCMEQ' data-ref="llvm::AArch64ISD::NodeType::FCMEQ">FCMEQ</dfn>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMGE" title='llvm::AArch64ISD::NodeType::FCMGE' data-ref="llvm::AArch64ISD::NodeType::FCMGE">FCMGE</dfn>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMGT" title='llvm::AArch64ISD::NodeType::FCMGT' data-ref="llvm::AArch64ISD::NodeType::FCMGT">FCMGT</dfn>,</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i>// Vector zero comparisons</i></td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMEQz" title='llvm::AArch64ISD::NodeType::CMEQz' data-ref="llvm::AArch64ISD::NodeType::CMEQz">CMEQz</dfn>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMGEz" title='llvm::AArch64ISD::NodeType::CMGEz' data-ref="llvm::AArch64ISD::NodeType::CMGEz">CMGEz</dfn>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMGTz" title='llvm::AArch64ISD::NodeType::CMGTz' data-ref="llvm::AArch64ISD::NodeType::CMGTz">CMGTz</dfn>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMLEz" title='llvm::AArch64ISD::NodeType::CMLEz' data-ref="llvm::AArch64ISD::NodeType::CMLEz">CMLEz</dfn>,</td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CMLTz" title='llvm::AArch64ISD::NodeType::CMLTz' data-ref="llvm::AArch64ISD::NodeType::CMLTz">CMLTz</dfn>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMEQz" title='llvm::AArch64ISD::NodeType::FCMEQz' data-ref="llvm::AArch64ISD::NodeType::FCMEQz">FCMEQz</dfn>,</td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMGEz" title='llvm::AArch64ISD::NodeType::FCMGEz' data-ref="llvm::AArch64ISD::NodeType::FCMGEz">FCMGEz</dfn>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMGTz" title='llvm::AArch64ISD::NodeType::FCMGTz' data-ref="llvm::AArch64ISD::NodeType::FCMGTz">FCMGTz</dfn>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMLEz" title='llvm::AArch64ISD::NodeType::FCMLEz' data-ref="llvm::AArch64ISD::NodeType::FCMLEz">FCMLEz</dfn>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FCMLTz" title='llvm::AArch64ISD::NodeType::FCMLTz' data-ref="llvm::AArch64ISD::NodeType::FCMLTz">FCMLTz</dfn>,</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i>// Vector across-lanes addition</i></td></tr>
<tr><th id="147">147</th><td><i>  // Only the lower result lane is defined.</i></td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SADDV" title='llvm::AArch64ISD::NodeType::SADDV' data-ref="llvm::AArch64ISD::NodeType::SADDV">SADDV</dfn>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UADDV" title='llvm::AArch64ISD::NodeType::UADDV' data-ref="llvm::AArch64ISD::NodeType::UADDV">UADDV</dfn>,</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i>// Vector across-lanes min/max</i></td></tr>
<tr><th id="152">152</th><td><i>  // Only the lower result lane is defined.</i></td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SMINV" title='llvm::AArch64ISD::NodeType::SMINV' data-ref="llvm::AArch64ISD::NodeType::SMINV">SMINV</dfn>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UMINV" title='llvm::AArch64ISD::NodeType::UMINV' data-ref="llvm::AArch64ISD::NodeType::UMINV">UMINV</dfn>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SMAXV" title='llvm::AArch64ISD::NodeType::SMAXV' data-ref="llvm::AArch64ISD::NodeType::SMAXV">SMAXV</dfn>,</td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UMAXV" title='llvm::AArch64ISD::NodeType::UMAXV' data-ref="llvm::AArch64ISD::NodeType::UMAXV">UMAXV</dfn>,</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i>// Vector bitwise negation</i></td></tr>
<tr><th id="159">159</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::NOT" title='llvm::AArch64ISD::NodeType::NOT' data-ref="llvm::AArch64ISD::NodeType::NOT">NOT</dfn>,</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i>// Vector bitwise selection</i></td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::BIT" title='llvm::AArch64ISD::NodeType::BIT' data-ref="llvm::AArch64ISD::NodeType::BIT">BIT</dfn>,</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Compare-and-branch</i></td></tr>
<tr><th id="165">165</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CBZ" title='llvm::AArch64ISD::NodeType::CBZ' data-ref="llvm::AArch64ISD::NodeType::CBZ">CBZ</dfn>,</td></tr>
<tr><th id="166">166</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::CBNZ" title='llvm::AArch64ISD::NodeType::CBNZ' data-ref="llvm::AArch64ISD::NodeType::CBNZ">CBNZ</dfn>,</td></tr>
<tr><th id="167">167</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::TBZ" title='llvm::AArch64ISD::NodeType::TBZ' data-ref="llvm::AArch64ISD::NodeType::TBZ">TBZ</dfn>,</td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::TBNZ" title='llvm::AArch64ISD::NodeType::TBNZ' data-ref="llvm::AArch64ISD::NodeType::TBNZ">TBNZ</dfn>,</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// Tail calls</i></td></tr>
<tr><th id="171">171</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::TC_RETURN" title='llvm::AArch64ISD::NodeType::TC_RETURN' data-ref="llvm::AArch64ISD::NodeType::TC_RETURN">TC_RETURN</dfn>,</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i>// Custom prefetch handling</i></td></tr>
<tr><th id="174">174</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::PREFETCH" title='llvm::AArch64ISD::NodeType::PREFETCH' data-ref="llvm::AArch64ISD::NodeType::PREFETCH">PREFETCH</dfn>,</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i>// {s|u}int to FP within a FP register.</i></td></tr>
<tr><th id="177">177</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SITOF" title='llvm::AArch64ISD::NodeType::SITOF' data-ref="llvm::AArch64ISD::NodeType::SITOF">SITOF</dfn>,</td></tr>
<tr><th id="178">178</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UITOF" title='llvm::AArch64ISD::NodeType::UITOF' data-ref="llvm::AArch64ISD::NodeType::UITOF">UITOF</dfn>,</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i class="doc">/// Natural vector cast. ISD::BITCAST is not natural in the big-endian</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">  /// world w.r.t vectors; which causes additional REV instructions to be</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// generated to compensate for the byte-swapping. But sometimes we do</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// need to re-interpret the data in SIMD vector registers in big-endian</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  /// mode without emitting such REV instructions.</i></td></tr>
<tr><th id="185">185</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::NVCAST" title='llvm::AArch64ISD::NodeType::NVCAST' data-ref="llvm::AArch64ISD::NodeType::NVCAST">NVCAST</dfn>,</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::SMULL" title='llvm::AArch64ISD::NodeType::SMULL' data-ref="llvm::AArch64ISD::NodeType::SMULL">SMULL</dfn>,</td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::UMULL" title='llvm::AArch64ISD::NodeType::UMULL' data-ref="llvm::AArch64ISD::NodeType::UMULL">UMULL</dfn>,</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i>// Reciprocal estimates and steps.</i></td></tr>
<tr><th id="191">191</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FRECPE" title='llvm::AArch64ISD::NodeType::FRECPE' data-ref="llvm::AArch64ISD::NodeType::FRECPE">FRECPE</dfn>, <dfn class="enum" id="llvm::AArch64ISD::NodeType::FRECPS" title='llvm::AArch64ISD::NodeType::FRECPS' data-ref="llvm::AArch64ISD::NodeType::FRECPS">FRECPS</dfn>,</td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::FRSQRTE" title='llvm::AArch64ISD::NodeType::FRSQRTE' data-ref="llvm::AArch64ISD::NodeType::FRSQRTE">FRSQRTE</dfn>, <dfn class="enum" id="llvm::AArch64ISD::NodeType::FRSQRTS" title='llvm::AArch64ISD::NodeType::FRSQRTS' data-ref="llvm::AArch64ISD::NodeType::FRSQRTS">FRSQRTS</dfn>,</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// NEON Load/Store with post-increment base updates</i></td></tr>
<tr><th id="195">195</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD2post" title='llvm::AArch64ISD::NodeType::LD2post' data-ref="llvm::AArch64ISD::NodeType::LD2post">LD2post</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD3post" title='llvm::AArch64ISD::NodeType::LD3post' data-ref="llvm::AArch64ISD::NodeType::LD3post">LD3post</dfn>,</td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD4post" title='llvm::AArch64ISD::NodeType::LD4post' data-ref="llvm::AArch64ISD::NodeType::LD4post">LD4post</dfn>,</td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST2post" title='llvm::AArch64ISD::NodeType::ST2post' data-ref="llvm::AArch64ISD::NodeType::ST2post">ST2post</dfn>,</td></tr>
<tr><th id="199">199</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST3post" title='llvm::AArch64ISD::NodeType::ST3post' data-ref="llvm::AArch64ISD::NodeType::ST3post">ST3post</dfn>,</td></tr>
<tr><th id="200">200</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST4post" title='llvm::AArch64ISD::NodeType::ST4post' data-ref="llvm::AArch64ISD::NodeType::ST4post">ST4post</dfn>,</td></tr>
<tr><th id="201">201</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD1x2post" title='llvm::AArch64ISD::NodeType::LD1x2post' data-ref="llvm::AArch64ISD::NodeType::LD1x2post">LD1x2post</dfn>,</td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD1x3post" title='llvm::AArch64ISD::NodeType::LD1x3post' data-ref="llvm::AArch64ISD::NodeType::LD1x3post">LD1x3post</dfn>,</td></tr>
<tr><th id="203">203</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD1x4post" title='llvm::AArch64ISD::NodeType::LD1x4post' data-ref="llvm::AArch64ISD::NodeType::LD1x4post">LD1x4post</dfn>,</td></tr>
<tr><th id="204">204</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST1x2post" title='llvm::AArch64ISD::NodeType::ST1x2post' data-ref="llvm::AArch64ISD::NodeType::ST1x2post">ST1x2post</dfn>,</td></tr>
<tr><th id="205">205</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST1x3post" title='llvm::AArch64ISD::NodeType::ST1x3post' data-ref="llvm::AArch64ISD::NodeType::ST1x3post">ST1x3post</dfn>,</td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST1x4post" title='llvm::AArch64ISD::NodeType::ST1x4post' data-ref="llvm::AArch64ISD::NodeType::ST1x4post">ST1x4post</dfn>,</td></tr>
<tr><th id="207">207</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD1DUPpost" title='llvm::AArch64ISD::NodeType::LD1DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD1DUPpost">LD1DUPpost</dfn>,</td></tr>
<tr><th id="208">208</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD2DUPpost" title='llvm::AArch64ISD::NodeType::LD2DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD2DUPpost">LD2DUPpost</dfn>,</td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD3DUPpost" title='llvm::AArch64ISD::NodeType::LD3DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD3DUPpost">LD3DUPpost</dfn>,</td></tr>
<tr><th id="210">210</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD4DUPpost" title='llvm::AArch64ISD::NodeType::LD4DUPpost' data-ref="llvm::AArch64ISD::NodeType::LD4DUPpost">LD4DUPpost</dfn>,</td></tr>
<tr><th id="211">211</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD1LANEpost" title='llvm::AArch64ISD::NodeType::LD1LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD1LANEpost">LD1LANEpost</dfn>,</td></tr>
<tr><th id="212">212</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD2LANEpost" title='llvm::AArch64ISD::NodeType::LD2LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD2LANEpost">LD2LANEpost</dfn>,</td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD3LANEpost" title='llvm::AArch64ISD::NodeType::LD3LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD3LANEpost">LD3LANEpost</dfn>,</td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::LD4LANEpost" title='llvm::AArch64ISD::NodeType::LD4LANEpost' data-ref="llvm::AArch64ISD::NodeType::LD4LANEpost">LD4LANEpost</dfn>,</td></tr>
<tr><th id="215">215</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST2LANEpost" title='llvm::AArch64ISD::NodeType::ST2LANEpost' data-ref="llvm::AArch64ISD::NodeType::ST2LANEpost">ST2LANEpost</dfn>,</td></tr>
<tr><th id="216">216</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST3LANEpost" title='llvm::AArch64ISD::NodeType::ST3LANEpost' data-ref="llvm::AArch64ISD::NodeType::ST3LANEpost">ST3LANEpost</dfn>,</td></tr>
<tr><th id="217">217</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NodeType::ST4LANEpost" title='llvm::AArch64ISD::NodeType::ST4LANEpost' data-ref="llvm::AArch64ISD::NodeType::ST4LANEpost">ST4LANEpost</dfn></td></tr>
<tr><th id="218">218</th><td>};</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>} <i>// end namespace AArch64ISD</i></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><b>namespace</b> {</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>// Any instruction that defines a 32-bit result zeros out the high half of the</i></td></tr>
<tr><th id="225">225</th><td><i>// register. Truncate can be lowered to EXTRACT_SUBREG. CopyFromReg may</i></td></tr>
<tr><th id="226">226</th><td><i>// be copying from a truncate. But any other 32-bit operation will zero-extend</i></td></tr>
<tr><th id="227">227</th><td><i>// up to 64 bits.</i></td></tr>
<tr><th id="228">228</th><td><i>// FIXME: X86 also checks for CMOV here. Do we need something similar?</i></td></tr>
<tr><th id="229">229</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm12_GLOBAL__N_1L7isDef32ERKNS_6SDNodeE" title='llvm::(anonymous namespace)::isDef32' data-ref="_ZN4llvm12_GLOBAL__N_1L7isDef32ERKNS_6SDNodeE">isDef32</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> &amp;<dfn class="local col7 decl" id="287N" title='N' data-type='const llvm::SDNode &amp;' data-ref="287N">N</dfn>) {</td></tr>
<tr><th id="230">230</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="288Opc" title='Opc' data-type='unsigned int' data-ref="288Opc">Opc</dfn> = <a class="local col7 ref" href="#287N" title='N' data-ref="287N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="231">231</th><td>  <b>return</b> <a class="local col8 ref" href="#288Opc" title='Opc' data-ref="288Opc">Opc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TRUNCATE" title='llvm::ISD::NodeType::TRUNCATE' data-ref="llvm::ISD::NodeType::TRUNCATE">TRUNCATE</a> &amp;&amp; <a class="local col8 ref" href="#288Opc" title='Opc' data-ref="288Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a> &amp;&amp;</td></tr>
<tr><th id="232">232</th><td>         <a class="local col8 ref" href="#288Opc" title='Opc' data-ref="288Opc">Opc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>;</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><b>class</b> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" id="llvm::AArch64Subtarget">AArch64Subtarget</a>;</td></tr>
<tr><th id="238">238</th><td><b>class</b> <a class="type" href="AArch64.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" id="llvm::AArch64TargetMachine">AArch64TargetMachine</a>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering">AArch64TargetLowering</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="241">241</th><td><b>public</b>:</td></tr>
<tr><th id="242">242</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE" title='llvm::AArch64TargetLowering::AArch64TargetLowering' data-ref="_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE">AArch64TargetLowering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col9 decl" id="289TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="289TM">TM</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                 <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col0 decl" id="290STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="290STI">STI</dfn>);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i class="doc">/// Selects the correct CCAssignFn for a given CallingConvention value.</i></td></tr>
<tr><th id="246">246</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" title='llvm::AArch64TargetLowering::CCAssignFnForCall' data-ref="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="291CC" title='CC' data-type='CallingConv::ID' data-ref="291CC">CC</dfn>, <em>bool</em> <dfn class="local col2 decl" id="292IsVarArg" title='IsVarArg' data-type='bool' data-ref="292IsVarArg">IsVarArg</dfn>) <em>const</em>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i class="doc">/// Selects the correct CCAssignFn for a given CallingConvention value.</i></td></tr>
<tr><th id="249">249</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj" title='llvm::AArch64TargetLowering::CCAssignFnForReturn' data-ref="_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj">CCAssignFnForReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="293CC" title='CC' data-type='CallingConv::ID' data-ref="293CC">CC</dfn>) <em>const</em>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// Determine which of the bits specified in Mask are known to be either zero</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// or one and return them in the KnownZero/KnownOne bitsets.</i></td></tr>
<tr><th id="253">253</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="294Op" title='Op' data-type='const llvm::SDValue' data-ref="294Op">Op</dfn>, <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col5 decl" id="295Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="295Known">Known</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="296DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="296DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="297DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="297DAG">DAG</dfn>,</td></tr>
<tr><th id="256">256</th><td>                                     <em>unsigned</em> <dfn class="local col8 decl" id="298Depth" title='Depth' data-type='unsigned int' data-ref="298Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS_14TargetLowering17TargetLoweringOptE" title='llvm::AArch64TargetLowering::targetShrinkDemandedConstant' data-ref="_ZNK4llvm21AArch64TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS_14TargetLowering17TargetLoweringOptE">targetShrinkDemandedConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="299Op" title='Op' data-type='llvm::SDValue' data-ref="299Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="300Demanded" title='Demanded' data-type='const llvm::APInt &amp;' data-ref="300Demanded">Demanded</dfn>,</td></tr>
<tr><th id="259">259</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::TargetLoweringOpt" title='llvm::TargetLowering::TargetLoweringOpt' data-ref="llvm::TargetLowering::TargetLoweringOpt">TargetLoweringOpt</a> &amp;<dfn class="local col1 decl" id="301TLO" title='TLO' data-type='llvm::TargetLowering::TargetLoweringOpt &amp;' data-ref="301TLO">TLO</dfn>) <em>const</em> override;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" title='llvm::AArch64TargetLowering::getScalarShiftAmountTy' data-ref="_ZNK4llvm21AArch64TargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE">getScalarShiftAmountTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col2 decl" id="302DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="302DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> override;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i class="doc">/// Returns true if the target allows unaligned memory accesses of the</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// specified type.</i></td></tr>
<tr><th id="265">265</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(</td></tr>
<tr><th id="266">266</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="303VT" title='VT' data-type='llvm::EVT' data-ref="303VT">VT</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="304AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="304AddrSpace">AddrSpace</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col5 decl" id="305Align" title='Align' data-type='unsigned int' data-ref="305Align">Align</dfn> = <var>1</var>,</td></tr>
<tr><th id="267">267</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col6 decl" id="306Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="306Flags">Flags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MONone" title='llvm::MachineMemOperand::Flags::MONone' data-ref="llvm::MachineMemOperand::Flags::MONone">MONone</a>,</td></tr>
<tr><th id="268">268</th><td>      <em>bool</em> *<dfn class="local col7 decl" id="307Fast" title='Fast' data-type='bool *' data-ref="307Fast">Fast</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i class="doc">/// Provide custom lowering hooks for some operations.</i></td></tr>
<tr><th id="271">271</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerOperation' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="308Op" title='Op' data-type='llvm::SDValue' data-ref="308Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="309DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="309DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj" title='llvm::AArch64TargetLowering::getTargetNodeName' data-ref="_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="310Opcode" title='Opcode' data-type='unsigned int' data-ref="310Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AArch64TargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm21AArch64TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="311N" title='N' data-type='llvm::SDNode *' data-ref="311N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="312DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="312DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i class="doc">/// Returns true if a cast between SrcAS and DestAS is a noop.</i></td></tr>
<tr><th id="278">278</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering19isNoopAddrSpaceCastEjj" title='llvm::AArch64TargetLowering::isNoopAddrSpaceCast' data-ref="_ZNK4llvm21AArch64TargetLowering19isNoopAddrSpaceCastEjj">isNoopAddrSpaceCast</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="313SrcAS" title='SrcAS' data-type='unsigned int' data-ref="313SrcAS">SrcAS</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="314DestAS" title='DestAS' data-type='unsigned int' data-ref="314DestAS">DestAS</dfn>) <em>const</em> override {</td></tr>
<tr><th id="279">279</th><td>    <i>// Addrspacecasts are always noops.</i></td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="281">281</th><td>  }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i class="doc">/// This method returns a target specific FastISel object, or null if the</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// target does not support "fast" ISel.</i></td></tr>
<tr><th id="285">285</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::AArch64TargetLowering::createFastISel' data-ref="_ZNK4llvm21AArch64TargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col5 decl" id="315funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="315funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="286">286</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col6 decl" id="316libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="316libInfo">libInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE" title='llvm::AArch64TargetLowering::isOffsetFoldingLegal' data-ref="_ZNK4llvm21AArch64TargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE">isOffsetFoldingLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col7 decl" id="317GA" title='GA' data-type='const llvm::GlobalAddressSDNode *' data-ref="317GA">GA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::AArch64TargetLowering::isFPImmLegal' data-ref="_ZNK4llvm21AArch64TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col8 decl" id="318Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="318Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="319VT" title='VT' data-type='llvm::EVT' data-ref="319VT">VT</dfn>,</td></tr>
<tr><th id="291">291</th><td>                    <em>bool</em> <dfn class="local col0 decl" id="320ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="320ForCodeSize">ForCodeSize</dfn>) <em>const</em> override;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i class="doc">/// Return true if the given shuffle mask can be codegen'd directly, or if it</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  /// should be stack expanded.</i></td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE" title='llvm::AArch64TargetLowering::isShuffleMaskLegal' data-ref="_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE">isShuffleMaskLegal</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col1 decl" id="321M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="321M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="322VT" title='VT' data-type='llvm::EVT' data-ref="322VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i class="doc">/// Return the ISD::SETCC ValueType.</i></td></tr>
<tr><th id="298">298</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::AArch64TargetLowering::getSetCCResultType' data-ref="_ZNK4llvm21AArch64TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="323DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="323DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col4 decl" id="324Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="324Context">Context</dfn>,</td></tr>
<tr><th id="299">299</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="325VT" title='VT' data-type='llvm::EVT' data-ref="325VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::ReconstructShuffle' data-ref="_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE">ReconstructShuffle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="326Op" title='Op' data-type='llvm::SDValue' data-ref="326Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="327DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="327DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering12EmitF128CSELERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::EmitF128CSEL' data-ref="_ZNK4llvm21AArch64TargetLowering12EmitF128CSELERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitF128CSEL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="328MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="328MI">MI</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="329BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="329BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19EmitLoweredCatchRetERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::EmitLoweredCatchRet' data-ref="_ZNK4llvm21AArch64TargetLowering19EmitLoweredCatchRetERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredCatchRet</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="330MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="330MI">MI</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="331BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="331BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19EmitLoweredCatchPadERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::EmitLoweredCatchPad' data-ref="_ZNK4llvm21AArch64TargetLowering19EmitLoweredCatchPadERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredCatchPad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="332MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="332MI">MI</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="333BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="333BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="313">313</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm21AArch64TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="334MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="334MI">MI</dfn>,</td></tr>
<tr><th id="314">314</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="335MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="335MBB">MBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj" title='llvm::AArch64TargetLowering::getTgtMemIntrinsic' data-ref="_ZNK4llvm21AArch64TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj">getTgtMemIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo" title='llvm::TargetLoweringBase::IntrinsicInfo' data-ref="llvm::TargetLoweringBase::IntrinsicInfo">IntrinsicInfo</a> &amp;<dfn class="local col6 decl" id="336Info" title='Info' data-type='llvm::TargetLoweringBase::IntrinsicInfo &amp;' data-ref="336Info">Info</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> &amp;<dfn class="local col7 decl" id="337I" title='I' data-type='const llvm::CallInst &amp;' data-ref="337I">I</dfn>,</td></tr>
<tr><th id="317">317</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="338MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="338MF">MF</dfn>,</td></tr>
<tr><th id="318">318</th><td>                          <em>unsigned</em> <dfn class="local col9 decl" id="339Intrinsic" title='Intrinsic' data-type='unsigned int' data-ref="339Intrinsic">Intrinsic</dfn>) <em>const</em> override;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE" title='llvm::AArch64TargetLowering::shouldReduceLoadWidth' data-ref="_ZNK4llvm21AArch64TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE">shouldReduceLoadWidth</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="340Load" title='Load' data-type='llvm::SDNode *' data-ref="340Load">Load</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col1 decl" id="341ExtTy" title='ExtTy' data-type='ISD::LoadExtType' data-ref="341ExtTy">ExtTy</dfn>,</td></tr>
<tr><th id="321">321</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="342NewVT" title='NewVT' data-type='llvm::EVT' data-ref="342NewVT">NewVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::AArch64TargetLowering::isTruncateFree' data-ref="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="343Ty1" title='Ty1' data-type='llvm::Type *' data-ref="343Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="344Ty2" title='Ty2' data-type='llvm::Type *' data-ref="344Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::AArch64TargetLowering::isTruncateFree' data-ref="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="345VT1" title='VT1' data-type='llvm::EVT' data-ref="345VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="346VT2" title='VT2' data-type='llvm::EVT' data-ref="346VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering19isProfitableToHoistEPNS_11InstructionE" title='llvm::AArch64TargetLowering::isProfitableToHoist' data-ref="_ZNK4llvm21AArch64TargetLowering19isProfitableToHoistEPNS_11InstructionE">isProfitableToHoist</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="347I" title='I' data-type='llvm::Instruction *' data-ref="347I">I</dfn>) <em>const</em> override;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering10isZExtFreeEPNS_4TypeES2_" title='llvm::AArch64TargetLowering::isZExtFree' data-ref="_ZNK4llvm21AArch64TargetLowering10isZExtFreeEPNS_4TypeES2_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="348Ty1" title='Ty1' data-type='llvm::Type *' data-ref="348Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="349Ty2" title='Ty2' data-type='llvm::Type *' data-ref="349Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="329">329</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_3EVTES1_" title='llvm::AArch64TargetLowering::isZExtFree' data-ref="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_3EVTES1_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="350VT1" title='VT1' data-type='llvm::EVT' data-ref="350VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="351VT2" title='VT2' data-type='llvm::EVT' data-ref="351VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" title='llvm::AArch64TargetLowering::isZExtFree' data-ref="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="352Val" title='Val' data-type='llvm::SDValue' data-ref="352Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="353VT2" title='VT2' data-type='llvm::EVT' data-ref="353VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering18shouldSinkOperandsEPNS_11InstructionERNS_15SmallVectorImplIPNS_3UseEEE" title='llvm::AArch64TargetLowering::shouldSinkOperands' data-ref="_ZNK4llvm21AArch64TargetLowering18shouldSinkOperandsEPNS_11InstructionERNS_15SmallVectorImplIPNS_3UseEEE">shouldSinkOperands</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="354I" title='I' data-type='llvm::Instruction *' data-ref="354I">I</dfn>,</td></tr>
<tr><th id="333">333</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Use.h.html#llvm::Use" title='llvm::Use' data-ref="llvm::Use">Use</a> *&gt; &amp;<dfn class="local col5 decl" id="355Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::Use *&gt; &amp;' data-ref="355Ops">Ops</dfn>) <em>const</em> override;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering13hasPairedLoadENS_3EVTERj" title='llvm::AArch64TargetLowering::hasPairedLoad' data-ref="_ZNK4llvm21AArch64TargetLowering13hasPairedLoadENS_3EVTERj">hasPairedLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="356LoadedType" title='LoadedType' data-type='llvm::EVT' data-ref="356LoadedType">LoadedType</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="357RequiredAligment" title='RequiredAligment' data-type='unsigned int &amp;' data-ref="357RequiredAligment">RequiredAligment</dfn>) <em>const</em> override;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering31getMaxSupportedInterleaveFactorEv" title='llvm::AArch64TargetLowering::getMaxSupportedInterleaveFactor' data-ref="_ZNK4llvm21AArch64TargetLowering31getMaxSupportedInterleaveFactorEv">getMaxSupportedInterleaveFactor</dfn>() <em>const</em> override { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj" title='llvm::AArch64TargetLowering::lowerInterleavedLoad' data-ref="_ZNK4llvm21AArch64TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj">lowerInterleavedLoad</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col8 decl" id="358LI" title='LI' data-type='llvm::LoadInst *' data-ref="358LI">LI</dfn>,</td></tr>
<tr><th id="340">340</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst">ShuffleVectorInst</a> *&gt; <dfn class="local col9 decl" id="359Shuffles" title='Shuffles' data-type='ArrayRef&lt;llvm::ShuffleVectorInst *&gt;' data-ref="359Shuffles">Shuffles</dfn>,</td></tr>
<tr><th id="341">341</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="360Indices" title='Indices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="360Indices">Indices</dfn>,</td></tr>
<tr><th id="342">342</th><td>                            <em>unsigned</em> <dfn class="local col1 decl" id="361Factor" title='Factor' data-type='unsigned int' data-ref="361Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="343">343</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj" title='llvm::AArch64TargetLowering::lowerInterleavedStore' data-ref="_ZNK4llvm21AArch64TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj">lowerInterleavedStore</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a> *<dfn class="local col2 decl" id="362SI" title='SI' data-type='llvm::StoreInst *' data-ref="362SI">SI</dfn>, <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst">ShuffleVectorInst</a> *<dfn class="local col3 decl" id="363SVI" title='SVI' data-type='llvm::ShuffleVectorInst *' data-ref="363SVI">SVI</dfn>,</td></tr>
<tr><th id="344">344</th><td>                             <em>unsigned</em> <dfn class="local col4 decl" id="364Factor" title='Factor' data-type='unsigned int' data-ref="364Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering19isLegalAddImmediateEl" title='llvm::AArch64TargetLowering::isLegalAddImmediate' data-ref="_ZNK4llvm21AArch64TargetLowering19isLegalAddImmediateEl">isLegalAddImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>) <em>const</em> override;</td></tr>
<tr><th id="347">347</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering20isLegalICmpImmediateEl" title='llvm::AArch64TargetLowering::isLegalICmpImmediate' data-ref="_ZNK4llvm21AArch64TargetLowering20isLegalICmpImmediateEl">isLegalICmpImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>) <em>const</em> override;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering28shouldConsiderGEPOffsetSplitEv" title='llvm::AArch64TargetLowering::shouldConsiderGEPOffsetSplit' data-ref="_ZNK4llvm21AArch64TargetLowering28shouldConsiderGEPOffsetSplitEv">shouldConsiderGEPOffsetSplit</dfn>() <em>const</em> override;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE" title='llvm::AArch64TargetLowering::getOptimalMemOpType' data-ref="_ZNK4llvm21AArch64TargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE">getOptimalMemOpType</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="365Size" title='Size' data-type='uint64_t' data-ref="365Size">Size</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="366DstAlign" title='DstAlign' data-type='unsigned int' data-ref="366DstAlign">DstAlign</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="367SrcAlign" title='SrcAlign' data-type='unsigned int' data-ref="367SrcAlign">SrcAlign</dfn>,</td></tr>
<tr><th id="352">352</th><td>                          <em>bool</em> <dfn class="local col8 decl" id="368IsMemset" title='IsMemset' data-type='bool' data-ref="368IsMemset">IsMemset</dfn>, <em>bool</em> <dfn class="local col9 decl" id="369ZeroMemset" title='ZeroMemset' data-type='bool' data-ref="369ZeroMemset">ZeroMemset</dfn>, <em>bool</em> <dfn class="local col0 decl" id="370MemcpyStrSrc" title='MemcpyStrSrc' data-type='bool' data-ref="370MemcpyStrSrc">MemcpyStrSrc</dfn>,</td></tr>
<tr><th id="353">353</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> &amp;<dfn class="local col1 decl" id="371FuncAttributes" title='FuncAttributes' data-type='const llvm::AttributeList &amp;' data-ref="371FuncAttributes">FuncAttributes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i class="doc">/// Return true if the addressing mode represented by AM is legal for this</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  /// target, for a load/store of the specified type.</i></td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::AArch64TargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm21AArch64TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col2 decl" id="372DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="372DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col3 decl" id="373AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="373AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="374Ty" title='Ty' data-type='llvm::Type *' data-ref="374Ty">Ty</dfn>,</td></tr>
<tr><th id="358">358</th><td>                             <em>unsigned</em> <dfn class="local col5 decl" id="375AS" title='AS' data-type='unsigned int' data-ref="375AS">AS</dfn>,</td></tr>
<tr><th id="359">359</th><td>                             <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="376I" title='I' data-type='llvm::Instruction *' data-ref="376I">I</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// Return the cost of the scaling factor used in the addressing</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// mode represented by AM for this target, for a load/store</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// of the specified type.</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">  /// If the AM is supported, the return value must be &gt;= 0.</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">  /// If the AM is not supported, it returns a negative value.</i></td></tr>
<tr><th id="366">366</th><td>  <em>int</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj" title='llvm::AArch64TargetLowering::getScalingFactorCost' data-ref="_ZNK4llvm21AArch64TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj">getScalingFactorCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col7 decl" id="377DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="377DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col8 decl" id="378AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="378AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="379Ty" title='Ty' data-type='llvm::Type *' data-ref="379Ty">Ty</dfn>,</td></tr>
<tr><th id="367">367</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="380AS" title='AS' data-type='unsigned int' data-ref="380AS">AS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <i class="doc">/// Return true if an FMA operation is faster than a pair of fmul and fadd</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// instructions. fmuladd intrinsics will be expanded to FMAs when this method</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">  /// returns true, otherwise fmuladd is expanded to fmul + fadd.</i></td></tr>
<tr><th id="372">372</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE" title='llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE">isFMAFasterThanFMulAndFAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="381VT" title='VT' data-type='llvm::EVT' data-ref="381VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering19getScratchRegistersEj" title='llvm::AArch64TargetLowering::getScratchRegisters' data-ref="_ZNK4llvm21AArch64TargetLowering19getScratchRegistersEj">getScratchRegisters</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="382CC" title='CC' data-type='CallingConv::ID' data-ref="382CC">CC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i class="doc">/// Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</i></td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE" title='llvm::AArch64TargetLowering::isDesirableToCommuteWithShift' data-ref="_ZNK4llvm21AArch64TargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE">isDesirableToCommuteWithShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="383N" title='N' data-type='const llvm::SDNode *' data-ref="383N">N</dfn>,</td></tr>
<tr><th id="378">378</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel" title='llvm::CombineLevel' data-ref="llvm::CombineLevel">CombineLevel</a> <dfn class="local col4 decl" id="384Level" title='Level' data-type='llvm::CombineLevel' data-ref="384Level">Level</dfn>) <em>const</em> override;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i class="doc">/// Returns true if it is beneficial to convert a load of a constant</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">  /// to just the constant itself.</i></td></tr>
<tr><th id="382">382</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE" title='llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm' data-ref="_ZNK4llvm21AArch64TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE">shouldConvertConstantLoadToIntImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="385Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="385Imm">Imm</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                         <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="386Ty" title='Ty' data-type='llvm::Type *' data-ref="386Ty">Ty</dfn>) <em>const</em> override;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i class="doc">/// Return true if EXTRACT_SUBVECTOR is cheap for this result type</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">  /// with this index.</i></td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering23isExtractSubvectorCheapENS_3EVTES1_j" title='llvm::AArch64TargetLowering::isExtractSubvectorCheap' data-ref="_ZNK4llvm21AArch64TargetLowering23isExtractSubvectorCheapENS_3EVTES1_j">isExtractSubvectorCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="387ResVT" title='ResVT' data-type='llvm::EVT' data-ref="387ResVT">ResVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="388SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="388SrcVT">SrcVT</dfn>,</td></tr>
<tr><th id="388">388</th><td>                               <em>unsigned</em> <dfn class="local col9 decl" id="389Index" title='Index' data-type='unsigned int' data-ref="389Index">Index</dfn>) <em>const</em> override;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering14emitLoadLinkedERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueENS_14AtomicOrderingE" title='llvm::AArch64TargetLowering::emitLoadLinked' data-ref="_ZNK4llvm21AArch64TargetLowering14emitLoadLinkedERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueENS_14AtomicOrderingE">emitLoadLinked</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col0 decl" id="390Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="390Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="391Addr" title='Addr' data-type='llvm::Value *' data-ref="391Addr">Addr</dfn>,</td></tr>
<tr><th id="391">391</th><td>                        <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col2 decl" id="392Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="392Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering20emitStoreConditionalERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES7_NS_14AtomicOrderingE" title='llvm::AArch64TargetLowering::emitStoreConditional' data-ref="_ZNK4llvm21AArch64TargetLowering20emitStoreConditionalERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES7_NS_14AtomicOrderingE">emitStoreConditional</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col3 decl" id="393Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="393Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="394Val" title='Val' data-type='llvm::Value *' data-ref="394Val">Val</dfn>,</td></tr>
<tr><th id="393">393</th><td>                              <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="395Addr" title='Addr' data-type='llvm::Value *' data-ref="395Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col6 decl" id="396Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="396Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering33emitAtomicCmpXchgNoStoreLLBalanceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::AArch64TargetLowering::emitAtomicCmpXchgNoStoreLLBalance' data-ref="_ZNK4llvm21AArch64TargetLowering33emitAtomicCmpXchgNoStoreLLBalanceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">emitAtomicCmpXchgNoStoreLLBalance</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col7 decl" id="397Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="397Builder">Builder</dfn>) <em>const</em> override;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="398">398</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR' data-ref="_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE">shouldExpandAtomicLoadInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col8 decl" id="398LI" title='LI' data-type='llvm::LoadInst *' data-ref="398LI">LI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR' data-ref="_ZNK4llvm21AArch64TargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE">shouldExpandAtomicStoreInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a> *<dfn class="local col9 decl" id="399SI" title='SI' data-type='llvm::StoreInst *' data-ref="399SI">SI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="400">400</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="401">401</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> *<dfn class="local col0 decl" id="400AI" title='AI' data-type='llvm::AtomicRMWInst *' data-ref="400AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="404">404</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicCmpXchgInIR' data-ref="_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE">shouldExpandAtomicCmpXchgInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicCmpXchgInst" title='llvm::AtomicCmpXchgInst' data-ref="llvm::AtomicCmpXchgInst">AtomicCmpXchgInst</a> *<dfn class="local col1 decl" id="401AI" title='AI' data-type='llvm::AtomicCmpXchgInst *' data-ref="401AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering21useLoadStackGuardNodeEv" title='llvm::AArch64TargetLowering::useLoadStackGuardNode' data-ref="_ZNK4llvm21AArch64TargetLowering21useLoadStackGuardNodeEv">useLoadStackGuardNode</dfn>() <em>const</em> override;</td></tr>
<tr><th id="407">407</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction" title='llvm::TargetLoweringBase::LegalizeTypeAction' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction">LegalizeTypeAction</a></td></tr>
<tr><th id="408">408</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE" title='llvm::AArch64TargetLowering::getPreferredVectorAction' data-ref="_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="402VT" title='VT' data-type='llvm::MVT' data-ref="402VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i class="doc">/// If the target has a standard location for the stack protector cookie,</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">  /// returns the address of that location. Otherwise, returns nullptr.</i></td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering15getIRStackGuardERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::AArch64TargetLowering::getIRStackGuard' data-ref="_ZNK4llvm21AArch64TargetLowering15getIRStackGuardERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">getIRStackGuard</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col3 decl" id="403IRB" title='IRB' data-type='IRBuilder&lt;&gt; &amp;' data-ref="403IRB">IRB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering21insertSSPDeclarationsERNS_6ModuleE" title='llvm::AArch64TargetLowering::insertSSPDeclarations' data-ref="_ZNK4llvm21AArch64TargetLowering21insertSSPDeclarationsERNS_6ModuleE">insertSSPDeclarations</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col4 decl" id="404M" title='M' data-type='llvm::Module &amp;' data-ref="404M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="415">415</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering17getSDagStackGuardERKNS_6ModuleE" title='llvm::AArch64TargetLowering::getSDagStackGuard' data-ref="_ZNK4llvm21AArch64TargetLowering17getSDagStackGuardERKNS_6ModuleE">getSDagStackGuard</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col5 decl" id="405M" title='M' data-type='const llvm::Module &amp;' data-ref="405M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering21getSSPStackGuardCheckERKNS_6ModuleE" title='llvm::AArch64TargetLowering::getSSPStackGuardCheck' data-ref="_ZNK4llvm21AArch64TargetLowering21getSSPStackGuardCheckERKNS_6ModuleE">getSSPStackGuardCheck</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col6 decl" id="406M" title='M' data-type='const llvm::Module &amp;' data-ref="406M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <i class="doc">/// If the target has a standard location for the unsafe stack pointer,</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  /// returns the address of that location. Otherwise, returns nullptr.</i></td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering27getSafeStackPointerLocationERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::AArch64TargetLowering::getSafeStackPointerLocation' data-ref="_ZNK4llvm21AArch64TargetLowering27getSafeStackPointerLocationERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">getSafeStackPointerLocation</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col7 decl" id="407IRB" title='IRB' data-type='IRBuilder&lt;&gt; &amp;' data-ref="407IRB">IRB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">  /// exception address on entry to an EH pad.</i></td></tr>
<tr><th id="424">424</th><td>  <em>unsigned</em></td></tr>
<tr><th id="425">425</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE" title='llvm::AArch64TargetLowering::getExceptionPointerRegister' data-ref="_ZNK4llvm21AArch64TargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE">getExceptionPointerRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col8 decl" id="408PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="408PersonalityFn">PersonalityFn</dfn>) <em>const</em> override {</td></tr>
<tr><th id="426">426</th><td>    <i>// FIXME: This is a guess. Has this been defined yet?</i></td></tr>
<tr><th id="427">427</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>;</td></tr>
<tr><th id="428">428</th><td>  }</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  /// exception typeid on entry to a landing pad.</i></td></tr>
<tr><th id="432">432</th><td>  <em>unsigned</em></td></tr>
<tr><th id="433">433</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE" title='llvm::AArch64TargetLowering::getExceptionSelectorRegister' data-ref="_ZNK4llvm21AArch64TargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE">getExceptionSelectorRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col9 decl" id="409PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="409PersonalityFn">PersonalityFn</dfn>) <em>const</em> override {</td></tr>
<tr><th id="434">434</th><td>    <i>// FIXME: This is a guess. Has this been defined yet?</i></td></tr>
<tr><th id="435">435</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::AArch64&apos;">X1</span>;</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering13isIntDivCheapENS_3EVTENS_13AttributeListE" title='llvm::AArch64TargetLowering::isIntDivCheap' data-ref="_ZNK4llvm21AArch64TargetLowering13isIntDivCheapENS_3EVTENS_13AttributeListE">isIntDivCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="410VT" title='VT' data-type='llvm::EVT' data-ref="410VT">VT</dfn>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> <dfn class="local col1 decl" id="411Attr" title='Attr' data-type='llvm::AttributeList' data-ref="411Attr">Attr</dfn>) <em>const</em> override;</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::canMergeStoresTo' data-ref="_ZNK4llvm21AArch64TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE">canMergeStoresTo</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="412AddressSpace" title='AddressSpace' data-type='unsigned int' data-ref="412AddressSpace">AddressSpace</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="413MemVT" title='MemVT' data-type='llvm::EVT' data-ref="413MemVT">MemVT</dfn>,</td></tr>
<tr><th id="441">441</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="414DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="414DAG">DAG</dfn>) <em>const</em> override {</td></tr>
<tr><th id="442">442</th><td>    <i>// Do not merge to float value size (128 bytes) if no implicit</i></td></tr>
<tr><th id="443">443</th><td><i>    // float attribute is set.</i></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>    <em>bool</em> <dfn class="local col5 decl" id="415NoFloat" title='NoFloat' data-type='bool' data-ref="415NoFloat">NoFloat</dfn> = DAG.getMachineFunction().getFunction().hasFnAttribute(</td></tr>
<tr><th id="446">446</th><td>        Attribute::<span class='error' title="no member named &apos;NoImplicitFloat&apos; in &apos;llvm::Attribute&apos;">NoImplicitFloat</span>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>    <b>if</b> (NoFloat)</td></tr>
<tr><th id="449">449</th><td>      <b>return</b> (<a class="local col3 ref" href="#413MemVT" title='MemVT' data-ref="413MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>64</var>);</td></tr>
<tr><th id="450">450</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="451">451</th><td>  }</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCttzEv" title='llvm::AArch64TargetLowering::isCheapToSpeculateCttz' data-ref="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCttzEv">isCheapToSpeculateCttz</dfn>() <em>const</em> override {</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCtlzEv" title='llvm::AArch64TargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override {</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="459">459</th><td>  }</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE" title='llvm::AArch64TargetLowering::isMaskAndCmp0FoldingBeneficial' data-ref="_ZNK4llvm21AArch64TargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE">isMaskAndCmp0FoldingBeneficial</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col6 decl" id="416AndI" title='AndI' data-type='const llvm::Instruction &amp;' data-ref="416AndI">AndI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE" title='llvm::AArch64TargetLowering::hasAndNotCompare' data-ref="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE">hasAndNotCompare</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="417V" title='V' data-type='llvm::SDValue' data-ref="417V">V</dfn>) <em>const</em> override {</td></tr>
<tr><th id="464">464</th><td>    <i>// We can use bics for any scalar.</i></td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <a class="local col7 ref" href="#417V" title='V' data-ref="417V">V</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isScalarIntegerEv" title='llvm::EVT::isScalarInteger' data-ref="_ZNK4llvm3EVT15isScalarIntegerEv">isScalarInteger</a>();</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering9hasAndNotENS_7SDValueE" title='llvm::AArch64TargetLowering::hasAndNot' data-ref="_ZNK4llvm21AArch64TargetLowering9hasAndNotENS_7SDValueE">hasAndNot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="418Y" title='Y' data-type='llvm::SDValue' data-ref="418Y">Y</dfn>) <em>const</em> override {</td></tr>
<tr><th id="469">469</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="419VT" title='VT' data-type='llvm::EVT' data-ref="419VT">VT</dfn> = <a class="local col8 ref" href="#418Y" title='Y' data-ref="418Y">Y</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>    <b>if</b> (!<a class="local col9 ref" href="#419VT" title='VT' data-ref="419VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="472">472</th><td>      <b>return</b> <a class="virtual member" href="#_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE" title='llvm::AArch64TargetLowering::hasAndNotCompare' data-ref="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE">hasAndNotCompare</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#418Y" title='Y' data-ref="418Y">Y</a>);</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>    <b>return</b> <a class="local col9 ref" href="#419VT" title='VT' data-ref="419VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>64</var>; <i>// vector 'bic'</i></td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE" title='llvm::AArch64TargetLowering::shouldExpandShift' data-ref="_ZNK4llvm21AArch64TargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE">shouldExpandShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="420DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="420DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="421N" title='N' data-type='llvm::SDNode *' data-ref="421N">N</dfn>) <em>const</em> override {</td></tr>
<tr><th id="478">478</th><td>    <b>if</b> (<a class="local col0 ref" href="#420DAG" title='DAG' data-ref="420DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>())</td></tr>
<tr><th id="479">479</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="481">481</th><td>  }</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEj" title='llvm::AArch64TargetLowering::shouldTransformSignedTruncationCheck' data-ref="_ZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEj">shouldTransformSignedTruncationCheck</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="422XVT" title='XVT' data-type='llvm::EVT' data-ref="422XVT">XVT</dfn>,</td></tr>
<tr><th id="484">484</th><td>                                            <em>unsigned</em> <dfn class="local col3 decl" id="423KeptBits" title='KeptBits' data-type='unsigned int' data-ref="423KeptBits">KeptBits</dfn>) <em>const</em> override {</td></tr>
<tr><th id="485">485</th><td>    <i>// For vectors, we don't have a preference..</i></td></tr>
<tr><th id="486">486</th><td>    <b>if</b> (<a class="local col2 ref" href="#422XVT" title='XVT' data-ref="422XVT">XVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="487">487</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>    <em>auto</em> <dfn class="local col4 decl" id="424VTIsOk" title='VTIsOk' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ISelLowering.h:489:19)' data-ref="424VTIsOk">VTIsOk</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="425VT" title='VT' data-type='llvm::EVT' data-ref="425VT">VT</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="490">490</th><td>      <b>return</b> <a class="local col5 ref" href="#425VT" title='VT' data-ref="425VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col5 ref" href="#425VT" title='VT' data-ref="425VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col5 ref" href="#425VT" title='VT' data-ref="425VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> ||</td></tr>
<tr><th id="491">491</th><td>             <a class="local col5 ref" href="#425VT" title='VT' data-ref="425VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="492">492</th><td>    };</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>    <i>// We are ok with KeptBitsVT being byte/word/dword, what SXT supports.</i></td></tr>
<tr><th id="495">495</th><td><i>    // XVT will be larger than KeptBitsVT.</i></td></tr>
<tr><th id="496">496</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="426KeptBitsVT" title='KeptBitsVT' data-type='llvm::MVT' data-ref="426KeptBitsVT">KeptBitsVT</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT12getIntegerVTEj" title='llvm::MVT::getIntegerVT' data-ref="_ZN4llvm3MVT12getIntegerVTEj">getIntegerVT</a>(<a class="local col3 ref" href="#423KeptBits" title='KeptBits' data-ref="423KeptBits">KeptBits</a>);</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <a class="local col4 ref" href="#424VTIsOk" title='VTIsOk' data-ref="424VTIsOk">VTIsOk</a><a class="ref" href="#_ZZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_" title='llvm::AArch64TargetLowering::shouldTransformSignedTruncationCheck(llvm::EVT, unsigned int)::(anonymous class)::operator()' data-ref="_ZZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_">(<a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#422XVT" title='XVT' data-ref="422XVT">XVT</a>)</a> &amp;&amp; <a class="local col4 ref" href="#424VTIsOk" title='VTIsOk' data-ref="424VTIsOk">VTIsOk</a><a class="ref" href="#_ZZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_" title='llvm::AArch64TargetLowering::shouldTransformSignedTruncationCheck(llvm::EVT, unsigned int)::(anonymous class)::operator()' data-ref="_ZZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEjENKUlS1_E_clES1_">(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#426KeptBitsVT" title='KeptBitsVT' data-ref="426KeptBitsVT">KeptBitsVT</a>)</a>;</td></tr>
<tr><th id="498">498</th><td>  }</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering23hasBitPreservingFPLogicENS_3EVTE" title='llvm::AArch64TargetLowering::hasBitPreservingFPLogic' data-ref="_ZNK4llvm21AArch64TargetLowering23hasBitPreservingFPLogicENS_3EVTE">hasBitPreservingFPLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="427VT" title='VT' data-type='llvm::EVT' data-ref="427VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="501">501</th><td>    <i>// FIXME: Is this always true? It should be true for vectors at least.</i></td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <a class="local col7 ref" href="#427VT" title='VT' data-ref="427VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col7 ref" href="#427VT" title='VT' data-ref="427VT">VT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>;</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::AArch64TargetLowering::supportSplitCSR' data-ref="_ZNK4llvm21AArch64TargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="428MF" title='MF' data-type='llvm::MachineFunction *' data-ref="428MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</td></tr>
<tr><th id="507">507</th><td>           MF-&gt;getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>);</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::initializeSplitCSR' data-ref="_ZNK4llvm21AArch64TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE">initializeSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="429Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="429Entry">Entry</dfn>) <em>const</em> override;</td></tr>
<tr><th id="510">510</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE" title='llvm::AArch64TargetLowering::insertCopiesSplitCSR' data-ref="_ZNK4llvm21AArch64TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE">insertCopiesSplitCSR</dfn>(</td></tr>
<tr><th id="511">511</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="430Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="430Entry">Entry</dfn>,</td></tr>
<tr><th id="512">512</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col1 decl" id="431Exits" title='Exits' data-type='const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="431Exits">Exits</dfn>) <em>const</em> override;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" title='llvm::AArch64TargetLowering::supportSwiftError' data-ref="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv">supportSwiftError</dfn>() <em>const</em> override {</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <i class="doc">/// Enable aggressive FMA fusion on targets that want it.</i></td></tr>
<tr><th id="519">519</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering25enableAggressiveFMAFusionENS_3EVTE" title='llvm::AArch64TargetLowering::enableAggressiveFMAFusion' data-ref="_ZNK4llvm21AArch64TargetLowering25enableAggressiveFMAFusionENS_3EVTE">enableAggressiveFMAFusion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="432VT" title='VT' data-type='llvm::EVT' data-ref="432VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <i class="doc">/// Returns the size of the platform's va_list object.</i></td></tr>
<tr><th id="522">522</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering19getVaListSizeInBitsERKNS_10DataLayoutEj" title='llvm::AArch64TargetLowering::getVaListSizeInBits' data-ref="_ZNK4llvm21AArch64TargetLowering19getVaListSizeInBitsERKNS_10DataLayoutEj">getVaListSizeInBits</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="433DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="433DL">DL</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="434AS" title='AS' data-type='unsigned int' data-ref="434AS">AS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <i class="doc">/// Returns true if<span class="command"> \p</span> <span class="arg">VecTy</span> is a legal interleaved access type. This</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">  /// function checks the vector element type and the overall width of the</i></td></tr>
<tr><th id="526">526</th><td><i class="doc">  /// vector.</i></td></tr>
<tr><th id="527">527</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering28isLegalInterleavedAccessTypeEPNS_10VectorTypeERKNS_10DataLayoutE" title='llvm::AArch64TargetLowering::isLegalInterleavedAccessType' data-ref="_ZNK4llvm21AArch64TargetLowering28isLegalInterleavedAccessTypeEPNS_10VectorTypeERKNS_10DataLayoutE">isLegalInterleavedAccessType</dfn>(<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col5 decl" id="435VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="435VecTy">VecTy</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col6 decl" id="436DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="436DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i class="doc">/// Returns the number of interleaved accesses that will be generated when</i></td></tr>
<tr><th id="531">531</th><td><i class="doc">  /// lowering accesses of the given type.</i></td></tr>
<tr><th id="532">532</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering25getNumInterleavedAccessesEPNS_10VectorTypeERKNS_10DataLayoutE" title='llvm::AArch64TargetLowering::getNumInterleavedAccesses' data-ref="_ZNK4llvm21AArch64TargetLowering25getNumInterleavedAccessesEPNS_10VectorTypeERKNS_10DataLayoutE">getNumInterleavedAccesses</dfn>(<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col7 decl" id="437VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="437VecTy">VecTy</dfn>,</td></tr>
<tr><th id="533">533</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col8 decl" id="438DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="438DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering11getMMOFlagsERKNS_11InstructionE" title='llvm::AArch64TargetLowering::getMMOFlags' data-ref="_ZNK4llvm21AArch64TargetLowering11getMMOFlagsERKNS_11InstructionE">getMMOFlags</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col9 decl" id="439I" title='I' data-type='const llvm::Instruction &amp;' data-ref="439I">I</dfn>) <em>const</em> override;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" title='llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters' data-ref="_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb">functionArgumentNeedsConsecutiveRegisters</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="440Ty" title='Ty' data-type='llvm::Type *' data-ref="440Ty">Ty</dfn>,</td></tr>
<tr><th id="538">538</th><td>                                                 <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="441CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="441CallConv">CallConv</dfn>,</td></tr>
<tr><th id="539">539</th><td>                                                 <em>bool</em> <dfn class="local col2 decl" id="442isVarArg" title='isVarArg' data-type='bool' data-ref="442isVarArg">isVarArg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="540">540</th><td>  <i class="doc">/// Used for exception handling on Win64.</i></td></tr>
<tr><th id="541">541</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering22needsFixedCatchObjectsEv" title='llvm::AArch64TargetLowering::needsFixedCatchObjects' data-ref="_ZNK4llvm21AArch64TargetLowering22needsFixedCatchObjectsEv">needsFixedCatchObjects</dfn>() <em>const</em> override;</td></tr>
<tr><th id="542">542</th><td><b>private</b>:</td></tr>
<tr><th id="543">543</th><td>  <i class="doc">/// Keep a pointer to the AArch64Subtarget around so that we can</i></td></tr>
<tr><th id="544">544</th><td><i class="doc">  /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="545">545</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> *<dfn class="decl" id="llvm::AArch64TargetLowering::Subtarget" title='llvm::AArch64TargetLowering::Subtarget' data-ref="llvm::AArch64TargetLowering::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering13isExtFreeImplEPKNS_11InstructionE" title='llvm::AArch64TargetLowering::isExtFreeImpl' data-ref="_ZNK4llvm21AArch64TargetLowering13isExtFreeImplEPKNS_11InstructionE">isExtFreeImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="443Ext" title='Ext' data-type='const llvm::Instruction *' data-ref="443Ext">Ext</dfn>) <em>const</em> override;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm21AArch64TargetLowering14addTypeForNEONENS_3MVTES1_" title='llvm::AArch64TargetLowering::addTypeForNEON' data-ref="_ZN4llvm21AArch64TargetLowering14addTypeForNEONENS_3MVTES1_">addTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="444VT" title='VT' data-type='llvm::MVT' data-ref="444VT">VT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="445PromotedBitwiseVT" title='PromotedBitwiseVT' data-type='llvm::MVT' data-ref="445PromotedBitwiseVT">PromotedBitwiseVT</dfn>);</td></tr>
<tr><th id="550">550</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm21AArch64TargetLowering16addDRTypeForNEONENS_3MVTE" title='llvm::AArch64TargetLowering::addDRTypeForNEON' data-ref="_ZN4llvm21AArch64TargetLowering16addDRTypeForNEONENS_3MVTE">addDRTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="446VT" title='VT' data-type='llvm::MVT' data-ref="446VT">VT</dfn>);</td></tr>
<tr><th id="551">551</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm21AArch64TargetLowering16addQRTypeForNEONENS_3MVTE" title='llvm::AArch64TargetLowering::addQRTypeForNEON' data-ref="_ZN4llvm21AArch64TargetLowering16addQRTypeForNEONENS_3MVTE">addQRTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="447VT" title='VT' data-type='llvm::MVT' data-ref="447VT">VT</dfn>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::AArch64TargetLowering::LowerFormalArguments' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="448Chain" title='Chain' data-type='llvm::SDValue' data-ref="448Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="449CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="449CallConv">CallConv</dfn>,</td></tr>
<tr><th id="554">554</th><td>                               <em>bool</em> <dfn class="local col0 decl" id="450isVarArg" title='isVarArg' data-type='bool' data-ref="450isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="555">555</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col1 decl" id="451Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="451Ins">Ins</dfn>,</td></tr>
<tr><th id="556">556</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="452DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="452DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="453DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="453DAG">DAG</dfn>,</td></tr>
<tr><th id="557">557</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="454InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="454InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::AArch64TargetLowering::LowerCall' data-ref="_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp; <i>/*CLI*/</i>,</td></tr>
<tr><th id="560">560</th><td>                    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col5 decl" id="455InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="455InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_" title='llvm::AArch64TargetLowering::LowerCallResult' data-ref="_ZNK4llvm21AArch64TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_">LowerCallResult</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="456Chain" title='Chain' data-type='llvm::SDValue' data-ref="456Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="457InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="457InFlag">InFlag</dfn>,</td></tr>
<tr><th id="563">563</th><td>                          <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col8 decl" id="458CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="458CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col9 decl" id="459isVarArg" title='isVarArg' data-type='bool' data-ref="459isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="564">564</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col0 decl" id="460Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="460Ins">Ins</dfn>,</td></tr>
<tr><th id="565">565</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="461DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="461DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="462DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="462DAG">DAG</dfn>,</td></tr>
<tr><th id="566">566</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col3 decl" id="463InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="463InVals">InVals</dfn>, <em>bool</em> <dfn class="local col4 decl" id="464isThisReturn" title='isThisReturn' data-type='bool' data-ref="464isThisReturn">isThisReturn</dfn>,</td></tr>
<tr><th id="567">567</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="465ThisVal" title='ThisVal' data-type='llvm::SDValue' data-ref="465ThisVal">ThisVal</dfn>) <em>const</em>;</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSTORE' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="466Op" title='Op' data-type='llvm::SDValue' data-ref="466Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="467DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="467DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="468Op" title='Op' data-type='llvm::SDValue' data-ref="468Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="469DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="469DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144" title='llvm::AArch64TargetLowering::isEligibleForTailCallOptimization' data-ref="_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144">isEligibleForTailCallOptimization</dfn>(</td></tr>
<tr><th id="574">574</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="470Callee" title='Callee' data-type='llvm::SDValue' data-ref="470Callee">Callee</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="471CalleeCC" title='CalleeCC' data-type='CallingConv::ID' data-ref="471CalleeCC">CalleeCC</dfn>, <em>bool</em> <dfn class="local col2 decl" id="472isVarArg" title='isVarArg' data-type='bool' data-ref="472isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="575">575</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col3 decl" id="473Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="473Outs">Outs</dfn>,</td></tr>
<tr><th id="576">576</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="474OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="474OutVals">OutVals</dfn>,</td></tr>
<tr><th id="577">577</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col5 decl" id="475Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="475Ins">Ins</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="476DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="476DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <i class="doc">/// Finds the incoming stack arguments which overlap the given fixed stack</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  /// object and incorporates their load into the current chain. This prevents</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">  /// an upcoming store from clobbering the stack argument before it's used.</i></td></tr>
<tr><th id="582">582</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi" title='llvm::AArch64TargetLowering::addTokenForArgument' data-ref="_ZNK4llvm21AArch64TargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi">addTokenForArgument</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="477Chain" title='Chain' data-type='llvm::SDValue' data-ref="477Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="478DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="478DAG">DAG</dfn>,</td></tr>
<tr><th id="583">583</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="479MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="479MFI">MFI</dfn>, <em>int</em> <dfn class="local col0 decl" id="480ClobberedFI" title='ClobberedFI' data-type='int' data-ref="480ClobberedFI">ClobberedFI</dfn>) <em>const</em>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering22DoesCalleeRestoreStackEjb" title='llvm::AArch64TargetLowering::DoesCalleeRestoreStack' data-ref="_ZNK4llvm21AArch64TargetLowering22DoesCalleeRestoreStackEjb">DoesCalleeRestoreStack</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="481CallCC" title='CallCC' data-type='CallingConv::ID' data-ref="481CallCC">CallCC</dfn>, <em>bool</em> <dfn class="local col2 decl" id="482TailCallOpt" title='TailCallOpt' data-type='bool' data-ref="482TailCallOpt">TailCallOpt</dfn>) <em>const</em>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE" title='llvm::AArch64TargetLowering::saveVarArgRegisters' data-ref="_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE">saveVarArgRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col3 decl" id="483CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="483CCInfo">CCInfo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="484DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="484DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="485DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="485DL">DL</dfn>,</td></tr>
<tr><th id="588">588</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="486Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="486Chain">Chain</dfn>) <em>const</em>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" title='llvm::AArch64TargetLowering::CanLowerReturn' data-ref="_ZNK4llvm21AArch64TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE">CanLowerReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="487CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="487CallConv">CallConv</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="488MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="488MF">MF</dfn>,</td></tr>
<tr><th id="591">591</th><td>                      <em>bool</em> <dfn class="local col9 decl" id="489isVarArg" title='isVarArg' data-type='bool' data-ref="489isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="592">592</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col0 decl" id="490Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="490Outs">Outs</dfn>,</td></tr>
<tr><th id="593">593</th><td>                      <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col1 decl" id="491Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="491Context">Context</dfn>) <em>const</em> override;</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerReturn' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="492Chain" title='Chain' data-type='llvm::SDValue' data-ref="492Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="493CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="493CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col4 decl" id="494isVarArg" title='isVarArg' data-type='bool' data-ref="494isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="596">596</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col5 decl" id="495Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="495Outs">Outs</dfn>,</td></tr>
<tr><th id="597">597</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="496OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="496OutVals">OutVals</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="497DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="497DL">DL</dfn>,</td></tr>
<tr><th id="598">598</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="498DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="498DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_19GlobalAddressSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_19GlobalAddressSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col9 decl" id="499N" title='N' data-type='llvm::GlobalAddressSDNode *' data-ref="499N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="500Ty" title='Ty' data-type='llvm::EVT' data-ref="500Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="501DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="501DAG">DAG</dfn>,</td></tr>
<tr><th id="601">601</th><td>                        <em>unsigned</em> <dfn class="local col2 decl" id="502Flag" title='Flag' data-type='unsigned int' data-ref="502Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_15JumpTableSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_15JumpTableSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::JumpTableSDNode" title='llvm::JumpTableSDNode' data-ref="llvm::JumpTableSDNode">JumpTableSDNode</a> *<dfn class="local col3 decl" id="503N" title='N' data-type='llvm::JumpTableSDNode *' data-ref="503N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="504Ty" title='Ty' data-type='llvm::EVT' data-ref="504Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="505DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="505DAG">DAG</dfn>,</td></tr>
<tr><th id="603">603</th><td>                        <em>unsigned</em> <dfn class="local col6 decl" id="506Flag" title='Flag' data-type='unsigned int' data-ref="506Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="604">604</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18ConstantPoolSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18ConstantPoolSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a> *<dfn class="local col7 decl" id="507N" title='N' data-type='llvm::ConstantPoolSDNode *' data-ref="507N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="508Ty" title='Ty' data-type='llvm::EVT' data-ref="508Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="509DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="509DAG">DAG</dfn>,</td></tr>
<tr><th id="605">605</th><td>                        <em>unsigned</em> <dfn class="local col0 decl" id="510Flag" title='Flag' data-type='unsigned int' data-ref="510Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="606">606</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18BlockAddressSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18BlockAddressSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BlockAddressSDNode" title='llvm::BlockAddressSDNode' data-ref="llvm::BlockAddressSDNode">BlockAddressSDNode</a> *<dfn class="local col1 decl" id="511N" title='N' data-type='llvm::BlockAddressSDNode *' data-ref="511N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="512Ty" title='Ty' data-type='llvm::EVT' data-ref="512Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="513DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="513DAG">DAG</dfn>,</td></tr>
<tr><th id="607">607</th><td>                        <em>unsigned</em> <dfn class="local col4 decl" id="514Flag" title='Flag' data-type='unsigned int' data-ref="514Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="608">608</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="609">609</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering6getGOTEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getGOT' data-ref="_ZNK4llvm21AArch64TargetLowering6getGOTEPT_RNS_12SelectionDAGEj">getGOT</dfn>(NodeTy *<dfn class="local col5 decl" id="515N" title='N' data-type='NodeTy *' data-ref="515N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="516DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="516DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="517Flags" title='Flags' data-type='unsigned int' data-ref="517Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="610">610</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="611">611</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering12getAddrLargeEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getAddrLarge' data-ref="_ZNK4llvm21AArch64TargetLowering12getAddrLargeEPT_RNS_12SelectionDAGEj">getAddrLarge</dfn>(NodeTy *<dfn class="local col8 decl" id="518N" title='N' data-type='NodeTy *' data-ref="518N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="519DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="519DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="520Flags" title='Flags' data-type='unsigned int' data-ref="520Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="612">612</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="613">613</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering7getAddrEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getAddr' data-ref="_ZNK4llvm21AArch64TargetLowering7getAddrEPT_RNS_12SelectionDAGEj">getAddr</dfn>(NodeTy *<dfn class="local col1 decl" id="521N" title='N' data-type='NodeTy *' data-ref="521N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="522DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="522DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="523Flags" title='Flags' data-type='unsigned int' data-ref="523Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="614">614</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="615">615</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering11getAddrTinyEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getAddrTiny' data-ref="_ZNK4llvm21AArch64TargetLowering11getAddrTinyEPT_RNS_12SelectionDAGEj">getAddrTiny</dfn>(NodeTy *<dfn class="local col4 decl" id="524N" title='N' data-type='NodeTy *' data-ref="524N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="525DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="525DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="526Flags" title='Flags' data-type='unsigned int' data-ref="526Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering21LowerADDROFRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerADDROFRETURNADDR' data-ref="_ZNK4llvm21AArch64TargetLowering21LowerADDROFRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerADDROFRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="527Op" title='Op' data-type='llvm::SDValue' data-ref="527Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="528DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="528DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm21AArch64TargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="529Op" title='Op' data-type='llvm::SDValue' data-ref="529Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="530DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="530DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="618">618</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="531Op" title='Op' data-type='llvm::SDValue' data-ref="531Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="532DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="532DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering27LowerDarwinGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDarwinGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering27LowerDarwinGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerDarwinGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="533Op" title='Op' data-type='llvm::SDValue' data-ref="533Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="534DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="534DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="620">620</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering24LowerELFGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerELFGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering24LowerELFGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerELFGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="535Op" title='Op' data-type='llvm::SDValue' data-ref="535Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="536DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="536DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering22LowerELFTLSDescCallSeqENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerELFTLSDescCallSeq' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerELFTLSDescCallSeqENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE">LowerELFTLSDescCallSeq</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="537SymAddr" title='SymAddr' data-type='llvm::SDValue' data-ref="537SymAddr">SymAddr</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="538DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="538DL">DL</dfn>,</td></tr>
<tr><th id="622">622</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="539DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="539DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering28LowerWindowsGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerWindowsGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering28LowerWindowsGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerWindowsGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="540Op" title='Op' data-type='llvm::SDValue' data-ref="540Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="541DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="541DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="624">624</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSETCC' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE">LowerSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="542Op" title='Op' data-type='llvm::SDValue' data-ref="542Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="543DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="543DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="625">625</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBR_CC' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE">LowerBR_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="544Op" title='Op' data-type='llvm::SDValue' data-ref="544Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="545DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="545DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="626">626</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSELECT' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE">LowerSELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="546Op" title='Op' data-type='llvm::SDValue' data-ref="546Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="547DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="547DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSELECT_CC' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE">LowerSELECT_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="548Op" title='Op' data-type='llvm::SDValue' data-ref="548Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="549DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="549DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="628">628</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_3ISD8CondCodeENS_7SDValueES3_S3_S3_RKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSELECT_CC' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_3ISD8CondCodeENS_7SDValueES3_S3_S3_RKNS_5SDLocERNS_12SelectionDAGE">LowerSELECT_CC</dfn>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col0 decl" id="550CC" title='CC' data-type='ISD::CondCode' data-ref="550CC">CC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="551LHS" title='LHS' data-type='llvm::SDValue' data-ref="551LHS">LHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="552RHS" title='RHS' data-type='llvm::SDValue' data-ref="552RHS">RHS</dfn>,</td></tr>
<tr><th id="629">629</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="553TVal" title='TVal' data-type='llvm::SDValue' data-ref="553TVal">TVal</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="554FVal" title='FVal' data-type='llvm::SDValue' data-ref="554FVal">FVal</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="555dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="555dl">dl</dfn>,</td></tr>
<tr><th id="630">630</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="556DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="556DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="631">631</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerJumpTable' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE">LowerJumpTable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="557Op" title='Op' data-type='llvm::SDValue' data-ref="557Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="558DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="558DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="632">632</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering10LowerBR_JTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBR_JT' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerBR_JTENS_7SDValueERNS_12SelectionDAGE">LowerBR_JT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="559Op" title='Op' data-type='llvm::SDValue' data-ref="559Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="560DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="560DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="633">633</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerConstantPool' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE">LowerConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="561Op" title='Op' data-type='llvm::SDValue' data-ref="561Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="562DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="562DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="634">634</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBlockAddress' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE">LowerBlockAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="563Op" title='Op' data-type='llvm::SDValue' data-ref="563Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="564DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="564DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering18LowerAAPCS_VASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerAAPCS_VASTART' data-ref="_ZNK4llvm21AArch64TargetLowering18LowerAAPCS_VASTARTENS_7SDValueERNS_12SelectionDAGE">LowerAAPCS_VASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="565Op" title='Op' data-type='llvm::SDValue' data-ref="565Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="566DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="566DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19LowerDarwin_VASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDarwin_VASTART' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerDarwin_VASTARTENS_7SDValueERNS_12SelectionDAGE">LowerDarwin_VASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="567Op" title='Op' data-type='llvm::SDValue' data-ref="567Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="568DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="568DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="637">637</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering18LowerWin64_VASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerWin64_VASTART' data-ref="_ZNK4llvm21AArch64TargetLowering18LowerWin64_VASTARTENS_7SDValueERNS_12SelectionDAGE">LowerWin64_VASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="569Op" title='Op' data-type='llvm::SDValue' data-ref="569Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="570DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="570DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="638">638</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVASTART' data-ref="_ZNK4llvm21AArch64TargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE">LowerVASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="571Op" title='Op' data-type='llvm::SDValue' data-ref="571Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="572DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="572DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="639">639</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering11LowerVACOPYENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVACOPY' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerVACOPYENS_7SDValueERNS_12SelectionDAGE">LowerVACOPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="573Op" title='Op' data-type='llvm::SDValue' data-ref="573Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="574DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="574DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="640">640</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVAARG' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE">LowerVAARG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="575Op" title='Op' data-type='llvm::SDValue' data-ref="575Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="576DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="576DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFRAMEADDR' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE">LowerFRAMEADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="577Op" title='Op' data-type='llvm::SDValue' data-ref="577Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="578DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="578DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="642">642</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerSPONENTRYENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSPONENTRY' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerSPONENTRYENS_7SDValueERNS_12SelectionDAGE">LowerSPONENTRY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="579Op" title='Op' data-type='llvm::SDValue' data-ref="579Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="580DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="580DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="643">643</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerRETURNADDR' data-ref="_ZNK4llvm21AArch64TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="581Op" title='Op' data-type='llvm::SDValue' data-ref="581Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="582DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="582DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="644">644</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFLT_ROUNDS_' data-ref="_ZNK4llvm21AArch64TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE">LowerFLT_ROUNDS_</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="583Op" title='Op' data-type='llvm::SDValue' data-ref="583Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="584DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="584DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="645">645</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerINSERT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="585Op" title='Op' data-type='llvm::SDValue' data-ref="585Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="586DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="586DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="646">646</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="587Op" title='Op' data-type='llvm::SDValue' data-ref="587Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="588DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="588DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="647">647</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering21LowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSCALAR_TO_VECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering21LowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerSCALAR_TO_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="589Op" title='Op' data-type='llvm::SDValue' data-ref="589Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="590DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="590DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="648">648</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBUILD_VECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="591Op" title='Op' data-type='llvm::SDValue' data-ref="591Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="592DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="592DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="649">649</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVECTOR_SHUFFLE' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE">LowerVECTOR_SHUFFLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="593Op" title='Op' data-type='llvm::SDValue' data-ref="593Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="594DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="594DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="650">650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerEXTRACT_SUBVECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_SUBVECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="595Op" title='Op' data-type='llvm::SDValue' data-ref="595Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="596DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="596DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="651">651</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering22LowerVectorSRA_SRL_SHLENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVectorSRA_SRL_SHL' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerVectorSRA_SRL_SHLENS_7SDValueERNS_12SelectionDAGE">LowerVectorSRA_SRL_SHL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="597Op" title='Op' data-type='llvm::SDValue' data-ref="597Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="598DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="598DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="652">652</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19LowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerShiftLeftParts' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE">LowerShiftLeftParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="599Op" title='Op' data-type='llvm::SDValue' data-ref="599Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="600DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="600DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="653">653</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering20LowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerShiftRightParts' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGE">LowerShiftRightParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="601Op" title='Op' data-type='llvm::SDValue' data-ref="601Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="602DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="602DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering11LowerVSETCCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVSETCC' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerVSETCCENS_7SDValueERNS_12SelectionDAGE">LowerVSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="603Op" title='Op' data-type='llvm::SDValue' data-ref="603Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="604DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="604DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="655">655</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering10LowerCTPOPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerCTPOP' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerCTPOPENS_7SDValueERNS_12SelectionDAGE">LowerCTPOP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="605Op" title='Op' data-type='llvm::SDValue' data-ref="605Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="606DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="606DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering13LowerF128CallENS_7SDValueERNS_12SelectionDAGENS_5RTLIB7LibcallE" title='llvm::AArch64TargetLowering::LowerF128Call' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerF128CallENS_7SDValueERNS_12SelectionDAGENS_5RTLIB7LibcallE">LowerF128Call</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="607Op" title='Op' data-type='llvm::SDValue' data-ref="607Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="608DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="608DAG">DAG</dfn>,</td></tr>
<tr><th id="657">657</th><td>                        <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall">Libcall</a> <dfn class="local col9 decl" id="609Call" title='Call' data-type='RTLIB::Libcall' data-ref="609Call">Call</dfn>) <em>const</em>;</td></tr>
<tr><th id="658">658</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFCOPYSIGN' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE">LowerFCOPYSIGN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="610Op" title='Op' data-type='llvm::SDValue' data-ref="610Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="611DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="611DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="659">659</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFP_EXTEND' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE">LowerFP_EXTEND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="612Op" title='Op' data-type='llvm::SDValue' data-ref="612Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="613DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="613DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="660">660</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering13LowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFP_ROUND' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE">LowerFP_ROUND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="614Op" title='Op' data-type='llvm::SDValue' data-ref="614Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="615DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="615DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="661">661</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering20LowerVectorFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVectorFP_TO_INT' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerVectorFP_TO_INTENS_7SDValueERNS_12SelectionDAGE">LowerVectorFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="616Op" title='Op' data-type='llvm::SDValue' data-ref="616Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="617DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="617DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="662">662</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFP_TO_INT' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="618Op" title='Op' data-type='llvm::SDValue' data-ref="618Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="619DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="619DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="663">663</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerINT_TO_FP' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="620Op" title='Op' data-type='llvm::SDValue' data-ref="620Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="621DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="621DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="664">664</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering13LowerVectorORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVectorOR' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerVectorORENS_7SDValueERNS_12SelectionDAGE">LowerVectorOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="622Op" title='Op' data-type='llvm::SDValue' data-ref="622Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="623DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="623DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="665">665</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerCONCAT_VECTORS' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE">LowerCONCAT_VECTORS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="624Op" title='Op' data-type='llvm::SDValue' data-ref="624Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="625DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="625DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="666">666</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFSINCOS' data-ref="_ZNK4llvm21AArch64TargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE">LowerFSINCOS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="626Op" title='Op' data-type='llvm::SDValue' data-ref="626Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="627DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="627DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering14LowerVECREDUCEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVECREDUCE' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerVECREDUCEENS_7SDValueERNS_12SelectionDAGE">LowerVECREDUCE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="628Op" title='Op' data-type='llvm::SDValue' data-ref="628Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="629DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="629DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="668">668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_SUBENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerATOMIC_LOAD_SUB' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_SUBENS_7SDValueERNS_12SelectionDAGE">LowerATOMIC_LOAD_SUB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="630Op" title='Op' data-type='llvm::SDValue' data-ref="630Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="631DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="631DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="669">669</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_ANDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerATOMIC_LOAD_AND' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_ANDENS_7SDValueERNS_12SelectionDAGE">LowerATOMIC_LOAD_AND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="632Op" title='Op' data-type='llvm::SDValue' data-ref="632Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="633DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="633DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="670">670</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">LowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="634Op" title='Op' data-type='llvm::SDValue' data-ref="634Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="635DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="635DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="671">671</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering30LowerWindowsDYNAMIC_STACKALLOCENS_7SDValueES1_RS1_RNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerWindowsDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm21AArch64TargetLowering30LowerWindowsDYNAMIC_STACKALLOCENS_7SDValueES1_RS1_RNS_12SelectionDAGE">LowerWindowsDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="636Op" title='Op' data-type='llvm::SDValue' data-ref="636Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="637Chain" title='Chain' data-type='llvm::SDValue' data-ref="637Chain">Chain</dfn>,</td></tr>
<tr><th id="672">672</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="638Size" title='Size' data-type='llvm::SDValue &amp;' data-ref="638Size">Size</dfn>,</td></tr>
<tr><th id="673">673</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="639DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="639DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE" title='llvm::AArch64TargetLowering::BuildSDIVPow2' data-ref="_ZNK4llvm21AArch64TargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE">BuildSDIVPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="640N" title='N' data-type='llvm::SDNode *' data-ref="640N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col1 decl" id="641Divisor" title='Divisor' data-type='const llvm::APInt &amp;' data-ref="641Divisor">Divisor</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="642DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="642DAG">DAG</dfn>,</td></tr>
<tr><th id="676">676</th><td>                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt; &amp;<dfn class="local col3 decl" id="643Created" title='Created' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="643Created">Created</dfn>) <em>const</em> override;</td></tr>
<tr><th id="677">677</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" title='llvm::AArch64TargetLowering::getSqrtEstimate' data-ref="_ZNK4llvm21AArch64TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb">getSqrtEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="644Operand" title='Operand' data-type='llvm::SDValue' data-ref="644Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="645DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="645DAG">DAG</dfn>, <em>int</em> <dfn class="local col6 decl" id="646Enabled" title='Enabled' data-type='int' data-ref="646Enabled">Enabled</dfn>,</td></tr>
<tr><th id="678">678</th><td>                          <em>int</em> &amp;<dfn class="local col7 decl" id="647ExtraSteps" title='ExtraSteps' data-type='int &amp;' data-ref="647ExtraSteps">ExtraSteps</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="648UseOneConst" title='UseOneConst' data-type='bool &amp;' data-ref="648UseOneConst">UseOneConst</dfn>,</td></tr>
<tr><th id="679">679</th><td>                          <em>bool</em> <dfn class="local col9 decl" id="649Reciprocal" title='Reciprocal' data-type='bool' data-ref="649Reciprocal">Reciprocal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="680">680</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" title='llvm::AArch64TargetLowering::getRecipEstimate' data-ref="_ZNK4llvm21AArch64TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi">getRecipEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="650Operand" title='Operand' data-type='llvm::SDValue' data-ref="650Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="651DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="651DAG">DAG</dfn>, <em>int</em> <dfn class="local col2 decl" id="652Enabled" title='Enabled' data-type='int' data-ref="652Enabled">Enabled</dfn>,</td></tr>
<tr><th id="681">681</th><td>                           <em>int</em> &amp;<dfn class="local col3 decl" id="653ExtraSteps" title='ExtraSteps' data-type='int &amp;' data-ref="653ExtraSteps">ExtraSteps</dfn>) <em>const</em> override;</td></tr>
<tr><th id="682">682</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering25combineRepeatedFPDivisorsEv" title='llvm::AArch64TargetLowering::combineRepeatedFPDivisors' data-ref="_ZNK4llvm21AArch64TargetLowering25combineRepeatedFPDivisorsEv">combineRepeatedFPDivisors</dfn>() <em>const</em> override;</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType">ConstraintType</a> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::AArch64TargetLowering::getConstraintType' data-ref="_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="654Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="654Constraint">Constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="685">685</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getRegisterByName' data-ref="_ZNK4llvm21AArch64TargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE">getRegisterByName</dfn>(<em>const</em> <em>char</em>* <dfn class="local col5 decl" id="655RegName" title='RegName' data-type='const char *' data-ref="655RegName">RegName</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="656VT" title='VT' data-type='llvm::EVT' data-ref="656VT">VT</dfn>,</td></tr>
<tr><th id="686">686</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="657DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="657DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <i class="doc">/// Examine constraint string and operand type and determine a weight value.</i></td></tr>
<tr><th id="689">689</th><td><i class="doc">  /// The operand object must already have been set up with the operand type.</i></td></tr>
<tr><th id="690">690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintWeight" title='llvm::TargetLowering::ConstraintWeight' data-ref="llvm::TargetLowering::ConstraintWeight">ConstraintWeight</a></td></tr>
<tr><th id="691">691</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc" title='llvm::AArch64TargetLowering::getSingleConstraintMatchWeight' data-ref="_ZNK4llvm21AArch64TargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc">getSingleConstraintMatchWeight</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col8 decl" id="658info" title='info' data-type='llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="658info">info</dfn>,</td></tr>
<tr><th id="692">692</th><td>                                 <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="659constraint" title='constraint' data-type='const char *' data-ref="659constraint">constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="695">695</th><td>  <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::AArch64TargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="660TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="660TRI">TRI</dfn>,</td></tr>
<tr><th id="696">696</th><td>                               <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="661Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="661Constraint">Constraint</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="662VT" title='VT' data-type='llvm::MVT' data-ref="662VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering16LowerXConstraintENS_3EVTE" title='llvm::AArch64TargetLowering::LowerXConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering16LowerXConstraintENS_3EVTE">LowerXConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="663ConstraintVT" title='ConstraintVT' data-type='llvm::EVT' data-ref="663ConstraintVT">ConstraintVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerAsmOperandForConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE">LowerAsmOperandForConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="664Op" title='Op' data-type='llvm::SDValue' data-ref="664Op">Op</dfn>, <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col5 decl" id="665Constraint" title='Constraint' data-type='std::string &amp;' data-ref="665Constraint">Constraint</dfn>,</td></tr>
<tr><th id="701">701</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="666Ops" title='Ops' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="666Ops">Ops</dfn>,</td></tr>
<tr><th id="702">702</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="667DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="667DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm21AArch64TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::AArch64TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="668ConstraintCode" title='ConstraintCode' data-type='llvm::StringRef' data-ref="668ConstraintCode">ConstraintCode</dfn>) <em>const</em> override {</td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#668ConstraintCode" title='ConstraintCode' data-ref="668ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Q"</q>)</td></tr>
<tr><th id="706">706</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Q" title='llvm::InlineAsm::Constraint_Q' data-ref="llvm::InlineAsm::Constraint_Q">Constraint_Q</a>;</td></tr>
<tr><th id="707">707</th><td>    <i>// FIXME: clang has code for 'Ump', 'Utf', 'Usa', and 'Ush' but these are</i></td></tr>
<tr><th id="708">708</th><td><i>    //        followed by llvm_unreachable so we'll leave them unimplemented in</i></td></tr>
<tr><th id="709">709</th><td><i>    //        the backend for now.</i></td></tr>
<tr><th id="710">710</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#668ConstraintCode" title='ConstraintCode' data-ref="668ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="711">711</th><td>  }</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE" title='llvm::AArch64TargetLowering::isUsedByReturnOnly' data-ref="_ZNK4llvm21AArch64TargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE">isUsedByReturnOnly</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="669N" title='N' data-type='llvm::SDNode *' data-ref="669N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="670Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="670Chain">Chain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="714">714</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" title='llvm::AArch64TargetLowering::mayBeEmittedAsTailCall' data-ref="_ZNK4llvm21AArch64TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE">mayBeEmittedAsTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col1 decl" id="671CI" title='CI' data-type='const llvm::CallInst *' data-ref="671CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="715">715</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm21AArch64TargetLowering22getIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERbRNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getIndexedAddressParts' data-ref="_ZNK4llvm21AArch64TargetLowering22getIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERbRNS_12SelectionDAGE">getIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="672Op" title='Op' data-type='llvm::SDNode *' data-ref="672Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="673Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="673Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="674Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="674Offset">Offset</dfn>,</td></tr>
<tr><th id="716">716</th><td>                              <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col5 decl" id="675AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="675AM">AM</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="676IsInc" title='IsInc' data-type='bool &amp;' data-ref="676IsInc">IsInc</dfn>,</td></tr>
<tr><th id="717">717</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="677DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="677DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="718">718</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getPreIndexedAddressParts' data-ref="_ZNK4llvm21AArch64TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE">getPreIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="678N" title='N' data-type='llvm::SDNode *' data-ref="678N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="679Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="679Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="680Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="680Offset">Offset</dfn>,</td></tr>
<tr><th id="719">719</th><td>                                 <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col1 decl" id="681AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="681AM">AM</dfn>,</td></tr>
<tr><th id="720">720</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="682DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="682DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="721">721</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getPostIndexedAddressParts' data-ref="_ZNK4llvm21AArch64TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE">getPostIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="683N" title='N' data-type='llvm::SDNode *' data-ref="683N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="684Op" title='Op' data-type='llvm::SDNode *' data-ref="684Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="685Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="685Base">Base</dfn>,</td></tr>
<tr><th id="722">722</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="686Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="686Offset">Offset</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col7 decl" id="687AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="687AM">AM</dfn>,</td></tr>
<tr><th id="723">723</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="688DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="688DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="689N" title='N' data-type='llvm::SDNode *' data-ref="689N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col0 decl" id="690Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="690Results">Results</dfn>,</td></tr>
<tr><th id="726">726</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="691DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="691DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE" title='llvm::AArch64TargetLowering::shouldNormalizeToSelectSequence' data-ref="_ZNK4llvm21AArch64TargetLowering31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE">shouldNormalizeToSelectSequence</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> override;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE" title='llvm::AArch64TargetLowering::finalizeLowering' data-ref="_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE">finalizeLowering</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="692MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="692MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="731">731</th><td>};</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><b>namespace</b> <span class="namespace">AArch64</span> {</td></tr>
<tr><th id="734">734</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="decl" id="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::AArch64::createFastISel' data-ref="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col3 decl" id="693funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="693funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="735">735</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col4 decl" id="694libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="694libInfo">libInfo</dfn>);</td></tr>
<tr><th id="736">736</th><td>} <i>// end namespace AArch64</i></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="741">741</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64A57FPLoadBalancing.cpp.html'>llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
