

Implementation tool: Xilinx Vivado v.2017.2
Project:             acceleartor_hls_padding
Solution:            optimization_sub_1x1+3x3
Device target:       xc7z020clg484-1
Report date:         Fri Dec 21 00:43:36 -0600 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          88472
FF:           26542
DSP:            109
BRAM:           336
SRL:            427
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.213
Timing met
