/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module Q5aSerialTwoComplementerMoore(clk, areset, x, z);
  input clk;
  wire clk;
  input areset;
  wire areset;
  input x;
  wire x;
  output z;
  wire z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [2:0] _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire [1:0] _19_;
  wire [1:0] _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  reg [2:0] state;
  reg val;
  always @(posedge clk, posedge areset)
    if (areset) state[0] <= 1'h1;
    else state[0] <= 1'h0;
  always @(posedge clk, posedge areset)
    if (areset) state[1] <= 1'h0;
    else state[1] <= _09_[1];
  always @(posedge clk, posedge areset)
    if (areset) state[2] <= 1'h0;
    else state[2] <= _09_[2];
  always @*
    if (!_17_) val = _00_;
  assign _18_ = ~val;
  assign _11_ = ~x;
  assign _08_ = x & state[1];
  assign _07_ = _14_ & state[2];
  assign _06_ = _11_ & state[0];
  assign _05_ = _13_ & state[2];
  assign _04_ = x & state[0];
  assign _03_ = _12_ & state[2];
  assign _02_ = _11_ & state[1];
  assign _01_ = _10_ & state[2];
  assign _17_ = _15_ & _16_;
  assign _19_[0] = _08_ | _07_;
  assign _19_[1] = _06_ | _05_;
  assign _09_[2] = _19_[0] | _19_[1];
  assign _22_ = _11_ | val;
  assign _23_ = x | _18_;
  assign _20_[0] = _04_ | _03_;
  assign _20_[1] = _02_ | _01_;
  assign _09_[1] = _20_[0] | _20_[1];
  assign _24_ = _11_ | _18_;
  assign _21_ = x | val;
  assign _14_ = ~_22_;
  assign _13_ = ~_23_;
  assign _12_ = ~_24_;
  assign _10_ = ~_21_;
  assign _00_ = state[1] ? 1'h0 : _11_;
  assign _16_ = ~state[1];
  assign _15_ = ~state[0];
  assign _09_[0] = 1'h0;
  assign z = state[1];
endmodule
