
led.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0
   8:	e5801000 	str	r1, [r0]
   c:	e3a01000 	mov	r1, #0
  10:	e5910000 	ldr	r0, [r1]
  14:	e5811000 	str	r1, [r1]
  18:	e5912000 	ldr	r2, [r1]
  1c:	e1510002 	cmp	r1, r2
  20:	e59fd00c 	ldr	sp, [pc, #12]	; 34 <halt+0x4>
  24:	03a0da01 	moveq	sp, #4096	; 0x1000
  28:	05810000 	streq	r0, [r1]
  2c:	eb000011 	bl	78 <main>

00000030 <halt>:
  30:	eafffffe 	b	30 <halt>
  34:	40001000 	andmi	r1, r0, r0

00000038 <delay>:
  38:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  3c:	e28db000 	add	fp, sp, #0
  40:	e24dd00c 	sub	sp, sp, #12
  44:	e50b0008 	str	r0, [fp, #-8]
  48:	e51b3008 	ldr	r3, [fp, #-8]
  4c:	e3530000 	cmp	r3, #0
  50:	03a02000 	moveq	r2, #0
  54:	13a02001 	movne	r2, #1
  58:	e20220ff 	and	r2, r2, #255	; 0xff
  5c:	e2433001 	sub	r3, r3, #1
  60:	e50b3008 	str	r3, [fp, #-8]
  64:	e3520000 	cmp	r2, #0
  68:	1afffff6 	bne	48 <delay+0x10>
  6c:	e28bd000 	add	sp, fp, #0
  70:	e8bd0800 	pop	{fp}
  74:	e12fff1e 	bx	lr

00000078 <main>:
  78:	e92d4800 	push	{fp, lr}
  7c:	e28db004 	add	fp, sp, #4
  80:	e24dd008 	sub	sp, sp, #8
  84:	e3a03000 	mov	r3, #0
  88:	e50b300c 	str	r3, [fp, #-12]
  8c:	e59f309c 	ldr	r3, [pc, #156]	; 130 <main+0xb8>
  90:	e59f2098 	ldr	r2, [pc, #152]	; 130 <main+0xb8>
  94:	e5922000 	ldr	r2, [r2]
  98:	e3c22c3f 	bic	r2, r2, #16128	; 0x3f00
  9c:	e5832000 	str	r2, [r3]
  a0:	e59f3088 	ldr	r3, [pc, #136]	; 130 <main+0xb8>
  a4:	e59f2084 	ldr	r2, [pc, #132]	; 130 <main+0xb8>
  a8:	e5922000 	ldr	r2, [r2]
  ac:	e3822c15 	orr	r2, r2, #5376	; 0x1500
  b0:	e5832000 	str	r2, [r3]
  b4:	ea000000 	b	bc <main+0x44>
  b8:	e1a00000 	nop			; (mov r0, r0)
  bc:	e51b300c 	ldr	r3, [fp, #-12]
  c0:	e1e03003 	mvn	r3, r3
  c4:	e50b3008 	str	r3, [fp, #-8]
  c8:	e51b3008 	ldr	r3, [fp, #-8]
  cc:	e2033007 	and	r3, r3, #7
  d0:	e50b3008 	str	r3, [fp, #-8]
  d4:	e59f3058 	ldr	r3, [pc, #88]	; 134 <main+0xbc>
  d8:	e59f2054 	ldr	r2, [pc, #84]	; 134 <main+0xbc>
  dc:	e5922000 	ldr	r2, [r2]
  e0:	e3c22070 	bic	r2, r2, #112	; 0x70
  e4:	e5832000 	str	r2, [r3]
  e8:	e59f3044 	ldr	r3, [pc, #68]	; 134 <main+0xbc>
  ec:	e59f2040 	ldr	r2, [pc, #64]	; 134 <main+0xbc>
  f0:	e5921000 	ldr	r1, [r2]
  f4:	e51b2008 	ldr	r2, [fp, #-8]
  f8:	e1a02202 	lsl	r2, r2, #4
  fc:	e1812002 	orr	r2, r1, r2
 100:	e5832000 	str	r2, [r3]
 104:	e59f002c 	ldr	r0, [pc, #44]	; 138 <main+0xc0>
 108:	ebffffca 	bl	38 <delay>
 10c:	e51b300c 	ldr	r3, [fp, #-12]
 110:	e2833001 	add	r3, r3, #1
 114:	e50b300c 	str	r3, [fp, #-12]
 118:	e51b300c 	ldr	r3, [fp, #-12]
 11c:	e3530008 	cmp	r3, #8
 120:	1affffe4 	bne	b8 <main+0x40>
 124:	e3a03000 	mov	r3, #0
 128:	e50b300c 	str	r3, [fp, #-12]
 12c:	eaffffe2 	b	bc <main+0x44>
 130:	56000050 	undefined instruction 0x56000050
 134:	56000054 	undefined instruction 0x56000054
 138:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0x109
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c8be8>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e362e 	teqcc	lr, lr, lsr #12
  10:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  14:	00332e34 	eorseq	r2, r3, r4, lsr lr
