<stg><name>Conv1_layer</name>


<trans_list>

<trans id="415" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="3" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="44" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="45" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %channels = phi i2 [ 0, %0 ], [ %channels_9, %4 ]

]]></Node>
<StgValue><ssdm name="channels"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond4 = icmp eq i2 %channels, -1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %channels_9 = add i2 %channels, 1

]]></Node>
<StgValue><ssdm name="channels_9"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %5, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %channels, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
:3  %p_shl_cast = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:4  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %channels, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="5">
<![CDATA[
:5  %p_shl2_cast = zext i5 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_179 = sub i8 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="8">
<![CDATA[
:7  %tmp_211_cast = sext i8 %tmp_179 to i9

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:8  %tmp_40 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA34F7160000000, float 0xBFCA111540000000, float 0xBFCC1646E0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %2 ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %row_1 = phi i5 [ 0, %2 ], [ %tmp_mid2, %.reset ]

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:2  %column_1 = phi i5 [ 0, %2 ], [ %column_1_3, %.reset ]

]]></Node>
<StgValue><ssdm name="column_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %row_1_3 = add i5 %row_1, 1

]]></Node>
<StgValue><ssdm name="row_1_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %exitcond_flatten = icmp eq i10 %indvar_flatten, -448

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %indvar_flatten_next = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_flatten, label %4, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:1  %exitcond = icmp eq i5 %column_1, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:2  %column_mid2 = select i1 %exitcond, i5 0, i5 %column_1

]]></Node>
<StgValue><ssdm name="column_mid2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:3  %tmp_mid2 = select i1 %exitcond, i5 %row_1_3, i5 %row_1

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="5">
<![CDATA[
.reset:4  %tmp_mid2_cast = zext i5 %tmp_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:5  %tmp_76 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="10">
<![CDATA[
.reset:6  %p_shl13_cast = zext i10 %tmp_76 to i11

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.reset:7  %tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="7">
<![CDATA[
.reset:8  %p_shl14_cast = zext i7 %tmp_77 to i11

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:9  %tmp_180 = sub i11 %p_shl13_cast, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:10  %tmp_181 = add i9 %tmp_211_cast, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="9">
<![CDATA[
.reset:11  %tmp_78 = trunc i9 %tmp_181 to i7

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.reset:12  %p_shl11_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_78, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.reset:13  %p_shl12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_181, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:14  %tmp_182 = sub i12 %p_shl11_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="5">
<![CDATA[
.reset:46  %tmp_41_cast1 = zext i5 %column_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_41_cast1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="5">
<![CDATA[
.reset:47  %tmp_41_cast = zext i5 %column_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:48  %tmp_193 = add i11 %tmp_180, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="11">
<![CDATA[
.reset:49  %tmp_231_cast = zext i11 %tmp_193 to i64

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:50  %conv1_input_addr = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:63  %tmp_198 = add i12 %tmp_182, %tmp_41_cast1

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="12">
<![CDATA[
.reset:64  %tmp_236_cast = zext i12 %tmp_198 to i64

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:65  %conv1_output_addr = getelementptr [1728 x float]* @conv1_output, i64 0, i64 %tmp_236_cast

]]></Node>
<StgValue><ssdm name="conv1_output_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
.reset:67  %conv1_input_load = load float* %conv1_input_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
.reset:69  %conv1_output_load = load float* %conv1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_output_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:71  %column_1_3 = add i5 1, %column_mid2

]]></Node>
<StgValue><ssdm name="column_1_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="5">
<![CDATA[
.reset:72  %tmp_69_0_1_cast = zext i5 %column_1_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_69_0_1_cast"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:73  %tmp_199 = add i11 %tmp_180, %tmp_69_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
.reset:74  %tmp_237_cast = zext i11 %tmp_199 to i64

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:75  %conv1_input_addr_1 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="10">
<![CDATA[
.reset:88  %conv1_input_load_1 = load float* %conv1_input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
.reset:67  %conv1_input_load = load float* %conv1_input_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
.reset:69  %conv1_output_load = load float* %conv1_output_addr, align 4

]]></Node>
<StgValue><ssdm name="conv1_output_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="10">
<![CDATA[
.reset:88  %conv1_input_load_1 = load float* %conv1_input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:111  %tmp_68_0_3 = add i5 3, %column_mid2

]]></Node>
<StgValue><ssdm name="tmp_68_0_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="5">
<![CDATA[
.reset:112  %tmp_69_0_3_cast = zext i5 %tmp_68_0_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_69_0_3_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:113  %tmp_209 = add i11 %tmp_180, %tmp_69_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="11">
<![CDATA[
.reset:114  %tmp_247_cast = zext i11 %tmp_209 to i64

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:115  %conv1_input_addr_3 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
.reset:128  %conv1_input_load_3 = load float* %conv1_input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:131  %tmp_68_0_4 = add i5 4, %column_mid2

]]></Node>
<StgValue><ssdm name="tmp_68_0_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="5">
<![CDATA[
.reset:132  %tmp_69_0_4_cast = zext i5 %tmp_68_0_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_69_0_4_cast"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:133  %tmp_214 = add i11 %tmp_180, %tmp_69_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
.reset:134  %tmp_252_cast = zext i11 %tmp_214 to i64

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:135  %conv1_input_addr_4 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_4"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
.reset:148  %conv1_input_load_4 = load float* %conv1_input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:15  %row_4_mid1 = add i5 2, %row_1

]]></Node>
<StgValue><ssdm name="row_4_mid1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:16  %tmp_66_1_mid2 = select i1 %exitcond, i5 %row_4_mid1, i5 %row_1_3

]]></Node>
<StgValue><ssdm name="tmp_66_1_mid2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:17  %tmp_79 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_66_1_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="10">
<![CDATA[
.reset:18  %p_shl9_cast = zext i10 %tmp_79 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.reset:19  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_66_1_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="7">
<![CDATA[
.reset:20  %p_shl10_cast = zext i7 %tmp_80 to i11

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:21  %tmp_183 = sub i11 %p_shl9_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:66  %tmp_42 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE016F1E0000000, float 0x3FD486A6E0000000, float 0xBFD55923A0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:68  %tmp_43 = fmul float %conv1_input_load, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:70  %tmp_44 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCA467560000000, float 0x3FDD50A380000000, float 0xBFB800FD00000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:76  %tmp_200 = add i11 %tmp_183, %tmp_69_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="11">
<![CDATA[
.reset:77  %tmp_238_cast = zext i11 %tmp_200 to i64

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:78  %conv1_input_addr_6 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_6"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:89  %tmp_70_0_1 = fmul float %conv1_input_load_1, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_70_0_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:91  %tmp_68_0_2 = add i5 2, %column_mid2

]]></Node>
<StgValue><ssdm name="tmp_68_0_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="5">
<![CDATA[
.reset:92  %tmp_69_0_2_cast = zext i5 %tmp_68_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_69_0_2_cast"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:96  %tmp_205 = add i11 %tmp_183, %tmp_69_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="11">
<![CDATA[
.reset:97  %tmp_243_cast = zext i11 %tmp_205 to i64

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:98  %conv1_input_addr_7 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_7"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
.reset:128  %conv1_input_load_3 = load float* %conv1_input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
.reset:148  %conv1_input_load_4 = load float* %conv1_input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
.reset:154  %conv1_input_load_6 = load float* %conv1_input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
.reset:157  %conv1_input_load_7 = load float* %conv1_input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:110  %tmp_47 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB1577B80000000, float 0xBFD0B76780000000, float 0x3FD4B76BC0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:116  %tmp_210 = add i11 %tmp_183, %tmp_69_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
.reset:117  %tmp_248_cast = zext i11 %tmp_210 to i64

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:118  %conv1_input_addr_8 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_8"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:129  %tmp_70_0_3 = fmul float %conv1_input_load_3, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_70_0_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:130  %tmp_48 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC6464400000000, float 0xBF7AE4CF20000000, float 0x3FE53B56A0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:136  %tmp_215 = add i11 %tmp_183, %tmp_69_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="11">
<![CDATA[
.reset:137  %tmp_253_cast = zext i11 %tmp_215 to i64

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:138  %conv1_input_addr_9 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_9"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:149  %tmp_70_0_4 = fmul float %conv1_input_load_4, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_70_0_4"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
.reset:154  %conv1_input_load_6 = load float* %conv1_input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_6"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
.reset:157  %conv1_input_load_7 = load float* %conv1_input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_7"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
.reset:160  %conv1_input_load_8 = load float* %conv1_input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_8"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
.reset:163  %conv1_input_load_9 = load float* %conv1_input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_9"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:210  %tmp4 = fadd float %tmp_43, %tmp_70_0_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:22  %tmp_66_2_mid2_v_v_ca = select i1 %exitcond, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="tmp_66_2_mid2_v_v_ca"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:23  %tmp_66_2_mid2_v = add i5 %row_1, %tmp_66_2_mid2_v_v_ca

]]></Node>
<StgValue><ssdm name="tmp_66_2_mid2_v"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:24  %tmp_184 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_66_2_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="10">
<![CDATA[
.reset:25  %p_shl7_cast = zext i10 %tmp_184 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.reset:26  %tmp_185 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_66_2_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="7">
<![CDATA[
.reset:27  %p_shl8_cast = zext i7 %tmp_185 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:28  %tmp_186 = sub i11 %p_shl7_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:29  %tmp_66_3_mid2_v_v_ca = select i1 %exitcond, i5 4, i5 3

]]></Node>
<StgValue><ssdm name="tmp_66_3_mid2_v_v_ca"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:30  %tmp_66_3_mid2_v = add i5 %row_1, %tmp_66_3_mid2_v_v_ca

]]></Node>
<StgValue><ssdm name="tmp_66_3_mid2_v"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:36  %tmp_66_4_mid2_v_v_ca = select i1 %exitcond, i5 5, i5 4

]]></Node>
<StgValue><ssdm name="tmp_66_4_mid2_v_v_ca"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:37  %tmp_66_4_mid2_v = add i5 %row_1, %tmp_66_4_mid2_v_v_ca

]]></Node>
<StgValue><ssdm name="tmp_66_4_mid2_v"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:54  %tmp_195 = add i11 %tmp_186, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="11">
<![CDATA[
.reset:55  %tmp_233_cast = sext i11 %tmp_195 to i64

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:56  %conv1_input_addr_10 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:79  %tmp_201 = add i11 %tmp_186, %tmp_69_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="11">
<![CDATA[
.reset:80  %tmp_239_cast = sext i11 %tmp_201 to i64

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:81  %conv1_input_addr_11 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_11"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:153  %tmp_50 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE0E39320000000, float 0x3FDDD59900000000, float 0x3F81D0DF80000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:155  %tmp_70_1_1 = fmul float %conv1_input_load_6, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_70_1_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:156  %tmp_51 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE80A4540000000, float 0x3FCF975A20000000, float 0x3FB24629E0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:158  %tmp_70_1_2 = fmul float %conv1_input_load_7, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_70_1_2"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
.reset:160  %conv1_input_load_8 = load float* %conv1_input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_8"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
.reset:163  %conv1_input_load_9 = load float* %conv1_input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_9"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
.reset:166  %conv1_input_load_10 = load float* %conv1_input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_10"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
.reset:169  %conv1_input_load_11 = load float* %conv1_input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_11"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:210  %tmp4 = fadd float %tmp_43, %tmp_70_0_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:212  %tmp6 = fadd float %tmp_70_0_3, %tmp_70_0_4

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:119  %tmp_211 = add i11 %tmp_186, %tmp_69_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
.reset:120  %tmp_249_cast = sext i11 %tmp_211 to i64

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:121  %conv1_input_addr_13 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_13"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:139  %tmp_216 = add i11 %tmp_186, %tmp_69_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="11">
<![CDATA[
.reset:140  %tmp_254_cast = sext i11 %tmp_216 to i64

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:141  %conv1_input_addr_14 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_14"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:159  %tmp_52 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE23ECBA0000000, float 0xBFD9CB89E0000000, float 0x3FDD2E3840000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:161  %tmp_70_1_3 = fmul float %conv1_input_load_8, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_70_1_3"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:162  %tmp_53 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD2BC9F80000000, float 0xBFDB7DC780000000, float 0x3FD8ABFF20000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:164  %tmp_70_1_4 = fmul float %conv1_input_load_9, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_70_1_4"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
.reset:166  %conv1_input_load_10 = load float* %conv1_input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_10"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
.reset:169  %conv1_input_load_11 = load float* %conv1_input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_11"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
.reset:175  %conv1_input_load_13 = load float* %conv1_input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_13"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
.reset:178  %conv1_input_load_14 = load float* %conv1_input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_14"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:210  %tmp4 = fadd float %tmp_43, %tmp_70_0_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:212  %tmp6 = fadd float %tmp_70_0_3, %tmp_70_0_4

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:215  %tmp9 = fadd float %tmp_70_1_1, %tmp_70_1_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:31  %tmp_187 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_66_3_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="10">
<![CDATA[
.reset:32  %p_shl5_cast = zext i10 %tmp_187 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.reset:33  %tmp_188 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_66_3_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="7">
<![CDATA[
.reset:34  %p_shl6_cast = zext i7 %tmp_188 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:35  %tmp_189 = sub i11 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:57  %tmp_196 = add i11 %tmp_189, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
.reset:58  %tmp_234_cast = sext i11 %tmp_196 to i64

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:59  %conv1_input_addr_15 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_15"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:82  %tmp_202 = add i11 %tmp_189, %tmp_69_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="11">
<![CDATA[
.reset:83  %tmp_240_cast = sext i11 %tmp_202 to i64

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:84  %conv1_input_addr_16 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_16"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:165  %tmp_54 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC42ADFE0000000, float 0x3FB1E8CC60000000, float 0xBFCE22D3A0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:167  %tmp_70_2 = fmul float %conv1_input_load_10, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_70_2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:168  %tmp_55 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD7903880000000, float 0x3FE10F6C40000000, float 0x3FCD3D94E0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:170  %tmp_70_2_1 = fmul float %conv1_input_load_11, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_70_2_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
.reset:175  %conv1_input_load_13 = load float* %conv1_input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_13"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
.reset:178  %conv1_input_load_14 = load float* %conv1_input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_14"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
.reset:181  %conv1_input_load_15 = load float* %conv1_input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_15"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
.reset:184  %conv1_input_load_16 = load float* %conv1_input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_16"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:210  %tmp4 = fadd float %tmp_43, %tmp_70_0_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:212  %tmp6 = fadd float %tmp_70_0_3, %tmp_70_0_4

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:215  %tmp9 = fadd float %tmp_70_1_1, %tmp_70_1_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:217  %tmp11 = fadd float %tmp_70_1_3, %tmp_70_1_4

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset:38  %tmp_190 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_66_4_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="10">
<![CDATA[
.reset:39  %p_shl3_cast = zext i10 %tmp_190 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.reset:40  %tmp_191 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_66_4_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="7">
<![CDATA[
.reset:41  %p_shl4_cast = zext i7 %tmp_191 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:42  %tmp_192 = sub i11 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:51  %tmp_194 = add i11 %tmp_183, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:60  %tmp_197 = add i11 %tmp_192, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:85  %tmp_203 = add i11 %tmp_192, %tmp_69_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:93  %tmp_204 = add i11 %tmp_180, %tmp_69_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:99  %tmp_206 = add i11 %tmp_186, %tmp_69_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:102  %tmp_207 = add i11 %tmp_189, %tmp_69_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="11">
<![CDATA[
.reset:103  %tmp_245_cast = sext i11 %tmp_207 to i64

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:104  %conv1_input_addr_17 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_17"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:105  %tmp_208 = add i11 %tmp_192, %tmp_69_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:122  %tmp_212 = add i11 %tmp_189, %tmp_69_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="11">
<![CDATA[
.reset:123  %tmp_250_cast = sext i11 %tmp_212 to i64

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:124  %conv1_input_addr_18 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_18"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:125  %tmp_213 = add i11 %tmp_192, %tmp_69_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:142  %tmp_217 = add i11 %tmp_189, %tmp_69_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:145  %tmp_218 = add i11 %tmp_192, %tmp_69_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:174  %tmp_57 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE062EA20000000, float 0xBFCB26E9A0000000, float 0x3FE0117260000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:176  %tmp_70_2_3 = fmul float %conv1_input_load_13, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_70_2_3"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:177  %tmp_58 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE020A820000000, float 0xBFDD433020000000, float 0x3F94E1E400000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:179  %tmp_70_2_4 = fmul float %conv1_input_load_14, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_70_2_4"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
.reset:181  %conv1_input_load_15 = load float* %conv1_input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_15"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="10">
<![CDATA[
.reset:184  %conv1_input_load_16 = load float* %conv1_input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_16"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
.reset:187  %conv1_input_load_17 = load float* %conv1_input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_17"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
.reset:190  %conv1_input_load_18 = load float* %conv1_input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_18"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:211  %tmp3 = fadd float %tmp4, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:212  %tmp6 = fadd float %tmp_70_0_3, %tmp_70_0_4

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:215  %tmp9 = fadd float %tmp_70_1_1, %tmp_70_1_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:217  %tmp11 = fadd float %tmp_70_1_3, %tmp_70_1_4

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:218  %tmp12 = fadd float %tmp_70_2, %tmp_70_2_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
.reset:61  %tmp_235_cast = sext i11 %tmp_197 to i64

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:62  %conv1_input_addr_20 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_235_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_20"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="11">
<![CDATA[
.reset:86  %tmp_241_cast = sext i11 %tmp_203 to i64

]]></Node>
<StgValue><ssdm name="tmp_241_cast"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:87  %conv1_input_addr_21 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_21"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:180  %tmp_59 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC5F0C320000000, float 0x3FDB3B5800000000, float 0xBF71D1F040000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:182  %tmp_70_3 = fmul float %conv1_input_load_15, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_70_3"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:183  %tmp_60 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC3600100000000, float 0x3FCF60EA80000000, float 0x3FC6C4BA20000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:185  %tmp_70_3_1 = fmul float %conv1_input_load_16, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_70_3_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
.reset:187  %conv1_input_load_17 = load float* %conv1_input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_17"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
.reset:190  %conv1_input_load_18 = load float* %conv1_input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_18"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="10">
<![CDATA[
.reset:196  %conv1_input_load_20 = load float* %conv1_input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_20"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
.reset:199  %conv1_input_load_21 = load float* %conv1_input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_21"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:211  %tmp3 = fadd float %tmp4, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:215  %tmp9 = fadd float %tmp_70_1_1, %tmp_70_1_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:217  %tmp11 = fadd float %tmp_70_1_3, %tmp_70_1_4

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:218  %tmp12 = fadd float %tmp_70_2, %tmp_70_2_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:222  %tmp16 = fadd float %tmp_70_2_3, %tmp_70_2_4

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
.reset:106  %tmp_246_cast = sext i11 %tmp_208 to i64

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:107  %conv1_input_addr_22 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_22"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="11">
<![CDATA[
.reset:126  %tmp_251_cast = sext i11 %tmp_213 to i64

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:127  %conv1_input_addr_23 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_23"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:186  %tmp_61 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFBC0B5880000000, float 0x3FC01890E0000000, float 0x3FD7BE1360000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:188  %tmp_70_3_2 = fmul float %conv1_input_load_17, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_70_3_2"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:189  %tmp_62 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD62F19C0000000, float 0xBFD17BB1A0000000, float 0x3FC752A840000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:191  %tmp_70_3_3 = fmul float %conv1_input_load_18, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_70_3_3"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="10">
<![CDATA[
.reset:196  %conv1_input_load_20 = load float* %conv1_input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_20"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
.reset:199  %conv1_input_load_21 = load float* %conv1_input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_21"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
.reset:202  %conv1_input_load_22 = load float* %conv1_input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_22"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
.reset:205  %conv1_input_load_23 = load float* %conv1_input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_23"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:211  %tmp3 = fadd float %tmp4, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:217  %tmp11 = fadd float %tmp_70_1_3, %tmp_70_1_4

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:218  %tmp12 = fadd float %tmp_70_2, %tmp_70_2_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:222  %tmp16 = fadd float %tmp_70_2_3, %tmp_70_2_4

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:224  %tmp18 = fadd float %tmp_70_3, %tmp_70_3_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
.reset:94  %tmp_242_cast = zext i11 %tmp_204 to i64

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:95  %conv1_input_addr_2 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
.reset:108  %conv1_input_load_2 = load float* %conv1_input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_2"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="11">
<![CDATA[
.reset:146  %tmp_256_cast = sext i11 %tmp_218 to i64

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:147  %conv1_input_addr_24 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_24"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:195  %tmp_64 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDB0B6D00000000, float 0x3FDB1F5920000000, float 0x3FCFC0F320000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:197  %tmp_70_4 = fmul float %conv1_input_load_20, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_70_4"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:198  %tmp_65 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFE03FA7E0000000, float 0x3FC7DA0AA0000000, float 0x3FCC593460000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:200  %tmp_70_4_1 = fmul float %conv1_input_load_21, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_70_4_1"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
.reset:202  %conv1_input_load_22 = load float* %conv1_input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_22"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
.reset:205  %conv1_input_load_23 = load float* %conv1_input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_23"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
.reset:208  %conv1_input_load_24 = load float* %conv1_input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_24"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:211  %tmp3 = fadd float %tmp4, %conv1_output_load

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:218  %tmp12 = fadd float %tmp_70_2, %tmp_70_2_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:222  %tmp16 = fadd float %tmp_70_2_3, %tmp_70_2_4

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:224  %tmp18 = fadd float %tmp_70_3, %tmp_70_3_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:225  %tmp19 = fadd float %tmp_70_3_2, %tmp_70_3_3

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="11">
<![CDATA[
.reset:52  %tmp_232_cast = zext i11 %tmp_194 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:53  %conv1_input_addr_5 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="11">
<![CDATA[
.reset:100  %tmp_244_cast = sext i11 %tmp_206 to i64

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:101  %conv1_input_addr_12 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_12"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
.reset:108  %conv1_input_load_2 = load float* %conv1_input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_2"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.reset:151  %conv1_input_load_5 = load float* %conv1_input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_5"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
.reset:172  %conv1_input_load_12 = load float* %conv1_input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_12"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:201  %tmp_66 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDFA6D3E0000000, float 0x3FB39124C0000000, float 0x3FE03FF0E0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:203  %tmp_70_4_2 = fmul float %conv1_input_load_22, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_70_4_2"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:204  %tmp_67 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD80F8420000000, float 0xBFCAFDD2E0000000, float 0x3FDBEF41E0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:206  %tmp_70_4_3 = fmul float %conv1_input_load_23, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_70_4_3"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
.reset:208  %conv1_input_load_24 = load float* %conv1_input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_24"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:219  %tmp10 = fadd float %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:222  %tmp16 = fadd float %tmp_70_2_3, %tmp_70_2_4

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:224  %tmp18 = fadd float %tmp_70_3, %tmp_70_3_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:225  %tmp19 = fadd float %tmp_70_3_2, %tmp_70_3_3

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:228  %tmp22 = fadd float %tmp_70_4, %tmp_70_4_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="321" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:90  %tmp_46 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAB55A220000000, float 0x3FD546DE00000000, float 0x3FD3EA8A40000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:109  %tmp_70_0_2 = fmul float %conv1_input_load_2, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_70_0_2"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="11">
<![CDATA[
.reset:143  %tmp_255_cast = sext i11 %tmp_217 to i64

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:144  %conv1_input_addr_19 = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="conv1_input_addr_19"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.reset:151  %conv1_input_load_5 = load float* %conv1_input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_5"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
.reset:172  %conv1_input_load_12 = load float* %conv1_input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_12"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
.reset:193  %conv1_input_load_19 = load float* %conv1_input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_19"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:207  %tmp_68 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB6523040000000, float 0xBFC930BE80000000, float 0x3FD2E7EB20000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:209  %tmp_70_4_4 = fmul float %conv1_input_load_24, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_70_4_4"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:219  %tmp10 = fadd float %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:224  %tmp18 = fadd float %tmp_70_3, %tmp_70_3_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:225  %tmp19 = fadd float %tmp_70_3_2, %tmp_70_3_3

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:228  %tmp22 = fadd float %tmp_70_4, %tmp_70_4_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:230  %tmp24 = fadd float %tmp_70_4_2, %tmp_70_4_3

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="335" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:150  %tmp_49 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FDACF0800000000, float 0x3FC9157F00000000, float 0xBF67A5A520000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:152  %tmp_70_1 = fmul float %conv1_input_load_5, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_70_1"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:171  %tmp_56 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE0D4D660000000, float 0x3FA9486280000000, float 0x3FDA42A580000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:173  %tmp_70_2_2 = fmul float %conv1_input_load_12, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_70_2_2"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="10">
<![CDATA[
.reset:193  %conv1_input_load_19 = load float* %conv1_input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="conv1_input_load_19"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:213  %tmp5 = fadd float %tmp6, %tmp_70_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:219  %tmp10 = fadd float %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:225  %tmp19 = fadd float %tmp_70_3_2, %tmp_70_3_3

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:228  %tmp22 = fadd float %tmp_70_4, %tmp_70_4_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:230  %tmp24 = fadd float %tmp_70_4_2, %tmp_70_4_3

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:231  %tmp25 = fadd float %tmp_70_4_4, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="346" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.reset:192  %tmp_63 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FDC756300000000, float 0xBFDBDBDD00000000, float 0xBFB056ECA0000000, i2 %channels) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:194  %tmp_70_3_4 = fmul float %conv1_input_load_19, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_70_3_4"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:213  %tmp5 = fadd float %tmp6, %tmp_70_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:216  %tmp8 = fadd float %tmp9, %tmp_70_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:219  %tmp10 = fadd float %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:223  %tmp15 = fadd float %tmp16, %tmp_70_2_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:228  %tmp22 = fadd float %tmp_70_4, %tmp_70_4_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:230  %tmp24 = fadd float %tmp_70_4_2, %tmp_70_4_3

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:231  %tmp25 = fadd float %tmp_70_4_4, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="355" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:213  %tmp5 = fadd float %tmp6, %tmp_70_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:216  %tmp8 = fadd float %tmp9, %tmp_70_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:223  %tmp15 = fadd float %tmp16, %tmp_70_2_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:226  %tmp17 = fadd float %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:229  %tmp21 = fadd float %tmp22, %tmp_70_3_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:230  %tmp24 = fadd float %tmp_70_4_2, %tmp_70_4_3

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:231  %tmp25 = fadd float %tmp_70_4_4, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="362" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:213  %tmp5 = fadd float %tmp6, %tmp_70_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:216  %tmp8 = fadd float %tmp9, %tmp_70_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:223  %tmp15 = fadd float %tmp16, %tmp_70_2_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:226  %tmp17 = fadd float %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:229  %tmp21 = fadd float %tmp22, %tmp_70_3_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:231  %tmp25 = fadd float %tmp_70_4_4, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="368" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:216  %tmp8 = fadd float %tmp9, %tmp_70_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:223  %tmp15 = fadd float %tmp16, %tmp_70_2_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:226  %tmp17 = fadd float %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:229  %tmp21 = fadd float %tmp22, %tmp_70_3_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:232  %tmp23 = fadd float %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="373" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:214  %tmp2 = fadd float %tmp5, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:226  %tmp17 = fadd float %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:229  %tmp21 = fadd float %tmp22, %tmp_70_3_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:232  %tmp23 = fadd float %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="377" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:214  %tmp2 = fadd float %tmp5, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:220  %tmp7 = fadd float %tmp10, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:232  %tmp23 = fadd float %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="380" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:214  %tmp2 = fadd float %tmp5, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:220  %tmp7 = fadd float %tmp10, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:232  %tmp23 = fadd float %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="383" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:214  %tmp2 = fadd float %tmp5, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:220  %tmp7 = fadd float %tmp10, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:227  %tmp14 = fadd float %tmp17, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="386" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:220  %tmp7 = fadd float %tmp10, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:227  %tmp14 = fadd float %tmp17, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:233  %tmp20 = fadd float %tmp23, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="389" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:221  %tmp1 = fadd float %tmp7, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:227  %tmp14 = fadd float %tmp17, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:233  %tmp20 = fadd float %tmp23, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="392" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:221  %tmp1 = fadd float %tmp7, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:227  %tmp14 = fadd float %tmp17, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:233  %tmp20 = fadd float %tmp23, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="395" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:221  %tmp1 = fadd float %tmp7, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:233  %tmp20 = fadd float %tmp23, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="397" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:221  %tmp1 = fadd float %tmp7, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">
</state>

<state id="31" st_id="31">
</state>

<state id="32" st_id="32">

<operation id="398" st_id="32" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:234  %tmp13 = fadd float %tmp20, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="399" st_id="33" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:234  %tmp13 = fadd float %tmp20, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="400" st_id="34" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:234  %tmp13 = fadd float %tmp20, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="401" st_id="35" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:234  %tmp13 = fadd float %tmp20, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">
</state>

<state id="37" st_id="37">
</state>

<state id="38" st_id="38">
</state>

<state id="39" st_id="39">
</state>

<state id="40" st_id="40">
</state>

<state id="41" st_id="41">

<operation id="402" st_id="41" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:235  %tmp_45 = fadd float %tmp13, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="403" st_id="42" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:235  %tmp_45 = fadd float %tmp13, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="404" st_id="43" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:235  %tmp_45 = fadd float %tmp13, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @Conv1_layer_label7_C)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:43  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:44  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:45  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="44" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:235  %tmp_45 = fadd float %tmp13, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="410" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.reset:236  store float %tmp_45, float* %conv1_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:237  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str25, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="412" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.reset:238  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str4, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
