synchronizing processors memory-content-generated interrupts implementations lock-unlock method synchronizing processors multiprocessor system require uninterruptable memory-pause type instructions interlock scheme called read-interlock require memory-pause instructions developed dual dec pdp-10 system real-time requirements read-interlock method require special read-interlock instruction repertoire processors special read-interlock cycle repertoire memory modules processor examines lock memory location read-interlock instruction interrupted lock set examining lock immediately sets set event sequence read-interlock cycle writing lock clears it processor interrupted encountering set lock branching advantageous branch resulted effective interrupt cacm june 1973 hill interruptssupervisors monitors debugging parallel processing associative memories microprogramming 4.32 6.29 ca730603 jb january 23, 1978 3 29 pm 1458 4 2497 1523 4 2497 1603 4 2497 1698 4 2497 1747 4 2497 1748 4 2497 1854 4 2497 1877 4 2497 1960 4 2497 2377 4 2497 2378 4 2497 2497 4 2497 2497 4 2497 2534 4 2497 2558 4 2497 2625 4 2497 2632 4 2497 2840 4 2497 2941 4 2497 3105 4 2497 3144 4 2497 1471 5 2497 2182 5 2497 2497 5 2497 2497 5 2497 2497 5 2497 