module SevenDisplay(count,OUT);

input [5:0] count;
output [6:0] OUT;
reg [6:0]OUT;

always@(count)
begin
	case(count%16)
	4'd0 : begin OUT = 7'b1000000;
	end
	4'd1 : begin OUT = 7'b1111001;
	end
	4'd2 : begin OUT = 7'b0100100;
	end
	4'd3 : begin OUT = 7'b0110000;
	end
	4'd4 : begin OUT = 7'b0011001;
	end
	4'd5 : begin OUT = 7'b0010010;
	end
	4'd6 : begin OUT = 7'b0000010;
	end
	4'd7 : begin OUT = 7'b1111000;
	end
	4'd8 : begin OUT = 7'b0000000;
	end
	4'd9 : begin OUT = 7'b0010000;
	end
	4'd10 : begin OUT = 7'b0001000;
	end
	4'd11 : begin OUT = 7'b0000011;
	end
	4'd12 : begin OUT = 7'b1000110;
	end
	4'd13 : begin OUT = 7'b0100001;
	end
	4'd14 : begin OUT = 7'b0000110;
	end
	4'd15 : begin OUT = 7'b0001110;
	end
	
	default : begin OUT = 7'b1000000;
	end
	endcase
end
endmodule
