#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb  4 18:17:46 2022
# Process ID: 7400
# Current directory: D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis
# Command line: vivado.exe -mode batch -log vivado.log -journal transcript.log -source D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/run_vivado.tcl
# Log file: D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/vivado.log
# Journal file: D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis\transcript.log
#-----------------------------------------------------------
source D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/synthesis/run_vivado.tcl
# create_project -force Calculator {D:\AGH\PSC\Projekt_dopoprwy_2\TutorVHDL\synthesis} -part 7a100tcsg324-1
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/keypad_controller.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/in_calc_control.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/compile/Calculator.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/seven_seg_disp.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/calc_logic.vhd}
# add_files -norecurse {D:/AGH/PSC/Projekt_dopoprwy_2/TutorVHDL/src/Preskaler.vhd}
# set_property top Calculator [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# synth_design -top Calculator -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Command: synth_design -top Calculator -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2984 
couldn't read file "C:/Xilinx/Vivado/2019.1/scripts/rt/data/unimacro/unimacro_verilog.tcl": No error
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Feb  4 18:17:56 2022...
