<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" architecture="ARMv8" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd">
    <name>A72_A53_big.LITTLE</name>
    <internal_name>A72_A53_big.LITTLE</internal_name>
    <series>A</series>
    <reg_filter id="AARCH64" gui_name="AArch64" core_state="AArch64"/>
    <reg_filter id="AARCH32" gui_name="AArch32" core_state="AArch32"/>
    <cr:register_list filter="AARCH32" name="Core" display_by_default="true">
        <xi:include href="Registers/V8_AARCH32_Core.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register)"/>
        <xi:include href="Registers/banked_registers_V8_aarch32.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:register_group)"/>
        <xi:include href="Registers/V8_AARCH32_Core.xml" xpointer="xmlns(namespace=http://com.arm.targetconfigurationeditor)xpointer(//namespace:enumeration)"/>
    </cr:register_list>
    <cr:register_list filter="AARCH64" name="Core" display_by_default="true">
        <xi:include href="Registers/V8_AARCH64_Core.xml" xpointer="xmlns(namespace=http://www.arm.com/core_reg)xpointer(//namespace:register)"/>
        <xi:include href="Registers/V8_AARCH64_Core.xml" xpointer="xmlns(namespace=http://com.arm.targetconfigurationeditor)xpointer(//namespace:enumeration)"/>
    </cr:register_list>
    <cr:register_list filter="AARCH32" name="SIMD">
        <xi:include href="Registers/SIMD/V8_AARCH32_SIMD.xml" xpointer="xmlns(namespace=http://www.arm.com/core_reg)xpointer(//namespace:register)"/>
<!--        <xi:include href="Registers/SIMD/V8_AARCH32_SIMD.xml" xpointer="xmlns(namespace=http://com.arm.targetconfigurationeditor)xpointer(//namespace:enumeration)"/> -->
    </cr:register_list>
    <cr:register_list filter="AARCH64" name="SIMD">
        <xi:include href="Registers/SIMD/V8_AARCH64_SIMD.xml" xpointer="xmlns(namespace=http://www.arm.com/core_reg)xpointer(//namespace:register)"/>
<!--        <xi:include href="Registers/SIMD/V8_AARCH64_SIMD.xml" xpointer="xmlns(namespace=http://com.arm.targetconfigurationeditor)xpointer(//namespace:enumeration)"/> -->
    </cr:register_list>
    <cr:register_list filter="AARCH32" name="System">
        <xi:include href="V8_AARCH32_ArchitecturalSystemRegisters.inc" xpointer="xmlns(namespace=http://www.arm.com/core_reg)xpointer(//namespace:register_group)"/>
    </cr:register_list>
    <cr:register_list filter="AARCH64" name="System">
        <xi:include href="V8_AARCH64_ArchitecturalSystemRegisters.inc" xpointer="xmlns(namespace=http://www.arm.com/core_reg)xpointer(//namespace:register_group)"/>
    </cr:register_list>

    <cache_awareness_list type="HARDWARE" core="Cortex-A53">
        <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.a53.hw.L1ICache">
        </cache_awareness>
        <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.a53.hw.L1DCache">
            <associated_cache id="L1D" scope="cluster" />
        </cache_awareness>
    </cache_awareness_list>

    <cache_awareness_list type="FVP" core="Cortex-A53">
        <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.fvp.L1ICache">
           <associated_cache id="L2"/>
        </cache_awareness>
        <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.fvp.L1DCache">
           <associated_cache id="L1D" scope="cluster"/>
           <associated_cache id="L2"/>
        </cache_awareness>
        <cache_awareness id="L2" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.fvp.L2Cache"/>
    </cache_awareness_list>

    <cache_awareness_list type="HARDWARE" core="Cortex-A72">
        <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.a57.hw.L1ICache">
            <associated_cache id="L2" />
            <memory_view name="L1I" layered_on="L2" />
        </cache_awareness>
        <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.a57.hw.L1DCache">
            <associated_cache id="L1D" scope="cluster" />
            <associated_cache id="L2" />
            <memory_view name="L1D" layered_on="L2" />
        </cache_awareness>
        <cache_awareness id="L2" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.a57.hw.L2Cache">
            <memory_view name="L2" layered_on="L3" />
        </cache_awareness>
        <memory_view name="L3" />
    </cache_awareness_list>

    <cache_awareness_list type="FVP" core="Cortex-A72">
        <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.fvp.L1ICache">
            <associated_cache id="L2" />
        </cache_awareness>
        <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.fvp.L1DCache">
            <associated_cache id="L1D" scope="cluster" />
            <associated_cache id="L2" />
        </cache_awareness>
        <cache_awareness id="L2" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v8a.fvp.L2Cache" />
    </cache_awareness_list>

</core_definition>
