// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Sun Jul 21 14:39:33 2019
// Host        : floran-HP-ZBook-Studio-G5 running 64-bit Ubuntu 19.04
// Command     : write_verilog -force -mode funcsim
//               /home/floran/Vivado/aivotta/aivotta.srcs/sources_1/bd/toplevel/ip/toplevel_tta_core_toplevel_0_0/toplevel_tta_core_toplevel_0_0_sim_netlist.v
// Design      : toplevel_tta_core_toplevel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "toplevel_tta_core_toplevel_0_0,tta_core_toplevel,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "tta_core_toplevel,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module toplevel_tta_core_toplevel_0_0
   (clk,
    rstx,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    locked);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s_axi, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN toplevel_processing_system7_0_0_FCLK_CLK0" *) input clk;
  input rstx;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 12, ADDR_WIDTH 19, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN toplevel_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [11:0]s_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [18:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWLEN" *) input [7:0]s_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWSIZE" *) input [2:0]s_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWBURST" *) input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi BID" *) output [11:0]s_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARID" *) input [11:0]s_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [18:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARLEN" *) input [7:0]s_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARSIZE" *) input [2:0]s_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARBURST" *) input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RID" *) output [11:0]s_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) input s_axi_rready;
  output locked;

  wire \<const0> ;
  wire clk;
  wire locked;
  wire rstx;
  wire [18:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [18:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  toplevel_tta_core_toplevel_0_0_tta_core_toplevel U0
       (.clk(clk),
        .locked(locked),
        .rstx(rstx),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "add_eq_gt_gtu_sub_arith" *) 
module toplevel_tta_core_toplevel_0_0_add_eq_gt_gtu_sub_arith
   (data0,
    data1,
    CO,
    \t1reg_reg[0] ,
    \t1reg_reg[0]_0 ,
    Q,
    S,
    \o1reg_reg[7] ,
    \o1reg_reg[11] ,
    \o1reg_reg[15] ,
    \o1reg_reg[19] ,
    \o1reg_reg[23] ,
    \o1reg_reg[27] ,
    \t1reg_reg[31] ,
    \t1reg_reg[3] ,
    \t1reg_reg[7] ,
    \t1reg_reg[11] ,
    \t1reg_reg[15] ,
    \t1reg_reg[19] ,
    \t1reg_reg[23] ,
    \t1reg_reg[27] ,
    \o1reg_reg[31] ,
    \o1reg_reg[9] ,
    \o1reg_reg[21] ,
    \t1reg_reg[31]_0 ,
    DI,
    \t1reg_reg[7]_0 ,
    \o1reg_reg[15]_0 ,
    \t1reg_reg[15]_0 ,
    \o1reg_reg[23]_0 ,
    \t1reg_reg[23]_0 ,
    \o1reg_reg[30] ,
    \t1reg_reg[31]_1 ,
    \o1reg_reg[7]_0 ,
    \t1reg_reg[7]_1 ,
    \o1reg_reg[15]_1 ,
    \t1reg_reg[15]_1 ,
    \o1reg_reg[23]_1 ,
    \t1reg_reg[23]_1 ,
    \o1reg_reg[30]_0 ,
    \t1reg_reg[31]_2 );
  output [31:0]data0;
  output [31:0]data1;
  output [0:0]CO;
  output [0:0]\t1reg_reg[0] ;
  output [0:0]\t1reg_reg[0]_0 ;
  input [30:0]Q;
  input [3:0]S;
  input [3:0]\o1reg_reg[7] ;
  input [3:0]\o1reg_reg[11] ;
  input [3:0]\o1reg_reg[15] ;
  input [3:0]\o1reg_reg[19] ;
  input [3:0]\o1reg_reg[23] ;
  input [3:0]\o1reg_reg[27] ;
  input [3:0]\t1reg_reg[31] ;
  input [3:0]\t1reg_reg[3] ;
  input [3:0]\t1reg_reg[7] ;
  input [3:0]\t1reg_reg[11] ;
  input [3:0]\t1reg_reg[15] ;
  input [3:0]\t1reg_reg[19] ;
  input [3:0]\t1reg_reg[23] ;
  input [3:0]\t1reg_reg[27] ;
  input [3:0]\o1reg_reg[31] ;
  input [3:0]\o1reg_reg[9] ;
  input [3:0]\o1reg_reg[21] ;
  input [2:0]\t1reg_reg[31]_0 ;
  input [3:0]DI;
  input [3:0]\t1reg_reg[7]_0 ;
  input [3:0]\o1reg_reg[15]_0 ;
  input [3:0]\t1reg_reg[15]_0 ;
  input [3:0]\o1reg_reg[23]_0 ;
  input [3:0]\t1reg_reg[23]_0 ;
  input [3:0]\o1reg_reg[30] ;
  input [3:0]\t1reg_reg[31]_1 ;
  input [3:0]\o1reg_reg[7]_0 ;
  input [3:0]\t1reg_reg[7]_1 ;
  input [3:0]\o1reg_reg[15]_1 ;
  input [3:0]\t1reg_reg[15]_1 ;
  input [3:0]\o1reg_reg[23]_1 ;
  input [3:0]\t1reg_reg[23]_1 ;
  input [3:0]\o1reg_reg[30]_0 ;
  input [3:0]\t1reg_reg[31]_2 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [30:0]Q;
  wire R0_carry__0_n_0;
  wire R0_carry__0_n_1;
  wire R0_carry__0_n_2;
  wire R0_carry__0_n_3;
  wire R0_carry__1_n_2;
  wire R0_carry__1_n_3;
  wire R0_carry_n_0;
  wire R0_carry_n_1;
  wire R0_carry_n_2;
  wire R0_carry_n_3;
  wire [3:0]S;
  wire [31:0]data0;
  wire [31:0]data1;
  wire gtOp_carry__0_n_0;
  wire gtOp_carry__0_n_1;
  wire gtOp_carry__0_n_2;
  wire gtOp_carry__0_n_3;
  wire gtOp_carry__1_n_0;
  wire gtOp_carry__1_n_1;
  wire gtOp_carry__1_n_2;
  wire gtOp_carry__1_n_3;
  wire gtOp_carry__2_n_1;
  wire gtOp_carry__2_n_2;
  wire gtOp_carry__2_n_3;
  wire gtOp_carry_n_0;
  wire gtOp_carry_n_1;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \gtOp_inferred__0/i__carry__0_n_0 ;
  wire \gtOp_inferred__0/i__carry__0_n_1 ;
  wire \gtOp_inferred__0/i__carry__0_n_2 ;
  wire \gtOp_inferred__0/i__carry__0_n_3 ;
  wire \gtOp_inferred__0/i__carry__1_n_0 ;
  wire \gtOp_inferred__0/i__carry__1_n_1 ;
  wire \gtOp_inferred__0/i__carry__1_n_2 ;
  wire \gtOp_inferred__0/i__carry__1_n_3 ;
  wire \gtOp_inferred__0/i__carry__2_n_1 ;
  wire \gtOp_inferred__0/i__carry__2_n_2 ;
  wire \gtOp_inferred__0/i__carry__2_n_3 ;
  wire \gtOp_inferred__0/i__carry_n_0 ;
  wire \gtOp_inferred__0/i__carry_n_1 ;
  wire \gtOp_inferred__0/i__carry_n_2 ;
  wire \gtOp_inferred__0/i__carry_n_3 ;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__2_n_0;
  wire minusOp_carry__2_n_1;
  wire minusOp_carry__2_n_2;
  wire minusOp_carry__2_n_3;
  wire minusOp_carry__3_n_0;
  wire minusOp_carry__3_n_1;
  wire minusOp_carry__3_n_2;
  wire minusOp_carry__3_n_3;
  wire minusOp_carry__4_n_0;
  wire minusOp_carry__4_n_1;
  wire minusOp_carry__4_n_2;
  wire minusOp_carry__4_n_3;
  wire minusOp_carry__5_n_0;
  wire minusOp_carry__5_n_1;
  wire minusOp_carry__5_n_2;
  wire minusOp_carry__5_n_3;
  wire minusOp_carry__6_n_1;
  wire minusOp_carry__6_n_2;
  wire minusOp_carry__6_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire [3:0]\o1reg_reg[11] ;
  wire [3:0]\o1reg_reg[15] ;
  wire [3:0]\o1reg_reg[15]_0 ;
  wire [3:0]\o1reg_reg[15]_1 ;
  wire [3:0]\o1reg_reg[19] ;
  wire [3:0]\o1reg_reg[21] ;
  wire [3:0]\o1reg_reg[23] ;
  wire [3:0]\o1reg_reg[23]_0 ;
  wire [3:0]\o1reg_reg[23]_1 ;
  wire [3:0]\o1reg_reg[27] ;
  wire [3:0]\o1reg_reg[30] ;
  wire [3:0]\o1reg_reg[30]_0 ;
  wire [3:0]\o1reg_reg[31] ;
  wire [3:0]\o1reg_reg[7] ;
  wire [3:0]\o1reg_reg[7]_0 ;
  wire [3:0]\o1reg_reg[9] ;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire [0:0]\t1reg_reg[0] ;
  wire [0:0]\t1reg_reg[0]_0 ;
  wire [3:0]\t1reg_reg[11] ;
  wire [3:0]\t1reg_reg[15] ;
  wire [3:0]\t1reg_reg[15]_0 ;
  wire [3:0]\t1reg_reg[15]_1 ;
  wire [3:0]\t1reg_reg[19] ;
  wire [3:0]\t1reg_reg[23] ;
  wire [3:0]\t1reg_reg[23]_0 ;
  wire [3:0]\t1reg_reg[23]_1 ;
  wire [3:0]\t1reg_reg[27] ;
  wire [3:0]\t1reg_reg[31] ;
  wire [2:0]\t1reg_reg[31]_0 ;
  wire [3:0]\t1reg_reg[31]_1 ;
  wire [3:0]\t1reg_reg[31]_2 ;
  wire [3:0]\t1reg_reg[3] ;
  wire [3:0]\t1reg_reg[7] ;
  wire [3:0]\t1reg_reg[7]_0 ;
  wire [3:0]\t1reg_reg[7]_1 ;
  wire [3:0]NLW_R0_carry_O_UNCONNECTED;
  wire [3:0]NLW_R0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_R0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_R0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_CO_UNCONNECTED;

  CARRY4 R0_carry
       (.CI(1'b0),
        .CO({R0_carry_n_0,R0_carry_n_1,R0_carry_n_2,R0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_R0_carry_O_UNCONNECTED[3:0]),
        .S(\o1reg_reg[9] ));
  CARRY4 R0_carry__0
       (.CI(R0_carry_n_0),
        .CO({R0_carry__0_n_0,R0_carry__0_n_1,R0_carry__0_n_2,R0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_R0_carry__0_O_UNCONNECTED[3:0]),
        .S(\o1reg_reg[21] ));
  CARRY4 R0_carry__1
       (.CI(R0_carry__0_n_0),
        .CO({NLW_R0_carry__1_CO_UNCONNECTED[3],CO,R0_carry__1_n_2,R0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_R0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\t1reg_reg[31]_0 }));
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({gtOp_carry_n_0,gtOp_carry_n_1,gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S(\t1reg_reg[7]_0 ));
  CARRY4 gtOp_carry__0
       (.CI(gtOp_carry_n_0),
        .CO({gtOp_carry__0_n_0,gtOp_carry__0_n_1,gtOp_carry__0_n_2,gtOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\o1reg_reg[15]_0 ),
        .O(NLW_gtOp_carry__0_O_UNCONNECTED[3:0]),
        .S(\t1reg_reg[15]_0 ));
  CARRY4 gtOp_carry__1
       (.CI(gtOp_carry__0_n_0),
        .CO({gtOp_carry__1_n_0,gtOp_carry__1_n_1,gtOp_carry__1_n_2,gtOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\o1reg_reg[23]_0 ),
        .O(NLW_gtOp_carry__1_O_UNCONNECTED[3:0]),
        .S(\t1reg_reg[23]_0 ));
  CARRY4 gtOp_carry__2
       (.CI(gtOp_carry__1_n_0),
        .CO({\t1reg_reg[0] ,gtOp_carry__2_n_1,gtOp_carry__2_n_2,gtOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\o1reg_reg[30] ),
        .O(NLW_gtOp_carry__2_O_UNCONNECTED[3:0]),
        .S(\t1reg_reg[31]_1 ));
  CARRY4 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__0/i__carry_n_0 ,\gtOp_inferred__0/i__carry_n_1 ,\gtOp_inferred__0/i__carry_n_2 ,\gtOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\o1reg_reg[7]_0 ),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\t1reg_reg[7]_1 ));
  CARRY4 \gtOp_inferred__0/i__carry__0 
       (.CI(\gtOp_inferred__0/i__carry_n_0 ),
        .CO({\gtOp_inferred__0/i__carry__0_n_0 ,\gtOp_inferred__0/i__carry__0_n_1 ,\gtOp_inferred__0/i__carry__0_n_2 ,\gtOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\o1reg_reg[15]_1 ),
        .O(\NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\t1reg_reg[15]_1 ));
  CARRY4 \gtOp_inferred__0/i__carry__1 
       (.CI(\gtOp_inferred__0/i__carry__0_n_0 ),
        .CO({\gtOp_inferred__0/i__carry__1_n_0 ,\gtOp_inferred__0/i__carry__1_n_1 ,\gtOp_inferred__0/i__carry__1_n_2 ,\gtOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\o1reg_reg[23]_1 ),
        .O(\NLW_gtOp_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\t1reg_reg[23]_1 ));
  CARRY4 \gtOp_inferred__0/i__carry__2 
       (.CI(\gtOp_inferred__0/i__carry__1_n_0 ),
        .CO({\t1reg_reg[0]_0 ,\gtOp_inferred__0/i__carry__2_n_1 ,\gtOp_inferred__0/i__carry__2_n_2 ,\gtOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\o1reg_reg[30]_0 ),
        .O(\NLW_gtOp_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\t1reg_reg[31]_2 ));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(data1[3:0]),
        .S(\t1reg_reg[3] ));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(data1[7:4]),
        .S(\t1reg_reg[7] ));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({minusOp_carry__1_n_0,minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(data1[11:8]),
        .S(\t1reg_reg[11] ));
  CARRY4 minusOp_carry__2
       (.CI(minusOp_carry__1_n_0),
        .CO({minusOp_carry__2_n_0,minusOp_carry__2_n_1,minusOp_carry__2_n_2,minusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(data1[15:12]),
        .S(\t1reg_reg[15] ));
  CARRY4 minusOp_carry__3
       (.CI(minusOp_carry__2_n_0),
        .CO({minusOp_carry__3_n_0,minusOp_carry__3_n_1,minusOp_carry__3_n_2,minusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(data1[19:16]),
        .S(\t1reg_reg[19] ));
  CARRY4 minusOp_carry__4
       (.CI(minusOp_carry__3_n_0),
        .CO({minusOp_carry__4_n_0,minusOp_carry__4_n_1,minusOp_carry__4_n_2,minusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(data1[23:20]),
        .S(\t1reg_reg[23] ));
  CARRY4 minusOp_carry__5
       (.CI(minusOp_carry__4_n_0),
        .CO({minusOp_carry__5_n_0,minusOp_carry__5_n_1,minusOp_carry__5_n_2,minusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(data1[27:24]),
        .S(\t1reg_reg[27] ));
  CARRY4 minusOp_carry__6
       (.CI(minusOp_carry__5_n_0),
        .CO({NLW_minusOp_carry__6_CO_UNCONNECTED[3],minusOp_carry__6_n_1,minusOp_carry__6_n_2,minusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O(data1[31:28]),
        .S(\o1reg_reg[31] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(data0[3:0]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(data0[7:4]),
        .S(\o1reg_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(data0[11:8]),
        .S(\o1reg_reg[11] ));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(data0[15:12]),
        .S(\o1reg_reg[15] ));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(data0[19:16]),
        .S(\o1reg_reg[19] ));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(data0[23:20]),
        .S(\o1reg_reg[23] ));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(data0[27:24]),
        .S(\o1reg_reg[27] ));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({NLW_plusOp_carry__6_CO_UNCONNECTED[3],plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O(data0[31:28]),
        .S(\t1reg_reg[31] ));
endmodule

(* ORIG_REF_NAME = "almaif_axi_expander" *) 
module toplevel_tta_core_toplevel_0_0_almaif_axi_expander__parameterized0
   (\fifo_data_r_reg[2][0]_0 ,
    \fifo_data_r_reg[1][0]_0 ,
    \fifo_data_r_reg[1][0]_1 ,
    \fifo_data_r_reg[0]_3 ,
    \fifo_data_r_reg[0][0]_0 ,
    \fifo_iter_r_reg[1]_0 ,
    \fifo_iter_r_reg[1]_1 ,
    \fifo_data_r_reg[1][0]_2 ,
    \fifo_data_r_reg[2][0]_1 ,
    SR,
    \aaddr_r_reg[0] ,
    clk,
    \aaddr_r_reg[0]_0 ,
    \aaddr_r_reg[0]_1 ,
    \fifo_iter_r_reg[1]_2 ,
    Q,
    \aaddr_r_reg[16] ,
    b_rdata_valid_r_reg,
    \aaddr_r_reg[16]_0 ,
    rready_r_reg,
    b_live_read_r,
    b_rdata_valid_r_reg_0,
    D);
  output \fifo_data_r_reg[2][0]_0 ;
  output \fifo_data_r_reg[1][0]_0 ;
  output \fifo_data_r_reg[1][0]_1 ;
  output \fifo_data_r_reg[0]_3 ;
  output \fifo_data_r_reg[0][0]_0 ;
  output [1:0]\fifo_iter_r_reg[1]_0 ;
  output \fifo_iter_r_reg[1]_1 ;
  output \fifo_data_r_reg[1][0]_2 ;
  output \fifo_data_r_reg[2][0]_1 ;
  input [0:0]SR;
  input \aaddr_r_reg[0] ;
  input clk;
  input \aaddr_r_reg[0]_0 ;
  input \aaddr_r_reg[0]_1 ;
  input \fifo_iter_r_reg[1]_2 ;
  input [0:0]Q;
  input \aaddr_r_reg[16] ;
  input b_rdata_valid_r_reg;
  input \aaddr_r_reg[16]_0 ;
  input rready_r_reg;
  input b_live_read_r;
  input b_rdata_valid_r_reg_0;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \aaddr_r_reg[0] ;
  wire \aaddr_r_reg[0]_0 ;
  wire \aaddr_r_reg[0]_1 ;
  wire \aaddr_r_reg[16] ;
  wire \aaddr_r_reg[16]_0 ;
  wire b_live_read_r;
  wire b_rdata_valid_r_reg;
  wire b_rdata_valid_r_reg_0;
  wire clk;
  wire \fifo_data_r_reg[0][0]_0 ;
  wire \fifo_data_r_reg[0]_3 ;
  wire \fifo_data_r_reg[1][0]_0 ;
  wire \fifo_data_r_reg[1][0]_1 ;
  wire \fifo_data_r_reg[1][0]_2 ;
  wire \fifo_data_r_reg[2][0]_0 ;
  wire \fifo_data_r_reg[2][0]_1 ;
  wire \fifo_iter_r[1]_i_1_n_0 ;
  wire [1:0]\fifo_iter_r_reg[1]_0 ;
  wire \fifo_iter_r_reg[1]_1 ;
  wire \fifo_iter_r_reg[1]_2 ;
  wire rready_r_reg;

  LUT6 #(
    .INIT(64'hFFFBFBFF00080800)) 
    \fifo_data_r[0][0]_i_2 
       (.I0(Q),
        .I1(\aaddr_r_reg[16] ),
        .I2(\fifo_iter_r_reg[1]_0 [1]),
        .I3(\fifo_iter_r_reg[1]_1 ),
        .I4(\fifo_iter_r_reg[1]_0 [0]),
        .I5(\fifo_data_r_reg[1][0]_1 ),
        .O(\fifo_data_r_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h200A)) 
    \fifo_data_r[1][0]_i_2 
       (.I0(\aaddr_r_reg[16] ),
        .I1(\fifo_iter_r_reg[1]_0 [1]),
        .I2(\fifo_iter_r_reg[1]_1 ),
        .I3(\fifo_iter_r_reg[1]_0 [0]),
        .O(\fifo_data_r_reg[1][0]_2 ));
  LUT4 #(
    .INIT(16'h8400)) 
    \fifo_data_r[2][0]_i_2 
       (.I0(\fifo_iter_r_reg[1]_0 [0]),
        .I1(\fifo_iter_r_reg[1]_0 [1]),
        .I2(b_rdata_valid_r_reg),
        .I3(\aaddr_r_reg[16] ),
        .O(\fifo_data_r_reg[2][0]_1 ));
  FDRE \fifo_data_r_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_iter_r_reg[1]_2 ),
        .Q(\fifo_data_r_reg[0]_3 ),
        .R(SR));
  FDRE \fifo_data_r_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\aaddr_r_reg[0]_1 ),
        .Q(\fifo_data_r_reg[1][0]_1 ),
        .R(SR));
  FDRE \fifo_data_r_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\aaddr_r_reg[0]_0 ),
        .Q(\fifo_data_r_reg[1][0]_0 ),
        .R(SR));
  FDRE \fifo_data_r_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\aaddr_r_reg[0] ),
        .Q(\fifo_data_r_reg[2][0]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_iter_r[1]_i_1 
       (.I0(\fifo_iter_r_reg[1]_0 [0]),
        .I1(\fifo_iter_r_reg[1]_1 ),
        .I2(\aaddr_r_reg[16] ),
        .I3(\fifo_iter_r_reg[1]_0 [1]),
        .O(\fifo_iter_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFF1FFF1FFFFFF)) 
    \fifo_iter_r[1]_i_2 
       (.I0(\fifo_iter_r_reg[1]_0 [0]),
        .I1(\fifo_iter_r_reg[1]_0 [1]),
        .I2(\aaddr_r_reg[16]_0 ),
        .I3(rready_r_reg),
        .I4(b_live_read_r),
        .I5(b_rdata_valid_r_reg_0),
        .O(\fifo_iter_r_reg[1]_1 ));
  FDRE \fifo_iter_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\fifo_iter_r_reg[1]_0 [0]),
        .R(SR));
  FDRE \fifo_iter_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_iter_r[1]_i_1_n_0 ),
        .Q(\fifo_iter_r_reg[1]_0 [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "control_register" *) 
module toplevel_tta_core_toplevel_0_0_control_register
   (\dout_if_reg_reg[0] ,
    \lockrq_bppc_reg[0] ,
    \lockrq_bppc_reg[0]_0 ,
    \lockrq_bppc_reg[0]_1 ,
    \dout_if_reg_reg[2] ,
    Q,
    \aaddr_r_reg[7] ,
    \aaddr_r_reg[2]_rep ,
    \dout_reg[0]_0 ,
    \aaddr_r_reg[1] ,
    \pc_next_r_reg[13] ,
    \dout_reg[2]_0 ,
    \aaddr_r_reg[0] ,
    \adata_r_reg[13] ,
    clk,
    rstx);
  output \dout_if_reg_reg[0] ;
  output [11:0]\lockrq_bppc_reg[0] ;
  output [3:0]\lockrq_bppc_reg[0]_0 ;
  output [0:0]\lockrq_bppc_reg[0]_1 ;
  output \dout_if_reg_reg[2] ;
  input [1:0]Q;
  input [1:0]\aaddr_r_reg[7] ;
  input \aaddr_r_reg[2]_rep ;
  input \dout_reg[0]_0 ;
  input \aaddr_r_reg[1] ;
  input [13:0]\pc_next_r_reg[13] ;
  input \dout_reg[2]_0 ;
  input [0:0]\aaddr_r_reg[0] ;
  input [13:0]\adata_r_reg[13] ;
  input clk;
  input rstx;

  wire [1:0]Q;
  wire [0:0]\aaddr_r_reg[0] ;
  wire \aaddr_r_reg[1] ;
  wire \aaddr_r_reg[2]_rep ;
  wire [1:0]\aaddr_r_reg[7] ;
  wire [13:0]\adata_r_reg[13] ;
  wire [2:0]bp4_1;
  wire clk;
  wire \dout_if_reg_reg[0] ;
  wire \dout_if_reg_reg[2] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[2]_0 ;
  wire [11:0]\lockrq_bppc_reg[0] ;
  wire [3:0]\lockrq_bppc_reg[0]_0 ;
  wire [0:0]\lockrq_bppc_reg[0]_1 ;
  wire [13:0]\pc_next_r_reg[13] ;
  wire rstx;

  LUT6 #(
    .INIT(64'h1D001DFFFFFFFFFF)) 
    \dout_if_reg[0]_i_5 
       (.I0(bp4_1[0]),
        .I1(\aaddr_r_reg[7] [0]),
        .I2(Q[0]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[0]_0 ),
        .I5(\aaddr_r_reg[1] ),
        .O(\dout_if_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h000000001DFF0000)) 
    \dout_if_reg[2]_i_3 
       (.I0(bp4_1[2]),
        .I1(\aaddr_r_reg[7] [0]),
        .I2(Q[1]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\aaddr_r_reg[7] [1]),
        .I5(\dout_reg[2]_0 ),
        .O(\dout_if_reg_reg[2] ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [0]),
        .Q(bp4_1[0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [10]),
        .Q(\lockrq_bppc_reg[0] [8]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [11]),
        .Q(\lockrq_bppc_reg[0] [9]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [12]),
        .Q(\lockrq_bppc_reg[0] [10]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [13]),
        .Q(\lockrq_bppc_reg[0] [11]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [1]),
        .Q(\lockrq_bppc_reg[0] [0]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [2]),
        .Q(bp4_1[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [3]),
        .Q(\lockrq_bppc_reg[0] [1]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [4]),
        .Q(\lockrq_bppc_reg[0] [2]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [5]),
        .Q(\lockrq_bppc_reg[0] [3]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [6]),
        .Q(\lockrq_bppc_reg[0] [4]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [7]),
        .Q(\lockrq_bppc_reg[0] [5]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [8]),
        .Q(\lockrq_bppc_reg[0] [6]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(\aaddr_r_reg[0] ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [9]),
        .Q(\lockrq_bppc_reg[0] [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    lockrq_bppc2_carry__0_i_1
       (.I0(\lockrq_bppc_reg[0] [11]),
        .I1(\pc_next_r_reg[13] [13]),
        .I2(\lockrq_bppc_reg[0] [10]),
        .I3(\pc_next_r_reg[13] [12]),
        .O(\lockrq_bppc_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bppc2_carry_i_1
       (.I0(\lockrq_bppc_reg[0] [9]),
        .I1(\pc_next_r_reg[13] [11]),
        .I2(\pc_next_r_reg[13] [10]),
        .I3(\lockrq_bppc_reg[0] [8]),
        .I4(\pc_next_r_reg[13] [9]),
        .I5(\lockrq_bppc_reg[0] [7]),
        .O(\lockrq_bppc_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bppc2_carry_i_2
       (.I0(\lockrq_bppc_reg[0] [6]),
        .I1(\pc_next_r_reg[13] [8]),
        .I2(\pc_next_r_reg[13] [6]),
        .I3(\lockrq_bppc_reg[0] [4]),
        .I4(\pc_next_r_reg[13] [7]),
        .I5(\lockrq_bppc_reg[0] [5]),
        .O(\lockrq_bppc_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bppc2_carry_i_3
       (.I0(\lockrq_bppc_reg[0] [3]),
        .I1(\pc_next_r_reg[13] [5]),
        .I2(\pc_next_r_reg[13] [3]),
        .I3(\lockrq_bppc_reg[0] [1]),
        .I4(\pc_next_r_reg[13] [4]),
        .I5(\lockrq_bppc_reg[0] [2]),
        .O(\lockrq_bppc_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bppc2_carry_i_4
       (.I0(bp4_1[2]),
        .I1(\pc_next_r_reg[13] [2]),
        .I2(\pc_next_r_reg[13] [0]),
        .I3(bp4_1[0]),
        .I4(\pc_next_r_reg[13] [1]),
        .I5(\lockrq_bppc_reg[0] [0]),
        .O(\lockrq_bppc_reg[0]_0 [0]));
endmodule

(* ORIG_REF_NAME = "control_register" *) 
module toplevel_tta_core_toplevel_0_0_control_register_0
   (\dout_if_reg_reg[1] ,
    \dout_if_reg_reg[4] ,
    \lockrq_bppc_reg[1] ,
    \dout_if_reg_reg[13] ,
    \lockrq_bppc_reg[1]_0 ,
    \lockrq_bppc_reg[1]_1 ,
    \dout_if_reg_reg[9] ,
    \dout_if_reg_reg[6] ,
    \dout_if_reg_reg[5] ,
    Q,
    \aaddr_r_reg[1] ,
    \dout_reg[1]_0 ,
    \aaddr_r_reg[1]_0 ,
    \dout_reg[1]_1 ,
    \aaddr_r_reg[2]_rep ,
    \dout_reg[13]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[13]_1 ,
    \pc_next_r_reg[13] ,
    \dout_reg[9]_0 ,
    \dout_reg[6]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[1]_2 ,
    \aaddr_r_reg[1]_1 ,
    \adata_r_reg[13] ,
    clk,
    rstx);
  output \dout_if_reg_reg[1] ;
  output \dout_if_reg_reg[4] ;
  output [7:0]\lockrq_bppc_reg[1] ;
  output \dout_if_reg_reg[13] ;
  output [3:0]\lockrq_bppc_reg[1]_0 ;
  output [0:0]\lockrq_bppc_reg[1]_1 ;
  output \dout_if_reg_reg[9] ;
  output \dout_if_reg_reg[6] ;
  output \dout_if_reg_reg[5] ;
  input [2:0]Q;
  input \aaddr_r_reg[1] ;
  input [0:0]\dout_reg[1]_0 ;
  input \aaddr_r_reg[1]_0 ;
  input \dout_reg[1]_1 ;
  input \aaddr_r_reg[2]_rep ;
  input [5:0]\dout_reg[13]_0 ;
  input \dout_reg[4]_0 ;
  input [0:0]\dout_reg[13]_1 ;
  input [13:0]\pc_next_r_reg[13] ;
  input \dout_reg[9]_0 ;
  input \dout_reg[6]_0 ;
  input \dout_reg[5]_0 ;
  input \dout_reg[1]_2 ;
  input [0:0]\aaddr_r_reg[1]_1 ;
  input [13:0]\adata_r_reg[13] ;
  input clk;
  input rstx;

  wire [2:0]Q;
  wire \aaddr_r_reg[1] ;
  wire \aaddr_r_reg[1]_0 ;
  wire [0:0]\aaddr_r_reg[1]_1 ;
  wire \aaddr_r_reg[2]_rep ;
  wire [13:0]\adata_r_reg[13] ;
  wire [27:15]bp4_1;
  wire clk;
  wire \dout_if_reg[1]_i_3_n_0 ;
  wire \dout_if_reg_reg[13] ;
  wire \dout_if_reg_reg[1] ;
  wire \dout_if_reg_reg[4] ;
  wire \dout_if_reg_reg[5] ;
  wire \dout_if_reg_reg[6] ;
  wire \dout_if_reg_reg[9] ;
  wire [5:0]\dout_reg[13]_0 ;
  wire [0:0]\dout_reg[13]_1 ;
  wire [0:0]\dout_reg[1]_0 ;
  wire \dout_reg[1]_1 ;
  wire \dout_reg[1]_2 ;
  wire \dout_reg[4]_0 ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[9]_0 ;
  wire [7:0]\lockrq_bppc_reg[1] ;
  wire [3:0]\lockrq_bppc_reg[1]_0 ;
  wire [0:0]\lockrq_bppc_reg[1]_1 ;
  wire [13:0]\pc_next_r_reg[13] ;
  wire rstx;

  LUT6 #(
    .INIT(64'hAFA0C0C0A0A0C0C0)) 
    \dout_if_reg[13]_i_5 
       (.I0(bp4_1[27]),
        .I1(\dout_reg[13]_0 [5]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[13]_1 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\dout_if_reg_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4044FFFF)) 
    \dout_if_reg[1]_i_2 
       (.I0(\dout_if_reg[1]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\aaddr_r_reg[1] ),
        .I3(\dout_reg[1]_0 ),
        .I4(\aaddr_r_reg[1]_0 ),
        .I5(\dout_reg[1]_1 ),
        .O(\dout_if_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[1]_i_3 
       (.I0(bp4_1[15]),
        .I1(Q[0]),
        .I2(\dout_reg[13]_0 [0]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[1]_2 ),
        .O(\dout_if_reg[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000757F)) 
    \dout_if_reg[4]_i_2 
       (.I0(\aaddr_r_reg[2]_rep ),
        .I1(bp4_1[18]),
        .I2(Q[0]),
        .I3(\dout_reg[13]_0 [1]),
        .I4(\dout_reg[4]_0 ),
        .O(\dout_if_reg_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[5]_i_2 
       (.I0(bp4_1[19]),
        .I1(Q[0]),
        .I2(\dout_reg[13]_0 [2]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[5]_0 ),
        .O(\dout_if_reg_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[6]_i_2 
       (.I0(bp4_1[20]),
        .I1(Q[0]),
        .I2(\dout_reg[13]_0 [3]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[6]_0 ),
        .O(\dout_if_reg_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[9]_i_2 
       (.I0(bp4_1[23]),
        .I1(Q[0]),
        .I2(\dout_reg[13]_0 [4]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[9]_0 ),
        .O(\dout_if_reg_reg[9] ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [0]),
        .Q(\lockrq_bppc_reg[1] [0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [10]),
        .Q(\lockrq_bppc_reg[1] [5]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [11]),
        .Q(\lockrq_bppc_reg[1] [6]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [12]),
        .Q(\lockrq_bppc_reg[1] [7]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [13]),
        .Q(bp4_1[27]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [1]),
        .Q(bp4_1[15]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [2]),
        .Q(\lockrq_bppc_reg[1] [1]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [3]),
        .Q(\lockrq_bppc_reg[1] [2]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [4]),
        .Q(bp4_1[18]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [5]),
        .Q(bp4_1[19]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [6]),
        .Q(bp4_1[20]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [7]),
        .Q(\lockrq_bppc_reg[1] [3]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [8]),
        .Q(\lockrq_bppc_reg[1] [4]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(\aaddr_r_reg[1]_1 ),
        .CLR(rstx),
        .D(\adata_r_reg[13] [9]),
        .Q(bp4_1[23]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_1__1
       (.I0(bp4_1[27]),
        .I1(\pc_next_r_reg[13] [13]),
        .I2(\lockrq_bppc_reg[1] [7]),
        .I3(\pc_next_r_reg[13] [12]),
        .O(\lockrq_bppc_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\lockrq_bppc_reg[1] [6]),
        .I1(\pc_next_r_reg[13] [11]),
        .I2(\pc_next_r_reg[13] [9]),
        .I3(bp4_1[23]),
        .I4(\pc_next_r_reg[13] [10]),
        .I5(\lockrq_bppc_reg[1] [5]),
        .O(\lockrq_bppc_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\lockrq_bppc_reg[1] [4]),
        .I1(\pc_next_r_reg[13] [8]),
        .I2(\pc_next_r_reg[13] [6]),
        .I3(bp4_1[20]),
        .I4(\pc_next_r_reg[13] [7]),
        .I5(\lockrq_bppc_reg[1] [3]),
        .O(\lockrq_bppc_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(bp4_1[19]),
        .I1(\pc_next_r_reg[13] [5]),
        .I2(\pc_next_r_reg[13] [3]),
        .I3(\lockrq_bppc_reg[1] [2]),
        .I4(\pc_next_r_reg[13] [4]),
        .I5(bp4_1[18]),
        .O(\lockrq_bppc_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(\lockrq_bppc_reg[1] [1]),
        .I1(\pc_next_r_reg[13] [2]),
        .I2(\pc_next_r_reg[13] [0]),
        .I3(\lockrq_bppc_reg[1] [0]),
        .I4(\pc_next_r_reg[13] [1]),
        .I5(bp4_1[15]),
        .O(\lockrq_bppc_reg[1]_0 [0]));
endmodule

(* ORIG_REF_NAME = "control_register" *) 
module toplevel_tta_core_toplevel_0_0_control_register_1
   (\dout_if_reg_reg[12] ,
    \pc_update_generate_0.pc_reg_reg[13] ,
    \dout_if_reg_reg[4] ,
    \dout_if_reg_reg[2] ,
    Q,
    \aaddr_r_reg[2]_rep ,
    bp4_1,
    \dout_reg[4]_0 ,
    \dout_reg[4]_1 ,
    E,
    \adata_r_reg[13] ,
    clk,
    rstx);
  output \dout_if_reg_reg[12] ;
  output [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  output \dout_if_reg_reg[4] ;
  output \dout_if_reg_reg[2] ;
  input [1:0]Q;
  input \aaddr_r_reg[2]_rep ;
  input [1:0]bp4_1;
  input [1:0]\dout_reg[4]_0 ;
  input [1:0]\dout_reg[4]_1 ;
  input [0:0]E;
  input [13:0]\adata_r_reg[13] ;
  input clk;
  input rstx;

  wire [0:0]E;
  wire [1:0]Q;
  wire \aaddr_r_reg[2]_rep ;
  wire [13:0]\adata_r_reg[13] ;
  wire [1:0]bp4_1;
  wire clk;
  wire \dout_if_reg_reg[12] ;
  wire \dout_if_reg_reg[2] ;
  wire \dout_if_reg_reg[4] ;
  wire [1:0]\dout_reg[4]_0 ;
  wire [1:0]\dout_reg[4]_1 ;
  wire [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  wire rstx;

  LUT6 #(
    .INIT(64'h0DFD0F0F0DFDFFFF)) 
    \dout_if_reg[12]_i_6 
       (.I0(\pc_update_generate_0.pc_reg_reg[13] [12]),
        .I1(Q[1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(bp4_1[1]),
        .I4(Q[0]),
        .I5(bp4_1[0]),
        .O(\dout_if_reg_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \dout_if_reg[2]_i_6 
       (.I0(\pc_update_generate_0.pc_reg_reg[13] [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_reg[4]_0 [0]),
        .I4(\dout_reg[4]_1 [0]),
        .I5(\aaddr_r_reg[2]_rep ),
        .O(\dout_if_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h0E0E0C0002020C00)) 
    \dout_if_reg[4]_i_4 
       (.I0(\pc_update_generate_0.pc_reg_reg[13] [4]),
        .I1(Q[1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[4]_0 [1]),
        .I4(Q[0]),
        .I5(\dout_reg[4]_1 [1]),
        .O(\dout_if_reg_reg[4] ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [0]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [10]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [10]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [11]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [11]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [12]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [12]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [13]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [13]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [1]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [2]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [3]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [4]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [5]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [6]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [7]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [7]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [8]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [8]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\adata_r_reg[13] [9]),
        .Q(\pc_update_generate_0.pc_reg_reg[13] [9]));
endmodule

(* ORIG_REF_NAME = "control_register" *) 
module toplevel_tta_core_toplevel_0_0_control_register__parameterized0
   (\dout_reg[0]_0 ,
    DI,
    Q,
    \dout_if_reg_reg[25] ,
    S,
    lockrq_bpcc_reg,
    lockrq_bpcc_reg_0,
    \stepn_target_reg[7] ,
    \stepn_target_reg[11] ,
    \stepn_target_reg[15] ,
    \stepn_target_reg[19] ,
    \stepn_target_reg[23] ,
    \stepn_target_reg[27] ,
    \stepn_target_reg[31] ,
    \dout_if_reg_reg[10] ,
    \dout_if_reg_reg[9] ,
    \dout_if_reg_reg[8] ,
    \dout_if_reg_reg[6] ,
    \dout_if_reg_reg[5] ,
    \dout_if_reg_reg[0] ,
    \stepn_target_reg[3] ,
    rstx,
    \dout_reg[29]_0 ,
    \aaddr_r_reg[1] ,
    \dout_reg[25]_0 ,
    \aaddr_r_reg[2]_rep ,
    \dout_reg[25]_1 ,
    \aaddr_r_reg[7] ,
    core_db_cyclecnt_wire,
    plusOp,
    \dout_reg[10]_0 ,
    \dout_reg[10]_1 ,
    tta_reset_regval,
    \aaddr_r_reg[8] ,
    \adata_r_reg[31] ,
    clk);
  output \dout_reg[0]_0 ;
  output [2:0]DI;
  output [31:0]Q;
  output \dout_if_reg_reg[25] ;
  output [3:0]S;
  output [3:0]lockrq_bpcc_reg;
  output [2:0]lockrq_bpcc_reg_0;
  output [3:0]\stepn_target_reg[7] ;
  output [3:0]\stepn_target_reg[11] ;
  output [3:0]\stepn_target_reg[15] ;
  output [3:0]\stepn_target_reg[19] ;
  output [3:0]\stepn_target_reg[23] ;
  output [3:0]\stepn_target_reg[27] ;
  output [2:0]\stepn_target_reg[31] ;
  output \dout_if_reg_reg[10] ;
  output \dout_if_reg_reg[9] ;
  output \dout_if_reg_reg[8] ;
  output \dout_if_reg_reg[6] ;
  output \dout_if_reg_reg[5] ;
  output \dout_if_reg_reg[0] ;
  output [0:0]\stepn_target_reg[3] ;
  input rstx;
  input [29:0]\dout_reg[29]_0 ;
  input \aaddr_r_reg[1] ;
  input \dout_reg[25]_0 ;
  input \aaddr_r_reg[2]_rep ;
  input [0:0]\dout_reg[25]_1 ;
  input [2:0]\aaddr_r_reg[7] ;
  input [0:0]core_db_cyclecnt_wire;
  input [30:0]plusOp;
  input [5:0]\dout_reg[10]_0 ;
  input [5:0]\dout_reg[10]_1 ;
  input tta_reset_regval;
  input [0:0]\aaddr_r_reg[8] ;
  input [31:0]\adata_r_reg[31] ;
  input clk;

  wire [2:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire \aaddr_r_reg[1] ;
  wire \aaddr_r_reg[2]_rep ;
  wire [2:0]\aaddr_r_reg[7] ;
  wire [0:0]\aaddr_r_reg[8] ;
  wire [31:0]\adata_r_reg[31] ;
  wire clk;
  wire [0:0]core_db_cyclecnt_wire;
  wire \dout_if_reg_reg[0] ;
  wire \dout_if_reg_reg[10] ;
  wire \dout_if_reg_reg[25] ;
  wire \dout_if_reg_reg[5] ;
  wire \dout_if_reg_reg[6] ;
  wire \dout_if_reg_reg[8] ;
  wire \dout_if_reg_reg[9] ;
  wire \dout_reg[0]_0 ;
  wire [5:0]\dout_reg[10]_0 ;
  wire [5:0]\dout_reg[10]_1 ;
  wire \dout_reg[25]_0 ;
  wire [0:0]\dout_reg[25]_1 ;
  wire [29:0]\dout_reg[29]_0 ;
  wire [3:0]lockrq_bpcc_reg;
  wire [2:0]lockrq_bpcc_reg_0;
  wire [30:0]plusOp;
  wire rstx;
  wire [3:0]\stepn_target_reg[11] ;
  wire [3:0]\stepn_target_reg[15] ;
  wire [3:0]\stepn_target_reg[19] ;
  wire [3:0]\stepn_target_reg[23] ;
  wire [3:0]\stepn_target_reg[27] ;
  wire [2:0]\stepn_target_reg[31] ;
  wire [0:0]\stepn_target_reg[3] ;
  wire [3:0]\stepn_target_reg[7] ;
  wire tta_reset_regval;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_if_reg[0]_i_7 
       (.I0(Q[0]),
        .I1(\dout_reg[10]_0 [0]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\dout_reg[10]_1 [0]),
        .I4(\aaddr_r_reg[7] [0]),
        .I5(tta_reset_regval),
        .O(\dout_if_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[10]_i_7 
       (.I0(Q[10]),
        .I1(\dout_reg[10]_0 [5]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_1 [5]),
        .O(\dout_if_reg_reg[10] ));
  LUT6 #(
    .INIT(64'h88008800CCC0C0C0)) 
    \dout_if_reg[25]_i_2 
       (.I0(Q[25]),
        .I1(\aaddr_r_reg[1] ),
        .I2(\dout_reg[25]_0 ),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[25]_1 ),
        .I5(\aaddr_r_reg[7] [2]),
        .O(\dout_if_reg_reg[25] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[5]_i_4 
       (.I0(Q[5]),
        .I1(\dout_reg[10]_0 [1]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_1 [1]),
        .O(\dout_if_reg_reg[5] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[6]_i_4 
       (.I0(Q[6]),
        .I1(\dout_reg[10]_0 [2]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_1 [2]),
        .O(\dout_if_reg_reg[6] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[8]_i_8 
       (.I0(Q[8]),
        .I1(\dout_reg[10]_0 [3]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_1 [3]),
        .O(\dout_if_reg_reg[8] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[9]_i_5 
       (.I0(Q[9]),
        .I1(\dout_reg[10]_0 [4]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_1 [4]),
        .O(\dout_if_reg_reg[9] ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [0]),
        .Q(Q[0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [10]),
        .Q(Q[10]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [11]),
        .Q(Q[11]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [12]),
        .Q(Q[12]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [13]),
        .Q(Q[13]));
  FDCE \dout_reg[14] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [14]),
        .Q(Q[14]));
  FDCE \dout_reg[15] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [15]),
        .Q(Q[15]));
  FDCE \dout_reg[16] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [16]),
        .Q(Q[16]));
  FDCE \dout_reg[17] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [17]),
        .Q(Q[17]));
  FDCE \dout_reg[18] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [18]),
        .Q(Q[18]));
  FDCE \dout_reg[19] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [19]),
        .Q(Q[19]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [1]),
        .Q(Q[1]));
  FDCE \dout_reg[20] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [20]),
        .Q(Q[20]));
  FDCE \dout_reg[21] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [21]),
        .Q(Q[21]));
  FDCE \dout_reg[22] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [22]),
        .Q(Q[22]));
  FDCE \dout_reg[23] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [23]),
        .Q(Q[23]));
  FDCE \dout_reg[24] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [24]),
        .Q(Q[24]));
  FDCE \dout_reg[25] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [25]),
        .Q(Q[25]));
  FDCE \dout_reg[26] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [26]),
        .Q(Q[26]));
  FDCE \dout_reg[27] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [27]),
        .Q(Q[27]));
  FDCE \dout_reg[28] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [28]),
        .Q(Q[28]));
  FDCE \dout_reg[29] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [29]),
        .Q(Q[29]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [2]),
        .Q(Q[2]));
  FDCE \dout_reg[30] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [30]),
        .Q(Q[30]));
  FDCE \dout_reg[31] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [31]),
        .Q(Q[31]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [3]),
        .Q(Q[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [4]),
        .Q(Q[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [5]),
        .Q(Q[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [6]),
        .Q(Q[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [7]),
        .Q(Q[7]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [8]),
        .Q(Q[8]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(\dout_reg[0]_0 ),
        .D(\adata_r_reg[31] [9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry__0_i_1
       (.I0(Q[23]),
        .I1(plusOp[22]),
        .I2(plusOp[20]),
        .I3(Q[21]),
        .I4(plusOp[21]),
        .I5(Q[22]),
        .O(lockrq_bpcc_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry__0_i_2
       (.I0(Q[20]),
        .I1(plusOp[19]),
        .I2(plusOp[17]),
        .I3(Q[18]),
        .I4(plusOp[18]),
        .I5(Q[19]),
        .O(lockrq_bpcc_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry__0_i_3
       (.I0(Q[17]),
        .I1(plusOp[16]),
        .I2(plusOp[14]),
        .I3(Q[15]),
        .I4(plusOp[15]),
        .I5(Q[16]),
        .O(lockrq_bpcc_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry__0_i_4
       (.I0(Q[14]),
        .I1(plusOp[13]),
        .I2(plusOp[11]),
        .I3(Q[12]),
        .I4(plusOp[12]),
        .I5(Q[13]),
        .O(lockrq_bpcc_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    lockrq_bpcc0_carry__1_i_1
       (.I0(Q[31]),
        .I1(plusOp[30]),
        .I2(Q[30]),
        .I3(plusOp[29]),
        .O(lockrq_bpcc_reg_0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry__1_i_2
       (.I0(Q[29]),
        .I1(plusOp[28]),
        .I2(plusOp[27]),
        .I3(Q[28]),
        .I4(plusOp[26]),
        .I5(Q[27]),
        .O(lockrq_bpcc_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry__1_i_3
       (.I0(Q[26]),
        .I1(plusOp[25]),
        .I2(plusOp[24]),
        .I3(Q[25]),
        .I4(plusOp[23]),
        .I5(Q[24]),
        .O(lockrq_bpcc_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry_i_1
       (.I0(Q[11]),
        .I1(plusOp[10]),
        .I2(plusOp[9]),
        .I3(Q[10]),
        .I4(plusOp[8]),
        .I5(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry_i_2
       (.I0(Q[8]),
        .I1(plusOp[7]),
        .I2(plusOp[5]),
        .I3(Q[6]),
        .I4(plusOp[6]),
        .I5(Q[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    lockrq_bpcc0_carry_i_3
       (.I0(Q[5]),
        .I1(plusOp[4]),
        .I2(plusOp[2]),
        .I3(Q[3]),
        .I4(plusOp[3]),
        .I5(Q[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    lockrq_bpcc0_carry_i_4
       (.I0(Q[0]),
        .I1(core_db_cyclecnt_wire),
        .I2(plusOp[1]),
        .I3(Q[2]),
        .I4(plusOp[0]),
        .I5(Q[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__0_i_1
       (.I0(Q[6]),
        .I1(\dout_reg[29]_0 [6]),
        .O(\stepn_target_reg[7] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__0_i_2
       (.I0(Q[5]),
        .I1(\dout_reg[29]_0 [5]),
        .O(\stepn_target_reg[7] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__0_i_3
       (.I0(Q[4]),
        .I1(\dout_reg[29]_0 [4]),
        .O(\stepn_target_reg[7] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__0_i_4
       (.I0(Q[3]),
        .I1(\dout_reg[29]_0 [3]),
        .O(\stepn_target_reg[7] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__1_i_1
       (.I0(Q[10]),
        .I1(\dout_reg[29]_0 [10]),
        .O(\stepn_target_reg[11] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__1_i_2
       (.I0(Q[9]),
        .I1(\dout_reg[29]_0 [9]),
        .O(\stepn_target_reg[11] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__1_i_3
       (.I0(Q[8]),
        .I1(\dout_reg[29]_0 [8]),
        .O(\stepn_target_reg[11] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__1_i_4
       (.I0(Q[7]),
        .I1(\dout_reg[29]_0 [7]),
        .O(\stepn_target_reg[11] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__2_i_1
       (.I0(Q[14]),
        .I1(\dout_reg[29]_0 [14]),
        .O(\stepn_target_reg[15] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__2_i_2
       (.I0(Q[13]),
        .I1(\dout_reg[29]_0 [13]),
        .O(\stepn_target_reg[15] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__2_i_3
       (.I0(Q[12]),
        .I1(\dout_reg[29]_0 [12]),
        .O(\stepn_target_reg[15] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__2_i_4
       (.I0(Q[11]),
        .I1(\dout_reg[29]_0 [11]),
        .O(\stepn_target_reg[15] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__3_i_1
       (.I0(Q[18]),
        .I1(\dout_reg[29]_0 [18]),
        .O(\stepn_target_reg[19] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__3_i_2
       (.I0(Q[17]),
        .I1(\dout_reg[29]_0 [17]),
        .O(\stepn_target_reg[19] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__3_i_3
       (.I0(Q[16]),
        .I1(\dout_reg[29]_0 [16]),
        .O(\stepn_target_reg[19] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__3_i_4
       (.I0(Q[15]),
        .I1(\dout_reg[29]_0 [15]),
        .O(\stepn_target_reg[19] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__4_i_1
       (.I0(Q[22]),
        .I1(\dout_reg[29]_0 [22]),
        .O(\stepn_target_reg[23] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__4_i_2
       (.I0(Q[21]),
        .I1(\dout_reg[29]_0 [21]),
        .O(\stepn_target_reg[23] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__4_i_3
       (.I0(Q[20]),
        .I1(\dout_reg[29]_0 [20]),
        .O(\stepn_target_reg[23] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__4_i_4
       (.I0(Q[19]),
        .I1(\dout_reg[29]_0 [19]),
        .O(\stepn_target_reg[23] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__5_i_1
       (.I0(Q[26]),
        .I1(\dout_reg[29]_0 [26]),
        .O(\stepn_target_reg[27] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__5_i_2
       (.I0(Q[25]),
        .I1(\dout_reg[29]_0 [25]),
        .O(\stepn_target_reg[27] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__5_i_3
       (.I0(Q[24]),
        .I1(\dout_reg[29]_0 [24]),
        .O(\stepn_target_reg[27] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__5_i_4
       (.I0(Q[23]),
        .I1(\dout_reg[29]_0 [23]),
        .O(\stepn_target_reg[27] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__6_i_1
       (.I0(Q[29]),
        .I1(\dout_reg[29]_0 [29]),
        .O(\stepn_target_reg[31] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__6_i_2
       (.I0(Q[28]),
        .I1(\dout_reg[29]_0 [28]),
        .O(\stepn_target_reg[31] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry__6_i_3
       (.I0(Q[27]),
        .I1(\dout_reg[29]_0 [27]),
        .O(\stepn_target_reg[31] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry_i_1
       (.I0(Q[2]),
        .I1(\dout_reg[29]_0 [2]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    minusOp__0_carry_i_3
       (.I0(Q[0]),
        .I1(\dout_reg[29]_0 [0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp__0_carry_i_4
       (.I0(Q[0]),
        .I1(\dout_reg[29]_0 [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6999)) 
    minusOp__0_carry_i_6
       (.I0(Q[2]),
        .I1(\dout_reg[29]_0 [2]),
        .I2(\dout_reg[29]_0 [1]),
        .I3(Q[1]),
        .O(\stepn_target_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_r_i_1
       (.I0(rstx),
        .O(\dout_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "control_register" *) 
module toplevel_tta_core_toplevel_0_0_control_register__parameterized1
   (Q,
    \dout_if_reg_reg[1] ,
    \dout_if_reg_reg[3] ,
    lockrq_bpcc_reg,
    lockrq_bpcc_reg_0,
    \aaddr_r_reg[1] ,
    \dout_reg[3]_0 ,
    \aaddr_r_reg[2]_rep ,
    bp4_1,
    \aaddr_r_reg[7] ,
    a_rdata_valid_r_reg,
    CO,
    \dout_reg[31] ,
    \aaddr_r_reg[8] ,
    \adata_r_reg[11] ,
    clk,
    rstx);
  output [10:0]Q;
  output \dout_if_reg_reg[1] ;
  output \dout_if_reg_reg[3] ;
  output lockrq_bpcc_reg;
  output lockrq_bpcc_reg_0;
  input [1:0]\aaddr_r_reg[1] ;
  input [1:0]\dout_reg[3]_0 ;
  input \aaddr_r_reg[2]_rep ;
  input [1:0]bp4_1;
  input \aaddr_r_reg[7] ;
  input a_rdata_valid_r_reg;
  input [0:0]CO;
  input [0:0]\dout_reg[31] ;
  input [0:0]\aaddr_r_reg[8] ;
  input [11:0]\adata_r_reg[11] ;
  input clk;
  input rstx;

  wire [0:0]CO;
  wire [10:0]Q;
  wire a_rdata_valid_r_reg;
  wire [1:0]\aaddr_r_reg[1] ;
  wire \aaddr_r_reg[2]_rep ;
  wire \aaddr_r_reg[7] ;
  wire [0:0]\aaddr_r_reg[8] ;
  wire [11:0]\adata_r_reg[11] ;
  wire [1:1]bp0_type;
  wire [1:0]bp4_1;
  wire clk;
  wire \dout_if_reg[3]_i_4_n_0 ;
  wire \dout_if_reg_reg[1] ;
  wire \dout_if_reg_reg[3] ;
  wire [0:0]\dout_reg[31] ;
  wire [1:0]\dout_reg[3]_0 ;
  wire lockrq_bpcc_reg;
  wire lockrq_bpcc_reg_0;
  wire rstx;

  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \dout_if_reg[1]_i_5 
       (.I0(bp0_type),
        .I1(\aaddr_r_reg[1] [0]),
        .I2(\dout_reg[3]_0 [0]),
        .I3(\aaddr_r_reg[1] [1]),
        .O(\dout_if_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \dout_if_reg[3]_i_2 
       (.I0(\dout_if_reg[3]_i_4_n_0 ),
        .I1(\aaddr_r_reg[2]_rep ),
        .I2(bp4_1[0]),
        .I3(\aaddr_r_reg[1] [0]),
        .I4(bp4_1[1]),
        .I5(\aaddr_r_reg[7] ),
        .O(\dout_if_reg_reg[3] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \dout_if_reg[3]_i_4 
       (.I0(Q[2]),
        .I1(\aaddr_r_reg[1] [0]),
        .I2(\dout_reg[3]_0 [1]),
        .I3(\aaddr_r_reg[1] [1]),
        .O(\dout_if_reg[3]_i_4_n_0 ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [0]),
        .Q(Q[0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [10]),
        .Q(Q[9]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [11]),
        .Q(Q[10]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [1]),
        .Q(bp0_type));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [2]),
        .Q(Q[1]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [3]),
        .Q(Q[2]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [4]),
        .Q(Q[3]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [5]),
        .Q(Q[4]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [6]),
        .Q(Q[5]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [7]),
        .Q(Q[6]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [8]),
        .Q(Q[7]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(\aaddr_r_reg[8] ),
        .CLR(rstx),
        .D(\adata_r_reg[11] [9]),
        .Q(Q[8]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lockrq_bpcc_i_2
       (.I0(bp0_type),
        .I1(\dout_reg[31] ),
        .O(lockrq_bpcc_reg_0));
  LUT6 #(
    .INIT(64'h0888080800880008)) 
    lockrq_bpcc_i_3
       (.I0(a_rdata_valid_r_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(bp0_type),
        .I4(CO),
        .I5(\dout_reg[31] ),
        .O(lockrq_bpcc_reg));
endmodule

(* ORIG_REF_NAME = "control_register" *) 
module toplevel_tta_core_toplevel_0_0_control_register__parameterized2
   (tta_reset_regval,
    \adata_r_reg[0] ,
    clk,
    rstx);
  output tta_reset_regval;
  input \adata_r_reg[0] ;
  input clk;
  input rstx;

  wire \adata_r_reg[0] ;
  wire clk;
  wire rstx;
  wire tta_reset_regval;

  FDPE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\adata_r_reg[0] ),
        .PRE(rstx),
        .Q(tta_reset_regval));
endmodule

(* ORIG_REF_NAME = "dbregbank" *) 
module toplevel_tta_core_toplevel_0_0_dbregbank
   (tta_continue_reg_0,
    \dout_reg[0] ,
    tta_forcebreak_reg_0,
    tta_reset_regval,
    \dout_if_reg_reg[0]_0 ,
    \dout_if_reg_reg[3]_0 ,
    \dout_if_reg_reg[11]_0 ,
    DI,
    \s_axi_rdata_r_reg[0] ,
    \s_axi_rdata_r_reg[1] ,
    \s_axi_rdata_r_reg[2] ,
    \s_axi_rdata_r_reg[3] ,
    \s_axi_rdata_r_reg[4] ,
    \s_axi_rdata_r_reg[5] ,
    \s_axi_rdata_r_reg[6] ,
    \s_axi_rdata_r_reg[7] ,
    \s_axi_rdata_r_reg[8] ,
    \s_axi_rdata_r_reg[9] ,
    \s_axi_rdata_r_reg[10] ,
    \s_axi_rdata_r_reg[11] ,
    \s_axi_rdata_r_reg[12] ,
    \s_axi_rdata_r_reg[13] ,
    \s_axi_rdata_r_reg[14] ,
    \s_axi_rdata_r_reg[15] ,
    \s_axi_rdata_r_reg[16] ,
    \s_axi_rdata_r_reg[17] ,
    \s_axi_rdata_r_reg[18] ,
    \s_axi_rdata_r_reg[19] ,
    \s_axi_rdata_r_reg[20] ,
    \s_axi_rdata_r_reg[21] ,
    \s_axi_rdata_r_reg[22] ,
    \s_axi_rdata_r_reg[23] ,
    \s_axi_rdata_r_reg[24] ,
    \s_axi_rdata_r_reg[25] ,
    \s_axi_rdata_r_reg[26] ,
    \s_axi_rdata_r_reg[27] ,
    \s_axi_rdata_r_reg[28] ,
    \s_axi_rdata_r_reg[29] ,
    \s_axi_rdata_r_reg[30] ,
    \s_axi_rdata_r_reg[31] ,
    \dout_if_reg_reg[1]_0 ,
    \pc_update_generate_0.pc_reg_reg[13] ,
    \dout_if_reg_reg[25]_0 ,
    \dout_if_reg_reg[12]_0 ,
    \dout_if_reg_reg[4]_0 ,
    \dout_if_reg_reg[3]_1 ,
    \dout_if_reg_reg[30]_0 ,
    \dout_if_reg_reg[27]_0 ,
    \dout_if_reg_reg[24]_0 ,
    \dout_if_reg_reg[22]_0 ,
    \dout_if_reg_reg[19]_0 ,
    \dout_if_reg_reg[16]_0 ,
    \dout_if_reg_reg[15]_0 ,
    \dout_if_reg_reg[14]_0 ,
    \dout_if_reg_reg[17]_0 ,
    \dout_if_reg_reg[18]_0 ,
    \dout_if_reg_reg[20]_0 ,
    \dout_if_reg_reg[21]_0 ,
    \dout_if_reg_reg[23]_0 ,
    \dout_if_reg_reg[26]_0 ,
    \dout_if_reg_reg[29]_0 ,
    \dout_if_reg_reg[31]_0 ,
    \dout_if_reg_reg[13]_0 ,
    lockrq_bpcc_reg,
    lockrq_bpcc_reg_0,
    S,
    \dout_if_reg_reg[31]_1 ,
    lockrq_bpcc_reg_1,
    lockrq_bpcc_reg_2,
    \stepn_target_reg[7] ,
    \stepn_target_reg[11] ,
    \stepn_target_reg[31] ,
    \stepn_target_reg[15] ,
    \stepn_target_reg[19] ,
    \stepn_target_reg[23] ,
    \stepn_target_reg[27] ,
    \stepn_target_reg[31]_0 ,
    \stepn_target_reg[31]_1 ,
    \lockrq_bppc_reg[0] ,
    \dout_if_reg_reg[11]_1 ,
    \lockrq_bppc_reg[0]_0 ,
    \lockrq_bppc_reg[1] ,
    \lockrq_bppc_reg[1]_0 ,
    \dout_if_reg_reg[10]_0 ,
    \dout_if_reg_reg[10]_1 ,
    \dout_if_reg_reg[9]_0 ,
    \dout_if_reg_reg[9]_1 ,
    \dout_if_reg_reg[8]_0 ,
    \dout_if_reg_reg[8]_1 ,
    \dout_if_reg_reg[6]_0 ,
    \dout_if_reg_reg[6]_1 ,
    \dout_if_reg_reg[5]_0 ,
    \dout_if_reg_reg[5]_1 ,
    \dout_if_reg_reg[4]_1 ,
    \dout_if_reg_reg[2]_0 ,
    \dout_if_reg_reg[2]_1 ,
    \dout_if_reg_reg[0]_1 ,
    \stepn_target_reg[3] ,
    \stepn_target_reg[7]_0 ,
    \stepn_target_reg[11]_0 ,
    \stepn_target_reg[15]_0 ,
    \stepn_target_reg[19]_0 ,
    \stepn_target_reg[23]_0 ,
    \stepn_target_reg[27]_0 ,
    \dout_if_reg_reg[13]_1 ,
    \dout_if_reg_reg[31]_2 ,
    \dout_if_reg_reg[28]_0 ,
    \dout_if_reg_reg[28]_1 ,
    \adata_r_reg[1] ,
    clk,
    \adata_r_reg[2] ,
    \adata_r_reg[0] ,
    Q,
    \aaddr_r_reg[2]_rep ,
    \aaddr_r_reg[1] ,
    rstx,
    \aaddr_r_reg[15] ,
    \aaddr_r_reg[16] ,
    \aaddr_r_reg[15]_0 ,
    \aaddr_r_reg[15]_1 ,
    \aaddr_r_reg[15]_2 ,
    \aaddr_r_reg[15]_3 ,
    \aaddr_r_reg[15]_4 ,
    \aaddr_r_reg[15]_5 ,
    \aaddr_r_reg[15]_6 ,
    \aaddr_r_reg[15]_7 ,
    \aaddr_r_reg[15]_8 ,
    \aaddr_r_reg[15]_9 ,
    \aaddr_r_reg[15]_10 ,
    \aaddr_r_reg[15]_11 ,
    \aaddr_r_reg[15]_12 ,
    \aaddr_r_reg[15]_13 ,
    \aaddr_r_reg[15]_14 ,
    \aaddr_r_reg[15]_15 ,
    \aaddr_r_reg[15]_16 ,
    \aaddr_r_reg[15]_17 ,
    \aaddr_r_reg[15]_18 ,
    \aaddr_r_reg[15]_19 ,
    \aaddr_r_reg[15]_20 ,
    \aaddr_r_reg[15]_21 ,
    \aaddr_r_reg[15]_22 ,
    \aaddr_r_reg[15]_23 ,
    \aaddr_r_reg[15]_24 ,
    \aaddr_r_reg[15]_25 ,
    \aaddr_r_reg[15]_26 ,
    \aaddr_r_reg[15]_27 ,
    \aaddr_r_reg[15]_28 ,
    \aaddr_r_reg[15]_29 ,
    \aaddr_r_reg[15]_30 ,
    \aaddr_r_reg[1]_0 ,
    \aaddr_r_reg[2]_rep_0 ,
    \aaddr_r_reg[7] ,
    a_rdata_valid_r_reg,
    CO,
    \dout_reg[31] ,
    core_db_cyclecnt_wire,
    plusOp,
    \pc_next_r_reg[13] ,
    bp_hit,
    D,
    E,
    \adata_r_reg[31] ,
    \aaddr_r_reg[8] ,
    \aaddr_r_reg[0] ,
    \aaddr_r_reg[1]_1 ,
    p_2_in,
    \simm_B1_reg_reg[31] ,
    \aaddr_r_reg[8]_0 ,
    core_db_lockcnt_wire,
    \aaddr_r_reg[7]_0 );
  output tta_continue_reg_0;
  output \dout_reg[0] ;
  output tta_forcebreak_reg_0;
  output tta_reset_regval;
  output \dout_if_reg_reg[0]_0 ;
  output \dout_if_reg_reg[3]_0 ;
  output [4:0]\dout_if_reg_reg[11]_0 ;
  output [3:0]DI;
  output \s_axi_rdata_r_reg[0] ;
  output \s_axi_rdata_r_reg[1] ;
  output \s_axi_rdata_r_reg[2] ;
  output \s_axi_rdata_r_reg[3] ;
  output \s_axi_rdata_r_reg[4] ;
  output \s_axi_rdata_r_reg[5] ;
  output \s_axi_rdata_r_reg[6] ;
  output \s_axi_rdata_r_reg[7] ;
  output \s_axi_rdata_r_reg[8] ;
  output \s_axi_rdata_r_reg[9] ;
  output \s_axi_rdata_r_reg[10] ;
  output \s_axi_rdata_r_reg[11] ;
  output \s_axi_rdata_r_reg[12] ;
  output \s_axi_rdata_r_reg[13] ;
  output \s_axi_rdata_r_reg[14] ;
  output \s_axi_rdata_r_reg[15] ;
  output \s_axi_rdata_r_reg[16] ;
  output \s_axi_rdata_r_reg[17] ;
  output \s_axi_rdata_r_reg[18] ;
  output \s_axi_rdata_r_reg[19] ;
  output \s_axi_rdata_r_reg[20] ;
  output \s_axi_rdata_r_reg[21] ;
  output \s_axi_rdata_r_reg[22] ;
  output \s_axi_rdata_r_reg[23] ;
  output \s_axi_rdata_r_reg[24] ;
  output \s_axi_rdata_r_reg[25] ;
  output \s_axi_rdata_r_reg[26] ;
  output \s_axi_rdata_r_reg[27] ;
  output \s_axi_rdata_r_reg[28] ;
  output \s_axi_rdata_r_reg[29] ;
  output \s_axi_rdata_r_reg[30] ;
  output \s_axi_rdata_r_reg[31] ;
  output \dout_if_reg_reg[1]_0 ;
  output [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  output \dout_if_reg_reg[25]_0 ;
  output \dout_if_reg_reg[12]_0 ;
  output \dout_if_reg_reg[4]_0 ;
  output \dout_if_reg_reg[3]_1 ;
  output \dout_if_reg_reg[30]_0 ;
  output \dout_if_reg_reg[27]_0 ;
  output \dout_if_reg_reg[24]_0 ;
  output \dout_if_reg_reg[22]_0 ;
  output \dout_if_reg_reg[19]_0 ;
  output \dout_if_reg_reg[16]_0 ;
  output \dout_if_reg_reg[15]_0 ;
  output \dout_if_reg_reg[14]_0 ;
  output \dout_if_reg_reg[17]_0 ;
  output \dout_if_reg_reg[18]_0 ;
  output \dout_if_reg_reg[20]_0 ;
  output \dout_if_reg_reg[21]_0 ;
  output \dout_if_reg_reg[23]_0 ;
  output \dout_if_reg_reg[26]_0 ;
  output \dout_if_reg_reg[29]_0 ;
  output \dout_if_reg_reg[31]_0 ;
  output \dout_if_reg_reg[13]_0 ;
  output lockrq_bpcc_reg;
  output lockrq_bpcc_reg_0;
  output [3:0]S;
  output [19:0]\dout_if_reg_reg[31]_1 ;
  output [3:0]lockrq_bpcc_reg_1;
  output [2:0]lockrq_bpcc_reg_2;
  output [3:0]\stepn_target_reg[7] ;
  output [3:0]\stepn_target_reg[11] ;
  output [4:0]\stepn_target_reg[31] ;
  output [3:0]\stepn_target_reg[15] ;
  output [3:0]\stepn_target_reg[19] ;
  output [3:0]\stepn_target_reg[23] ;
  output [3:0]\stepn_target_reg[27] ;
  output [2:0]\stepn_target_reg[31]_0 ;
  output [3:0]\stepn_target_reg[31]_1 ;
  output [3:0]\lockrq_bppc_reg[0] ;
  output [7:0]\dout_if_reg_reg[11]_1 ;
  output [0:0]\lockrq_bppc_reg[0]_0 ;
  output [3:0]\lockrq_bppc_reg[1] ;
  output [0:0]\lockrq_bppc_reg[1]_0 ;
  output \dout_if_reg_reg[10]_0 ;
  output \dout_if_reg_reg[10]_1 ;
  output \dout_if_reg_reg[9]_0 ;
  output \dout_if_reg_reg[9]_1 ;
  output \dout_if_reg_reg[8]_0 ;
  output \dout_if_reg_reg[8]_1 ;
  output \dout_if_reg_reg[6]_0 ;
  output \dout_if_reg_reg[6]_1 ;
  output \dout_if_reg_reg[5]_0 ;
  output \dout_if_reg_reg[5]_1 ;
  output \dout_if_reg_reg[4]_1 ;
  output \dout_if_reg_reg[2]_0 ;
  output \dout_if_reg_reg[2]_1 ;
  output \dout_if_reg_reg[0]_1 ;
  output [3:0]\stepn_target_reg[3] ;
  output [3:0]\stepn_target_reg[7]_0 ;
  output [3:0]\stepn_target_reg[11]_0 ;
  output [3:0]\stepn_target_reg[15]_0 ;
  output [3:0]\stepn_target_reg[19]_0 ;
  output [3:0]\stepn_target_reg[23]_0 ;
  output [3:0]\stepn_target_reg[27]_0 ;
  output [4:0]\dout_if_reg_reg[13]_1 ;
  output [20:0]\dout_if_reg_reg[31]_2 ;
  output [9:0]\dout_if_reg_reg[28]_0 ;
  output [9:0]\dout_if_reg_reg[28]_1 ;
  input \adata_r_reg[1] ;
  input clk;
  input \adata_r_reg[2] ;
  input \adata_r_reg[0] ;
  input [7:0]Q;
  input \aaddr_r_reg[2]_rep ;
  input \aaddr_r_reg[1] ;
  input rstx;
  input \aaddr_r_reg[15] ;
  input \aaddr_r_reg[16] ;
  input \aaddr_r_reg[15]_0 ;
  input \aaddr_r_reg[15]_1 ;
  input \aaddr_r_reg[15]_2 ;
  input \aaddr_r_reg[15]_3 ;
  input \aaddr_r_reg[15]_4 ;
  input \aaddr_r_reg[15]_5 ;
  input \aaddr_r_reg[15]_6 ;
  input \aaddr_r_reg[15]_7 ;
  input \aaddr_r_reg[15]_8 ;
  input \aaddr_r_reg[15]_9 ;
  input \aaddr_r_reg[15]_10 ;
  input \aaddr_r_reg[15]_11 ;
  input \aaddr_r_reg[15]_12 ;
  input \aaddr_r_reg[15]_13 ;
  input \aaddr_r_reg[15]_14 ;
  input \aaddr_r_reg[15]_15 ;
  input \aaddr_r_reg[15]_16 ;
  input \aaddr_r_reg[15]_17 ;
  input \aaddr_r_reg[15]_18 ;
  input \aaddr_r_reg[15]_19 ;
  input \aaddr_r_reg[15]_20 ;
  input \aaddr_r_reg[15]_21 ;
  input \aaddr_r_reg[15]_22 ;
  input \aaddr_r_reg[15]_23 ;
  input \aaddr_r_reg[15]_24 ;
  input \aaddr_r_reg[15]_25 ;
  input \aaddr_r_reg[15]_26 ;
  input \aaddr_r_reg[15]_27 ;
  input \aaddr_r_reg[15]_28 ;
  input \aaddr_r_reg[15]_29 ;
  input \aaddr_r_reg[15]_30 ;
  input \aaddr_r_reg[1]_0 ;
  input \aaddr_r_reg[2]_rep_0 ;
  input \aaddr_r_reg[7] ;
  input a_rdata_valid_r_reg;
  input [0:0]CO;
  input [0:0]\dout_reg[31] ;
  input [63:0]core_db_cyclecnt_wire;
  input [30:0]plusOp;
  input [13:0]\pc_next_r_reg[13] ;
  input [3:0]bp_hit;
  input [13:0]D;
  input [0:0]E;
  input [31:0]\adata_r_reg[31] ;
  input [0:0]\aaddr_r_reg[8] ;
  input [0:0]\aaddr_r_reg[0] ;
  input [0:0]\aaddr_r_reg[1]_1 ;
  input p_2_in;
  input [31:0]\simm_B1_reg_reg[31] ;
  input [0:0]\aaddr_r_reg[8]_0 ;
  input [63:0]core_db_lockcnt_wire;
  input [31:0]\aaddr_r_reg[7]_0 ;

  wire [0:0]CO;
  wire [13:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire a_rdata_valid_r_reg;
  wire [0:0]\aaddr_r_reg[0] ;
  wire \aaddr_r_reg[15] ;
  wire \aaddr_r_reg[15]_0 ;
  wire \aaddr_r_reg[15]_1 ;
  wire \aaddr_r_reg[15]_10 ;
  wire \aaddr_r_reg[15]_11 ;
  wire \aaddr_r_reg[15]_12 ;
  wire \aaddr_r_reg[15]_13 ;
  wire \aaddr_r_reg[15]_14 ;
  wire \aaddr_r_reg[15]_15 ;
  wire \aaddr_r_reg[15]_16 ;
  wire \aaddr_r_reg[15]_17 ;
  wire \aaddr_r_reg[15]_18 ;
  wire \aaddr_r_reg[15]_19 ;
  wire \aaddr_r_reg[15]_2 ;
  wire \aaddr_r_reg[15]_20 ;
  wire \aaddr_r_reg[15]_21 ;
  wire \aaddr_r_reg[15]_22 ;
  wire \aaddr_r_reg[15]_23 ;
  wire \aaddr_r_reg[15]_24 ;
  wire \aaddr_r_reg[15]_25 ;
  wire \aaddr_r_reg[15]_26 ;
  wire \aaddr_r_reg[15]_27 ;
  wire \aaddr_r_reg[15]_28 ;
  wire \aaddr_r_reg[15]_29 ;
  wire \aaddr_r_reg[15]_3 ;
  wire \aaddr_r_reg[15]_30 ;
  wire \aaddr_r_reg[15]_4 ;
  wire \aaddr_r_reg[15]_5 ;
  wire \aaddr_r_reg[15]_6 ;
  wire \aaddr_r_reg[15]_7 ;
  wire \aaddr_r_reg[15]_8 ;
  wire \aaddr_r_reg[15]_9 ;
  wire \aaddr_r_reg[16] ;
  wire \aaddr_r_reg[1] ;
  wire \aaddr_r_reg[1]_0 ;
  wire [0:0]\aaddr_r_reg[1]_1 ;
  wire \aaddr_r_reg[2]_rep ;
  wire \aaddr_r_reg[2]_rep_0 ;
  wire \aaddr_r_reg[7] ;
  wire [31:0]\aaddr_r_reg[7]_0 ;
  wire [0:0]\aaddr_r_reg[8] ;
  wire [0:0]\aaddr_r_reg[8]_0 ;
  wire \adata_r_reg[0] ;
  wire \adata_r_reg[1] ;
  wire \adata_r_reg[2] ;
  wire [31:0]\adata_r_reg[31] ;
  wire [7:0]addr_delay;
  wire [26:1]bp4_1;
  wire [0:0]bp_ena;
  wire [3:0]bp_hit;
  wire [31:0]bustraces_reg;
  wire clk;
  wire [63:0]core_db_cyclecnt_wire;
  wire [63:0]core_db_lockcnt_wire;
  wire creg_tta_debug_bp0_n_10;
  wire creg_tta_debug_bp0_n_22;
  wire creg_tta_debug_bp0_n_25;
  wire creg_tta_debug_bp0_n_26;
  wire creg_tta_debug_bp0_n_27;
  wire creg_tta_debug_bp0_n_29;
  wire creg_tta_debug_bp0_n_30;
  wire creg_tta_debug_bp0_n_31;
  wire creg_tta_debug_bp0_n_32;
  wire creg_tta_debug_bp0_n_33;
  wire creg_tta_debug_bp0_n_34;
  wire creg_tta_debug_bp0_n_35;
  wire creg_tta_debug_bp0_n_76;
  wire creg_tta_debug_bp0_n_78;
  wire creg_tta_debug_bp0_n_79;
  wire creg_tta_debug_bp0_n_80;
  wire creg_tta_debug_ctrl_n_11;
  wire creg_tta_pc_start_n_15;
  wire creg_tta_pc_start_n_16;
  wire [29:0]cyclecnt_r;
  wire [10:5]\dbcontrol[130]_2 ;
  wire [4:0]\dbstatus[0]_0 ;
  wire [10:0]\dbstatus[1]_1 ;
  wire [31:0]dout_if_reg;
  wire \dout_if_reg_reg[0]_0 ;
  wire \dout_if_reg_reg[0]_1 ;
  wire \dout_if_reg_reg[10]_0 ;
  wire \dout_if_reg_reg[10]_1 ;
  wire [4:0]\dout_if_reg_reg[11]_0 ;
  wire [7:0]\dout_if_reg_reg[11]_1 ;
  wire \dout_if_reg_reg[12]_0 ;
  wire \dout_if_reg_reg[13]_0 ;
  wire [4:0]\dout_if_reg_reg[13]_1 ;
  wire \dout_if_reg_reg[14]_0 ;
  wire \dout_if_reg_reg[15]_0 ;
  wire \dout_if_reg_reg[16]_0 ;
  wire \dout_if_reg_reg[17]_0 ;
  wire \dout_if_reg_reg[18]_0 ;
  wire \dout_if_reg_reg[19]_0 ;
  wire \dout_if_reg_reg[1]_0 ;
  wire \dout_if_reg_reg[20]_0 ;
  wire \dout_if_reg_reg[21]_0 ;
  wire \dout_if_reg_reg[22]_0 ;
  wire \dout_if_reg_reg[23]_0 ;
  wire \dout_if_reg_reg[24]_0 ;
  wire \dout_if_reg_reg[25]_0 ;
  wire \dout_if_reg_reg[26]_0 ;
  wire \dout_if_reg_reg[27]_0 ;
  wire [9:0]\dout_if_reg_reg[28]_0 ;
  wire [9:0]\dout_if_reg_reg[28]_1 ;
  wire \dout_if_reg_reg[29]_0 ;
  wire \dout_if_reg_reg[2]_0 ;
  wire \dout_if_reg_reg[2]_1 ;
  wire \dout_if_reg_reg[30]_0 ;
  wire \dout_if_reg_reg[31]_0 ;
  wire [19:0]\dout_if_reg_reg[31]_1 ;
  wire [20:0]\dout_if_reg_reg[31]_2 ;
  wire \dout_if_reg_reg[3]_0 ;
  wire \dout_if_reg_reg[3]_1 ;
  wire \dout_if_reg_reg[4]_0 ;
  wire \dout_if_reg_reg[4]_1 ;
  wire \dout_if_reg_reg[5]_0 ;
  wire \dout_if_reg_reg[5]_1 ;
  wire \dout_if_reg_reg[6]_0 ;
  wire \dout_if_reg_reg[6]_1 ;
  wire \dout_if_reg_reg[8]_0 ;
  wire \dout_if_reg_reg[8]_1 ;
  wire \dout_if_reg_reg[9]_0 ;
  wire \dout_if_reg_reg[9]_1 ;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[31] ;
  wire lockrq_bpcc_reg;
  wire lockrq_bpcc_reg_0;
  wire [3:0]lockrq_bpcc_reg_1;
  wire [2:0]lockrq_bpcc_reg_2;
  wire [3:0]\lockrq_bppc_reg[0] ;
  wire [0:0]\lockrq_bppc_reg[0]_0 ;
  wire [3:0]\lockrq_bppc_reg[1] ;
  wire [0:0]\lockrq_bppc_reg[1]_0 ;
  wire p_2_in;
  wire [13:0]\pc_next_r_reg[13] ;
  wire [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  wire [30:0]plusOp;
  wire rstx;
  wire \s_axi_rdata_r[31]_i_10_n_0 ;
  wire \s_axi_rdata_r[31]_i_11_n_0 ;
  wire \s_axi_rdata_r[31]_i_13_n_0 ;
  wire \s_axi_rdata_r_reg[0] ;
  wire \s_axi_rdata_r_reg[10] ;
  wire \s_axi_rdata_r_reg[11] ;
  wire \s_axi_rdata_r_reg[12] ;
  wire \s_axi_rdata_r_reg[13] ;
  wire \s_axi_rdata_r_reg[14] ;
  wire \s_axi_rdata_r_reg[15] ;
  wire \s_axi_rdata_r_reg[16] ;
  wire \s_axi_rdata_r_reg[17] ;
  wire \s_axi_rdata_r_reg[18] ;
  wire \s_axi_rdata_r_reg[19] ;
  wire \s_axi_rdata_r_reg[1] ;
  wire \s_axi_rdata_r_reg[20] ;
  wire \s_axi_rdata_r_reg[21] ;
  wire \s_axi_rdata_r_reg[22] ;
  wire \s_axi_rdata_r_reg[23] ;
  wire \s_axi_rdata_r_reg[24] ;
  wire \s_axi_rdata_r_reg[25] ;
  wire \s_axi_rdata_r_reg[26] ;
  wire \s_axi_rdata_r_reg[27] ;
  wire \s_axi_rdata_r_reg[28] ;
  wire \s_axi_rdata_r_reg[29] ;
  wire \s_axi_rdata_r_reg[2] ;
  wire \s_axi_rdata_r_reg[30] ;
  wire \s_axi_rdata_r_reg[31] ;
  wire \s_axi_rdata_r_reg[3] ;
  wire \s_axi_rdata_r_reg[4] ;
  wire \s_axi_rdata_r_reg[5] ;
  wire \s_axi_rdata_r_reg[6] ;
  wire \s_axi_rdata_r_reg[7] ;
  wire \s_axi_rdata_r_reg[8] ;
  wire \s_axi_rdata_r_reg[9] ;
  wire [31:0]\simm_B1_reg_reg[31] ;
  wire sreg_tta_cyclecnt_high_n_1;
  wire sreg_tta_cyclecnt_high_n_15;
  wire sreg_tta_cyclecnt_high_n_3;
  wire sreg_tta_cyclecnt_high_n_31;
  wire sreg_tta_cyclecnt_high_n_4;
  wire sreg_tta_cyclecnt_high_n_5;
  wire sreg_tta_cyclecnt_high_n_7;
  wire sreg_tta_lockcnt_high_n_10;
  wire sreg_tta_lockcnt_high_n_11;
  wire sreg_tta_lockcnt_high_n_12;
  wire sreg_tta_lockcnt_high_n_14;
  wire sreg_tta_lockcnt_high_n_15;
  wire sreg_tta_lockcnt_high_n_16;
  wire sreg_tta_lockcnt_high_n_17;
  wire sreg_tta_lockcnt_high_n_18;
  wire sreg_tta_lockcnt_high_n_19;
  wire sreg_tta_lockcnt_high_n_20;
  wire sreg_tta_lockcnt_high_n_21;
  wire sreg_tta_lockcnt_high_n_30;
  wire sreg_tta_lockcnt_high_n_5;
  wire sreg_tta_lockcnt_n_0;
  wire sreg_tta_lockcnt_n_1;
  wire sreg_tta_lockcnt_n_10;
  wire sreg_tta_lockcnt_n_11;
  wire sreg_tta_lockcnt_n_12;
  wire sreg_tta_lockcnt_n_13;
  wire sreg_tta_lockcnt_n_14;
  wire sreg_tta_lockcnt_n_15;
  wire sreg_tta_lockcnt_n_16;
  wire sreg_tta_lockcnt_n_17;
  wire sreg_tta_lockcnt_n_2;
  wire sreg_tta_lockcnt_n_22;
  wire sreg_tta_lockcnt_n_25;
  wire sreg_tta_lockcnt_n_26;
  wire sreg_tta_lockcnt_n_27;
  wire sreg_tta_lockcnt_n_30;
  wire sreg_tta_lockcnt_n_4;
  wire sreg_tta_lockcnt_n_5;
  wire sreg_tta_lockcnt_n_6;
  wire sreg_tta_lockcnt_n_7;
  wire sreg_tta_lockcnt_n_8;
  wire sreg_tta_lockcnt_n_9;
  wire [3:0]\stepn_target_reg[11] ;
  wire [3:0]\stepn_target_reg[11]_0 ;
  wire [3:0]\stepn_target_reg[15] ;
  wire [3:0]\stepn_target_reg[15]_0 ;
  wire [3:0]\stepn_target_reg[19] ;
  wire [3:0]\stepn_target_reg[19]_0 ;
  wire [3:0]\stepn_target_reg[23] ;
  wire [3:0]\stepn_target_reg[23]_0 ;
  wire [3:0]\stepn_target_reg[27] ;
  wire [3:0]\stepn_target_reg[27]_0 ;
  wire [4:0]\stepn_target_reg[31] ;
  wire [2:0]\stepn_target_reg[31]_0 ;
  wire [3:0]\stepn_target_reg[31]_1 ;
  wire [3:0]\stepn_target_reg[3] ;
  wire [3:0]\stepn_target_reg[7] ;
  wire [3:0]\stepn_target_reg[7]_0 ;
  wire tta_continue_reg_0;
  wire tta_forcebreak_reg_0;
  wire tta_reset_regval;

  FDCE \addr_delay_reg[0] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[0]),
        .Q(addr_delay[0]));
  FDCE \addr_delay_reg[1] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[1]),
        .Q(addr_delay[1]));
  FDCE \addr_delay_reg[2] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[2]),
        .Q(addr_delay[2]));
  FDCE \addr_delay_reg[3] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[3]),
        .Q(addr_delay[3]));
  FDCE \addr_delay_reg[4] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[4]),
        .Q(addr_delay[4]));
  FDCE \addr_delay_reg[5] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[5]),
        .Q(addr_delay[5]));
  FDCE \addr_delay_reg[6] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[6]),
        .Q(addr_delay[6]));
  FDCE \addr_delay_reg[7] 
       (.C(clk),
        .CE(p_2_in),
        .CLR(\dout_reg[0] ),
        .D(Q[7]),
        .Q(addr_delay[7]));
  FDCE \bustraces_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [0]),
        .Q(bustraces_reg[0]));
  FDCE \bustraces_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [10]),
        .Q(bustraces_reg[10]));
  FDCE \bustraces_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [11]),
        .Q(bustraces_reg[11]));
  FDCE \bustraces_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [12]),
        .Q(bustraces_reg[12]));
  FDCE \bustraces_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [13]),
        .Q(bustraces_reg[13]));
  FDCE \bustraces_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [14]),
        .Q(bustraces_reg[14]));
  FDCE \bustraces_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [15]),
        .Q(bustraces_reg[15]));
  FDCE \bustraces_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [16]),
        .Q(bustraces_reg[16]));
  FDCE \bustraces_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [17]),
        .Q(bustraces_reg[17]));
  FDCE \bustraces_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [18]),
        .Q(bustraces_reg[18]));
  FDCE \bustraces_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [19]),
        .Q(bustraces_reg[19]));
  FDCE \bustraces_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [1]),
        .Q(bustraces_reg[1]));
  FDCE \bustraces_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [20]),
        .Q(bustraces_reg[20]));
  FDCE \bustraces_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [21]),
        .Q(bustraces_reg[21]));
  FDCE \bustraces_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [22]),
        .Q(bustraces_reg[22]));
  FDCE \bustraces_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [23]),
        .Q(bustraces_reg[23]));
  FDCE \bustraces_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [24]),
        .Q(bustraces_reg[24]));
  FDCE \bustraces_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [25]),
        .Q(bustraces_reg[25]));
  FDCE \bustraces_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [26]),
        .Q(bustraces_reg[26]));
  FDCE \bustraces_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [27]),
        .Q(bustraces_reg[27]));
  FDCE \bustraces_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [28]),
        .Q(bustraces_reg[28]));
  FDCE \bustraces_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [29]),
        .Q(bustraces_reg[29]));
  FDCE \bustraces_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [2]),
        .Q(bustraces_reg[2]));
  FDCE \bustraces_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [30]),
        .Q(bustraces_reg[30]));
  FDCE \bustraces_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [31]),
        .Q(bustraces_reg[31]));
  FDCE \bustraces_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [3]),
        .Q(bustraces_reg[3]));
  FDCE \bustraces_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [4]),
        .Q(bustraces_reg[4]));
  FDCE \bustraces_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [5]),
        .Q(bustraces_reg[5]));
  FDCE \bustraces_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [6]),
        .Q(bustraces_reg[6]));
  FDCE \bustraces_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [7]),
        .Q(bustraces_reg[7]));
  FDCE \bustraces_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [8]),
        .Q(bustraces_reg[8]));
  FDCE \bustraces_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\simm_B1_reg_reg[31] [9]),
        .Q(bustraces_reg[9]));
  toplevel_tta_core_toplevel_0_0_control_register__parameterized0 creg_tta_debug_bp0
       (.DI({DI[3],DI[1:0]}),
        .Q({\dout_if_reg_reg[31]_1 [19:14],creg_tta_debug_bp0_n_10,\dout_if_reg_reg[31]_1 [13:3],creg_tta_debug_bp0_n_22,\dout_if_reg_reg[31]_1 [2:1],creg_tta_debug_bp0_n_25,creg_tta_debug_bp0_n_26,creg_tta_debug_bp0_n_27,\dout_if_reg_reg[31]_1 [0],creg_tta_debug_bp0_n_29,creg_tta_debug_bp0_n_30,creg_tta_debug_bp0_n_31,creg_tta_debug_bp0_n_32,creg_tta_debug_bp0_n_33,creg_tta_debug_bp0_n_34,creg_tta_debug_bp0_n_35}),
        .S(S),
        .\aaddr_r_reg[1] (\aaddr_r_reg[1] ),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep_0 ),
        .\aaddr_r_reg[7] ({Q[7],Q[1:0]}),
        .\aaddr_r_reg[8] (\aaddr_r_reg[8]_0 ),
        .\adata_r_reg[31] (\adata_r_reg[31] ),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire[0]),
        .\dout_if_reg_reg[0] (creg_tta_debug_bp0_n_80),
        .\dout_if_reg_reg[10] (\dout_if_reg_reg[10]_1 ),
        .\dout_if_reg_reg[25] (\dout_if_reg_reg[25]_0 ),
        .\dout_if_reg_reg[5] (creg_tta_debug_bp0_n_79),
        .\dout_if_reg_reg[6] (creg_tta_debug_bp0_n_78),
        .\dout_if_reg_reg[8] (\dout_if_reg_reg[8]_1 ),
        .\dout_if_reg_reg[9] (creg_tta_debug_bp0_n_76),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[10]_0 ({\dbcontrol[130]_2 [10:8],\dbcontrol[130]_2 [6:5],\dout_if_reg_reg[11]_0 [0]}),
        .\dout_reg[10]_1 ({\pc_update_generate_0.pc_reg_reg[13] [10:8],\pc_update_generate_0.pc_reg_reg[13] [6:5],\pc_update_generate_0.pc_reg_reg[13] [0]}),
        .\dout_reg[25]_0 (sreg_tta_lockcnt_high_n_5),
        .\dout_reg[25]_1 (sreg_tta_cyclecnt_high_n_15),
        .\dout_reg[29]_0 ({cyclecnt_r[29],\stepn_target_reg[31] [4],cyclecnt_r[27:14],\stepn_target_reg[31] [3:1],cyclecnt_r[10:8],\stepn_target_reg[31] [0],cyclecnt_r[6:0]}),
        .lockrq_bpcc_reg(lockrq_bpcc_reg_1),
        .lockrq_bpcc_reg_0(lockrq_bpcc_reg_2),
        .plusOp(plusOp),
        .rstx(rstx),
        .\stepn_target_reg[11] (\stepn_target_reg[11] ),
        .\stepn_target_reg[15] (\stepn_target_reg[15] ),
        .\stepn_target_reg[19] (\stepn_target_reg[19] ),
        .\stepn_target_reg[23] (\stepn_target_reg[23] ),
        .\stepn_target_reg[27] (\stepn_target_reg[27] ),
        .\stepn_target_reg[31] (\stepn_target_reg[31]_0 ),
        .\stepn_target_reg[3] (\stepn_target_reg[3] [2]),
        .\stepn_target_reg[7] (\stepn_target_reg[7] ),
        .tta_reset_regval(tta_reset_regval));
  toplevel_tta_core_toplevel_0_0_control_register \creg_tta_debug_bpn[1].debug_bpn_reg 
       (.Q({bp4_1[16],bp4_1[14]}),
        .\aaddr_r_reg[0] (\aaddr_r_reg[0] ),
        .\aaddr_r_reg[1] (\aaddr_r_reg[1] ),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .\aaddr_r_reg[7] ({Q[7],Q[0]}),
        .\adata_r_reg[13] (\adata_r_reg[31] [13:0]),
        .clk(clk),
        .\dout_if_reg_reg[0] (\dout_if_reg_reg[0]_0 ),
        .\dout_if_reg_reg[2] (\dout_if_reg_reg[2]_0 ),
        .\dout_reg[0]_0 (creg_tta_debug_bp0_n_80),
        .\dout_reg[2]_0 (creg_tta_pc_start_n_16),
        .\lockrq_bppc_reg[0] ({bp4_1[13:12],\dout_if_reg_reg[11]_1 [3:2],bp4_1[9],\dout_if_reg_reg[11]_1 [1:0],bp4_1[6:3],bp4_1[1]}),
        .\lockrq_bppc_reg[0]_0 (\lockrq_bppc_reg[0] ),
        .\lockrq_bppc_reg[0]_1 (\lockrq_bppc_reg[0]_0 ),
        .\pc_next_r_reg[13] (\pc_next_r_reg[13] ),
        .rstx(\dout_reg[0] ));
  toplevel_tta_core_toplevel_0_0_control_register_0 \creg_tta_debug_bpn[2].debug_bpn_reg 
       (.Q({Q[7],Q[1:0]}),
        .\aaddr_r_reg[1] (\aaddr_r_reg[1]_0 ),
        .\aaddr_r_reg[1]_0 (\aaddr_r_reg[1] ),
        .\aaddr_r_reg[1]_1 (\aaddr_r_reg[1]_1 ),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .\adata_r_reg[13] (\adata_r_reg[31] [13:0]),
        .clk(clk),
        .\dout_if_reg_reg[13] (\dout_if_reg_reg[13]_0 ),
        .\dout_if_reg_reg[1] (\dout_if_reg_reg[1]_0 ),
        .\dout_if_reg_reg[4] (\dout_if_reg_reg[4]_0 ),
        .\dout_if_reg_reg[5] (\dout_if_reg_reg[5]_1 ),
        .\dout_if_reg_reg[6] (\dout_if_reg_reg[6]_1 ),
        .\dout_if_reg_reg[9] (\dout_if_reg_reg[9]_1 ),
        .\dout_reg[13]_0 ({bp4_1[13],bp4_1[9],bp4_1[6:4],bp4_1[1]}),
        .\dout_reg[13]_1 (creg_tta_debug_bp0_n_22),
        .\dout_reg[1]_0 (\pc_update_generate_0.pc_reg_reg[13] [1]),
        .\dout_reg[1]_1 (sreg_tta_cyclecnt_high_n_7),
        .\dout_reg[1]_2 (creg_tta_debug_ctrl_n_11),
        .\dout_reg[4]_0 (creg_tta_pc_start_n_15),
        .\dout_reg[5]_0 (creg_tta_debug_bp0_n_79),
        .\dout_reg[6]_0 (creg_tta_debug_bp0_n_78),
        .\dout_reg[9]_0 (creg_tta_debug_bp0_n_76),
        .\lockrq_bppc_reg[1] ({bp4_1[26],\dout_if_reg_reg[11]_1 [7:4],bp4_1[17:16],bp4_1[14]}),
        .\lockrq_bppc_reg[1]_0 (\lockrq_bppc_reg[1] ),
        .\lockrq_bppc_reg[1]_1 (\lockrq_bppc_reg[1]_0 ),
        .\pc_next_r_reg[13] (\pc_next_r_reg[13] ),
        .rstx(\dout_reg[0] ));
  toplevel_tta_core_toplevel_0_0_control_register__parameterized2 creg_tta_debug_cmd
       (.\adata_r_reg[0] (\adata_r_reg[0] ),
        .clk(clk),
        .rstx(\dout_reg[0] ),
        .tta_reset_regval(tta_reset_regval));
  toplevel_tta_core_toplevel_0_0_control_register__parameterized1 creg_tta_debug_ctrl
       (.CO(CO),
        .Q({\dout_if_reg_reg[11]_0 [4],\dbcontrol[130]_2 [10:8],\dout_if_reg_reg[11]_0 [3],\dbcontrol[130]_2 [6:5],\dout_if_reg_reg[11]_0 [2:1],bp_ena,\dout_if_reg_reg[11]_0 [0]}),
        .a_rdata_valid_r_reg(a_rdata_valid_r_reg),
        .\aaddr_r_reg[1] (Q[1:0]),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .\aaddr_r_reg[7] (\aaddr_r_reg[7] ),
        .\aaddr_r_reg[8] (\aaddr_r_reg[8] ),
        .\adata_r_reg[11] (\adata_r_reg[31] [11:0]),
        .bp4_1({bp4_1[17],bp4_1[3]}),
        .clk(clk),
        .\dout_if_reg_reg[1] (creg_tta_debug_ctrl_n_11),
        .\dout_if_reg_reg[3] (\dout_if_reg_reg[3]_1 ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[3]_0 ({creg_tta_debug_bp0_n_32,creg_tta_debug_bp0_n_34}),
        .lockrq_bpcc_reg(lockrq_bpcc_reg),
        .lockrq_bpcc_reg_0(lockrq_bpcc_reg_0),
        .rstx(\dout_reg[0] ));
  toplevel_tta_core_toplevel_0_0_control_register_1 creg_tta_pc_start
       (.E(E),
        .Q(Q[1:0]),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .\adata_r_reg[13] (\adata_r_reg[31] [13:0]),
        .bp4_1({bp4_1[26],bp4_1[12]}),
        .clk(clk),
        .\dout_if_reg_reg[12] (\dout_if_reg_reg[12]_0 ),
        .\dout_if_reg_reg[2] (creg_tta_pc_start_n_16),
        .\dout_if_reg_reg[4] (creg_tta_pc_start_n_15),
        .\dout_reg[4]_0 ({\dout_if_reg_reg[11]_0 [2],bp_ena}),
        .\dout_reg[4]_1 ({creg_tta_debug_bp0_n_31,creg_tta_debug_bp0_n_33}),
        .\pc_update_generate_0.pc_reg_reg[13] (\pc_update_generate_0.pc_reg_reg[13] ),
        .rstx(\dout_reg[0] ));
  FDCE \dout_if_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [0]),
        .Q(dout_if_reg[0]));
  FDCE \dout_if_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [10]),
        .Q(dout_if_reg[10]));
  FDCE \dout_if_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [11]),
        .Q(dout_if_reg[11]));
  FDCE \dout_if_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [12]),
        .Q(dout_if_reg[12]));
  FDCE \dout_if_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [13]),
        .Q(dout_if_reg[13]));
  FDCE \dout_if_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [14]),
        .Q(dout_if_reg[14]));
  FDCE \dout_if_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [15]),
        .Q(dout_if_reg[15]));
  FDCE \dout_if_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [16]),
        .Q(dout_if_reg[16]));
  FDCE \dout_if_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [17]),
        .Q(dout_if_reg[17]));
  FDCE \dout_if_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [18]),
        .Q(dout_if_reg[18]));
  FDCE \dout_if_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [19]),
        .Q(dout_if_reg[19]));
  FDCE \dout_if_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [1]),
        .Q(dout_if_reg[1]));
  FDCE \dout_if_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [20]),
        .Q(dout_if_reg[20]));
  FDCE \dout_if_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [21]),
        .Q(dout_if_reg[21]));
  FDCE \dout_if_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [22]),
        .Q(dout_if_reg[22]));
  FDCE \dout_if_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [23]),
        .Q(dout_if_reg[23]));
  FDCE \dout_if_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [24]),
        .Q(dout_if_reg[24]));
  FDCE \dout_if_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [25]),
        .Q(dout_if_reg[25]));
  FDCE \dout_if_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [26]),
        .Q(dout_if_reg[26]));
  FDCE \dout_if_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [27]),
        .Q(dout_if_reg[27]));
  FDCE \dout_if_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [28]),
        .Q(dout_if_reg[28]));
  FDCE \dout_if_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [29]),
        .Q(dout_if_reg[29]));
  FDCE \dout_if_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [2]),
        .Q(dout_if_reg[2]));
  FDCE \dout_if_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [30]),
        .Q(dout_if_reg[30]));
  FDCE \dout_if_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [31]),
        .Q(dout_if_reg[31]));
  FDCE \dout_if_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [3]),
        .Q(dout_if_reg[3]));
  FDCE \dout_if_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [4]),
        .Q(dout_if_reg[4]));
  FDCE \dout_if_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [5]),
        .Q(dout_if_reg[5]));
  FDCE \dout_if_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [6]),
        .Q(dout_if_reg[6]));
  FDCE \dout_if_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [7]),
        .Q(dout_if_reg[7]));
  FDCE \dout_if_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [8]),
        .Q(dout_if_reg[8]));
  FDCE \dout_if_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\aaddr_r_reg[7]_0 [9]),
        .Q(dout_if_reg[9]));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[0]_i_2 
       (.I0(\aaddr_r_reg[15] ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[0]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[0]),
        .O(\s_axi_rdata_r_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[10]_i_2 
       (.I0(\aaddr_r_reg[15]_9 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[10]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[10]),
        .O(\s_axi_rdata_r_reg[10] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[11]_i_2 
       (.I0(\aaddr_r_reg[15]_10 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[11]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[11]),
        .O(\s_axi_rdata_r_reg[11] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[12]_i_2 
       (.I0(\aaddr_r_reg[15]_11 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[12]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[12]),
        .O(\s_axi_rdata_r_reg[12] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[13]_i_2 
       (.I0(\aaddr_r_reg[15]_12 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[13]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[13]),
        .O(\s_axi_rdata_r_reg[13] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[14]_i_2 
       (.I0(\aaddr_r_reg[15]_13 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[14]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[14]),
        .O(\s_axi_rdata_r_reg[14] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[15]_i_2 
       (.I0(\aaddr_r_reg[15]_14 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[15]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[15]),
        .O(\s_axi_rdata_r_reg[15] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[16]_i_2 
       (.I0(\aaddr_r_reg[15]_15 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[16]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[16]),
        .O(\s_axi_rdata_r_reg[16] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[17]_i_2 
       (.I0(\aaddr_r_reg[15]_16 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[17]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[17]),
        .O(\s_axi_rdata_r_reg[17] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[18]_i_2 
       (.I0(\aaddr_r_reg[15]_17 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[18]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[18]),
        .O(\s_axi_rdata_r_reg[18] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[19]_i_2 
       (.I0(\aaddr_r_reg[15]_18 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[19]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[19]),
        .O(\s_axi_rdata_r_reg[19] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[1]_i_2 
       (.I0(\aaddr_r_reg[15]_0 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[1]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[1]),
        .O(\s_axi_rdata_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[20]_i_2 
       (.I0(\aaddr_r_reg[15]_19 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[20]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[20]),
        .O(\s_axi_rdata_r_reg[20] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[21]_i_2 
       (.I0(\aaddr_r_reg[15]_20 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[21]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[21]),
        .O(\s_axi_rdata_r_reg[21] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[22]_i_2 
       (.I0(\aaddr_r_reg[15]_21 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[22]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[22]),
        .O(\s_axi_rdata_r_reg[22] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[23]_i_2 
       (.I0(\aaddr_r_reg[15]_22 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[23]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[23]),
        .O(\s_axi_rdata_r_reg[23] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[24]_i_2 
       (.I0(\aaddr_r_reg[15]_23 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[24]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[24]),
        .O(\s_axi_rdata_r_reg[24] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[25]_i_2 
       (.I0(\aaddr_r_reg[15]_24 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[25]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[25]),
        .O(\s_axi_rdata_r_reg[25] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[26]_i_2 
       (.I0(\aaddr_r_reg[15]_25 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[26]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[26]),
        .O(\s_axi_rdata_r_reg[26] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[27]_i_2 
       (.I0(\aaddr_r_reg[15]_26 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[27]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[27]),
        .O(\s_axi_rdata_r_reg[27] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[28]_i_2 
       (.I0(\aaddr_r_reg[15]_27 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[28]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[28]),
        .O(\s_axi_rdata_r_reg[28] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEFEAEA)) 
    \s_axi_rdata_r[29]_i_2 
       (.I0(\aaddr_r_reg[15]_28 ),
        .I1(dout_if_reg[29]),
        .I2(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I3(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I4(bustraces_reg[29]),
        .I5(\aaddr_r_reg[16] ),
        .O(\s_axi_rdata_r_reg[29] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[2]_i_2 
       (.I0(\aaddr_r_reg[15]_1 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[2]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[2]),
        .O(\s_axi_rdata_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEFEAEA)) 
    \s_axi_rdata_r[30]_i_2 
       (.I0(\aaddr_r_reg[15]_29 ),
        .I1(dout_if_reg[30]),
        .I2(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I3(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I4(bustraces_reg[30]),
        .I5(\aaddr_r_reg[16] ),
        .O(\s_axi_rdata_r_reg[30] ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \s_axi_rdata_r[31]_i_10 
       (.I0(addr_delay[7]),
        .I1(addr_delay[6]),
        .I2(addr_delay[5]),
        .I3(addr_delay[4]),
        .O(\s_axi_rdata_r[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \s_axi_rdata_r[31]_i_11 
       (.I0(\s_axi_rdata_r[31]_i_13_n_0 ),
        .I1(addr_delay[5]),
        .I2(addr_delay[4]),
        .I3(addr_delay[6]),
        .O(\s_axi_rdata_r[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \s_axi_rdata_r[31]_i_13 
       (.I0(addr_delay[0]),
        .I1(addr_delay[5]),
        .I2(addr_delay[3]),
        .I3(addr_delay[4]),
        .I4(addr_delay[1]),
        .I5(addr_delay[2]),
        .O(\s_axi_rdata_r[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[31]_i_6 
       (.I0(\aaddr_r_reg[15]_30 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[31]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[31]),
        .O(\s_axi_rdata_r_reg[31] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[3]_i_2 
       (.I0(\aaddr_r_reg[15]_2 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[3]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[3]),
        .O(\s_axi_rdata_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[4]_i_2 
       (.I0(\aaddr_r_reg[15]_3 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[4]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[4]),
        .O(\s_axi_rdata_r_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[5]_i_2 
       (.I0(\aaddr_r_reg[15]_4 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[5]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[5]),
        .O(\s_axi_rdata_r_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[6]_i_2 
       (.I0(\aaddr_r_reg[15]_5 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[6]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[6]),
        .O(\s_axi_rdata_r_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[7]_i_2 
       (.I0(\aaddr_r_reg[15]_6 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[7]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[7]),
        .O(\s_axi_rdata_r_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[8]_i_2 
       (.I0(\aaddr_r_reg[15]_7 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[8]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[8]),
        .O(\s_axi_rdata_r_reg[8] ));
  LUT6 #(
    .INIT(64'hAAAAEFEEAAAAABAA)) 
    \s_axi_rdata_r[9]_i_2 
       (.I0(\aaddr_r_reg[15]_8 ),
        .I1(\s_axi_rdata_r[31]_i_10_n_0 ),
        .I2(\s_axi_rdata_r[31]_i_11_n_0 ),
        .I3(bustraces_reg[9]),
        .I4(\aaddr_r_reg[16] ),
        .I5(dout_if_reg[9]),
        .O(\s_axi_rdata_r_reg[9] ));
  toplevel_tta_core_toplevel_0_0_status_register__parameterized1 sreg_tta_cyclecnt
       (.DI(DI[2]),
        .Q({cyclecnt_r[29],\stepn_target_reg[31] [4],cyclecnt_r[27:14],\stepn_target_reg[31] [3:1],cyclecnt_r[10:8],\stepn_target_reg[31] [0],cyclecnt_r[6:0]}),
        .\aaddr_r_reg[1] (Q[1:0]),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire[31:0]),
        .\dout_if_reg_reg[15] (\dout_if_reg_reg[15]_0 ),
        .\dout_if_reg_reg[16] (\dout_if_reg_reg[16]_0 ),
        .\dout_if_reg_reg[19] (\dout_if_reg_reg[19]_0 ),
        .\dout_if_reg_reg[22] (\dout_if_reg_reg[22]_0 ),
        .\dout_if_reg_reg[23] (\dout_if_reg_reg[23]_0 ),
        .\dout_if_reg_reg[24] (\dout_if_reg_reg[24]_0 ),
        .\dout_if_reg_reg[26] (\dout_if_reg_reg[26]_0 ),
        .\dout_if_reg_reg[27] (\dout_if_reg_reg[27]_0 ),
        .\dout_if_reg_reg[29] (\dout_if_reg_reg[29]_0 ),
        .\dout_if_reg_reg[30] (\dout_if_reg_reg[30]_0 ),
        .\dout_if_reg_reg[31] (\dout_if_reg_reg[31]_0 ),
        .\dout_if_reg_reg[3] (\dout_if_reg_reg[3]_0 ),
        .\dout_reg[31]_0 ({sreg_tta_lockcnt_high_n_10,sreg_tta_lockcnt_high_n_11,sreg_tta_lockcnt_high_n_12,sreg_tta_lockcnt_high_n_14,sreg_tta_lockcnt_high_n_15,sreg_tta_lockcnt_high_n_16,sreg_tta_lockcnt_high_n_17,sreg_tta_lockcnt_high_n_18,sreg_tta_lockcnt_high_n_19,sreg_tta_lockcnt_high_n_20,sreg_tta_lockcnt_high_n_21}),
        .\dout_reg[31]_1 ({sreg_tta_lockcnt_n_0,sreg_tta_lockcnt_n_1,sreg_tta_lockcnt_n_2,sreg_tta_lockcnt_n_4,sreg_tta_lockcnt_n_5,sreg_tta_lockcnt_n_7,sreg_tta_lockcnt_n_8,sreg_tta_lockcnt_n_9,sreg_tta_lockcnt_n_12,sreg_tta_lockcnt_n_15,sreg_tta_lockcnt_n_16}),
        .\dout_reg[31]_2 ({\dout_if_reg_reg[31]_1 [19:14],creg_tta_debug_bp0_n_10,\dout_if_reg_reg[31]_1 [13:3],creg_tta_debug_bp0_n_22,\dout_if_reg_reg[31]_1 [2:1],creg_tta_debug_bp0_n_25,creg_tta_debug_bp0_n_26,creg_tta_debug_bp0_n_27,\dout_if_reg_reg[31]_1 [0],creg_tta_debug_bp0_n_29,creg_tta_debug_bp0_n_30,creg_tta_debug_bp0_n_31,creg_tta_debug_bp0_n_32,creg_tta_debug_bp0_n_33,creg_tta_debug_bp0_n_34,creg_tta_debug_bp0_n_35}),
        .\dout_reg[3]_0 (sreg_tta_cyclecnt_high_n_31),
        .rstx(\dout_reg[0] ),
        .\stepn_target_reg[11] (\stepn_target_reg[11]_0 ),
        .\stepn_target_reg[15] (\stepn_target_reg[15]_0 ),
        .\stepn_target_reg[19] (\stepn_target_reg[19]_0 ),
        .\stepn_target_reg[23] (\stepn_target_reg[23]_0 ),
        .\stepn_target_reg[27] (\stepn_target_reg[27]_0 ),
        .\stepn_target_reg[31] (\stepn_target_reg[31]_1 ),
        .\stepn_target_reg[3] ({\stepn_target_reg[3] [3],\stepn_target_reg[3] [1:0]}),
        .\stepn_target_reg[7] (\stepn_target_reg[7]_0 ));
  toplevel_tta_core_toplevel_0_0_status_register__parameterized1_2 sreg_tta_cyclecnt_high
       (.Q({cyclecnt_r[10:8],cyclecnt_r[6:4],cyclecnt_r[2:0]}),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .\aaddr_r_reg[7] ({Q[7],Q[1:0]}),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire[63:32]),
        .\dout_if_reg_reg[0] (\dout_if_reg_reg[0]_1 ),
        .\dout_if_reg_reg[10] (\dout_if_reg_reg[10]_0 ),
        .\dout_if_reg_reg[1] (sreg_tta_cyclecnt_high_n_7),
        .\dout_if_reg_reg[2] (\dout_if_reg_reg[2]_1 ),
        .\dout_if_reg_reg[31] ({\dout_if_reg_reg[31]_2 [20:15],sreg_tta_cyclecnt_high_n_15,\dout_if_reg_reg[31]_2 [14:0],sreg_tta_cyclecnt_high_n_31}),
        .\dout_if_reg_reg[4] (sreg_tta_cyclecnt_high_n_5),
        .\dout_if_reg_reg[5] (sreg_tta_cyclecnt_high_n_4),
        .\dout_if_reg_reg[6] (sreg_tta_cyclecnt_high_n_3),
        .\dout_if_reg_reg[8] (\dout_if_reg_reg[8]_0 ),
        .\dout_if_reg_reg[9] (sreg_tta_cyclecnt_high_n_1),
        .\dout_reg[10]_0 ({\dbstatus[1]_1 [10:8],\dbstatus[1]_1 [6:4],\dbstatus[1]_1 [2:0]}),
        .\dout_reg[1]_0 (sreg_tta_lockcnt_n_30),
        .\dout_reg[1]_1 (sreg_tta_lockcnt_high_n_30),
        .\dout_reg[4]_0 ({\dbstatus[0]_0 [4],\dbstatus[0]_0 [2:0]}),
        .rstx(\dout_reg[0] ));
  toplevel_tta_core_toplevel_0_0_status_register__parameterized1_3 sreg_tta_lockcnt
       (.Q({sreg_tta_lockcnt_n_0,sreg_tta_lockcnt_n_1,sreg_tta_lockcnt_n_2,\dout_if_reg_reg[28]_0 [9],sreg_tta_lockcnt_n_4,sreg_tta_lockcnt_n_5,sreg_tta_lockcnt_n_6,sreg_tta_lockcnt_n_7,sreg_tta_lockcnt_n_8,sreg_tta_lockcnt_n_9,sreg_tta_lockcnt_n_10,sreg_tta_lockcnt_n_11,sreg_tta_lockcnt_n_12,sreg_tta_lockcnt_n_13,sreg_tta_lockcnt_n_14,sreg_tta_lockcnt_n_15,sreg_tta_lockcnt_n_16,sreg_tta_lockcnt_n_17,\dout_if_reg_reg[28]_0 [8:5],sreg_tta_lockcnt_n_22,\dout_if_reg_reg[28]_0 [4:3],sreg_tta_lockcnt_n_25,sreg_tta_lockcnt_n_26,sreg_tta_lockcnt_n_27,\dout_if_reg_reg[28]_0 [2:1],sreg_tta_lockcnt_n_30,\dout_if_reg_reg[28]_0 [0]}),
        .clk(clk),
        .core_db_lockcnt_wire(core_db_lockcnt_wire[31:0]),
        .rstx(\dout_reg[0] ));
  toplevel_tta_core_toplevel_0_0_status_register__parameterized1_4 sreg_tta_lockcnt_high
       (.Q({sreg_tta_lockcnt_n_6,sreg_tta_lockcnt_n_10,sreg_tta_lockcnt_n_11,sreg_tta_lockcnt_n_13,sreg_tta_lockcnt_n_14,sreg_tta_lockcnt_n_17,sreg_tta_lockcnt_n_22,sreg_tta_lockcnt_n_25,sreg_tta_lockcnt_n_26,sreg_tta_lockcnt_n_27}),
        .\aaddr_r_reg[1] (Q[1:0]),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .clk(clk),
        .core_db_lockcnt_wire(core_db_lockcnt_wire[63:32]),
        .\dout_if_reg_reg[14] (\dout_if_reg_reg[14]_0 ),
        .\dout_if_reg_reg[17] (\dout_if_reg_reg[17]_0 ),
        .\dout_if_reg_reg[18] (\dout_if_reg_reg[18]_0 ),
        .\dout_if_reg_reg[20] (\dout_if_reg_reg[20]_0 ),
        .\dout_if_reg_reg[21] (\dout_if_reg_reg[21]_0 ),
        .\dout_if_reg_reg[25] (sreg_tta_lockcnt_high_n_5),
        .\dout_if_reg_reg[31] ({sreg_tta_lockcnt_high_n_10,sreg_tta_lockcnt_high_n_11,sreg_tta_lockcnt_high_n_12,\dout_if_reg_reg[28]_1 [9],sreg_tta_lockcnt_high_n_14,sreg_tta_lockcnt_high_n_15,sreg_tta_lockcnt_high_n_16,sreg_tta_lockcnt_high_n_17,sreg_tta_lockcnt_high_n_18,sreg_tta_lockcnt_high_n_19,sreg_tta_lockcnt_high_n_20,sreg_tta_lockcnt_high_n_21,\dout_if_reg_reg[28]_1 [8:1],sreg_tta_lockcnt_high_n_30,\dout_if_reg_reg[28]_1 [0]}),
        .\dout_if_reg_reg[4] (\dout_if_reg_reg[4]_1 ),
        .\dout_if_reg_reg[5] (\dout_if_reg_reg[5]_0 ),
        .\dout_if_reg_reg[6] (\dout_if_reg_reg[6]_0 ),
        .\dout_if_reg_reg[9] (\dout_if_reg_reg[9]_0 ),
        .\dout_reg[25]_0 ({cyclecnt_r[25],cyclecnt_r[21:20],cyclecnt_r[18:17],cyclecnt_r[14]}),
        .\dout_reg[4]_0 (sreg_tta_cyclecnt_high_n_5),
        .\dout_reg[5]_0 (sreg_tta_cyclecnt_high_n_4),
        .\dout_reg[6]_0 (sreg_tta_cyclecnt_high_n_3),
        .\dout_reg[9]_0 (sreg_tta_cyclecnt_high_n_1),
        .rstx(\dout_reg[0] ));
  toplevel_tta_core_toplevel_0_0_status_register__parameterized0 sreg_tta_pc
       (.D(D),
        .Q({\dout_if_reg_reg[13]_1 [4:2],\dbstatus[1]_1 [10:8],\dout_if_reg_reg[13]_1 [1],\dbstatus[1]_1 [6:4],\dout_if_reg_reg[13]_1 [0],\dbstatus[1]_1 [2:0]}),
        .clk(clk),
        .rstx(\dout_reg[0] ));
  toplevel_tta_core_toplevel_0_0_status_register sreg_tta_status
       (.Q({\dbstatus[0]_0 [4],\dbstatus[0]_0 [2:0]}),
        .bp_hit(bp_hit),
        .clk(clk),
        .rstx(\dout_reg[0] ));
  FDCE tta_continue_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\adata_r_reg[1] ),
        .Q(tta_continue_reg_0));
  FDCE tta_forcebreak_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\dout_reg[0] ),
        .D(\adata_r_reg[2] ),
        .Q(tta_forcebreak_reg_0));
endmodule

(* ORIG_REF_NAME = "dbsm" *) 
module toplevel_tta_core_toplevel_0_0_dbsm
   (plusOp,
    lockrq_bpcc_reg_0,
    CO,
    lockcnt_r,
    bp_hit,
    tta_accel_0_core_db_lockrq_wire,
    lockrq_bpcc_reg_1,
    Q,
    core_db_cyclecnt_wire,
    S,
    \dout_reg[23] ,
    \dout_reg[31] ,
    DI,
    \dout_reg[2] ,
    \dout_reg[6] ,
    \dout_reg[6]_0 ,
    \dout_reg[10] ,
    \dout_reg[10]_0 ,
    \dout_reg[14] ,
    \dout_reg[14]_0 ,
    \dout_reg[18] ,
    \dout_reg[18]_0 ,
    \dout_reg[22] ,
    \dout_reg[22]_0 ,
    \dout_reg[26] ,
    \dout_reg[26]_0 ,
    \dout_reg[29] ,
    \dout_reg[30] ,
    \debug_counters.cyclecnt_r_reg[11] ,
    \debug_counters.cyclecnt_r_reg[21] ,
    \debug_counters.cyclecnt_r_reg[28] ,
    \dout_reg[11] ,
    \dout_reg[13] ,
    \dout_reg[11]_0 ,
    \dout_reg[13]_0 ,
    p_0_in,
    tta_continue,
    clk,
    rstx,
    \dout_reg[4] ,
    \dout_reg[1] ,
    \dout_reg[2]_0 ,
    a_rdata_valid_r_reg,
    tta_forcebreak,
    fu_gcu_pc_load_reg_reg);
  output [30:0]plusOp;
  output [0:0]lockrq_bpcc_reg_0;
  output [0:0]CO;
  output lockcnt_r;
  output [3:0]bp_hit;
  output tta_accel_0_core_db_lockrq_wire;
  output [29:0]lockrq_bpcc_reg_1;
  output [13:0]Q;
  input [31:0]core_db_cyclecnt_wire;
  input [3:0]S;
  input [3:0]\dout_reg[23] ;
  input [2:0]\dout_reg[31] ;
  input [3:0]DI;
  input [3:0]\dout_reg[2] ;
  input [3:0]\dout_reg[6] ;
  input [3:0]\dout_reg[6]_0 ;
  input [3:0]\dout_reg[10] ;
  input [3:0]\dout_reg[10]_0 ;
  input [3:0]\dout_reg[14] ;
  input [3:0]\dout_reg[14]_0 ;
  input [3:0]\dout_reg[18] ;
  input [3:0]\dout_reg[18]_0 ;
  input [3:0]\dout_reg[22] ;
  input [3:0]\dout_reg[22]_0 ;
  input [3:0]\dout_reg[26] ;
  input [3:0]\dout_reg[26]_0 ;
  input [2:0]\dout_reg[29] ;
  input [3:0]\dout_reg[30] ;
  input [3:0]\debug_counters.cyclecnt_r_reg[11] ;
  input [3:0]\debug_counters.cyclecnt_r_reg[21] ;
  input [1:0]\debug_counters.cyclecnt_r_reg[28] ;
  input [3:0]\dout_reg[11] ;
  input [0:0]\dout_reg[13] ;
  input [3:0]\dout_reg[11]_0 ;
  input [0:0]\dout_reg[13]_0 ;
  input p_0_in;
  input tta_continue;
  input clk;
  input rstx;
  input [2:0]\dout_reg[4] ;
  input \dout_reg[1] ;
  input \dout_reg[2]_0 ;
  input a_rdata_valid_r_reg;
  input tta_forcebreak;
  input [13:0]fu_gcu_pc_load_reg_reg;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [13:0]Q;
  wire [3:0]S;
  wire a_rdata_valid_r_reg;
  wire [3:0]bp_hit;
  wire clk;
  wire [31:0]core_db_cyclecnt_wire;
  wire [3:0]\debug_counters.cyclecnt_r_reg[11] ;
  wire [3:0]\debug_counters.cyclecnt_r_reg[21] ;
  wire [1:0]\debug_counters.cyclecnt_r_reg[28] ;
  wire [3:0]\dout_reg[10] ;
  wire [3:0]\dout_reg[10]_0 ;
  wire [3:0]\dout_reg[11] ;
  wire [3:0]\dout_reg[11]_0 ;
  wire [0:0]\dout_reg[13] ;
  wire [0:0]\dout_reg[13]_0 ;
  wire [3:0]\dout_reg[14] ;
  wire [3:0]\dout_reg[14]_0 ;
  wire [3:0]\dout_reg[18] ;
  wire [3:0]\dout_reg[18]_0 ;
  wire \dout_reg[1] ;
  wire [3:0]\dout_reg[22] ;
  wire [3:0]\dout_reg[22]_0 ;
  wire [3:0]\dout_reg[23] ;
  wire [3:0]\dout_reg[26] ;
  wire [3:0]\dout_reg[26]_0 ;
  wire [2:0]\dout_reg[29] ;
  wire [3:0]\dout_reg[2] ;
  wire \dout_reg[2]_0 ;
  wire [3:0]\dout_reg[30] ;
  wire [2:0]\dout_reg[31] ;
  wire [2:0]\dout_reg[4] ;
  wire [3:0]\dout_reg[6] ;
  wire [3:0]\dout_reg[6]_0 ;
  wire [13:0]fu_gcu_pc_load_reg_reg;
  wire i__carry__1_i_1__0_n_0;
  wire lockcnt_r;
  wire lockrq_bpcc0_carry__0_n_0;
  wire lockrq_bpcc0_carry__0_n_1;
  wire lockrq_bpcc0_carry__0_n_2;
  wire lockrq_bpcc0_carry__0_n_3;
  wire lockrq_bpcc0_carry__1_n_2;
  wire lockrq_bpcc0_carry__1_n_3;
  wire lockrq_bpcc0_carry_n_0;
  wire lockrq_bpcc0_carry_n_1;
  wire lockrq_bpcc0_carry_n_2;
  wire lockrq_bpcc0_carry_n_3;
  wire \lockrq_bpcc0_inferred__0/i__carry__0_n_0 ;
  wire \lockrq_bpcc0_inferred__0/i__carry__0_n_1 ;
  wire \lockrq_bpcc0_inferred__0/i__carry__0_n_2 ;
  wire \lockrq_bpcc0_inferred__0/i__carry__0_n_3 ;
  wire \lockrq_bpcc0_inferred__0/i__carry__1_n_2 ;
  wire \lockrq_bpcc0_inferred__0/i__carry__1_n_3 ;
  wire \lockrq_bpcc0_inferred__0/i__carry_n_0 ;
  wire \lockrq_bpcc0_inferred__0/i__carry_n_1 ;
  wire \lockrq_bpcc0_inferred__0/i__carry_n_2 ;
  wire \lockrq_bpcc0_inferred__0/i__carry_n_3 ;
  wire lockrq_bpcc_i_1_n_0;
  wire [0:0]lockrq_bpcc_reg_0;
  wire [29:0]lockrq_bpcc_reg_1;
  wire lockrq_bppc2;
  wire lockrq_bppc21_out;
  wire lockrq_bppc2_carry_n_0;
  wire lockrq_bppc2_carry_n_1;
  wire lockrq_bppc2_carry_n_2;
  wire lockrq_bppc2_carry_n_3;
  wire \lockrq_bppc2_inferred__0/i__carry_n_0 ;
  wire \lockrq_bppc2_inferred__0/i__carry_n_1 ;
  wire \lockrq_bppc2_inferred__0/i__carry_n_2 ;
  wire \lockrq_bppc2_inferred__0/i__carry_n_3 ;
  wire \lockrq_bppc[0]_i_1_n_0 ;
  wire \lockrq_bppc[1]_i_1_n_0 ;
  wire lockrq_forcebp_i_1_n_0;
  wire lockrq_wait_i_1_n_0;
  wire lockrq_wait_reg_n_0;
  wire [31:0]minusOp;
  wire minusOp__0_carry__0_n_0;
  wire minusOp__0_carry__0_n_1;
  wire minusOp__0_carry__0_n_2;
  wire minusOp__0_carry__0_n_3;
  wire minusOp__0_carry__1_n_0;
  wire minusOp__0_carry__1_n_1;
  wire minusOp__0_carry__1_n_2;
  wire minusOp__0_carry__1_n_3;
  wire minusOp__0_carry__2_n_0;
  wire minusOp__0_carry__2_n_1;
  wire minusOp__0_carry__2_n_2;
  wire minusOp__0_carry__2_n_3;
  wire minusOp__0_carry__3_n_0;
  wire minusOp__0_carry__3_n_1;
  wire minusOp__0_carry__3_n_2;
  wire minusOp__0_carry__3_n_3;
  wire minusOp__0_carry__4_n_0;
  wire minusOp__0_carry__4_n_1;
  wire minusOp__0_carry__4_n_2;
  wire minusOp__0_carry__4_n_3;
  wire minusOp__0_carry__5_n_0;
  wire minusOp__0_carry__5_n_1;
  wire minusOp__0_carry__5_n_2;
  wire minusOp__0_carry__5_n_3;
  wire minusOp__0_carry__6_n_1;
  wire minusOp__0_carry__6_n_2;
  wire minusOp__0_carry__6_n_3;
  wire minusOp__0_carry_n_0;
  wire minusOp__0_carry_n_1;
  wire minusOp__0_carry_n_2;
  wire minusOp__0_carry_n_3;
  wire p_0_in;
  wire [30:0]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire rstx;
  wire [31:30]stepn_target;
  wire tta_accel_0_core_db_lockrq_wire;
  wire tta_continue;
  wire tta_forcebreak;
  wire [3:0]NLW_lockrq_bpcc0_carry_O_UNCONNECTED;
  wire [3:0]NLW_lockrq_bpcc0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_lockrq_bpcc0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_lockrq_bpcc0_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_lockrq_bpcc0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_lockrq_bpcc0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_lockrq_bpcc0_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_lockrq_bpcc0_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_lockrq_bppc2_carry_O_UNCONNECTED;
  wire [3:1]NLW_lockrq_bppc2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_lockrq_bppc2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_lockrq_bppc2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_lockrq_bppc2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_lockrq_bppc2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_minusOp__0_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    a_live_read_r0_i_2
       (.I0(bp_hit[1]),
        .I1(bp_hit[2]),
        .I2(bp_hit[3]),
        .I3(bp_hit[0]),
        .I4(lockrq_wait_reg_n_0),
        .O(tta_accel_0_core_db_lockrq_wire));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \debug_counters.lockcnt_r[0]_i_1 
       (.I0(lockrq_wait_reg_n_0),
        .I1(bp_hit[0]),
        .I2(bp_hit[3]),
        .I3(bp_hit[2]),
        .I4(bp_hit[1]),
        .I5(p_0_in),
        .O(lockcnt_r));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1__0
       (.I0(stepn_target[31]),
        .I1(core_db_cyclecnt_wire[31]),
        .I2(stepn_target[30]),
        .I3(core_db_cyclecnt_wire[30]),
        .O(i__carry__1_i_1__0_n_0));
  CARRY4 lockrq_bpcc0_carry
       (.CI(1'b0),
        .CO({lockrq_bpcc0_carry_n_0,lockrq_bpcc0_carry_n_1,lockrq_bpcc0_carry_n_2,lockrq_bpcc0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_lockrq_bpcc0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 lockrq_bpcc0_carry__0
       (.CI(lockrq_bpcc0_carry_n_0),
        .CO({lockrq_bpcc0_carry__0_n_0,lockrq_bpcc0_carry__0_n_1,lockrq_bpcc0_carry__0_n_2,lockrq_bpcc0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_lockrq_bpcc0_carry__0_O_UNCONNECTED[3:0]),
        .S(\dout_reg[23] ));
  CARRY4 lockrq_bpcc0_carry__1
       (.CI(lockrq_bpcc0_carry__0_n_0),
        .CO({NLW_lockrq_bpcc0_carry__1_CO_UNCONNECTED[3],lockrq_bpcc_reg_0,lockrq_bpcc0_carry__1_n_2,lockrq_bpcc0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_lockrq_bpcc0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\dout_reg[31] }));
  CARRY4 \lockrq_bpcc0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\lockrq_bpcc0_inferred__0/i__carry_n_0 ,\lockrq_bpcc0_inferred__0/i__carry_n_1 ,\lockrq_bpcc0_inferred__0/i__carry_n_2 ,\lockrq_bpcc0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lockrq_bpcc0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\debug_counters.cyclecnt_r_reg[11] ));
  CARRY4 \lockrq_bpcc0_inferred__0/i__carry__0 
       (.CI(\lockrq_bpcc0_inferred__0/i__carry_n_0 ),
        .CO({\lockrq_bpcc0_inferred__0/i__carry__0_n_0 ,\lockrq_bpcc0_inferred__0/i__carry__0_n_1 ,\lockrq_bpcc0_inferred__0/i__carry__0_n_2 ,\lockrq_bpcc0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lockrq_bpcc0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\debug_counters.cyclecnt_r_reg[21] ));
  CARRY4 \lockrq_bpcc0_inferred__0/i__carry__1 
       (.CI(\lockrq_bpcc0_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_lockrq_bpcc0_inferred__0/i__carry__1_CO_UNCONNECTED [3],CO,\lockrq_bpcc0_inferred__0/i__carry__1_n_2 ,\lockrq_bpcc0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lockrq_bpcc0_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1__0_n_0,\debug_counters.cyclecnt_r_reg[28] }));
  LUT6 #(
    .INIT(64'h000D00FF000D0000)) 
    lockrq_bpcc_i_1
       (.I0(\dout_reg[4] [0]),
        .I1(CO),
        .I2(\dout_reg[1] ),
        .I3(tta_continue),
        .I4(\dout_reg[2]_0 ),
        .I5(bp_hit[0]),
        .O(lockrq_bpcc_i_1_n_0));
  FDCE lockrq_bpcc_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(lockrq_bpcc_i_1_n_0),
        .Q(bp_hit[0]));
  CARRY4 lockrq_bppc2_carry
       (.CI(1'b0),
        .CO({lockrq_bppc2_carry_n_0,lockrq_bppc2_carry_n_1,lockrq_bppc2_carry_n_2,lockrq_bppc2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_lockrq_bppc2_carry_O_UNCONNECTED[3:0]),
        .S(\dout_reg[11] ));
  CARRY4 lockrq_bppc2_carry__0
       (.CI(lockrq_bppc2_carry_n_0),
        .CO({NLW_lockrq_bppc2_carry__0_CO_UNCONNECTED[3:1],lockrq_bppc2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_lockrq_bppc2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\dout_reg[13] }));
  CARRY4 \lockrq_bppc2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\lockrq_bppc2_inferred__0/i__carry_n_0 ,\lockrq_bppc2_inferred__0/i__carry_n_1 ,\lockrq_bppc2_inferred__0/i__carry_n_2 ,\lockrq_bppc2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lockrq_bppc2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\dout_reg[11]_0 ));
  CARRY4 \lockrq_bppc2_inferred__0/i__carry__0 
       (.CI(\lockrq_bppc2_inferred__0/i__carry_n_0 ),
        .CO({\NLW_lockrq_bppc2_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],lockrq_bppc21_out}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lockrq_bppc2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\dout_reg[13]_0 }));
  LUT6 #(
    .INIT(64'h5555555540000000)) 
    \lockrq_bppc[0]_i_1 
       (.I0(tta_continue),
        .I1(lockrq_bppc2),
        .I2(\dout_reg[4] [1]),
        .I3(lockrq_wait_reg_n_0),
        .I4(a_rdata_valid_r_reg),
        .I5(bp_hit[1]),
        .O(\lockrq_bppc[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555540000000)) 
    \lockrq_bppc[1]_i_1 
       (.I0(tta_continue),
        .I1(lockrq_bppc21_out),
        .I2(\dout_reg[4] [2]),
        .I3(lockrq_wait_reg_n_0),
        .I4(a_rdata_valid_r_reg),
        .I5(bp_hit[2]),
        .O(\lockrq_bppc[1]_i_1_n_0 ));
  FDCE \lockrq_bppc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(\lockrq_bppc[0]_i_1_n_0 ),
        .Q(bp_hit[1]));
  FDCE \lockrq_bppc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(\lockrq_bppc[1]_i_1_n_0 ),
        .Q(bp_hit[2]));
  LUT3 #(
    .INIT(8'h54)) 
    lockrq_forcebp_i_1
       (.I0(tta_continue),
        .I1(tta_forcebreak),
        .I2(bp_hit[3]),
        .O(lockrq_forcebp_i_1_n_0));
  FDCE lockrq_forcebp_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(lockrq_forcebp_i_1_n_0),
        .Q(bp_hit[3]));
  LUT5 #(
    .INIT(32'h01555400)) 
    lockrq_wait_i_1
       (.I0(tta_continue),
        .I1(\dout_reg[4] [2]),
        .I2(\dout_reg[4] [1]),
        .I3(a_rdata_valid_r_reg),
        .I4(lockrq_wait_reg_n_0),
        .O(lockrq_wait_i_1_n_0));
  FDCE lockrq_wait_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(lockrq_wait_i_1_n_0),
        .Q(lockrq_wait_reg_n_0));
  CARRY4 minusOp__0_carry
       (.CI(1'b0),
        .CO({minusOp__0_carry_n_0,minusOp__0_carry_n_1,minusOp__0_carry_n_2,minusOp__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(minusOp[3:0]),
        .S(\dout_reg[2] ));
  CARRY4 minusOp__0_carry__0
       (.CI(minusOp__0_carry_n_0),
        .CO({minusOp__0_carry__0_n_0,minusOp__0_carry__0_n_1,minusOp__0_carry__0_n_2,minusOp__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\dout_reg[6] ),
        .O(minusOp[7:4]),
        .S(\dout_reg[6]_0 ));
  CARRY4 minusOp__0_carry__1
       (.CI(minusOp__0_carry__0_n_0),
        .CO({minusOp__0_carry__1_n_0,minusOp__0_carry__1_n_1,minusOp__0_carry__1_n_2,minusOp__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\dout_reg[10] ),
        .O(minusOp[11:8]),
        .S(\dout_reg[10]_0 ));
  CARRY4 minusOp__0_carry__2
       (.CI(minusOp__0_carry__1_n_0),
        .CO({minusOp__0_carry__2_n_0,minusOp__0_carry__2_n_1,minusOp__0_carry__2_n_2,minusOp__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\dout_reg[14] ),
        .O(minusOp[15:12]),
        .S(\dout_reg[14]_0 ));
  CARRY4 minusOp__0_carry__3
       (.CI(minusOp__0_carry__2_n_0),
        .CO({minusOp__0_carry__3_n_0,minusOp__0_carry__3_n_1,minusOp__0_carry__3_n_2,minusOp__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\dout_reg[18] ),
        .O(minusOp[19:16]),
        .S(\dout_reg[18]_0 ));
  CARRY4 minusOp__0_carry__4
       (.CI(minusOp__0_carry__3_n_0),
        .CO({minusOp__0_carry__4_n_0,minusOp__0_carry__4_n_1,minusOp__0_carry__4_n_2,minusOp__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\dout_reg[22] ),
        .O(minusOp[23:20]),
        .S(\dout_reg[22]_0 ));
  CARRY4 minusOp__0_carry__5
       (.CI(minusOp__0_carry__4_n_0),
        .CO({minusOp__0_carry__5_n_0,minusOp__0_carry__5_n_1,minusOp__0_carry__5_n_2,minusOp__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\dout_reg[26] ),
        .O(minusOp[27:24]),
        .S(\dout_reg[26]_0 ));
  CARRY4 minusOp__0_carry__6
       (.CI(minusOp__0_carry__5_n_0),
        .CO({NLW_minusOp__0_carry__6_CO_UNCONNECTED[3],minusOp__0_carry__6_n_1,minusOp__0_carry__6_n_2,minusOp__0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\dout_reg[29] }),
        .O(minusOp[31:28]),
        .S(\dout_reg[30] ));
  FDCE \pc_next_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[0]),
        .Q(Q[0]));
  FDCE \pc_next_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[10]),
        .Q(Q[10]));
  FDCE \pc_next_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[11]),
        .Q(Q[11]));
  FDCE \pc_next_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[12]),
        .Q(Q[12]));
  FDCE \pc_next_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[13]),
        .Q(Q[13]));
  FDCE \pc_next_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[1]),
        .Q(Q[1]));
  FDCE \pc_next_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[2]),
        .Q(Q[2]));
  FDCE \pc_next_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[3]),
        .Q(Q[3]));
  FDCE \pc_next_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[4]),
        .Q(Q[4]));
  FDCE \pc_next_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[5]),
        .Q(Q[5]));
  FDCE \pc_next_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[6]),
        .Q(Q[6]));
  FDCE \pc_next_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[7]),
        .Q(Q[7]));
  FDCE \pc_next_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[8]),
        .Q(Q[8]));
  FDCE \pc_next_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_gcu_pc_load_reg_reg[9]),
        .Q(Q[9]));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(core_db_cyclecnt_wire[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[3:0]),
        .S(core_db_cyclecnt_wire[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S(core_db_cyclecnt_wire[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S(core_db_cyclecnt_wire[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[15:12]),
        .S(core_db_cyclecnt_wire[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[19:16]),
        .S(core_db_cyclecnt_wire[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[23:20]),
        .S(core_db_cyclecnt_wire[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[27:24]),
        .S(core_db_cyclecnt_wire[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({NLW_plusOp_carry__6_CO_UNCONNECTED[3:2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp[30:28]}),
        .S({1'b0,core_db_cyclecnt_wire[31:29]}));
  FDCE \stepn_target_reg[0] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[0]),
        .Q(lockrq_bpcc_reg_1[0]));
  FDCE \stepn_target_reg[10] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[10]),
        .Q(lockrq_bpcc_reg_1[10]));
  FDCE \stepn_target_reg[11] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[11]),
        .Q(lockrq_bpcc_reg_1[11]));
  FDCE \stepn_target_reg[12] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[12]),
        .Q(lockrq_bpcc_reg_1[12]));
  FDCE \stepn_target_reg[13] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[13]),
        .Q(lockrq_bpcc_reg_1[13]));
  FDCE \stepn_target_reg[14] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[14]),
        .Q(lockrq_bpcc_reg_1[14]));
  FDCE \stepn_target_reg[15] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[15]),
        .Q(lockrq_bpcc_reg_1[15]));
  FDCE \stepn_target_reg[16] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[16]),
        .Q(lockrq_bpcc_reg_1[16]));
  FDCE \stepn_target_reg[17] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[17]),
        .Q(lockrq_bpcc_reg_1[17]));
  FDCE \stepn_target_reg[18] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[18]),
        .Q(lockrq_bpcc_reg_1[18]));
  FDCE \stepn_target_reg[19] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[19]),
        .Q(lockrq_bpcc_reg_1[19]));
  FDCE \stepn_target_reg[1] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[1]),
        .Q(lockrq_bpcc_reg_1[1]));
  FDCE \stepn_target_reg[20] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[20]),
        .Q(lockrq_bpcc_reg_1[20]));
  FDCE \stepn_target_reg[21] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[21]),
        .Q(lockrq_bpcc_reg_1[21]));
  FDCE \stepn_target_reg[22] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[22]),
        .Q(lockrq_bpcc_reg_1[22]));
  FDCE \stepn_target_reg[23] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[23]),
        .Q(lockrq_bpcc_reg_1[23]));
  FDCE \stepn_target_reg[24] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[24]),
        .Q(lockrq_bpcc_reg_1[24]));
  FDCE \stepn_target_reg[25] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[25]),
        .Q(lockrq_bpcc_reg_1[25]));
  FDCE \stepn_target_reg[26] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[26]),
        .Q(lockrq_bpcc_reg_1[26]));
  FDCE \stepn_target_reg[27] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[27]),
        .Q(lockrq_bpcc_reg_1[27]));
  FDCE \stepn_target_reg[28] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[28]),
        .Q(lockrq_bpcc_reg_1[28]));
  FDCE \stepn_target_reg[29] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[29]),
        .Q(lockrq_bpcc_reg_1[29]));
  FDCE \stepn_target_reg[2] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[2]),
        .Q(lockrq_bpcc_reg_1[2]));
  FDCE \stepn_target_reg[30] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[30]),
        .Q(stepn_target[30]));
  FDCE \stepn_target_reg[31] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[31]),
        .Q(stepn_target[31]));
  FDCE \stepn_target_reg[3] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[3]),
        .Q(lockrq_bpcc_reg_1[3]));
  FDCE \stepn_target_reg[4] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[4]),
        .Q(lockrq_bpcc_reg_1[4]));
  FDCE \stepn_target_reg[5] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[5]),
        .Q(lockrq_bpcc_reg_1[5]));
  FDCE \stepn_target_reg[6] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[6]),
        .Q(lockrq_bpcc_reg_1[6]));
  FDCE \stepn_target_reg[7] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[7]),
        .Q(lockrq_bpcc_reg_1[7]));
  FDCE \stepn_target_reg[8] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[8]),
        .Q(lockrq_bpcc_reg_1[8]));
  FDCE \stepn_target_reg[9] 
       (.C(clk),
        .CE(tta_continue),
        .CLR(rstx),
        .D(minusOp[9]),
        .Q(lockrq_bpcc_reg_1[9]));
endmodule

(* ORIG_REF_NAME = "debugger" *) 
module toplevel_tta_core_toplevel_0_0_debugger
   (SR,
    tta_reset,
    tta_reset_regval,
    ctrl_rvalid,
    \dout_if_reg_reg[0] ,
    \dout_if_reg_reg[11] ,
    \dout_if_reg_reg[3] ,
    \stepn_target_reg[31] ,
    \B1_src_sel_reg_reg[0] ,
    mem_en_lock_r0,
    lockcnt_r,
    \s_axi_rdata_r_reg[0] ,
    \s_axi_rdata_r_reg[1] ,
    \s_axi_rdata_r_reg[2] ,
    \s_axi_rdata_r_reg[3] ,
    \s_axi_rdata_r_reg[4] ,
    \s_axi_rdata_r_reg[5] ,
    \s_axi_rdata_r_reg[6] ,
    \s_axi_rdata_r_reg[7] ,
    \s_axi_rdata_r_reg[8] ,
    \s_axi_rdata_r_reg[9] ,
    \s_axi_rdata_r_reg[10] ,
    \s_axi_rdata_r_reg[11] ,
    \s_axi_rdata_r_reg[12] ,
    \s_axi_rdata_r_reg[13] ,
    \s_axi_rdata_r_reg[14] ,
    \s_axi_rdata_r_reg[15] ,
    \s_axi_rdata_r_reg[16] ,
    \s_axi_rdata_r_reg[17] ,
    \s_axi_rdata_r_reg[18] ,
    \s_axi_rdata_r_reg[19] ,
    \s_axi_rdata_r_reg[20] ,
    \s_axi_rdata_r_reg[21] ,
    \s_axi_rdata_r_reg[22] ,
    \s_axi_rdata_r_reg[23] ,
    \s_axi_rdata_r_reg[24] ,
    \s_axi_rdata_r_reg[25] ,
    \s_axi_rdata_r_reg[26] ,
    \s_axi_rdata_r_reg[27] ,
    \s_axi_rdata_r_reg[28] ,
    \s_axi_rdata_r_reg[29] ,
    \s_axi_rdata_r_reg[30] ,
    \s_axi_rdata_r_reg[31] ,
    \dout_if_reg_reg[1] ,
    \pc_update_generate_0.pc_reg_reg[13] ,
    \dout_if_reg_reg[25] ,
    \dout_if_reg_reg[12] ,
    \dout_if_reg_reg[4] ,
    \dout_if_reg_reg[3]_0 ,
    \dout_if_reg_reg[30] ,
    \dout_if_reg_reg[27] ,
    \dout_if_reg_reg[24] ,
    \dout_if_reg_reg[22] ,
    \dout_if_reg_reg[19] ,
    \dout_if_reg_reg[16] ,
    \dout_if_reg_reg[15] ,
    \dout_if_reg_reg[14] ,
    \dout_if_reg_reg[17] ,
    \dout_if_reg_reg[18] ,
    \dout_if_reg_reg[20] ,
    \dout_if_reg_reg[21] ,
    \dout_if_reg_reg[23] ,
    \dout_if_reg_reg[26] ,
    \dout_if_reg_reg[29] ,
    \dout_if_reg_reg[31] ,
    \dout_if_reg_reg[13] ,
    \dout_if_reg_reg[31]_0 ,
    tta_accel_0_core_db_lockrq_wire,
    \dout_if_reg_reg[10] ,
    \dout_if_reg_reg[13]_0 ,
    \dout_if_reg_reg[10]_0 ,
    \dout_if_reg_reg[11]_0 ,
    \dout_if_reg_reg[9] ,
    \dout_if_reg_reg[9]_0 ,
    \dout_if_reg_reg[8] ,
    \dout_if_reg_reg[8]_0 ,
    \dout_if_reg_reg[6] ,
    \dout_if_reg_reg[6]_0 ,
    \dout_if_reg_reg[5] ,
    \dout_if_reg_reg[5]_0 ,
    \dout_if_reg_reg[4]_0 ,
    \dout_if_reg_reg[2] ,
    \dout_if_reg_reg[2]_0 ,
    \dout_if_reg_reg[0]_0 ,
    \dout_if_reg_reg[31]_1 ,
    \dout_if_reg_reg[28] ,
    \dout_if_reg_reg[28]_0 ,
    lockrq_bpcc_reg,
    \adata_r_reg[1] ,
    clk,
    \adata_r_reg[2] ,
    core_db_cyclecnt_wire,
    S,
    \debug_counters.cyclecnt_r_reg[21] ,
    \debug_counters.cyclecnt_r_reg[28] ,
    \adata_r_reg[0] ,
    awren_r_reg,
    Q,
    \aaddr_r_reg[2]_rep ,
    \aaddr_r_reg[1] ,
    rstx,
    p_0_in,
    \aaddr_r_reg[15] ,
    \aaddr_r_reg[16] ,
    \aaddr_r_reg[15]_0 ,
    \aaddr_r_reg[15]_1 ,
    \aaddr_r_reg[15]_2 ,
    \aaddr_r_reg[15]_3 ,
    \aaddr_r_reg[15]_4 ,
    \aaddr_r_reg[15]_5 ,
    \aaddr_r_reg[15]_6 ,
    \aaddr_r_reg[15]_7 ,
    \aaddr_r_reg[15]_8 ,
    \aaddr_r_reg[15]_9 ,
    \aaddr_r_reg[15]_10 ,
    \aaddr_r_reg[15]_11 ,
    \aaddr_r_reg[15]_12 ,
    \aaddr_r_reg[15]_13 ,
    \aaddr_r_reg[15]_14 ,
    \aaddr_r_reg[15]_15 ,
    \aaddr_r_reg[15]_16 ,
    \aaddr_r_reg[15]_17 ,
    \aaddr_r_reg[15]_18 ,
    \aaddr_r_reg[15]_19 ,
    \aaddr_r_reg[15]_20 ,
    \aaddr_r_reg[15]_21 ,
    \aaddr_r_reg[15]_22 ,
    \aaddr_r_reg[15]_23 ,
    \aaddr_r_reg[15]_24 ,
    \aaddr_r_reg[15]_25 ,
    \aaddr_r_reg[15]_26 ,
    \aaddr_r_reg[15]_27 ,
    \aaddr_r_reg[15]_28 ,
    \aaddr_r_reg[15]_29 ,
    \aaddr_r_reg[15]_30 ,
    \aaddr_r_reg[1]_0 ,
    \aaddr_r_reg[2]_rep_0 ,
    \aaddr_r_reg[7] ,
    a_rdata_valid_r_reg,
    D,
    E,
    \adata_r_reg[31] ,
    \aaddr_r_reg[8] ,
    \aaddr_r_reg[0] ,
    \aaddr_r_reg[1]_1 ,
    p_2_in,
    \simm_B1_reg_reg[31] ,
    \aaddr_r_reg[8]_0 ,
    core_db_lockcnt_wire,
    \aaddr_r_reg[7]_0 ,
    fu_gcu_pc_load_reg_reg);
  output [0:0]SR;
  output tta_reset;
  output tta_reset_regval;
  output ctrl_rvalid;
  output \dout_if_reg_reg[0] ;
  output [7:0]\dout_if_reg_reg[11] ;
  output \dout_if_reg_reg[3] ;
  output [4:0]\stepn_target_reg[31] ;
  output \B1_src_sel_reg_reg[0] ;
  output mem_en_lock_r0;
  output lockcnt_r;
  output \s_axi_rdata_r_reg[0] ;
  output \s_axi_rdata_r_reg[1] ;
  output \s_axi_rdata_r_reg[2] ;
  output \s_axi_rdata_r_reg[3] ;
  output \s_axi_rdata_r_reg[4] ;
  output \s_axi_rdata_r_reg[5] ;
  output \s_axi_rdata_r_reg[6] ;
  output \s_axi_rdata_r_reg[7] ;
  output \s_axi_rdata_r_reg[8] ;
  output \s_axi_rdata_r_reg[9] ;
  output \s_axi_rdata_r_reg[10] ;
  output \s_axi_rdata_r_reg[11] ;
  output \s_axi_rdata_r_reg[12] ;
  output \s_axi_rdata_r_reg[13] ;
  output \s_axi_rdata_r_reg[14] ;
  output \s_axi_rdata_r_reg[15] ;
  output \s_axi_rdata_r_reg[16] ;
  output \s_axi_rdata_r_reg[17] ;
  output \s_axi_rdata_r_reg[18] ;
  output \s_axi_rdata_r_reg[19] ;
  output \s_axi_rdata_r_reg[20] ;
  output \s_axi_rdata_r_reg[21] ;
  output \s_axi_rdata_r_reg[22] ;
  output \s_axi_rdata_r_reg[23] ;
  output \s_axi_rdata_r_reg[24] ;
  output \s_axi_rdata_r_reg[25] ;
  output \s_axi_rdata_r_reg[26] ;
  output \s_axi_rdata_r_reg[27] ;
  output \s_axi_rdata_r_reg[28] ;
  output \s_axi_rdata_r_reg[29] ;
  output \s_axi_rdata_r_reg[30] ;
  output \s_axi_rdata_r_reg[31] ;
  output \dout_if_reg_reg[1] ;
  output [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  output \dout_if_reg_reg[25] ;
  output \dout_if_reg_reg[12] ;
  output \dout_if_reg_reg[4] ;
  output \dout_if_reg_reg[3]_0 ;
  output \dout_if_reg_reg[30] ;
  output \dout_if_reg_reg[27] ;
  output \dout_if_reg_reg[24] ;
  output \dout_if_reg_reg[22] ;
  output \dout_if_reg_reg[19] ;
  output \dout_if_reg_reg[16] ;
  output \dout_if_reg_reg[15] ;
  output \dout_if_reg_reg[14] ;
  output \dout_if_reg_reg[17] ;
  output \dout_if_reg_reg[18] ;
  output \dout_if_reg_reg[20] ;
  output \dout_if_reg_reg[21] ;
  output \dout_if_reg_reg[23] ;
  output \dout_if_reg_reg[26] ;
  output \dout_if_reg_reg[29] ;
  output \dout_if_reg_reg[31] ;
  output \dout_if_reg_reg[13] ;
  output [19:0]\dout_if_reg_reg[31]_0 ;
  output tta_accel_0_core_db_lockrq_wire;
  output \dout_if_reg_reg[10] ;
  output [4:0]\dout_if_reg_reg[13]_0 ;
  output \dout_if_reg_reg[10]_0 ;
  output [1:0]\dout_if_reg_reg[11]_0 ;
  output \dout_if_reg_reg[9] ;
  output \dout_if_reg_reg[9]_0 ;
  output \dout_if_reg_reg[8] ;
  output \dout_if_reg_reg[8]_0 ;
  output \dout_if_reg_reg[6] ;
  output \dout_if_reg_reg[6]_0 ;
  output \dout_if_reg_reg[5] ;
  output \dout_if_reg_reg[5]_0 ;
  output \dout_if_reg_reg[4]_0 ;
  output \dout_if_reg_reg[2] ;
  output \dout_if_reg_reg[2]_0 ;
  output \dout_if_reg_reg[0]_0 ;
  output [20:0]\dout_if_reg_reg[31]_1 ;
  output [9:0]\dout_if_reg_reg[28] ;
  output [9:0]\dout_if_reg_reg[28]_0 ;
  output [29:0]lockrq_bpcc_reg;
  input \adata_r_reg[1] ;
  input clk;
  input \adata_r_reg[2] ;
  input [63:0]core_db_cyclecnt_wire;
  input [3:0]S;
  input [3:0]\debug_counters.cyclecnt_r_reg[21] ;
  input [1:0]\debug_counters.cyclecnt_r_reg[28] ;
  input \adata_r_reg[0] ;
  input awren_r_reg;
  input [7:0]Q;
  input \aaddr_r_reg[2]_rep ;
  input \aaddr_r_reg[1] ;
  input rstx;
  input p_0_in;
  input \aaddr_r_reg[15] ;
  input \aaddr_r_reg[16] ;
  input \aaddr_r_reg[15]_0 ;
  input \aaddr_r_reg[15]_1 ;
  input \aaddr_r_reg[15]_2 ;
  input \aaddr_r_reg[15]_3 ;
  input \aaddr_r_reg[15]_4 ;
  input \aaddr_r_reg[15]_5 ;
  input \aaddr_r_reg[15]_6 ;
  input \aaddr_r_reg[15]_7 ;
  input \aaddr_r_reg[15]_8 ;
  input \aaddr_r_reg[15]_9 ;
  input \aaddr_r_reg[15]_10 ;
  input \aaddr_r_reg[15]_11 ;
  input \aaddr_r_reg[15]_12 ;
  input \aaddr_r_reg[15]_13 ;
  input \aaddr_r_reg[15]_14 ;
  input \aaddr_r_reg[15]_15 ;
  input \aaddr_r_reg[15]_16 ;
  input \aaddr_r_reg[15]_17 ;
  input \aaddr_r_reg[15]_18 ;
  input \aaddr_r_reg[15]_19 ;
  input \aaddr_r_reg[15]_20 ;
  input \aaddr_r_reg[15]_21 ;
  input \aaddr_r_reg[15]_22 ;
  input \aaddr_r_reg[15]_23 ;
  input \aaddr_r_reg[15]_24 ;
  input \aaddr_r_reg[15]_25 ;
  input \aaddr_r_reg[15]_26 ;
  input \aaddr_r_reg[15]_27 ;
  input \aaddr_r_reg[15]_28 ;
  input \aaddr_r_reg[15]_29 ;
  input \aaddr_r_reg[15]_30 ;
  input \aaddr_r_reg[1]_0 ;
  input \aaddr_r_reg[2]_rep_0 ;
  input \aaddr_r_reg[7] ;
  input a_rdata_valid_r_reg;
  input [13:0]D;
  input [0:0]E;
  input [31:0]\adata_r_reg[31] ;
  input [0:0]\aaddr_r_reg[8] ;
  input [0:0]\aaddr_r_reg[0] ;
  input [0:0]\aaddr_r_reg[1]_1 ;
  input p_2_in;
  input [31:0]\simm_B1_reg_reg[31] ;
  input [0:0]\aaddr_r_reg[8]_0 ;
  input [63:0]core_db_lockcnt_wire;
  input [31:0]\aaddr_r_reg[7]_0 ;
  input [13:0]fu_gcu_pc_load_reg_reg;

  wire \B1_src_sel_reg_reg[0] ;
  wire [13:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire a_rdata_valid_r_reg;
  wire [0:0]\aaddr_r_reg[0] ;
  wire \aaddr_r_reg[15] ;
  wire \aaddr_r_reg[15]_0 ;
  wire \aaddr_r_reg[15]_1 ;
  wire \aaddr_r_reg[15]_10 ;
  wire \aaddr_r_reg[15]_11 ;
  wire \aaddr_r_reg[15]_12 ;
  wire \aaddr_r_reg[15]_13 ;
  wire \aaddr_r_reg[15]_14 ;
  wire \aaddr_r_reg[15]_15 ;
  wire \aaddr_r_reg[15]_16 ;
  wire \aaddr_r_reg[15]_17 ;
  wire \aaddr_r_reg[15]_18 ;
  wire \aaddr_r_reg[15]_19 ;
  wire \aaddr_r_reg[15]_2 ;
  wire \aaddr_r_reg[15]_20 ;
  wire \aaddr_r_reg[15]_21 ;
  wire \aaddr_r_reg[15]_22 ;
  wire \aaddr_r_reg[15]_23 ;
  wire \aaddr_r_reg[15]_24 ;
  wire \aaddr_r_reg[15]_25 ;
  wire \aaddr_r_reg[15]_26 ;
  wire \aaddr_r_reg[15]_27 ;
  wire \aaddr_r_reg[15]_28 ;
  wire \aaddr_r_reg[15]_29 ;
  wire \aaddr_r_reg[15]_3 ;
  wire \aaddr_r_reg[15]_30 ;
  wire \aaddr_r_reg[15]_4 ;
  wire \aaddr_r_reg[15]_5 ;
  wire \aaddr_r_reg[15]_6 ;
  wire \aaddr_r_reg[15]_7 ;
  wire \aaddr_r_reg[15]_8 ;
  wire \aaddr_r_reg[15]_9 ;
  wire \aaddr_r_reg[16] ;
  wire \aaddr_r_reg[1] ;
  wire \aaddr_r_reg[1]_0 ;
  wire [0:0]\aaddr_r_reg[1]_1 ;
  wire \aaddr_r_reg[2]_rep ;
  wire \aaddr_r_reg[2]_rep_0 ;
  wire \aaddr_r_reg[7] ;
  wire [31:0]\aaddr_r_reg[7]_0 ;
  wire [0:0]\aaddr_r_reg[8] ;
  wire [0:0]\aaddr_r_reg[8]_0 ;
  wire \adata_r_reg[0] ;
  wire \adata_r_reg[1] ;
  wire \adata_r_reg[2] ;
  wire [31:0]\adata_r_reg[31] ;
  wire awren_r_reg;
  wire [0:0]bp0_type;
  wire [2:1]bp_ena;
  wire [3:0]bp_hit;
  wire clk;
  wire [63:0]core_db_cyclecnt_wire;
  wire [63:0]core_db_lockcnt_wire;
  wire ctrl_rvalid;
  wire dbregbank_1_n_0;
  wire dbregbank_1_n_109;
  wire dbregbank_1_n_11;
  wire dbregbank_1_n_110;
  wire dbregbank_1_n_111;
  wire dbregbank_1_n_112;
  wire dbregbank_1_n_113;
  wire dbregbank_1_n_114;
  wire dbregbank_1_n_115;
  wire dbregbank_1_n_116;
  wire dbregbank_1_n_117;
  wire dbregbank_1_n_118;
  wire dbregbank_1_n_119;
  wire dbregbank_1_n_12;
  wire dbregbank_1_n_120;
  wire dbregbank_1_n_121;
  wire dbregbank_1_n_122;
  wire dbregbank_1_n_123;
  wire dbregbank_1_n_129;
  wire dbregbank_1_n_13;
  wire dbregbank_1_n_130;
  wire dbregbank_1_n_131;
  wire dbregbank_1_n_132;
  wire dbregbank_1_n_133;
  wire dbregbank_1_n_134;
  wire dbregbank_1_n_135;
  wire dbregbank_1_n_136;
  wire dbregbank_1_n_137;
  wire dbregbank_1_n_138;
  wire dbregbank_1_n_139;
  wire dbregbank_1_n_14;
  wire dbregbank_1_n_140;
  wire dbregbank_1_n_141;
  wire dbregbank_1_n_142;
  wire dbregbank_1_n_143;
  wire dbregbank_1_n_144;
  wire dbregbank_1_n_145;
  wire dbregbank_1_n_146;
  wire dbregbank_1_n_147;
  wire dbregbank_1_n_148;
  wire dbregbank_1_n_149;
  wire dbregbank_1_n_150;
  wire dbregbank_1_n_151;
  wire dbregbank_1_n_152;
  wire dbregbank_1_n_153;
  wire dbregbank_1_n_154;
  wire dbregbank_1_n_155;
  wire dbregbank_1_n_164;
  wire dbregbank_1_n_165;
  wire dbregbank_1_n_166;
  wire dbregbank_1_n_167;
  wire dbregbank_1_n_168;
  wire dbregbank_1_n_169;
  wire dbregbank_1_n_184;
  wire dbregbank_1_n_185;
  wire dbregbank_1_n_186;
  wire dbregbank_1_n_187;
  wire dbregbank_1_n_188;
  wire dbregbank_1_n_189;
  wire dbregbank_1_n_190;
  wire dbregbank_1_n_191;
  wire dbregbank_1_n_192;
  wire dbregbank_1_n_193;
  wire dbregbank_1_n_194;
  wire dbregbank_1_n_195;
  wire dbregbank_1_n_196;
  wire dbregbank_1_n_197;
  wire dbregbank_1_n_198;
  wire dbregbank_1_n_199;
  wire dbregbank_1_n_2;
  wire dbregbank_1_n_200;
  wire dbregbank_1_n_201;
  wire dbregbank_1_n_202;
  wire dbregbank_1_n_203;
  wire dbregbank_1_n_204;
  wire dbregbank_1_n_205;
  wire dbregbank_1_n_206;
  wire dbregbank_1_n_207;
  wire dbregbank_1_n_208;
  wire dbregbank_1_n_209;
  wire dbregbank_1_n_210;
  wire dbregbank_1_n_211;
  wire dbregbank_1_n_83;
  wire dbregbank_1_n_84;
  wire dbregbank_1_n_85;
  wire dbregbank_1_n_86;
  wire dbregbank_1_n_87;
  wire dbregbank_1_n_88;
  wire [3:0]\debug_counters.cyclecnt_r_reg[21] ;
  wire [1:0]\debug_counters.cyclecnt_r_reg[28] ;
  wire \dout_if_reg_reg[0] ;
  wire \dout_if_reg_reg[0]_0 ;
  wire \dout_if_reg_reg[10] ;
  wire \dout_if_reg_reg[10]_0 ;
  wire [7:0]\dout_if_reg_reg[11] ;
  wire [1:0]\dout_if_reg_reg[11]_0 ;
  wire \dout_if_reg_reg[12] ;
  wire \dout_if_reg_reg[13] ;
  wire [4:0]\dout_if_reg_reg[13]_0 ;
  wire \dout_if_reg_reg[14] ;
  wire \dout_if_reg_reg[15] ;
  wire \dout_if_reg_reg[16] ;
  wire \dout_if_reg_reg[17] ;
  wire \dout_if_reg_reg[18] ;
  wire \dout_if_reg_reg[19] ;
  wire \dout_if_reg_reg[1] ;
  wire \dout_if_reg_reg[20] ;
  wire \dout_if_reg_reg[21] ;
  wire \dout_if_reg_reg[22] ;
  wire \dout_if_reg_reg[23] ;
  wire \dout_if_reg_reg[24] ;
  wire \dout_if_reg_reg[25] ;
  wire \dout_if_reg_reg[26] ;
  wire \dout_if_reg_reg[27] ;
  wire [9:0]\dout_if_reg_reg[28] ;
  wire [9:0]\dout_if_reg_reg[28]_0 ;
  wire \dout_if_reg_reg[29] ;
  wire \dout_if_reg_reg[2] ;
  wire \dout_if_reg_reg[2]_0 ;
  wire \dout_if_reg_reg[30] ;
  wire \dout_if_reg_reg[31] ;
  wire [19:0]\dout_if_reg_reg[31]_0 ;
  wire [20:0]\dout_if_reg_reg[31]_1 ;
  wire \dout_if_reg_reg[3] ;
  wire \dout_if_reg_reg[3]_0 ;
  wire \dout_if_reg_reg[4] ;
  wire \dout_if_reg_reg[4]_0 ;
  wire \dout_if_reg_reg[5] ;
  wire \dout_if_reg_reg[5]_0 ;
  wire \dout_if_reg_reg[6] ;
  wire \dout_if_reg_reg[6]_0 ;
  wire \dout_if_reg_reg[8] ;
  wire \dout_if_reg_reg[8]_0 ;
  wire \dout_if_reg_reg[9] ;
  wire \dout_if_reg_reg[9]_0 ;
  wire [13:0]fu_gcu_pc_load_reg_reg;
  wire lockcnt_r;
  wire lockrq_bpcc0;
  wire lockrq_bpcc00_out;
  wire [29:0]lockrq_bpcc_reg;
  wire mem_en_lock_r0;
  wire p_0_in;
  wire p_2_in;
  wire [13:0]pc_next_r;
  wire [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  wire [31:1]plusOp;
  wire rstx;
  wire \s_axi_rdata_r_reg[0] ;
  wire \s_axi_rdata_r_reg[10] ;
  wire \s_axi_rdata_r_reg[11] ;
  wire \s_axi_rdata_r_reg[12] ;
  wire \s_axi_rdata_r_reg[13] ;
  wire \s_axi_rdata_r_reg[14] ;
  wire \s_axi_rdata_r_reg[15] ;
  wire \s_axi_rdata_r_reg[16] ;
  wire \s_axi_rdata_r_reg[17] ;
  wire \s_axi_rdata_r_reg[18] ;
  wire \s_axi_rdata_r_reg[19] ;
  wire \s_axi_rdata_r_reg[1] ;
  wire \s_axi_rdata_r_reg[20] ;
  wire \s_axi_rdata_r_reg[21] ;
  wire \s_axi_rdata_r_reg[22] ;
  wire \s_axi_rdata_r_reg[23] ;
  wire \s_axi_rdata_r_reg[24] ;
  wire \s_axi_rdata_r_reg[25] ;
  wire \s_axi_rdata_r_reg[26] ;
  wire \s_axi_rdata_r_reg[27] ;
  wire \s_axi_rdata_r_reg[28] ;
  wire \s_axi_rdata_r_reg[29] ;
  wire \s_axi_rdata_r_reg[2] ;
  wire \s_axi_rdata_r_reg[30] ;
  wire \s_axi_rdata_r_reg[31] ;
  wire \s_axi_rdata_r_reg[3] ;
  wire \s_axi_rdata_r_reg[4] ;
  wire \s_axi_rdata_r_reg[5] ;
  wire \s_axi_rdata_r_reg[6] ;
  wire \s_axi_rdata_r_reg[7] ;
  wire \s_axi_rdata_r_reg[8] ;
  wire \s_axi_rdata_r_reg[9] ;
  wire [31:0]\simm_B1_reg_reg[31] ;
  wire [4:0]\stepn_target_reg[31] ;
  wire tta_accel_0_core_db_lockrq_wire;
  wire tta_continue;
  wire tta_forcebreak;
  wire tta_reset;
  wire tta_reset_regval;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B1_src_sel_reg[2]_i_5 
       (.I0(rstx),
        .I1(tta_reset),
        .O(\B1_src_sel_reg_reg[0] ));
  toplevel_tta_core_toplevel_0_0_dbregbank dbregbank_1
       (.CO(lockrq_bpcc00_out),
        .D(D),
        .DI({dbregbank_1_n_11,dbregbank_1_n_12,dbregbank_1_n_13,dbregbank_1_n_14}),
        .E(E),
        .Q(Q),
        .S({dbregbank_1_n_85,dbregbank_1_n_86,dbregbank_1_n_87,dbregbank_1_n_88}),
        .a_rdata_valid_r_reg(a_rdata_valid_r_reg),
        .\aaddr_r_reg[0] (\aaddr_r_reg[0] ),
        .\aaddr_r_reg[15] (\aaddr_r_reg[15] ),
        .\aaddr_r_reg[15]_0 (\aaddr_r_reg[15]_0 ),
        .\aaddr_r_reg[15]_1 (\aaddr_r_reg[15]_1 ),
        .\aaddr_r_reg[15]_10 (\aaddr_r_reg[15]_10 ),
        .\aaddr_r_reg[15]_11 (\aaddr_r_reg[15]_11 ),
        .\aaddr_r_reg[15]_12 (\aaddr_r_reg[15]_12 ),
        .\aaddr_r_reg[15]_13 (\aaddr_r_reg[15]_13 ),
        .\aaddr_r_reg[15]_14 (\aaddr_r_reg[15]_14 ),
        .\aaddr_r_reg[15]_15 (\aaddr_r_reg[15]_15 ),
        .\aaddr_r_reg[15]_16 (\aaddr_r_reg[15]_16 ),
        .\aaddr_r_reg[15]_17 (\aaddr_r_reg[15]_17 ),
        .\aaddr_r_reg[15]_18 (\aaddr_r_reg[15]_18 ),
        .\aaddr_r_reg[15]_19 (\aaddr_r_reg[15]_19 ),
        .\aaddr_r_reg[15]_2 (\aaddr_r_reg[15]_2 ),
        .\aaddr_r_reg[15]_20 (\aaddr_r_reg[15]_20 ),
        .\aaddr_r_reg[15]_21 (\aaddr_r_reg[15]_21 ),
        .\aaddr_r_reg[15]_22 (\aaddr_r_reg[15]_22 ),
        .\aaddr_r_reg[15]_23 (\aaddr_r_reg[15]_23 ),
        .\aaddr_r_reg[15]_24 (\aaddr_r_reg[15]_24 ),
        .\aaddr_r_reg[15]_25 (\aaddr_r_reg[15]_25 ),
        .\aaddr_r_reg[15]_26 (\aaddr_r_reg[15]_26 ),
        .\aaddr_r_reg[15]_27 (\aaddr_r_reg[15]_27 ),
        .\aaddr_r_reg[15]_28 (\aaddr_r_reg[15]_28 ),
        .\aaddr_r_reg[15]_29 (\aaddr_r_reg[15]_29 ),
        .\aaddr_r_reg[15]_3 (\aaddr_r_reg[15]_3 ),
        .\aaddr_r_reg[15]_30 (\aaddr_r_reg[15]_30 ),
        .\aaddr_r_reg[15]_4 (\aaddr_r_reg[15]_4 ),
        .\aaddr_r_reg[15]_5 (\aaddr_r_reg[15]_5 ),
        .\aaddr_r_reg[15]_6 (\aaddr_r_reg[15]_6 ),
        .\aaddr_r_reg[15]_7 (\aaddr_r_reg[15]_7 ),
        .\aaddr_r_reg[15]_8 (\aaddr_r_reg[15]_8 ),
        .\aaddr_r_reg[15]_9 (\aaddr_r_reg[15]_9 ),
        .\aaddr_r_reg[16] (\aaddr_r_reg[16] ),
        .\aaddr_r_reg[1] (\aaddr_r_reg[1] ),
        .\aaddr_r_reg[1]_0 (\aaddr_r_reg[1]_0 ),
        .\aaddr_r_reg[1]_1 (\aaddr_r_reg[1]_1 ),
        .\aaddr_r_reg[2]_rep (\aaddr_r_reg[2]_rep ),
        .\aaddr_r_reg[2]_rep_0 (\aaddr_r_reg[2]_rep_0 ),
        .\aaddr_r_reg[7] (\aaddr_r_reg[7] ),
        .\aaddr_r_reg[7]_0 (\aaddr_r_reg[7]_0 ),
        .\aaddr_r_reg[8] (\aaddr_r_reg[8] ),
        .\aaddr_r_reg[8]_0 (\aaddr_r_reg[8]_0 ),
        .\adata_r_reg[0] (\adata_r_reg[0] ),
        .\adata_r_reg[1] (\adata_r_reg[1] ),
        .\adata_r_reg[2] (\adata_r_reg[2] ),
        .\adata_r_reg[31] (\adata_r_reg[31] ),
        .bp_hit(bp_hit),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire),
        .core_db_lockcnt_wire(core_db_lockcnt_wire),
        .\dout_if_reg_reg[0]_0 (\dout_if_reg_reg[0] ),
        .\dout_if_reg_reg[0]_1 (\dout_if_reg_reg[0]_0 ),
        .\dout_if_reg_reg[10]_0 (\dout_if_reg_reg[10] ),
        .\dout_if_reg_reg[10]_1 (\dout_if_reg_reg[10]_0 ),
        .\dout_if_reg_reg[11]_0 ({\dout_if_reg_reg[11]_0 ,bp_ena,bp0_type}),
        .\dout_if_reg_reg[11]_1 (\dout_if_reg_reg[11] ),
        .\dout_if_reg_reg[12]_0 (\dout_if_reg_reg[12] ),
        .\dout_if_reg_reg[13]_0 (\dout_if_reg_reg[13] ),
        .\dout_if_reg_reg[13]_1 (\dout_if_reg_reg[13]_0 ),
        .\dout_if_reg_reg[14]_0 (\dout_if_reg_reg[14] ),
        .\dout_if_reg_reg[15]_0 (\dout_if_reg_reg[15] ),
        .\dout_if_reg_reg[16]_0 (\dout_if_reg_reg[16] ),
        .\dout_if_reg_reg[17]_0 (\dout_if_reg_reg[17] ),
        .\dout_if_reg_reg[18]_0 (\dout_if_reg_reg[18] ),
        .\dout_if_reg_reg[19]_0 (\dout_if_reg_reg[19] ),
        .\dout_if_reg_reg[1]_0 (\dout_if_reg_reg[1] ),
        .\dout_if_reg_reg[20]_0 (\dout_if_reg_reg[20] ),
        .\dout_if_reg_reg[21]_0 (\dout_if_reg_reg[21] ),
        .\dout_if_reg_reg[22]_0 (\dout_if_reg_reg[22] ),
        .\dout_if_reg_reg[23]_0 (\dout_if_reg_reg[23] ),
        .\dout_if_reg_reg[24]_0 (\dout_if_reg_reg[24] ),
        .\dout_if_reg_reg[25]_0 (\dout_if_reg_reg[25] ),
        .\dout_if_reg_reg[26]_0 (\dout_if_reg_reg[26] ),
        .\dout_if_reg_reg[27]_0 (\dout_if_reg_reg[27] ),
        .\dout_if_reg_reg[28]_0 (\dout_if_reg_reg[28] ),
        .\dout_if_reg_reg[28]_1 (\dout_if_reg_reg[28]_0 ),
        .\dout_if_reg_reg[29]_0 (\dout_if_reg_reg[29] ),
        .\dout_if_reg_reg[2]_0 (\dout_if_reg_reg[2] ),
        .\dout_if_reg_reg[2]_1 (\dout_if_reg_reg[2]_0 ),
        .\dout_if_reg_reg[30]_0 (\dout_if_reg_reg[30] ),
        .\dout_if_reg_reg[31]_0 (\dout_if_reg_reg[31] ),
        .\dout_if_reg_reg[31]_1 (\dout_if_reg_reg[31]_0 ),
        .\dout_if_reg_reg[31]_2 (\dout_if_reg_reg[31]_1 ),
        .\dout_if_reg_reg[3]_0 (\dout_if_reg_reg[3] ),
        .\dout_if_reg_reg[3]_1 (\dout_if_reg_reg[3]_0 ),
        .\dout_if_reg_reg[4]_0 (\dout_if_reg_reg[4] ),
        .\dout_if_reg_reg[4]_1 (\dout_if_reg_reg[4]_0 ),
        .\dout_if_reg_reg[5]_0 (\dout_if_reg_reg[5] ),
        .\dout_if_reg_reg[5]_1 (\dout_if_reg_reg[5]_0 ),
        .\dout_if_reg_reg[6]_0 (\dout_if_reg_reg[6] ),
        .\dout_if_reg_reg[6]_1 (\dout_if_reg_reg[6]_0 ),
        .\dout_if_reg_reg[8]_0 (\dout_if_reg_reg[8] ),
        .\dout_if_reg_reg[8]_1 (\dout_if_reg_reg[8]_0 ),
        .\dout_if_reg_reg[9]_0 (\dout_if_reg_reg[9] ),
        .\dout_if_reg_reg[9]_1 (\dout_if_reg_reg[9]_0 ),
        .\dout_reg[0] (SR),
        .\dout_reg[31] (lockrq_bpcc0),
        .lockrq_bpcc_reg(dbregbank_1_n_83),
        .lockrq_bpcc_reg_0(dbregbank_1_n_84),
        .lockrq_bpcc_reg_1({dbregbank_1_n_109,dbregbank_1_n_110,dbregbank_1_n_111,dbregbank_1_n_112}),
        .lockrq_bpcc_reg_2({dbregbank_1_n_113,dbregbank_1_n_114,dbregbank_1_n_115}),
        .\lockrq_bppc_reg[0] ({dbregbank_1_n_152,dbregbank_1_n_153,dbregbank_1_n_154,dbregbank_1_n_155}),
        .\lockrq_bppc_reg[0]_0 (dbregbank_1_n_164),
        .\lockrq_bppc_reg[1] ({dbregbank_1_n_165,dbregbank_1_n_166,dbregbank_1_n_167,dbregbank_1_n_168}),
        .\lockrq_bppc_reg[1]_0 (dbregbank_1_n_169),
        .p_2_in(p_2_in),
        .\pc_next_r_reg[13] (pc_next_r),
        .\pc_update_generate_0.pc_reg_reg[13] (\pc_update_generate_0.pc_reg_reg[13] ),
        .plusOp(plusOp),
        .rstx(rstx),
        .\s_axi_rdata_r_reg[0] (\s_axi_rdata_r_reg[0] ),
        .\s_axi_rdata_r_reg[10] (\s_axi_rdata_r_reg[10] ),
        .\s_axi_rdata_r_reg[11] (\s_axi_rdata_r_reg[11] ),
        .\s_axi_rdata_r_reg[12] (\s_axi_rdata_r_reg[12] ),
        .\s_axi_rdata_r_reg[13] (\s_axi_rdata_r_reg[13] ),
        .\s_axi_rdata_r_reg[14] (\s_axi_rdata_r_reg[14] ),
        .\s_axi_rdata_r_reg[15] (\s_axi_rdata_r_reg[15] ),
        .\s_axi_rdata_r_reg[16] (\s_axi_rdata_r_reg[16] ),
        .\s_axi_rdata_r_reg[17] (\s_axi_rdata_r_reg[17] ),
        .\s_axi_rdata_r_reg[18] (\s_axi_rdata_r_reg[18] ),
        .\s_axi_rdata_r_reg[19] (\s_axi_rdata_r_reg[19] ),
        .\s_axi_rdata_r_reg[1] (\s_axi_rdata_r_reg[1] ),
        .\s_axi_rdata_r_reg[20] (\s_axi_rdata_r_reg[20] ),
        .\s_axi_rdata_r_reg[21] (\s_axi_rdata_r_reg[21] ),
        .\s_axi_rdata_r_reg[22] (\s_axi_rdata_r_reg[22] ),
        .\s_axi_rdata_r_reg[23] (\s_axi_rdata_r_reg[23] ),
        .\s_axi_rdata_r_reg[24] (\s_axi_rdata_r_reg[24] ),
        .\s_axi_rdata_r_reg[25] (\s_axi_rdata_r_reg[25] ),
        .\s_axi_rdata_r_reg[26] (\s_axi_rdata_r_reg[26] ),
        .\s_axi_rdata_r_reg[27] (\s_axi_rdata_r_reg[27] ),
        .\s_axi_rdata_r_reg[28] (\s_axi_rdata_r_reg[28] ),
        .\s_axi_rdata_r_reg[29] (\s_axi_rdata_r_reg[29] ),
        .\s_axi_rdata_r_reg[2] (\s_axi_rdata_r_reg[2] ),
        .\s_axi_rdata_r_reg[30] (\s_axi_rdata_r_reg[30] ),
        .\s_axi_rdata_r_reg[31] (\s_axi_rdata_r_reg[31] ),
        .\s_axi_rdata_r_reg[3] (\s_axi_rdata_r_reg[3] ),
        .\s_axi_rdata_r_reg[4] (\s_axi_rdata_r_reg[4] ),
        .\s_axi_rdata_r_reg[5] (\s_axi_rdata_r_reg[5] ),
        .\s_axi_rdata_r_reg[6] (\s_axi_rdata_r_reg[6] ),
        .\s_axi_rdata_r_reg[7] (\s_axi_rdata_r_reg[7] ),
        .\s_axi_rdata_r_reg[8] (\s_axi_rdata_r_reg[8] ),
        .\s_axi_rdata_r_reg[9] (\s_axi_rdata_r_reg[9] ),
        .\simm_B1_reg_reg[31] (\simm_B1_reg_reg[31] ),
        .\stepn_target_reg[11] ({dbregbank_1_n_120,dbregbank_1_n_121,dbregbank_1_n_122,dbregbank_1_n_123}),
        .\stepn_target_reg[11]_0 ({dbregbank_1_n_192,dbregbank_1_n_193,dbregbank_1_n_194,dbregbank_1_n_195}),
        .\stepn_target_reg[15] ({dbregbank_1_n_129,dbregbank_1_n_130,dbregbank_1_n_131,dbregbank_1_n_132}),
        .\stepn_target_reg[15]_0 ({dbregbank_1_n_196,dbregbank_1_n_197,dbregbank_1_n_198,dbregbank_1_n_199}),
        .\stepn_target_reg[19] ({dbregbank_1_n_133,dbregbank_1_n_134,dbregbank_1_n_135,dbregbank_1_n_136}),
        .\stepn_target_reg[19]_0 ({dbregbank_1_n_200,dbregbank_1_n_201,dbregbank_1_n_202,dbregbank_1_n_203}),
        .\stepn_target_reg[23] ({dbregbank_1_n_137,dbregbank_1_n_138,dbregbank_1_n_139,dbregbank_1_n_140}),
        .\stepn_target_reg[23]_0 ({dbregbank_1_n_204,dbregbank_1_n_205,dbregbank_1_n_206,dbregbank_1_n_207}),
        .\stepn_target_reg[27] ({dbregbank_1_n_141,dbregbank_1_n_142,dbregbank_1_n_143,dbregbank_1_n_144}),
        .\stepn_target_reg[27]_0 ({dbregbank_1_n_208,dbregbank_1_n_209,dbregbank_1_n_210,dbregbank_1_n_211}),
        .\stepn_target_reg[31] (\stepn_target_reg[31] ),
        .\stepn_target_reg[31]_0 ({dbregbank_1_n_145,dbregbank_1_n_146,dbregbank_1_n_147}),
        .\stepn_target_reg[31]_1 ({dbregbank_1_n_148,dbregbank_1_n_149,dbregbank_1_n_150,dbregbank_1_n_151}),
        .\stepn_target_reg[3] ({dbregbank_1_n_184,dbregbank_1_n_185,dbregbank_1_n_186,dbregbank_1_n_187}),
        .\stepn_target_reg[7] ({dbregbank_1_n_116,dbregbank_1_n_117,dbregbank_1_n_118,dbregbank_1_n_119}),
        .\stepn_target_reg[7]_0 ({dbregbank_1_n_188,dbregbank_1_n_189,dbregbank_1_n_190,dbregbank_1_n_191}),
        .tta_continue_reg_0(dbregbank_1_n_0),
        .tta_forcebreak_reg_0(dbregbank_1_n_2),
        .tta_reset_regval(tta_reset_regval));
  toplevel_tta_core_toplevel_0_0_dbsm dbsm_1
       (.CO(lockrq_bpcc00_out),
        .DI({dbregbank_1_n_11,dbregbank_1_n_12,dbregbank_1_n_13,dbregbank_1_n_14}),
        .Q(pc_next_r),
        .S({dbregbank_1_n_85,dbregbank_1_n_86,dbregbank_1_n_87,dbregbank_1_n_88}),
        .a_rdata_valid_r_reg(a_rdata_valid_r_reg),
        .bp_hit(bp_hit),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire[31:0]),
        .\debug_counters.cyclecnt_r_reg[11] (S),
        .\debug_counters.cyclecnt_r_reg[21] (\debug_counters.cyclecnt_r_reg[21] ),
        .\debug_counters.cyclecnt_r_reg[28] (\debug_counters.cyclecnt_r_reg[28] ),
        .\dout_reg[10] ({dbregbank_1_n_120,dbregbank_1_n_121,dbregbank_1_n_122,dbregbank_1_n_123}),
        .\dout_reg[10]_0 ({dbregbank_1_n_192,dbregbank_1_n_193,dbregbank_1_n_194,dbregbank_1_n_195}),
        .\dout_reg[11] ({dbregbank_1_n_152,dbregbank_1_n_153,dbregbank_1_n_154,dbregbank_1_n_155}),
        .\dout_reg[11]_0 ({dbregbank_1_n_165,dbregbank_1_n_166,dbregbank_1_n_167,dbregbank_1_n_168}),
        .\dout_reg[13] (dbregbank_1_n_164),
        .\dout_reg[13]_0 (dbregbank_1_n_169),
        .\dout_reg[14] ({dbregbank_1_n_129,dbregbank_1_n_130,dbregbank_1_n_131,dbregbank_1_n_132}),
        .\dout_reg[14]_0 ({dbregbank_1_n_196,dbregbank_1_n_197,dbregbank_1_n_198,dbregbank_1_n_199}),
        .\dout_reg[18] ({dbregbank_1_n_133,dbregbank_1_n_134,dbregbank_1_n_135,dbregbank_1_n_136}),
        .\dout_reg[18]_0 ({dbregbank_1_n_200,dbregbank_1_n_201,dbregbank_1_n_202,dbregbank_1_n_203}),
        .\dout_reg[1] (dbregbank_1_n_84),
        .\dout_reg[22] ({dbregbank_1_n_137,dbregbank_1_n_138,dbregbank_1_n_139,dbregbank_1_n_140}),
        .\dout_reg[22]_0 ({dbregbank_1_n_204,dbregbank_1_n_205,dbregbank_1_n_206,dbregbank_1_n_207}),
        .\dout_reg[23] ({dbregbank_1_n_109,dbregbank_1_n_110,dbregbank_1_n_111,dbregbank_1_n_112}),
        .\dout_reg[26] ({dbregbank_1_n_141,dbregbank_1_n_142,dbregbank_1_n_143,dbregbank_1_n_144}),
        .\dout_reg[26]_0 ({dbregbank_1_n_208,dbregbank_1_n_209,dbregbank_1_n_210,dbregbank_1_n_211}),
        .\dout_reg[29] ({dbregbank_1_n_145,dbregbank_1_n_146,dbregbank_1_n_147}),
        .\dout_reg[2] ({dbregbank_1_n_184,dbregbank_1_n_185,dbregbank_1_n_186,dbregbank_1_n_187}),
        .\dout_reg[2]_0 (dbregbank_1_n_83),
        .\dout_reg[30] ({dbregbank_1_n_148,dbregbank_1_n_149,dbregbank_1_n_150,dbregbank_1_n_151}),
        .\dout_reg[31] ({dbregbank_1_n_113,dbregbank_1_n_114,dbregbank_1_n_115}),
        .\dout_reg[4] ({bp_ena,bp0_type}),
        .\dout_reg[6] ({dbregbank_1_n_116,dbregbank_1_n_117,dbregbank_1_n_118,dbregbank_1_n_119}),
        .\dout_reg[6]_0 ({dbregbank_1_n_188,dbregbank_1_n_189,dbregbank_1_n_190,dbregbank_1_n_191}),
        .fu_gcu_pc_load_reg_reg(fu_gcu_pc_load_reg_reg),
        .lockcnt_r(lockcnt_r),
        .lockrq_bpcc_reg_0(lockrq_bpcc0),
        .lockrq_bpcc_reg_1(lockrq_bpcc_reg),
        .p_0_in(p_0_in),
        .plusOp(plusOp),
        .rstx(SR),
        .tta_accel_0_core_db_lockrq_wire(tta_accel_0_core_db_lockrq_wire),
        .tta_continue(tta_continue),
        .tta_forcebreak(tta_forcebreak));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_en_lock_r_i_1
       (.I0(tta_reset),
        .I1(rstx),
        .O(mem_en_lock_r0));
  FDCE rvalid_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(awren_r_reg),
        .Q(ctrl_rvalid));
  FDCE tta_continue_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(dbregbank_1_n_0),
        .Q(tta_continue));
  FDCE tta_forcebreak_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(dbregbank_1_n_2),
        .Q(tta_forcebreak));
  FDPE tta_reset_reg
       (.C(clk),
        .CE(1'b1),
        .D(tta_reset_regval),
        .PRE(SR),
        .Q(tta_reset));
endmodule

(* ORIG_REF_NAME = "fu_add_eq_gt_gtu_sub_always_1" *) 
module toplevel_tta_core_toplevel_0_0_fu_add_eq_gt_gtu_sub_always_1
   (\o1temp_reg[17]_0 ,
    Q,
    \o1_data_r_reg[18] ,
    \adata_r_reg[19] ,
    \o1_data_r_reg[20] ,
    \o1_data_r_reg[21] ,
    \o1_data_r_reg[22] ,
    \o1temp_reg[23]_0 ,
    \o1temp_reg[24]_0 ,
    \o1reg_reg[25]_0 ,
    \o1temp_reg[26]_0 ,
    \o1reg_reg[27]_0 ,
    \o1reg_reg[28]_0 ,
    \o1temp_reg[29]_0 ,
    \o1temp_reg[30]_0 ,
    \o1temp_reg[31]_0 ,
    \o1temp_reg[16]_0 ,
    \o1temp_reg[15]_0 ,
    \o1temp_reg[14]_0 ,
    \ra_block.return_addr_reg_reg[1] ,
    \t1reg_reg[2]_0 ,
    \o1_data_r_reg[2] ,
    \aaddr_r_reg[1] ,
    \aaddr_r_reg[2] ,
    \o1temp_reg[5]_0 ,
    \o1_data_r_reg[5] ,
    \o1temp_reg[6]_0 ,
    \o1_data_r_reg[6] ,
    \o1temp_reg[7]_0 ,
    \o1_data_r_reg[7] ,
    \aaddr_r_reg[6] ,
    \aaddr_r_reg[7] ,
    \aaddr_r_reg[8] ,
    \aaddr_r_reg[9] ,
    \o1temp_reg[12]_0 ,
    \o1temp_reg[13]_0 ,
    \t1reg_reg[0]_0 ,
    \o1reg_reg[31]_0 ,
    inst_decoder_B1_src_sel_wire,
    \B1_src_sel_reg_reg[0] ,
    fu_arith_in2_load_reg_reg,
    socket_RF_i1_data,
    clk,
    rstx,
    E,
    D,
    \fu_arith_opc_reg_reg[2] );
  output \o1temp_reg[17]_0 ;
  output [0:0]Q;
  output \o1_data_r_reg[18] ;
  output \adata_r_reg[19] ;
  output \o1_data_r_reg[20] ;
  output \o1_data_r_reg[21] ;
  output \o1_data_r_reg[22] ;
  output \o1temp_reg[23]_0 ;
  output \o1temp_reg[24]_0 ;
  output \o1reg_reg[25]_0 ;
  output \o1temp_reg[26]_0 ;
  output \o1reg_reg[27]_0 ;
  output \o1reg_reg[28]_0 ;
  output \o1temp_reg[29]_0 ;
  output \o1temp_reg[30]_0 ;
  output \o1temp_reg[31]_0 ;
  output \o1temp_reg[16]_0 ;
  output \o1temp_reg[15]_0 ;
  output \o1temp_reg[14]_0 ;
  output \ra_block.return_addr_reg_reg[1] ;
  output \t1reg_reg[2]_0 ;
  output \o1_data_r_reg[2] ;
  output \aaddr_r_reg[1] ;
  output \aaddr_r_reg[2] ;
  output \o1temp_reg[5]_0 ;
  output \o1_data_r_reg[5] ;
  output \o1temp_reg[6]_0 ;
  output \o1_data_r_reg[6] ;
  output \o1temp_reg[7]_0 ;
  output \o1_data_r_reg[7] ;
  output \aaddr_r_reg[6] ;
  output \aaddr_r_reg[7] ;
  output \aaddr_r_reg[8] ;
  output \aaddr_r_reg[9] ;
  output \o1temp_reg[12]_0 ;
  output \o1temp_reg[13]_0 ;
  output \t1reg_reg[0]_0 ;
  output [31:0]\o1reg_reg[31]_0 ;
  input [1:0]inst_decoder_B1_src_sel_wire;
  input \B1_src_sel_reg_reg[0] ;
  input [0:0]fu_arith_in2_load_reg_reg;
  input [31:0]socket_RF_i1_data;
  input clk;
  input rstx;
  input [0:0]E;
  input [31:0]D;
  input [2:0]\fu_arith_opc_reg_reg[2] ;

  wire \B1_src_sel_reg_reg[0] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire R0_carry__0_i_1_n_0;
  wire R0_carry__0_i_2_n_0;
  wire R0_carry__0_i_3_n_0;
  wire R0_carry__0_i_4_n_0;
  wire R0_carry__1_i_1_n_0;
  wire R0_carry__1_i_2_n_0;
  wire R0_carry__1_i_3_n_0;
  wire R0_carry_i_1_n_0;
  wire R0_carry_i_2_n_0;
  wire R0_carry_i_3_n_0;
  wire R0_carry_i_4_n_0;
  wire \aaddr_r_reg[1] ;
  wire \aaddr_r_reg[2] ;
  wire \aaddr_r_reg[6] ;
  wire \aaddr_r_reg[7] ;
  wire \aaddr_r_reg[8] ;
  wire \aaddr_r_reg[9] ;
  wire \adata_r_reg[19] ;
  wire clk;
  wire [31:0]data0;
  wire [31:0]data1;
  wire data2;
  wire data3;
  wire data4;
  wire [0:0]fu_arith_in2_load_reg_reg;
  wire [2:0]\fu_arith_opc_reg_reg[2] ;
  wire gtOp_carry__0_i_1_n_0;
  wire gtOp_carry__0_i_2_n_0;
  wire gtOp_carry__0_i_3_n_0;
  wire gtOp_carry__0_i_4_n_0;
  wire gtOp_carry__0_i_5_n_0;
  wire gtOp_carry__0_i_6_n_0;
  wire gtOp_carry__0_i_7_n_0;
  wire gtOp_carry__0_i_8_n_0;
  wire gtOp_carry__1_i_1_n_0;
  wire gtOp_carry__1_i_2_n_0;
  wire gtOp_carry__1_i_3_n_0;
  wire gtOp_carry__1_i_4_n_0;
  wire gtOp_carry__1_i_5_n_0;
  wire gtOp_carry__1_i_6_n_0;
  wire gtOp_carry__1_i_7_n_0;
  wire gtOp_carry__1_i_8_n_0;
  wire gtOp_carry__2_i_1_n_0;
  wire gtOp_carry__2_i_2_n_0;
  wire gtOp_carry__2_i_3_n_0;
  wire gtOp_carry__2_i_4_n_0;
  wire gtOp_carry__2_i_5_n_0;
  wire gtOp_carry__2_i_6_n_0;
  wire gtOp_carry__2_i_7_n_0;
  wire gtOp_carry__2_i_8_n_0;
  wire gtOp_carry_i_1_n_0;
  wire gtOp_carry_i_2_n_0;
  wire gtOp_carry_i_3_n_0;
  wire gtOp_carry_i_4_n_0;
  wire gtOp_carry_i_5_n_0;
  wire gtOp_carry_i_6_n_0;
  wire gtOp_carry_i_7_n_0;
  wire gtOp_carry_i_8_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire [1:0]inst_decoder_B1_src_sel_wire;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__2_i_1_n_0;
  wire minusOp_carry__2_i_2_n_0;
  wire minusOp_carry__2_i_3_n_0;
  wire minusOp_carry__2_i_4_n_0;
  wire minusOp_carry__3_i_1_n_0;
  wire minusOp_carry__3_i_2_n_0;
  wire minusOp_carry__3_i_3_n_0;
  wire minusOp_carry__3_i_4_n_0;
  wire minusOp_carry__4_i_1_n_0;
  wire minusOp_carry__4_i_2_n_0;
  wire minusOp_carry__4_i_3_n_0;
  wire minusOp_carry__4_i_4_n_0;
  wire minusOp_carry__5_i_1_n_0;
  wire minusOp_carry__5_i_2_n_0;
  wire minusOp_carry__5_i_3_n_0;
  wire minusOp_carry__5_i_4_n_0;
  wire minusOp_carry__6_i_1_n_0;
  wire minusOp_carry__6_i_2_n_0;
  wire minusOp_carry__6_i_3_n_0;
  wire minusOp_carry__6_i_4_n_0;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire \o1_data_r_reg[18] ;
  wire \o1_data_r_reg[20] ;
  wire \o1_data_r_reg[21] ;
  wire \o1_data_r_reg[22] ;
  wire \o1_data_r_reg[2] ;
  wire \o1_data_r_reg[5] ;
  wire \o1_data_r_reg[6] ;
  wire \o1_data_r_reg[7] ;
  wire [31:0]o1reg;
  wire \o1reg_reg[25]_0 ;
  wire \o1reg_reg[27]_0 ;
  wire \o1reg_reg[28]_0 ;
  wire [31:0]\o1reg_reg[31]_0 ;
  wire \o1temp[0]_i_10_n_0 ;
  wire \o1temp_reg[12]_0 ;
  wire \o1temp_reg[13]_0 ;
  wire \o1temp_reg[14]_0 ;
  wire \o1temp_reg[15]_0 ;
  wire \o1temp_reg[16]_0 ;
  wire \o1temp_reg[17]_0 ;
  wire \o1temp_reg[23]_0 ;
  wire \o1temp_reg[24]_0 ;
  wire \o1temp_reg[26]_0 ;
  wire \o1temp_reg[29]_0 ;
  wire \o1temp_reg[30]_0 ;
  wire \o1temp_reg[31]_0 ;
  wire \o1temp_reg[5]_0 ;
  wire \o1temp_reg[6]_0 ;
  wire \o1temp_reg[7]_0 ;
  wire [2:1]opc_reg;
  wire plusOp_carry__0_i_1__0_n_0;
  wire plusOp_carry__0_i_2__0_n_0;
  wire plusOp_carry__0_i_3__0_n_0;
  wire plusOp_carry__0_i_4__0_n_0;
  wire plusOp_carry__1_i_1__0_n_0;
  wire plusOp_carry__1_i_2__0_n_0;
  wire plusOp_carry__1_i_3__0_n_0;
  wire plusOp_carry__1_i_4__0_n_0;
  wire plusOp_carry__2_i_1__0_n_0;
  wire plusOp_carry__2_i_2_n_0;
  wire plusOp_carry__2_i_3_n_0;
  wire plusOp_carry__2_i_4_n_0;
  wire plusOp_carry__3_i_1_n_0;
  wire plusOp_carry__3_i_2_n_0;
  wire plusOp_carry__3_i_3_n_0;
  wire plusOp_carry__3_i_4_n_0;
  wire plusOp_carry__4_i_1_n_0;
  wire plusOp_carry__4_i_2_n_0;
  wire plusOp_carry__4_i_3_n_0;
  wire plusOp_carry__4_i_4_n_0;
  wire plusOp_carry__5_i_1_n_0;
  wire plusOp_carry__5_i_2_n_0;
  wire plusOp_carry__5_i_3_n_0;
  wire plusOp_carry__5_i_4_n_0;
  wire plusOp_carry__6_i_1_n_0;
  wire plusOp_carry__6_i_2_n_0;
  wire plusOp_carry__6_i_3_n_0;
  wire plusOp_carry__6_i_4_n_0;
  wire plusOp_carry_i_1__0_n_0;
  wire plusOp_carry_i_2__0_n_0;
  wire plusOp_carry_i_3__0_n_0;
  wire plusOp_carry_i_4__0_n_0;
  wire \ra_block.return_addr_reg_reg[1] ;
  wire rstx;
  wire [31:0]socket_RF_i1_data;
  wire \t1reg_reg[0]_0 ;
  wire \t1reg_reg[2]_0 ;
  wire \t1reg_reg_n_0_[0] ;
  wire \t1reg_reg_n_0_[10] ;
  wire \t1reg_reg_n_0_[11] ;
  wire \t1reg_reg_n_0_[12] ;
  wire \t1reg_reg_n_0_[13] ;
  wire \t1reg_reg_n_0_[14] ;
  wire \t1reg_reg_n_0_[15] ;
  wire \t1reg_reg_n_0_[16] ;
  wire \t1reg_reg_n_0_[17] ;
  wire \t1reg_reg_n_0_[18] ;
  wire \t1reg_reg_n_0_[19] ;
  wire \t1reg_reg_n_0_[1] ;
  wire \t1reg_reg_n_0_[20] ;
  wire \t1reg_reg_n_0_[21] ;
  wire \t1reg_reg_n_0_[22] ;
  wire \t1reg_reg_n_0_[23] ;
  wire \t1reg_reg_n_0_[24] ;
  wire \t1reg_reg_n_0_[25] ;
  wire \t1reg_reg_n_0_[26] ;
  wire \t1reg_reg_n_0_[27] ;
  wire \t1reg_reg_n_0_[28] ;
  wire \t1reg_reg_n_0_[29] ;
  wire \t1reg_reg_n_0_[2] ;
  wire \t1reg_reg_n_0_[30] ;
  wire \t1reg_reg_n_0_[31] ;
  wire \t1reg_reg_n_0_[3] ;
  wire \t1reg_reg_n_0_[4] ;
  wire \t1reg_reg_n_0_[5] ;
  wire \t1reg_reg_n_0_[6] ;
  wire \t1reg_reg_n_0_[7] ;
  wire \t1reg_reg_n_0_[8] ;
  wire \t1reg_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry__0_i_1
       (.I0(o1reg[21]),
        .I1(\t1reg_reg_n_0_[21] ),
        .I2(o1reg[22]),
        .I3(\t1reg_reg_n_0_[22] ),
        .I4(o1reg[23]),
        .I5(\t1reg_reg_n_0_[23] ),
        .O(R0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry__0_i_2
       (.I0(o1reg[18]),
        .I1(\t1reg_reg_n_0_[18] ),
        .I2(o1reg[20]),
        .I3(\t1reg_reg_n_0_[20] ),
        .I4(o1reg[19]),
        .I5(\t1reg_reg_n_0_[19] ),
        .O(R0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry__0_i_3
       (.I0(o1reg[15]),
        .I1(\t1reg_reg_n_0_[15] ),
        .I2(o1reg[16]),
        .I3(\t1reg_reg_n_0_[16] ),
        .I4(o1reg[17]),
        .I5(\t1reg_reg_n_0_[17] ),
        .O(R0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry__0_i_4
       (.I0(o1reg[12]),
        .I1(\t1reg_reg_n_0_[12] ),
        .I2(o1reg[14]),
        .I3(\t1reg_reg_n_0_[14] ),
        .I4(o1reg[13]),
        .I5(\t1reg_reg_n_0_[13] ),
        .O(R0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    R0_carry__1_i_1
       (.I0(\t1reg_reg_n_0_[31] ),
        .I1(o1reg[31]),
        .I2(\t1reg_reg_n_0_[30] ),
        .I3(o1reg[30]),
        .O(R0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry__1_i_2
       (.I0(o1reg[27]),
        .I1(\t1reg_reg_n_0_[27] ),
        .I2(o1reg[28]),
        .I3(\t1reg_reg_n_0_[28] ),
        .I4(o1reg[29]),
        .I5(\t1reg_reg_n_0_[29] ),
        .O(R0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry__1_i_3
       (.I0(o1reg[24]),
        .I1(\t1reg_reg_n_0_[24] ),
        .I2(o1reg[26]),
        .I3(\t1reg_reg_n_0_[26] ),
        .I4(o1reg[25]),
        .I5(\t1reg_reg_n_0_[25] ),
        .O(R0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry_i_1
       (.I0(o1reg[9]),
        .I1(\t1reg_reg_n_0_[9] ),
        .I2(o1reg[10]),
        .I3(\t1reg_reg_n_0_[10] ),
        .I4(o1reg[11]),
        .I5(\t1reg_reg_n_0_[11] ),
        .O(R0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry_i_2
       (.I0(o1reg[6]),
        .I1(\t1reg_reg_n_0_[6] ),
        .I2(o1reg[8]),
        .I3(\t1reg_reg_n_0_[8] ),
        .I4(o1reg[7]),
        .I5(\t1reg_reg_n_0_[7] ),
        .O(R0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry_i_3
       (.I0(o1reg[3]),
        .I1(\t1reg_reg_n_0_[3] ),
        .I2(o1reg[4]),
        .I3(\t1reg_reg_n_0_[4] ),
        .I4(o1reg[5]),
        .I5(\t1reg_reg_n_0_[5] ),
        .O(R0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    R0_carry_i_4
       (.I0(o1reg[0]),
        .I1(\t1reg_reg_n_0_[0] ),
        .I2(o1reg[2]),
        .I3(\t1reg_reg_n_0_[2] ),
        .I4(o1reg[1]),
        .I5(\t1reg_reg_n_0_[1] ),
        .O(R0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \aaddr_r[1]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[3]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[3]),
        .O(\aaddr_r_reg[1] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \aaddr_r[2]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[4]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[4]),
        .O(\aaddr_r_reg[2] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \aaddr_r[6]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[8]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[8]),
        .O(\aaddr_r_reg[6] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \aaddr_r[7]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[9]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[9]),
        .O(\aaddr_r_reg[7] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \aaddr_r[8]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[10]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[10]),
        .O(\aaddr_r_reg[8] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \aaddr_r[9]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[11]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[11]),
        .O(\aaddr_r_reg[9] ));
  toplevel_tta_core_toplevel_0_0_add_eq_gt_gtu_sub_arith fu_arch
       (.CO(data2),
        .DI({gtOp_carry_i_1_n_0,gtOp_carry_i_2_n_0,gtOp_carry_i_3_n_0,gtOp_carry_i_4_n_0}),
        .Q({\t1reg_reg_n_0_[30] ,\t1reg_reg_n_0_[29] ,\t1reg_reg_n_0_[28] ,\t1reg_reg_n_0_[27] ,\t1reg_reg_n_0_[26] ,\t1reg_reg_n_0_[25] ,\t1reg_reg_n_0_[24] ,\t1reg_reg_n_0_[23] ,\t1reg_reg_n_0_[22] ,\t1reg_reg_n_0_[21] ,\t1reg_reg_n_0_[20] ,\t1reg_reg_n_0_[19] ,\t1reg_reg_n_0_[18] ,\t1reg_reg_n_0_[17] ,\t1reg_reg_n_0_[16] ,\t1reg_reg_n_0_[15] ,\t1reg_reg_n_0_[14] ,\t1reg_reg_n_0_[13] ,\t1reg_reg_n_0_[12] ,\t1reg_reg_n_0_[11] ,\t1reg_reg_n_0_[10] ,\t1reg_reg_n_0_[9] ,\t1reg_reg_n_0_[8] ,\t1reg_reg_n_0_[7] ,\t1reg_reg_n_0_[6] ,\t1reg_reg_n_0_[5] ,\t1reg_reg_n_0_[4] ,\t1reg_reg_n_0_[3] ,\t1reg_reg_n_0_[2] ,\t1reg_reg_n_0_[1] ,\t1reg_reg_n_0_[0] }),
        .S({plusOp_carry_i_1__0_n_0,plusOp_carry_i_2__0_n_0,plusOp_carry_i_3__0_n_0,plusOp_carry_i_4__0_n_0}),
        .data0(data0),
        .data1(data1),
        .\o1reg_reg[11] ({plusOp_carry__1_i_1__0_n_0,plusOp_carry__1_i_2__0_n_0,plusOp_carry__1_i_3__0_n_0,plusOp_carry__1_i_4__0_n_0}),
        .\o1reg_reg[15] ({plusOp_carry__2_i_1__0_n_0,plusOp_carry__2_i_2_n_0,plusOp_carry__2_i_3_n_0,plusOp_carry__2_i_4_n_0}),
        .\o1reg_reg[15]_0 ({gtOp_carry__0_i_1_n_0,gtOp_carry__0_i_2_n_0,gtOp_carry__0_i_3_n_0,gtOp_carry__0_i_4_n_0}),
        .\o1reg_reg[15]_1 ({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .\o1reg_reg[19] ({plusOp_carry__3_i_1_n_0,plusOp_carry__3_i_2_n_0,plusOp_carry__3_i_3_n_0,plusOp_carry__3_i_4_n_0}),
        .\o1reg_reg[21] ({R0_carry__0_i_1_n_0,R0_carry__0_i_2_n_0,R0_carry__0_i_3_n_0,R0_carry__0_i_4_n_0}),
        .\o1reg_reg[23] ({plusOp_carry__4_i_1_n_0,plusOp_carry__4_i_2_n_0,plusOp_carry__4_i_3_n_0,plusOp_carry__4_i_4_n_0}),
        .\o1reg_reg[23]_0 ({gtOp_carry__1_i_1_n_0,gtOp_carry__1_i_2_n_0,gtOp_carry__1_i_3_n_0,gtOp_carry__1_i_4_n_0}),
        .\o1reg_reg[23]_1 ({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .\o1reg_reg[27] ({plusOp_carry__5_i_1_n_0,plusOp_carry__5_i_2_n_0,plusOp_carry__5_i_3_n_0,plusOp_carry__5_i_4_n_0}),
        .\o1reg_reg[30] ({gtOp_carry__2_i_1_n_0,gtOp_carry__2_i_2_n_0,gtOp_carry__2_i_3_n_0,gtOp_carry__2_i_4_n_0}),
        .\o1reg_reg[30]_0 ({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .\o1reg_reg[31] ({minusOp_carry__6_i_1_n_0,minusOp_carry__6_i_2_n_0,minusOp_carry__6_i_3_n_0,minusOp_carry__6_i_4_n_0}),
        .\o1reg_reg[7] ({plusOp_carry__0_i_1__0_n_0,plusOp_carry__0_i_2__0_n_0,plusOp_carry__0_i_3__0_n_0,plusOp_carry__0_i_4__0_n_0}),
        .\o1reg_reg[7]_0 ({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .\o1reg_reg[9] ({R0_carry_i_1_n_0,R0_carry_i_2_n_0,R0_carry_i_3_n_0,R0_carry_i_4_n_0}),
        .\t1reg_reg[0] (data3),
        .\t1reg_reg[0]_0 (data4),
        .\t1reg_reg[11] ({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}),
        .\t1reg_reg[15] ({minusOp_carry__2_i_1_n_0,minusOp_carry__2_i_2_n_0,minusOp_carry__2_i_3_n_0,minusOp_carry__2_i_4_n_0}),
        .\t1reg_reg[15]_0 ({gtOp_carry__0_i_5_n_0,gtOp_carry__0_i_6_n_0,gtOp_carry__0_i_7_n_0,gtOp_carry__0_i_8_n_0}),
        .\t1reg_reg[15]_1 ({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}),
        .\t1reg_reg[19] ({minusOp_carry__3_i_1_n_0,minusOp_carry__3_i_2_n_0,minusOp_carry__3_i_3_n_0,minusOp_carry__3_i_4_n_0}),
        .\t1reg_reg[23] ({minusOp_carry__4_i_1_n_0,minusOp_carry__4_i_2_n_0,minusOp_carry__4_i_3_n_0,minusOp_carry__4_i_4_n_0}),
        .\t1reg_reg[23]_0 ({gtOp_carry__1_i_5_n_0,gtOp_carry__1_i_6_n_0,gtOp_carry__1_i_7_n_0,gtOp_carry__1_i_8_n_0}),
        .\t1reg_reg[23]_1 ({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}),
        .\t1reg_reg[27] ({minusOp_carry__5_i_1_n_0,minusOp_carry__5_i_2_n_0,minusOp_carry__5_i_3_n_0,minusOp_carry__5_i_4_n_0}),
        .\t1reg_reg[31] ({plusOp_carry__6_i_1_n_0,plusOp_carry__6_i_2_n_0,plusOp_carry__6_i_3_n_0,plusOp_carry__6_i_4_n_0}),
        .\t1reg_reg[31]_0 ({R0_carry__1_i_1_n_0,R0_carry__1_i_2_n_0,R0_carry__1_i_3_n_0}),
        .\t1reg_reg[31]_1 ({gtOp_carry__2_i_5_n_0,gtOp_carry__2_i_6_n_0,gtOp_carry__2_i_7_n_0,gtOp_carry__2_i_8_n_0}),
        .\t1reg_reg[31]_2 ({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}),
        .\t1reg_reg[3] ({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}),
        .\t1reg_reg[7] ({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}),
        .\t1reg_reg[7]_0 ({gtOp_carry_i_5_n_0,gtOp_carry_i_6_n_0,gtOp_carry_i_7_n_0,gtOp_carry_i_8_n_0}),
        .\t1reg_reg[7]_1 ({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__0_i_1
       (.I0(o1reg[15]),
        .I1(\t1reg_reg_n_0_[15] ),
        .I2(\t1reg_reg_n_0_[14] ),
        .I3(o1reg[14]),
        .O(gtOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__0_i_2
       (.I0(o1reg[13]),
        .I1(\t1reg_reg_n_0_[13] ),
        .I2(\t1reg_reg_n_0_[12] ),
        .I3(o1reg[12]),
        .O(gtOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__0_i_3
       (.I0(o1reg[11]),
        .I1(\t1reg_reg_n_0_[11] ),
        .I2(\t1reg_reg_n_0_[10] ),
        .I3(o1reg[10]),
        .O(gtOp_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__0_i_4
       (.I0(o1reg[9]),
        .I1(\t1reg_reg_n_0_[9] ),
        .I2(\t1reg_reg_n_0_[8] ),
        .I3(o1reg[8]),
        .O(gtOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_5
       (.I0(\t1reg_reg_n_0_[15] ),
        .I1(o1reg[15]),
        .I2(\t1reg_reg_n_0_[14] ),
        .I3(o1reg[14]),
        .O(gtOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_6
       (.I0(\t1reg_reg_n_0_[13] ),
        .I1(o1reg[13]),
        .I2(\t1reg_reg_n_0_[12] ),
        .I3(o1reg[12]),
        .O(gtOp_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_7
       (.I0(\t1reg_reg_n_0_[11] ),
        .I1(o1reg[11]),
        .I2(\t1reg_reg_n_0_[10] ),
        .I3(o1reg[10]),
        .O(gtOp_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_8
       (.I0(\t1reg_reg_n_0_[9] ),
        .I1(o1reg[9]),
        .I2(\t1reg_reg_n_0_[8] ),
        .I3(o1reg[8]),
        .O(gtOp_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__1_i_1
       (.I0(o1reg[23]),
        .I1(\t1reg_reg_n_0_[23] ),
        .I2(\t1reg_reg_n_0_[22] ),
        .I3(o1reg[22]),
        .O(gtOp_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__1_i_2
       (.I0(o1reg[21]),
        .I1(\t1reg_reg_n_0_[21] ),
        .I2(\t1reg_reg_n_0_[20] ),
        .I3(o1reg[20]),
        .O(gtOp_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__1_i_3
       (.I0(o1reg[19]),
        .I1(\t1reg_reg_n_0_[19] ),
        .I2(\t1reg_reg_n_0_[18] ),
        .I3(o1reg[18]),
        .O(gtOp_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__1_i_4
       (.I0(o1reg[17]),
        .I1(\t1reg_reg_n_0_[17] ),
        .I2(\t1reg_reg_n_0_[16] ),
        .I3(o1reg[16]),
        .O(gtOp_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__1_i_5
       (.I0(\t1reg_reg_n_0_[23] ),
        .I1(o1reg[23]),
        .I2(\t1reg_reg_n_0_[22] ),
        .I3(o1reg[22]),
        .O(gtOp_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__1_i_6
       (.I0(\t1reg_reg_n_0_[21] ),
        .I1(o1reg[21]),
        .I2(\t1reg_reg_n_0_[20] ),
        .I3(o1reg[20]),
        .O(gtOp_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__1_i_7
       (.I0(\t1reg_reg_n_0_[19] ),
        .I1(o1reg[19]),
        .I2(\t1reg_reg_n_0_[18] ),
        .I3(o1reg[18]),
        .O(gtOp_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__1_i_8
       (.I0(\t1reg_reg_n_0_[17] ),
        .I1(o1reg[17]),
        .I2(\t1reg_reg_n_0_[16] ),
        .I3(o1reg[16]),
        .O(gtOp_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    gtOp_carry__2_i_1
       (.I0(o1reg[30]),
        .I1(\t1reg_reg_n_0_[30] ),
        .I2(o1reg[31]),
        .I3(\t1reg_reg_n_0_[31] ),
        .O(gtOp_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__2_i_2
       (.I0(o1reg[29]),
        .I1(\t1reg_reg_n_0_[29] ),
        .I2(\t1reg_reg_n_0_[28] ),
        .I3(o1reg[28]),
        .O(gtOp_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__2_i_3
       (.I0(o1reg[27]),
        .I1(\t1reg_reg_n_0_[27] ),
        .I2(\t1reg_reg_n_0_[26] ),
        .I3(o1reg[26]),
        .O(gtOp_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry__2_i_4
       (.I0(o1reg[25]),
        .I1(\t1reg_reg_n_0_[25] ),
        .I2(\t1reg_reg_n_0_[24] ),
        .I3(o1reg[24]),
        .O(gtOp_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__2_i_5
       (.I0(\t1reg_reg_n_0_[31] ),
        .I1(o1reg[31]),
        .I2(\t1reg_reg_n_0_[30] ),
        .I3(o1reg[30]),
        .O(gtOp_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__2_i_6
       (.I0(\t1reg_reg_n_0_[29] ),
        .I1(o1reg[29]),
        .I2(\t1reg_reg_n_0_[28] ),
        .I3(o1reg[28]),
        .O(gtOp_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__2_i_7
       (.I0(\t1reg_reg_n_0_[27] ),
        .I1(o1reg[27]),
        .I2(\t1reg_reg_n_0_[26] ),
        .I3(o1reg[26]),
        .O(gtOp_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__2_i_8
       (.I0(\t1reg_reg_n_0_[25] ),
        .I1(o1reg[25]),
        .I2(\t1reg_reg_n_0_[24] ),
        .I3(o1reg[24]),
        .O(gtOp_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry_i_1
       (.I0(o1reg[7]),
        .I1(\t1reg_reg_n_0_[7] ),
        .I2(\t1reg_reg_n_0_[6] ),
        .I3(o1reg[6]),
        .O(gtOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry_i_2
       (.I0(o1reg[5]),
        .I1(\t1reg_reg_n_0_[5] ),
        .I2(\t1reg_reg_n_0_[4] ),
        .I3(o1reg[4]),
        .O(gtOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry_i_3
       (.I0(o1reg[3]),
        .I1(\t1reg_reg_n_0_[3] ),
        .I2(\t1reg_reg_n_0_[2] ),
        .I3(o1reg[2]),
        .O(gtOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    gtOp_carry_i_4
       (.I0(o1reg[1]),
        .I1(\t1reg_reg_n_0_[1] ),
        .I2(\t1reg_reg_n_0_[0] ),
        .I3(o1reg[0]),
        .O(gtOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_5
       (.I0(\t1reg_reg_n_0_[7] ),
        .I1(o1reg[7]),
        .I2(\t1reg_reg_n_0_[6] ),
        .I3(o1reg[6]),
        .O(gtOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_6
       (.I0(\t1reg_reg_n_0_[5] ),
        .I1(o1reg[5]),
        .I2(\t1reg_reg_n_0_[4] ),
        .I3(o1reg[4]),
        .O(gtOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_7
       (.I0(\t1reg_reg_n_0_[3] ),
        .I1(o1reg[3]),
        .I2(\t1reg_reg_n_0_[2] ),
        .I3(o1reg[2]),
        .O(gtOp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_8
       (.I0(\t1reg_reg_n_0_[1] ),
        .I1(o1reg[1]),
        .I2(\t1reg_reg_n_0_[0] ),
        .I3(o1reg[0]),
        .O(gtOp_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_1
       (.I0(o1reg[15]),
        .I1(\t1reg_reg_n_0_[15] ),
        .I2(\t1reg_reg_n_0_[14] ),
        .I3(o1reg[14]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_2
       (.I0(o1reg[13]),
        .I1(\t1reg_reg_n_0_[13] ),
        .I2(\t1reg_reg_n_0_[12] ),
        .I3(o1reg[12]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_3
       (.I0(o1reg[11]),
        .I1(\t1reg_reg_n_0_[11] ),
        .I2(\t1reg_reg_n_0_[10] ),
        .I3(o1reg[10]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__0_i_4
       (.I0(o1reg[9]),
        .I1(\t1reg_reg_n_0_[9] ),
        .I2(\t1reg_reg_n_0_[8] ),
        .I3(o1reg[8]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(\t1reg_reg_n_0_[15] ),
        .I1(o1reg[15]),
        .I2(\t1reg_reg_n_0_[14] ),
        .I3(o1reg[14]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(\t1reg_reg_n_0_[13] ),
        .I1(o1reg[13]),
        .I2(\t1reg_reg_n_0_[12] ),
        .I3(o1reg[12]),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(\t1reg_reg_n_0_[11] ),
        .I1(o1reg[11]),
        .I2(\t1reg_reg_n_0_[10] ),
        .I3(o1reg[10]),
        .O(i__carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(\t1reg_reg_n_0_[9] ),
        .I1(o1reg[9]),
        .I2(\t1reg_reg_n_0_[8] ),
        .I3(o1reg[8]),
        .O(i__carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__1_i_1
       (.I0(o1reg[23]),
        .I1(\t1reg_reg_n_0_[23] ),
        .I2(\t1reg_reg_n_0_[22] ),
        .I3(o1reg[22]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__1_i_2
       (.I0(o1reg[21]),
        .I1(\t1reg_reg_n_0_[21] ),
        .I2(\t1reg_reg_n_0_[20] ),
        .I3(o1reg[20]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__1_i_3
       (.I0(o1reg[19]),
        .I1(\t1reg_reg_n_0_[19] ),
        .I2(\t1reg_reg_n_0_[18] ),
        .I3(o1reg[18]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__1_i_4
       (.I0(o1reg[17]),
        .I1(\t1reg_reg_n_0_[17] ),
        .I2(\t1reg_reg_n_0_[16] ),
        .I3(o1reg[16]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5
       (.I0(\t1reg_reg_n_0_[23] ),
        .I1(o1reg[23]),
        .I2(\t1reg_reg_n_0_[22] ),
        .I3(o1reg[22]),
        .O(i__carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(\t1reg_reg_n_0_[21] ),
        .I1(o1reg[21]),
        .I2(\t1reg_reg_n_0_[20] ),
        .I3(o1reg[20]),
        .O(i__carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(\t1reg_reg_n_0_[19] ),
        .I1(o1reg[19]),
        .I2(\t1reg_reg_n_0_[18] ),
        .I3(o1reg[18]),
        .O(i__carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(\t1reg_reg_n_0_[17] ),
        .I1(o1reg[17]),
        .I2(\t1reg_reg_n_0_[16] ),
        .I3(o1reg[16]),
        .O(i__carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_1
       (.I0(o1reg[30]),
        .I1(\t1reg_reg_n_0_[30] ),
        .I2(o1reg[31]),
        .I3(\t1reg_reg_n_0_[31] ),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__2_i_2
       (.I0(o1reg[29]),
        .I1(\t1reg_reg_n_0_[29] ),
        .I2(\t1reg_reg_n_0_[28] ),
        .I3(o1reg[28]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__2_i_3
       (.I0(o1reg[27]),
        .I1(\t1reg_reg_n_0_[27] ),
        .I2(\t1reg_reg_n_0_[26] ),
        .I3(o1reg[26]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry__2_i_4
       (.I0(o1reg[25]),
        .I1(\t1reg_reg_n_0_[25] ),
        .I2(\t1reg_reg_n_0_[24] ),
        .I3(o1reg[24]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5
       (.I0(\t1reg_reg_n_0_[31] ),
        .I1(o1reg[31]),
        .I2(\t1reg_reg_n_0_[30] ),
        .I3(o1reg[30]),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6
       (.I0(\t1reg_reg_n_0_[29] ),
        .I1(o1reg[29]),
        .I2(\t1reg_reg_n_0_[28] ),
        .I3(o1reg[28]),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(\t1reg_reg_n_0_[27] ),
        .I1(o1reg[27]),
        .I2(\t1reg_reg_n_0_[26] ),
        .I3(o1reg[26]),
        .O(i__carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(\t1reg_reg_n_0_[25] ),
        .I1(o1reg[25]),
        .I2(\t1reg_reg_n_0_[24] ),
        .I3(o1reg[24]),
        .O(i__carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_1
       (.I0(o1reg[7]),
        .I1(\t1reg_reg_n_0_[7] ),
        .I2(\t1reg_reg_n_0_[6] ),
        .I3(o1reg[6]),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_2
       (.I0(o1reg[5]),
        .I1(\t1reg_reg_n_0_[5] ),
        .I2(\t1reg_reg_n_0_[4] ),
        .I3(o1reg[4]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_3
       (.I0(o1reg[3]),
        .I1(\t1reg_reg_n_0_[3] ),
        .I2(\t1reg_reg_n_0_[2] ),
        .I3(o1reg[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    i__carry_i_4
       (.I0(o1reg[1]),
        .I1(\t1reg_reg_n_0_[1] ),
        .I2(\t1reg_reg_n_0_[0] ),
        .I3(o1reg[0]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(\t1reg_reg_n_0_[7] ),
        .I1(o1reg[7]),
        .I2(\t1reg_reg_n_0_[6] ),
        .I3(o1reg[6]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(\t1reg_reg_n_0_[5] ),
        .I1(o1reg[5]),
        .I2(\t1reg_reg_n_0_[4] ),
        .I3(o1reg[4]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(\t1reg_reg_n_0_[3] ),
        .I1(o1reg[3]),
        .I2(\t1reg_reg_n_0_[2] ),
        .I3(o1reg[2]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(\t1reg_reg_n_0_[1] ),
        .I1(o1reg[1]),
        .I2(\t1reg_reg_n_0_[0] ),
        .I3(o1reg[0]),
        .O(i__carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1
       (.I0(\t1reg_reg_n_0_[7] ),
        .I1(o1reg[7]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2
       (.I0(\t1reg_reg_n_0_[6] ),
        .I1(o1reg[6]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3
       (.I0(\t1reg_reg_n_0_[5] ),
        .I1(o1reg[5]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4
       (.I0(\t1reg_reg_n_0_[4] ),
        .I1(o1reg[4]),
        .O(minusOp_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1
       (.I0(\t1reg_reg_n_0_[11] ),
        .I1(o1reg[11]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2
       (.I0(\t1reg_reg_n_0_[10] ),
        .I1(o1reg[10]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_3
       (.I0(\t1reg_reg_n_0_[9] ),
        .I1(o1reg[9]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_4
       (.I0(\t1reg_reg_n_0_[8] ),
        .I1(o1reg[8]),
        .O(minusOp_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__2_i_1
       (.I0(\t1reg_reg_n_0_[15] ),
        .I1(o1reg[15]),
        .O(minusOp_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__2_i_2
       (.I0(\t1reg_reg_n_0_[14] ),
        .I1(o1reg[14]),
        .O(minusOp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__2_i_3
       (.I0(\t1reg_reg_n_0_[13] ),
        .I1(o1reg[13]),
        .O(minusOp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__2_i_4
       (.I0(\t1reg_reg_n_0_[12] ),
        .I1(o1reg[12]),
        .O(minusOp_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__3_i_1
       (.I0(\t1reg_reg_n_0_[19] ),
        .I1(o1reg[19]),
        .O(minusOp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__3_i_2
       (.I0(\t1reg_reg_n_0_[18] ),
        .I1(o1reg[18]),
        .O(minusOp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__3_i_3
       (.I0(\t1reg_reg_n_0_[17] ),
        .I1(o1reg[17]),
        .O(minusOp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__3_i_4
       (.I0(\t1reg_reg_n_0_[16] ),
        .I1(o1reg[16]),
        .O(minusOp_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__4_i_1
       (.I0(\t1reg_reg_n_0_[23] ),
        .I1(o1reg[23]),
        .O(minusOp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__4_i_2
       (.I0(\t1reg_reg_n_0_[22] ),
        .I1(o1reg[22]),
        .O(minusOp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__4_i_3
       (.I0(\t1reg_reg_n_0_[21] ),
        .I1(o1reg[21]),
        .O(minusOp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__4_i_4
       (.I0(\t1reg_reg_n_0_[20] ),
        .I1(o1reg[20]),
        .O(minusOp_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__5_i_1
       (.I0(\t1reg_reg_n_0_[27] ),
        .I1(o1reg[27]),
        .O(minusOp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__5_i_2
       (.I0(\t1reg_reg_n_0_[26] ),
        .I1(o1reg[26]),
        .O(minusOp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__5_i_3
       (.I0(\t1reg_reg_n_0_[25] ),
        .I1(o1reg[25]),
        .O(minusOp_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__5_i_4
       (.I0(\t1reg_reg_n_0_[24] ),
        .I1(o1reg[24]),
        .O(minusOp_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__6_i_1
       (.I0(o1reg[31]),
        .I1(\t1reg_reg_n_0_[31] ),
        .O(minusOp_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__6_i_2
       (.I0(\t1reg_reg_n_0_[30] ),
        .I1(o1reg[30]),
        .O(minusOp_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__6_i_3
       (.I0(\t1reg_reg_n_0_[29] ),
        .I1(o1reg[29]),
        .O(minusOp_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__6_i_4
       (.I0(\t1reg_reg_n_0_[28] ),
        .I1(o1reg[28]),
        .O(minusOp_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1
       (.I0(\t1reg_reg_n_0_[3] ),
        .I1(o1reg[3]),
        .O(minusOp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2
       (.I0(\t1reg_reg_n_0_[2] ),
        .I1(o1reg[2]),
        .O(minusOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3
       (.I0(\t1reg_reg_n_0_[1] ),
        .I1(o1reg[1]),
        .O(minusOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4
       (.I0(\t1reg_reg_n_0_[0] ),
        .I1(o1reg[0]),
        .O(minusOp_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[17]_i_7 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[17]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[17]),
        .O(\o1temp_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[18]_i_7 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[18]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[18]),
        .O(\o1_data_r_reg[18] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[19]_i_10 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[19]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[19]),
        .O(\adata_r_reg[19] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[20]_i_7 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[20]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[20]),
        .O(\o1_data_r_reg[20] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[21]_i_7 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[21]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[21]),
        .O(\o1_data_r_reg[21] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[22]_i_7 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[22]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[22]),
        .O(\o1_data_r_reg[22] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[23]_i_7 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[23]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[23]),
        .O(\o1temp_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[2]_i_8 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[2]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[2]),
        .O(\o1_data_r_reg[2] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[5]_i_8 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[5]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[5]),
        .O(\o1_data_r_reg[5] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[6]_i_8 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[6]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[6]),
        .O(\o1_data_r_reg[6] ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1_data_r[7]_i_8 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[7]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[7]),
        .O(\o1_data_r_reg[7] ));
  FDCE \o1reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[0]),
        .Q(o1reg[0]));
  FDCE \o1reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[10]),
        .Q(o1reg[10]));
  FDCE \o1reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[11]),
        .Q(o1reg[11]));
  FDCE \o1reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[12]),
        .Q(o1reg[12]));
  FDCE \o1reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[13]),
        .Q(o1reg[13]));
  FDCE \o1reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[14]),
        .Q(o1reg[14]));
  FDCE \o1reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[15]),
        .Q(o1reg[15]));
  FDCE \o1reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[16]),
        .Q(o1reg[16]));
  FDCE \o1reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[17]),
        .Q(o1reg[17]));
  FDCE \o1reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[18]),
        .Q(o1reg[18]));
  FDCE \o1reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[19]),
        .Q(o1reg[19]));
  FDCE \o1reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[1]),
        .Q(o1reg[1]));
  FDCE \o1reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[20]),
        .Q(o1reg[20]));
  FDCE \o1reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[21]),
        .Q(o1reg[21]));
  FDCE \o1reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[22]),
        .Q(o1reg[22]));
  FDCE \o1reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[23]),
        .Q(o1reg[23]));
  FDCE \o1reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[24]),
        .Q(o1reg[24]));
  FDCE \o1reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[25]),
        .Q(o1reg[25]));
  FDCE \o1reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[26]),
        .Q(o1reg[26]));
  FDCE \o1reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[27]),
        .Q(o1reg[27]));
  FDCE \o1reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[28]),
        .Q(o1reg[28]));
  FDCE \o1reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[29]),
        .Q(o1reg[29]));
  FDCE \o1reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[2]),
        .Q(o1reg[2]));
  FDCE \o1reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[30]),
        .Q(o1reg[30]));
  FDCE \o1reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[31]),
        .Q(o1reg[31]));
  FDCE \o1reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[3]),
        .Q(o1reg[3]));
  FDCE \o1reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[4]),
        .Q(o1reg[4]));
  FDCE \o1reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[5]),
        .Q(o1reg[5]));
  FDCE \o1reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[6]),
        .Q(o1reg[6]));
  FDCE \o1reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[7]),
        .Q(o1reg[7]));
  FDCE \o1reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[8]),
        .Q(o1reg[8]));
  FDCE \o1reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[9]),
        .Q(o1reg[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[0]_i_10 
       (.I0(data4),
        .I1(data3),
        .I2(opc_reg[1]),
        .I3(data2),
        .I4(Q),
        .I5(data0[0]),
        .O(\o1temp[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFACA0A0A3A0A)) 
    \o1temp[0]_i_7 
       (.I0(\o1temp[0]_i_10_n_0 ),
        .I1(opc_reg[1]),
        .I2(opc_reg[2]),
        .I3(data1[0]),
        .I4(Q),
        .I5(data4),
        .O(\t1reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[12]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[12]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[12]),
        .O(\o1temp_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[13]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[13]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[13]),
        .O(\o1temp_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[14]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[14]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[14]),
        .O(\o1temp_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \o1temp[15]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[1]),
        .I1(data0[15]),
        .I2(opc_reg[1]),
        .I3(opc_reg[2]),
        .I4(data1[15]),
        .I5(\B1_src_sel_reg_reg[0] ),
        .O(\o1temp_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \o1temp[16]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[1]),
        .I1(data0[16]),
        .I2(opc_reg[1]),
        .I3(opc_reg[2]),
        .I4(data1[16]),
        .I5(\B1_src_sel_reg_reg[0] ),
        .O(\o1temp_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[24]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[24]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[24]),
        .O(\o1temp_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[25]_i_8 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[25]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[25]),
        .O(\o1reg_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[26]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[26]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[26]),
        .O(\o1temp_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[27]_i_8 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[27]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[27]),
        .O(\o1reg_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[28]_i_8 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[28]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[28]),
        .O(\o1reg_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[29]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[29]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[29]),
        .O(\o1temp_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \o1temp[2]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[1]),
        .I1(data0[2]),
        .I2(opc_reg[1]),
        .I3(opc_reg[2]),
        .I4(data1[2]),
        .I5(\B1_src_sel_reg_reg[0] ),
        .O(\t1reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[30]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[30]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[30]),
        .O(\o1temp_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \o1temp[31]_i_6 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[31]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[31]),
        .O(\o1temp_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \o1temp[5]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[1]),
        .I1(data0[5]),
        .I2(opc_reg[1]),
        .I3(opc_reg[2]),
        .I4(data1[5]),
        .I5(\B1_src_sel_reg_reg[0] ),
        .O(\o1temp_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \o1temp[6]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[1]),
        .I1(data0[6]),
        .I2(opc_reg[1]),
        .I3(opc_reg[2]),
        .I4(data1[6]),
        .I5(\B1_src_sel_reg_reg[0] ),
        .O(\o1temp_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAEAAAAAAAA)) 
    \o1temp[7]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[1]),
        .I1(data0[7]),
        .I2(opc_reg[1]),
        .I3(opc_reg[2]),
        .I4(data1[7]),
        .I5(\B1_src_sel_reg_reg[0] ),
        .O(\o1temp_reg[7]_0 ));
  FDCE \o1temp_reg[0] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[0]),
        .Q(\o1reg_reg[31]_0 [0]));
  FDCE \o1temp_reg[10] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[10]),
        .Q(\o1reg_reg[31]_0 [10]));
  FDCE \o1temp_reg[11] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[11]),
        .Q(\o1reg_reg[31]_0 [11]));
  FDCE \o1temp_reg[12] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[12]),
        .Q(\o1reg_reg[31]_0 [12]));
  FDCE \o1temp_reg[13] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[13]),
        .Q(\o1reg_reg[31]_0 [13]));
  FDCE \o1temp_reg[14] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[14]),
        .Q(\o1reg_reg[31]_0 [14]));
  FDCE \o1temp_reg[15] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[15]),
        .Q(\o1reg_reg[31]_0 [15]));
  FDCE \o1temp_reg[16] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[16]),
        .Q(\o1reg_reg[31]_0 [16]));
  FDCE \o1temp_reg[17] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[17]),
        .Q(\o1reg_reg[31]_0 [17]));
  FDCE \o1temp_reg[18] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[18]),
        .Q(\o1reg_reg[31]_0 [18]));
  FDCE \o1temp_reg[19] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[19]),
        .Q(\o1reg_reg[31]_0 [19]));
  FDCE \o1temp_reg[1] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[1]),
        .Q(\o1reg_reg[31]_0 [1]));
  FDCE \o1temp_reg[20] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[20]),
        .Q(\o1reg_reg[31]_0 [20]));
  FDCE \o1temp_reg[21] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[21]),
        .Q(\o1reg_reg[31]_0 [21]));
  FDCE \o1temp_reg[22] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[22]),
        .Q(\o1reg_reg[31]_0 [22]));
  FDCE \o1temp_reg[23] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[23]),
        .Q(\o1reg_reg[31]_0 [23]));
  FDCE \o1temp_reg[24] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[24]),
        .Q(\o1reg_reg[31]_0 [24]));
  FDCE \o1temp_reg[25] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[25]),
        .Q(\o1reg_reg[31]_0 [25]));
  FDCE \o1temp_reg[26] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[26]),
        .Q(\o1reg_reg[31]_0 [26]));
  FDCE \o1temp_reg[27] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[27]),
        .Q(\o1reg_reg[31]_0 [27]));
  FDCE \o1temp_reg[28] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[28]),
        .Q(\o1reg_reg[31]_0 [28]));
  FDCE \o1temp_reg[29] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[29]),
        .Q(\o1reg_reg[31]_0 [29]));
  FDCE \o1temp_reg[2] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[2]),
        .Q(\o1reg_reg[31]_0 [2]));
  FDCE \o1temp_reg[30] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[30]),
        .Q(\o1reg_reg[31]_0 [30]));
  FDCE \o1temp_reg[31] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[31]),
        .Q(\o1reg_reg[31]_0 [31]));
  FDCE \o1temp_reg[3] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[3]),
        .Q(\o1reg_reg[31]_0 [3]));
  FDCE \o1temp_reg[4] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[4]),
        .Q(\o1reg_reg[31]_0 [4]));
  FDCE \o1temp_reg[5] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[5]),
        .Q(\o1reg_reg[31]_0 [5]));
  FDCE \o1temp_reg[6] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[6]),
        .Q(\o1reg_reg[31]_0 [6]));
  FDCE \o1temp_reg[7] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[7]),
        .Q(\o1reg_reg[31]_0 [7]));
  FDCE \o1temp_reg[8] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[8]),
        .Q(\o1reg_reg[31]_0 [8]));
  FDCE \o1temp_reg[9] 
       (.C(clk),
        .CE(fu_arith_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[9]),
        .Q(\o1reg_reg[31]_0 [9]));
  FDCE \opc_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\fu_arith_opc_reg_reg[2] [0]),
        .Q(Q));
  FDCE \opc_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\fu_arith_opc_reg_reg[2] [1]),
        .Q(opc_reg[1]));
  FDCE \opc_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\fu_arith_opc_reg_reg[2] [2]),
        .Q(opc_reg[2]));
  LUT6 #(
    .INIT(64'h0000404400004000)) 
    \pc_update_generate_0.pc_reg[1]_i_7 
       (.I0(Q),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(data1[1]),
        .I3(opc_reg[2]),
        .I4(opc_reg[1]),
        .I5(data0[1]),
        .O(\ra_block.return_addr_reg_reg[1] ));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__0_i_1__0
       (.I0(o1reg[7]),
        .I1(\t1reg_reg_n_0_[7] ),
        .O(plusOp_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__0_i_2__0
       (.I0(o1reg[6]),
        .I1(\t1reg_reg_n_0_[6] ),
        .O(plusOp_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__0_i_3__0
       (.I0(o1reg[5]),
        .I1(\t1reg_reg_n_0_[5] ),
        .O(plusOp_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__0_i_4__0
       (.I0(o1reg[4]),
        .I1(\t1reg_reg_n_0_[4] ),
        .O(plusOp_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__1_i_1__0
       (.I0(o1reg[11]),
        .I1(\t1reg_reg_n_0_[11] ),
        .O(plusOp_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__1_i_2__0
       (.I0(o1reg[10]),
        .I1(\t1reg_reg_n_0_[10] ),
        .O(plusOp_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__1_i_3__0
       (.I0(o1reg[9]),
        .I1(\t1reg_reg_n_0_[9] ),
        .O(plusOp_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__1_i_4__0
       (.I0(o1reg[8]),
        .I1(\t1reg_reg_n_0_[8] ),
        .O(plusOp_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__2_i_1__0
       (.I0(o1reg[15]),
        .I1(\t1reg_reg_n_0_[15] ),
        .O(plusOp_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__2_i_2
       (.I0(o1reg[14]),
        .I1(\t1reg_reg_n_0_[14] ),
        .O(plusOp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__2_i_3
       (.I0(o1reg[13]),
        .I1(\t1reg_reg_n_0_[13] ),
        .O(plusOp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__2_i_4
       (.I0(o1reg[12]),
        .I1(\t1reg_reg_n_0_[12] ),
        .O(plusOp_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__3_i_1
       (.I0(o1reg[19]),
        .I1(\t1reg_reg_n_0_[19] ),
        .O(plusOp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__3_i_2
       (.I0(o1reg[18]),
        .I1(\t1reg_reg_n_0_[18] ),
        .O(plusOp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__3_i_3
       (.I0(o1reg[17]),
        .I1(\t1reg_reg_n_0_[17] ),
        .O(plusOp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__3_i_4
       (.I0(o1reg[16]),
        .I1(\t1reg_reg_n_0_[16] ),
        .O(plusOp_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__4_i_1
       (.I0(o1reg[23]),
        .I1(\t1reg_reg_n_0_[23] ),
        .O(plusOp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__4_i_2
       (.I0(o1reg[22]),
        .I1(\t1reg_reg_n_0_[22] ),
        .O(plusOp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__4_i_3
       (.I0(o1reg[21]),
        .I1(\t1reg_reg_n_0_[21] ),
        .O(plusOp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__4_i_4
       (.I0(o1reg[20]),
        .I1(\t1reg_reg_n_0_[20] ),
        .O(plusOp_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__5_i_1
       (.I0(o1reg[27]),
        .I1(\t1reg_reg_n_0_[27] ),
        .O(plusOp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__5_i_2
       (.I0(o1reg[26]),
        .I1(\t1reg_reg_n_0_[26] ),
        .O(plusOp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__5_i_3
       (.I0(o1reg[25]),
        .I1(\t1reg_reg_n_0_[25] ),
        .O(plusOp_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__5_i_4
       (.I0(o1reg[24]),
        .I1(\t1reg_reg_n_0_[24] ),
        .O(plusOp_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__6_i_1
       (.I0(\t1reg_reg_n_0_[31] ),
        .I1(o1reg[31]),
        .O(plusOp_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__6_i_2
       (.I0(o1reg[30]),
        .I1(\t1reg_reg_n_0_[30] ),
        .O(plusOp_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__6_i_3
       (.I0(o1reg[29]),
        .I1(\t1reg_reg_n_0_[29] ),
        .O(plusOp_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__6_i_4
       (.I0(o1reg[28]),
        .I1(\t1reg_reg_n_0_[28] ),
        .O(plusOp_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_1__0
       (.I0(o1reg[3]),
        .I1(\t1reg_reg_n_0_[3] ),
        .O(plusOp_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_2__0
       (.I0(o1reg[2]),
        .I1(\t1reg_reg_n_0_[2] ),
        .O(plusOp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_3__0
       (.I0(o1reg[1]),
        .I1(\t1reg_reg_n_0_[1] ),
        .O(plusOp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_4__0
       (.I0(o1reg[0]),
        .I1(\t1reg_reg_n_0_[0] ),
        .O(plusOp_carry_i_4__0_n_0));
  FDCE \t1reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[0]),
        .Q(\t1reg_reg_n_0_[0] ));
  FDCE \t1reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[10]),
        .Q(\t1reg_reg_n_0_[10] ));
  FDCE \t1reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[11]),
        .Q(\t1reg_reg_n_0_[11] ));
  FDCE \t1reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[12]),
        .Q(\t1reg_reg_n_0_[12] ));
  FDCE \t1reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[13]),
        .Q(\t1reg_reg_n_0_[13] ));
  FDCE \t1reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[14]),
        .Q(\t1reg_reg_n_0_[14] ));
  FDCE \t1reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[15]),
        .Q(\t1reg_reg_n_0_[15] ));
  FDCE \t1reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[16]),
        .Q(\t1reg_reg_n_0_[16] ));
  FDCE \t1reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[17]),
        .Q(\t1reg_reg_n_0_[17] ));
  FDCE \t1reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[18]),
        .Q(\t1reg_reg_n_0_[18] ));
  FDCE \t1reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[19]),
        .Q(\t1reg_reg_n_0_[19] ));
  FDCE \t1reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[1]),
        .Q(\t1reg_reg_n_0_[1] ));
  FDCE \t1reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[20]),
        .Q(\t1reg_reg_n_0_[20] ));
  FDCE \t1reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[21]),
        .Q(\t1reg_reg_n_0_[21] ));
  FDCE \t1reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[22]),
        .Q(\t1reg_reg_n_0_[22] ));
  FDCE \t1reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[23]),
        .Q(\t1reg_reg_n_0_[23] ));
  FDCE \t1reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[24]),
        .Q(\t1reg_reg_n_0_[24] ));
  FDCE \t1reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[25]),
        .Q(\t1reg_reg_n_0_[25] ));
  FDCE \t1reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[26]),
        .Q(\t1reg_reg_n_0_[26] ));
  FDCE \t1reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[27]),
        .Q(\t1reg_reg_n_0_[27] ));
  FDCE \t1reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[28]),
        .Q(\t1reg_reg_n_0_[28] ));
  FDCE \t1reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[29]),
        .Q(\t1reg_reg_n_0_[29] ));
  FDCE \t1reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[2]),
        .Q(\t1reg_reg_n_0_[2] ));
  FDCE \t1reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[30]),
        .Q(\t1reg_reg_n_0_[30] ));
  FDCE \t1reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[31]),
        .Q(\t1reg_reg_n_0_[31] ));
  FDCE \t1reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[3]),
        .Q(\t1reg_reg_n_0_[3] ));
  FDCE \t1reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[4]),
        .Q(\t1reg_reg_n_0_[4] ));
  FDCE \t1reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[5]),
        .Q(\t1reg_reg_n_0_[5] ));
  FDCE \t1reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[6]),
        .Q(\t1reg_reg_n_0_[6] ));
  FDCE \t1reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[7]),
        .Q(\t1reg_reg_n_0_[7] ));
  FDCE \t1reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[8]),
        .Q(\t1reg_reg_n_0_[8] ));
  FDCE \t1reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[9]),
        .Q(\t1reg_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "fu_and_ior_xor_always_1" *) 
module toplevel_tta_core_toplevel_0_0_fu_and_ior_xor_always_1
   (\t1reg_reg[0]_0 ,
    \o1temp_reg[24]_0 ,
    \o1temp_reg[26]_0 ,
    \o1temp_reg[29]_0 ,
    \o1temp_reg[30]_0 ,
    \o1temp_reg[31]_0 ,
    \o1temp_reg[16]_0 ,
    \o1temp_reg[15]_0 ,
    \o1temp_reg[14]_0 ,
    \adata_r_reg[24] ,
    \o1_data_r_reg[2] ,
    \t1reg_reg[3]_0 ,
    \t1reg_reg[4]_0 ,
    \o1_data_r_reg[5] ,
    \o1_data_r_reg[6] ,
    \o1_data_r_reg[7] ,
    \o1temp_reg[8]_0 ,
    \o1temp_reg[9]_0 ,
    \o1temp_reg[10]_0 ,
    \o1temp_reg[11]_0 ,
    \o1temp_reg[12]_0 ,
    \o1temp_reg[13]_0 ,
    \o1temp_reg[17]_0 ,
    \o1_data_r_reg[18] ,
    \adata_r_reg[19] ,
    \o1_data_r_reg[20] ,
    \o1_data_r_reg[21] ,
    \o1_data_r_reg[22] ,
    \o1temp_reg[23]_0 ,
    \o1reg_reg[25]_0 ,
    \o1reg_reg[27]_0 ,
    \o1reg_reg[28]_0 ,
    Q,
    inst_decoder_B1_src_sel_wire,
    E,
    D,
    clk,
    rstx,
    socket_RF_i1_data,
    fu_logic_in2_load_reg_reg,
    fu_logic_in2_load_reg_reg_0);
  output \t1reg_reg[0]_0 ;
  output \o1temp_reg[24]_0 ;
  output \o1temp_reg[26]_0 ;
  output \o1temp_reg[29]_0 ;
  output \o1temp_reg[30]_0 ;
  output \o1temp_reg[31]_0 ;
  output \o1temp_reg[16]_0 ;
  output \o1temp_reg[15]_0 ;
  output \o1temp_reg[14]_0 ;
  output \adata_r_reg[24] ;
  output \o1_data_r_reg[2] ;
  output \t1reg_reg[3]_0 ;
  output \t1reg_reg[4]_0 ;
  output \o1_data_r_reg[5] ;
  output \o1_data_r_reg[6] ;
  output \o1_data_r_reg[7] ;
  output \o1temp_reg[8]_0 ;
  output \o1temp_reg[9]_0 ;
  output \o1temp_reg[10]_0 ;
  output \o1temp_reg[11]_0 ;
  output \o1temp_reg[12]_0 ;
  output \o1temp_reg[13]_0 ;
  output \o1temp_reg[17]_0 ;
  output \o1_data_r_reg[18] ;
  output \adata_r_reg[19] ;
  output \o1_data_r_reg[20] ;
  output \o1_data_r_reg[21] ;
  output \o1_data_r_reg[22] ;
  output \o1temp_reg[23]_0 ;
  output \o1reg_reg[25]_0 ;
  output \o1reg_reg[27]_0 ;
  output \o1reg_reg[28]_0 ;
  output [31:0]Q;
  input [1:0]inst_decoder_B1_src_sel_wire;
  input [0:0]E;
  input [1:0]D;
  input clk;
  input rstx;
  input [31:0]socket_RF_i1_data;
  input [0:0]fu_logic_in2_load_reg_reg;
  input [31:0]fu_logic_in2_load_reg_reg_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [1:0]T1opc;
  wire \adata_r_reg[19] ;
  wire \adata_r_reg[24] ;
  wire clk;
  wire [0:0]fu_logic_in2_load_reg_reg;
  wire [31:0]fu_logic_in2_load_reg_reg_0;
  wire [1:0]inst_decoder_B1_src_sel_wire;
  wire \o1_data_r_reg[18] ;
  wire \o1_data_r_reg[20] ;
  wire \o1_data_r_reg[21] ;
  wire \o1_data_r_reg[22] ;
  wire \o1_data_r_reg[2] ;
  wire \o1_data_r_reg[5] ;
  wire \o1_data_r_reg[6] ;
  wire \o1_data_r_reg[7] ;
  wire \o1reg_reg[25]_0 ;
  wire \o1reg_reg[27]_0 ;
  wire \o1reg_reg[28]_0 ;
  wire \o1reg_reg_n_0_[0] ;
  wire \o1reg_reg_n_0_[10] ;
  wire \o1reg_reg_n_0_[11] ;
  wire \o1reg_reg_n_0_[12] ;
  wire \o1reg_reg_n_0_[13] ;
  wire \o1reg_reg_n_0_[14] ;
  wire \o1reg_reg_n_0_[15] ;
  wire \o1reg_reg_n_0_[16] ;
  wire \o1reg_reg_n_0_[17] ;
  wire \o1reg_reg_n_0_[18] ;
  wire \o1reg_reg_n_0_[19] ;
  wire \o1reg_reg_n_0_[1] ;
  wire \o1reg_reg_n_0_[20] ;
  wire \o1reg_reg_n_0_[21] ;
  wire \o1reg_reg_n_0_[22] ;
  wire \o1reg_reg_n_0_[23] ;
  wire \o1reg_reg_n_0_[24] ;
  wire \o1reg_reg_n_0_[25] ;
  wire \o1reg_reg_n_0_[26] ;
  wire \o1reg_reg_n_0_[27] ;
  wire \o1reg_reg_n_0_[28] ;
  wire \o1reg_reg_n_0_[29] ;
  wire \o1reg_reg_n_0_[2] ;
  wire \o1reg_reg_n_0_[30] ;
  wire \o1reg_reg_n_0_[31] ;
  wire \o1reg_reg_n_0_[3] ;
  wire \o1reg_reg_n_0_[4] ;
  wire \o1reg_reg_n_0_[5] ;
  wire \o1reg_reg_n_0_[6] ;
  wire \o1reg_reg_n_0_[7] ;
  wire \o1reg_reg_n_0_[8] ;
  wire \o1reg_reg_n_0_[9] ;
  wire \o1temp_reg[10]_0 ;
  wire \o1temp_reg[11]_0 ;
  wire \o1temp_reg[12]_0 ;
  wire \o1temp_reg[13]_0 ;
  wire \o1temp_reg[14]_0 ;
  wire \o1temp_reg[15]_0 ;
  wire \o1temp_reg[16]_0 ;
  wire \o1temp_reg[17]_0 ;
  wire \o1temp_reg[23]_0 ;
  wire \o1temp_reg[24]_0 ;
  wire \o1temp_reg[26]_0 ;
  wire \o1temp_reg[29]_0 ;
  wire \o1temp_reg[30]_0 ;
  wire \o1temp_reg[31]_0 ;
  wire \o1temp_reg[8]_0 ;
  wire \o1temp_reg[9]_0 ;
  wire rstx;
  wire [31:0]socket_RF_i1_data;
  wire [31:0]t1reg;
  wire \t1reg_reg[0]_0 ;
  wire \t1reg_reg[3]_0 ;
  wire \t1reg_reg[4]_0 ;

  FDCE \T1opc_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[0]),
        .Q(T1opc[0]));
  FDCE \T1opc_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[1]),
        .Q(T1opc[1]));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \aaddr_r[1]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[3] ),
        .I2(t1reg[3]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\t1reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \aaddr_r[2]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[4] ),
        .I2(t1reg[4]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\t1reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \aaddr_r[6]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[8] ),
        .I2(t1reg[8]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \aaddr_r[7]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[9] ),
        .I2(t1reg[9]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \aaddr_r[8]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[10] ),
        .I2(t1reg[10]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \aaddr_r[9]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[11] ),
        .I2(t1reg[11]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1_data_r[17]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[17]),
        .I3(\o1reg_reg_n_0_[17] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1temp_reg[17]_0 ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1_data_r[18]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[18]),
        .I3(\o1reg_reg_n_0_[18] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1_data_r_reg[18] ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1_data_r[19]_i_8 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[19]),
        .I3(\o1reg_reg_n_0_[19] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\adata_r_reg[19] ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1_data_r[20]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[20]),
        .I3(\o1reg_reg_n_0_[20] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1_data_r_reg[20] ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1_data_r[21]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[21]),
        .I3(\o1reg_reg_n_0_[21] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1_data_r_reg[21] ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1_data_r[22]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[22]),
        .I3(\o1reg_reg_n_0_[22] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1_data_r_reg[22] ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1_data_r[23]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[23]),
        .I3(\o1reg_reg_n_0_[23] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1temp_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1_data_r[2]_i_7 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[2] ),
        .I2(t1reg[2]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1_data_r_reg[2] ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1_data_r[5]_i_7 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[5] ),
        .I2(t1reg[5]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1_data_r_reg[5] ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1_data_r[6]_i_7 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[6] ),
        .I2(t1reg[6]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1_data_r_reg[6] ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1_data_r[7]_i_7 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[7] ),
        .I2(t1reg[7]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1_data_r_reg[7] ));
  FDCE \o1reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[0]),
        .Q(\o1reg_reg_n_0_[0] ));
  FDCE \o1reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[10]),
        .Q(\o1reg_reg_n_0_[10] ));
  FDCE \o1reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[11]),
        .Q(\o1reg_reg_n_0_[11] ));
  FDCE \o1reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[12]),
        .Q(\o1reg_reg_n_0_[12] ));
  FDCE \o1reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[13]),
        .Q(\o1reg_reg_n_0_[13] ));
  FDCE \o1reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[14]),
        .Q(\o1reg_reg_n_0_[14] ));
  FDCE \o1reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[15]),
        .Q(\o1reg_reg_n_0_[15] ));
  FDCE \o1reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[16]),
        .Q(\o1reg_reg_n_0_[16] ));
  FDCE \o1reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[17]),
        .Q(\o1reg_reg_n_0_[17] ));
  FDCE \o1reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[18]),
        .Q(\o1reg_reg_n_0_[18] ));
  FDCE \o1reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[19]),
        .Q(\o1reg_reg_n_0_[19] ));
  FDCE \o1reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[1]),
        .Q(\o1reg_reg_n_0_[1] ));
  FDCE \o1reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[20]),
        .Q(\o1reg_reg_n_0_[20] ));
  FDCE \o1reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[21]),
        .Q(\o1reg_reg_n_0_[21] ));
  FDCE \o1reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[22]),
        .Q(\o1reg_reg_n_0_[22] ));
  FDCE \o1reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[23]),
        .Q(\o1reg_reg_n_0_[23] ));
  FDCE \o1reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[24]),
        .Q(\o1reg_reg_n_0_[24] ));
  FDCE \o1reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[25]),
        .Q(\o1reg_reg_n_0_[25] ));
  FDCE \o1reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[26]),
        .Q(\o1reg_reg_n_0_[26] ));
  FDCE \o1reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[27]),
        .Q(\o1reg_reg_n_0_[27] ));
  FDCE \o1reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[28]),
        .Q(\o1reg_reg_n_0_[28] ));
  FDCE \o1reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[29]),
        .Q(\o1reg_reg_n_0_[29] ));
  FDCE \o1reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[2]),
        .Q(\o1reg_reg_n_0_[2] ));
  FDCE \o1reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[30]),
        .Q(\o1reg_reg_n_0_[30] ));
  FDCE \o1reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[31]),
        .Q(\o1reg_reg_n_0_[31] ));
  FDCE \o1reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[3]),
        .Q(\o1reg_reg_n_0_[3] ));
  FDCE \o1reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[4]),
        .Q(\o1reg_reg_n_0_[4] ));
  FDCE \o1reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[5]),
        .Q(\o1reg_reg_n_0_[5] ));
  FDCE \o1reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[6]),
        .Q(\o1reg_reg_n_0_[6] ));
  FDCE \o1reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[7]),
        .Q(\o1reg_reg_n_0_[7] ));
  FDCE \o1reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[8]),
        .Q(\o1reg_reg_n_0_[8] ));
  FDCE \o1reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_logic_in2_load_reg_reg_0[9]),
        .Q(\o1reg_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[0]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[0] ),
        .I2(t1reg[0]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\t1reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[12]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[12] ),
        .I2(t1reg[12]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[13]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[13] ),
        .I2(t1reg[13]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[14]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[14] ),
        .I2(t1reg[14]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[15]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[15] ),
        .I2(t1reg[15]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[16]_i_9 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[16] ),
        .I2(t1reg[16]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[24]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[24] ),
        .I2(t1reg[24]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[24]_0 ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1temp[25]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[25]),
        .I3(\o1reg_reg_n_0_[25] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1reg_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[26]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[26] ),
        .I2(t1reg[26]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[26]_0 ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1temp[27]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[27]),
        .I3(\o1reg_reg_n_0_[27] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1reg_reg[27]_0 ));
  LUT5 #(
    .INIT(32'h00003EE0)) 
    \o1temp[28]_i_5 
       (.I0(T1opc[0]),
        .I1(T1opc[1]),
        .I2(t1reg[28]),
        .I3(\o1reg_reg_n_0_[28] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .O(\o1reg_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[29]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[29] ),
        .I2(t1reg[29]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[30]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[30] ),
        .I2(t1reg[30]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \o1temp[31]_i_8 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[31] ),
        .I2(t1reg[31]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp_reg[31]_0 ));
  FDCE \o1temp_reg[0] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[0]),
        .Q(Q[0]));
  FDCE \o1temp_reg[10] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[10]),
        .Q(Q[10]));
  FDCE \o1temp_reg[11] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[11]),
        .Q(Q[11]));
  FDCE \o1temp_reg[12] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[12]),
        .Q(Q[12]));
  FDCE \o1temp_reg[13] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[13]),
        .Q(Q[13]));
  FDCE \o1temp_reg[14] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[14]),
        .Q(Q[14]));
  FDCE \o1temp_reg[15] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[15]),
        .Q(Q[15]));
  FDCE \o1temp_reg[16] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[16]),
        .Q(Q[16]));
  FDCE \o1temp_reg[17] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[17]),
        .Q(Q[17]));
  FDCE \o1temp_reg[18] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[18]),
        .Q(Q[18]));
  FDCE \o1temp_reg[19] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[19]),
        .Q(Q[19]));
  FDCE \o1temp_reg[1] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[1]),
        .Q(Q[1]));
  FDCE \o1temp_reg[20] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[20]),
        .Q(Q[20]));
  FDCE \o1temp_reg[21] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[21]),
        .Q(Q[21]));
  FDCE \o1temp_reg[22] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[22]),
        .Q(Q[22]));
  FDCE \o1temp_reg[23] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[23]),
        .Q(Q[23]));
  FDCE \o1temp_reg[24] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[24]),
        .Q(Q[24]));
  FDCE \o1temp_reg[25] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[25]),
        .Q(Q[25]));
  FDCE \o1temp_reg[26] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[26]),
        .Q(Q[26]));
  FDCE \o1temp_reg[27] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[27]),
        .Q(Q[27]));
  FDCE \o1temp_reg[28] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[28]),
        .Q(Q[28]));
  FDCE \o1temp_reg[29] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[29]),
        .Q(Q[29]));
  FDCE \o1temp_reg[2] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[2]),
        .Q(Q[2]));
  FDCE \o1temp_reg[30] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[30]),
        .Q(Q[30]));
  FDCE \o1temp_reg[31] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[31]),
        .Q(Q[31]));
  FDCE \o1temp_reg[3] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[3]),
        .Q(Q[3]));
  FDCE \o1temp_reg[4] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[4]),
        .Q(Q[4]));
  FDCE \o1temp_reg[5] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[5]),
        .Q(Q[5]));
  FDCE \o1temp_reg[6] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[6]),
        .Q(Q[6]));
  FDCE \o1temp_reg[7] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[7]),
        .Q(Q[7]));
  FDCE \o1temp_reg[8] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[8]),
        .Q(Q[8]));
  FDCE \o1temp_reg[9] 
       (.C(clk),
        .CE(fu_logic_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h14541440FFFFFFFF)) 
    \pc_update_generate_0.pc_reg[1]_i_6 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\o1reg_reg_n_0_[1] ),
        .I2(t1reg[1]),
        .I3(T1opc[1]),
        .I4(T1opc[0]),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\adata_r_reg[24] ));
  FDCE \t1reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[0]),
        .Q(t1reg[0]));
  FDCE \t1reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[10]),
        .Q(t1reg[10]));
  FDCE \t1reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[11]),
        .Q(t1reg[11]));
  FDCE \t1reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[12]),
        .Q(t1reg[12]));
  FDCE \t1reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[13]),
        .Q(t1reg[13]));
  FDCE \t1reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[14]),
        .Q(t1reg[14]));
  FDCE \t1reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[15]),
        .Q(t1reg[15]));
  FDCE \t1reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[16]),
        .Q(t1reg[16]));
  FDCE \t1reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[17]),
        .Q(t1reg[17]));
  FDCE \t1reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[18]),
        .Q(t1reg[18]));
  FDCE \t1reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[19]),
        .Q(t1reg[19]));
  FDCE \t1reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[1]),
        .Q(t1reg[1]));
  FDCE \t1reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[20]),
        .Q(t1reg[20]));
  FDCE \t1reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[21]),
        .Q(t1reg[21]));
  FDCE \t1reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[22]),
        .Q(t1reg[22]));
  FDCE \t1reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[23]),
        .Q(t1reg[23]));
  FDCE \t1reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[24]),
        .Q(t1reg[24]));
  FDCE \t1reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[25]),
        .Q(t1reg[25]));
  FDCE \t1reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[26]),
        .Q(t1reg[26]));
  FDCE \t1reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[27]),
        .Q(t1reg[27]));
  FDCE \t1reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[28]),
        .Q(t1reg[28]));
  FDCE \t1reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[29]),
        .Q(t1reg[29]));
  FDCE \t1reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[2]),
        .Q(t1reg[2]));
  FDCE \t1reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[30]),
        .Q(t1reg[30]));
  FDCE \t1reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[31]),
        .Q(t1reg[31]));
  FDCE \t1reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[3]),
        .Q(t1reg[3]));
  FDCE \t1reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[4]),
        .Q(t1reg[4]));
  FDCE \t1reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[5]),
        .Q(t1reg[5]));
  FDCE \t1reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[6]),
        .Q(t1reg[6]));
  FDCE \t1reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[7]),
        .Q(t1reg[7]));
  FDCE \t1reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[8]),
        .Q(t1reg[8]));
  FDCE \t1reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[9]),
        .Q(t1reg[9]));
endmodule

(* ORIG_REF_NAME = "fu_lsu_32b" *) 
module toplevel_tta_core_toplevel_0_0_fu_lsu_32b
   (core_fu_lsu_awren_out_wire,
    core_fu_lsu_avalid_out_wire,
    core_fu_lsu_astrb_out_wire,
    D,
    \result_r_reg[4]_0 ,
    \result_r_reg[13]_0 ,
    \result_r_reg[12]_0 ,
    \result_r_reg[11]_0 ,
    \result_r_reg[10]_0 ,
    \result_r_reg[9]_0 ,
    \result_r_reg[8]_0 ,
    \result_r_reg[7]_0 ,
    \result_r_reg[6]_0 ,
    \result_r_reg[5]_0 ,
    \o1temp_reg[31] ,
    \o1temp_reg[30] ,
    \o1temp_reg[29] ,
    \o1reg_reg[28] ,
    \o1reg_reg[27] ,
    \o1temp_reg[26] ,
    \o1reg_reg[25] ,
    \o1temp_reg[24] ,
    \o1temp_reg[23] ,
    \o1temp_reg[22] ,
    \o1temp_reg[22]_0 ,
    \o1temp_reg[21] ,
    \o1temp_reg[21]_0 ,
    \o1temp_reg[20] ,
    \o1temp_reg[20]_0 ,
    \o1temp_reg[19] ,
    \o1temp_reg[19]_0 ,
    \o1temp_reg[18] ,
    \o1temp_reg[18]_0 ,
    \o1temp_reg[17] ,
    \o1temp_reg[16] ,
    \result_r_reg[15]_0 ,
    \result_r_reg[14]_0 ,
    \result_r_reg[1]_0 ,
    \result_r_reg[2]_0 ,
    \result_r_reg[3]_0 ,
    a_enable,
    core_fu_lsu_rready_out_wire,
    RAM_ARR_reg,
    Q,
    RAM_ARR_reg_0,
    p_1_in,
    \pipeline_r[0][sign_extend]0_out ,
    clk,
    rstx,
    \fu_lsu_opc_reg_reg[1] ,
    fu_lsu_in1t_load_reg_reg,
    fu_lsu_in1t_load_reg_reg_0,
    fu_lsu_in1t_load_reg_reg_1,
    fu_lsu_in1t_load_reg_reg_2,
    fu_lsu_in1t_load_reg_reg_3,
    inst_decoder_B1_src_sel_wire,
    \opc_reg_reg[0] ,
    \opc_reg_reg[0]_0 ,
    \opc_reg_reg[0]_1 ,
    \opc_reg_reg[0]_2 ,
    \opc_reg_reg[0]_3 ,
    \opc_reg_reg[0]_4 ,
    \opc_reg_reg[0]_5 ,
    \opc_reg_reg[0]_6 ,
    onchip_mem_data_a_aready_out_wire,
    fu_lsu_in1t_load_reg_reg_4,
    rready_r_reg_0,
    \a_rdata_r_reg[31] ,
    \fu_lsu_opc_reg_reg[2] ,
    \B1_src_sel_reg_reg[0] ,
    fu_lsu_in2_load_reg_reg,
    E,
    fu_lsu_in1t_load_reg_reg_5);
  output core_fu_lsu_awren_out_wire;
  output core_fu_lsu_avalid_out_wire;
  output [3:0]core_fu_lsu_astrb_out_wire;
  output [0:0]D;
  output \result_r_reg[4]_0 ;
  output \result_r_reg[13]_0 ;
  output \result_r_reg[12]_0 ;
  output \result_r_reg[11]_0 ;
  output \result_r_reg[10]_0 ;
  output \result_r_reg[9]_0 ;
  output \result_r_reg[8]_0 ;
  output \result_r_reg[7]_0 ;
  output \result_r_reg[6]_0 ;
  output \result_r_reg[5]_0 ;
  output \o1temp_reg[31] ;
  output \o1temp_reg[30] ;
  output \o1temp_reg[29] ;
  output \o1reg_reg[28] ;
  output \o1reg_reg[27] ;
  output \o1temp_reg[26] ;
  output \o1reg_reg[25] ;
  output \o1temp_reg[24] ;
  output \o1temp_reg[23] ;
  output \o1temp_reg[22] ;
  output \o1temp_reg[22]_0 ;
  output \o1temp_reg[21] ;
  output \o1temp_reg[21]_0 ;
  output \o1temp_reg[20] ;
  output \o1temp_reg[20]_0 ;
  output \o1temp_reg[19] ;
  output \o1temp_reg[19]_0 ;
  output \o1temp_reg[18] ;
  output \o1temp_reg[18]_0 ;
  output \o1temp_reg[17] ;
  output \o1temp_reg[16] ;
  output \result_r_reg[15]_0 ;
  output \result_r_reg[14]_0 ;
  output \result_r_reg[1]_0 ;
  output \result_r_reg[2]_0 ;
  output \result_r_reg[3]_0 ;
  output a_enable;
  output core_fu_lsu_rready_out_wire;
  output [9:0]RAM_ARR_reg;
  output [31:0]Q;
  output [31:0]RAM_ARR_reg_0;
  input p_1_in;
  input \pipeline_r[0][sign_extend]0_out ;
  input clk;
  input rstx;
  input \fu_lsu_opc_reg_reg[1] ;
  input fu_lsu_in1t_load_reg_reg;
  input fu_lsu_in1t_load_reg_reg_0;
  input fu_lsu_in1t_load_reg_reg_1;
  input fu_lsu_in1t_load_reg_reg_2;
  input fu_lsu_in1t_load_reg_reg_3;
  input [0:0]inst_decoder_B1_src_sel_wire;
  input \opc_reg_reg[0] ;
  input \opc_reg_reg[0]_0 ;
  input \opc_reg_reg[0]_1 ;
  input \opc_reg_reg[0]_2 ;
  input \opc_reg_reg[0]_3 ;
  input \opc_reg_reg[0]_4 ;
  input \opc_reg_reg[0]_5 ;
  input \opc_reg_reg[0]_6 ;
  input onchip_mem_data_a_aready_out_wire;
  input [2:0]fu_lsu_in1t_load_reg_reg_4;
  input [0:0]rready_r_reg_0;
  input [31:0]\a_rdata_r_reg[31] ;
  input [1:0]\fu_lsu_opc_reg_reg[2] ;
  input [9:0]\B1_src_sel_reg_reg[0] ;
  input [31:0]fu_lsu_in2_load_reg_reg;
  input [0:0]E;
  input [31:0]fu_lsu_in1t_load_reg_reg_5;

  wire [9:0]\B1_src_sel_reg_reg[0] ;
  wire [0:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [9:0]RAM_ARR_reg;
  wire [31:0]RAM_ARR_reg_0;
  wire a_enable;
  wire [31:0]\a_rdata_r_reg[31] ;
  wire clk;
  wire [3:0]core_fu_lsu_astrb_out_wire;
  wire core_fu_lsu_avalid_out_wire;
  wire core_fu_lsu_awren_out_wire;
  wire core_fu_lsu_rready_out_wire;
  wire fu_lsu_in1t_load_reg_reg;
  wire fu_lsu_in1t_load_reg_reg_0;
  wire fu_lsu_in1t_load_reg_reg_1;
  wire fu_lsu_in1t_load_reg_reg_2;
  wire fu_lsu_in1t_load_reg_reg_3;
  wire [2:0]fu_lsu_in1t_load_reg_reg_4;
  wire [31:0]fu_lsu_in1t_load_reg_reg_5;
  wire [31:0]fu_lsu_in2_load_reg_reg;
  wire \fu_lsu_opc_reg_reg[1] ;
  wire [1:0]\fu_lsu_opc_reg_reg[2] ;
  wire [31:1]fu_lsu_r1_data_out_wire;
  wire [0:0]inst_decoder_B1_src_sel_wire;
  wire \o1reg_reg[25] ;
  wire \o1reg_reg[27] ;
  wire \o1reg_reg[28] ;
  wire \o1temp[25]_i_7_n_0 ;
  wire \o1temp[27]_i_7_n_0 ;
  wire \o1temp[28]_i_7_n_0 ;
  wire \o1temp_reg[16] ;
  wire \o1temp_reg[17] ;
  wire \o1temp_reg[18] ;
  wire \o1temp_reg[18]_0 ;
  wire \o1temp_reg[19] ;
  wire \o1temp_reg[19]_0 ;
  wire \o1temp_reg[20] ;
  wire \o1temp_reg[20]_0 ;
  wire \o1temp_reg[21] ;
  wire \o1temp_reg[21]_0 ;
  wire \o1temp_reg[22] ;
  wire \o1temp_reg[22]_0 ;
  wire \o1temp_reg[23] ;
  wire \o1temp_reg[24] ;
  wire \o1temp_reg[26] ;
  wire \o1temp_reg[29] ;
  wire \o1temp_reg[30] ;
  wire \o1temp_reg[31] ;
  wire onchip_mem_data_a_aready_out_wire;
  wire \opc_reg_reg[0] ;
  wire \opc_reg_reg[0]_0 ;
  wire \opc_reg_reg[0]_1 ;
  wire \opc_reg_reg[0]_2 ;
  wire \opc_reg_reg[0]_3 ;
  wire \opc_reg_reg[0]_4 ;
  wire \opc_reg_reg[0]_5 ;
  wire \opc_reg_reg[0]_6 ;
  wire p_1_in;
  wire \pipeline_r[0][sign_extend]0_out ;
  wire [1:0]\pipeline_r_reg[0][addr_low]__0 ;
  wire \pipeline_r_reg[0][operation_n_0_][0] ;
  wire \pipeline_r_reg[0][operation_n_0_][1] ;
  wire \pipeline_r_reg[0][operation_n_0_][2] ;
  wire \pipeline_r_reg[0][sign_extend]__0 ;
  wire [1:0]\pipeline_r_reg[1][addr_low]__0 ;
  wire [2:0]\pipeline_r_reg[1][operation]__0 ;
  wire \pipeline_r_reg[1][sign_extend]__0 ;
  wire [1:0]\pipeline_r_reg[2][addr_low]__0 ;
  wire \pipeline_r_reg[2][operation_n_0_][0] ;
  wire \pipeline_r_reg[2][operation_n_0_][1] ;
  wire \pipeline_r_reg[2][operation_n_0_][2] ;
  wire \pipeline_r_reg[2][sign_extend]__0 ;
  wire [31:0]rdata_r;
  wire [31:0]result_r;
  wire \result_r[0]_i_2_n_0 ;
  wire \result_r[0]_i_3_n_0 ;
  wire \result_r[0]_i_4_n_0 ;
  wire \result_r[0]_i_5_n_0 ;
  wire \result_r[10]_i_3_n_0 ;
  wire \result_r[11]_i_3_n_0 ;
  wire \result_r[12]_i_3_n_0 ;
  wire \result_r[13]_i_3_n_0 ;
  wire \result_r[14]_i_3_n_0 ;
  wire \result_r[15]_i_3_n_0 ;
  wire \result_r[15]_i_4_n_0 ;
  wire \result_r[1]_i_3_n_0 ;
  wire \result_r[1]_i_4_n_0 ;
  wire \result_r[2]_i_3_n_0 ;
  wire \result_r[2]_i_4_n_0 ;
  wire \result_r[31]_i_2_n_0 ;
  wire \result_r[31]_i_3_n_0 ;
  wire \result_r[31]_i_4_n_0 ;
  wire \result_r[31]_i_5_n_0 ;
  wire \result_r[31]_i_6_n_0 ;
  wire \result_r[3]_i_3_n_0 ;
  wire \result_r[3]_i_4_n_0 ;
  wire \result_r[4]_i_3_n_0 ;
  wire \result_r[4]_i_4_n_0 ;
  wire \result_r[5]_i_3_n_0 ;
  wire \result_r[5]_i_4_n_0 ;
  wire \result_r[6]_i_3_n_0 ;
  wire \result_r[6]_i_4_n_0 ;
  wire \result_r[6]_i_5_n_0 ;
  wire \result_r[6]_i_6_n_0 ;
  wire \result_r[7]_i_3_n_0 ;
  wire \result_r[8]_i_3_n_0 ;
  wire \result_r[9]_i_3_n_0 ;
  wire \result_r_reg[10]_0 ;
  wire \result_r_reg[11]_0 ;
  wire \result_r_reg[12]_0 ;
  wire \result_r_reg[13]_0 ;
  wire \result_r_reg[14]_0 ;
  wire \result_r_reg[15]_0 ;
  wire \result_r_reg[1]_0 ;
  wire \result_r_reg[2]_0 ;
  wire \result_r_reg[3]_0 ;
  wire \result_r_reg[4]_0 ;
  wire \result_r_reg[5]_0 ;
  wire \result_r_reg[6]_0 ;
  wire \result_r_reg[7]_0 ;
  wire \result_r_reg[8]_0 ;
  wire \result_r_reg[9]_0 ;
  wire rready_r_i_1_n_0;
  wire [0:0]rready_r_reg_0;
  wire rstx;

  LUT2 #(
    .INIT(4'h8)) 
    RAM_ARR_reg_i_1
       (.I0(core_fu_lsu_avalid_out_wire),
        .I1(onchip_mem_data_a_aready_out_wire),
        .O(a_enable));
  FDCE \aaddr_r_reg[0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [0]),
        .Q(RAM_ARR_reg[0]));
  FDCE \aaddr_r_reg[1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [1]),
        .Q(RAM_ARR_reg[1]));
  FDCE \aaddr_r_reg[2] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [2]),
        .Q(RAM_ARR_reg[2]));
  FDCE \aaddr_r_reg[3] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [3]),
        .Q(RAM_ARR_reg[3]));
  FDCE \aaddr_r_reg[4] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [4]),
        .Q(RAM_ARR_reg[4]));
  FDCE \aaddr_r_reg[5] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [5]),
        .Q(RAM_ARR_reg[5]));
  FDCE \aaddr_r_reg[6] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [6]),
        .Q(RAM_ARR_reg[6]));
  FDCE \aaddr_r_reg[7] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [7]),
        .Q(RAM_ARR_reg[7]));
  FDCE \aaddr_r_reg[8] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [8]),
        .Q(RAM_ARR_reg[8]));
  FDCE \aaddr_r_reg[9] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\B1_src_sel_reg_reg[0] [9]),
        .Q(RAM_ARR_reg[9]));
  FDCE \adata_r_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[0]),
        .Q(RAM_ARR_reg_0[0]));
  FDCE \adata_r_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[10]),
        .Q(RAM_ARR_reg_0[10]));
  FDCE \adata_r_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[11]),
        .Q(RAM_ARR_reg_0[11]));
  FDCE \adata_r_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[12]),
        .Q(RAM_ARR_reg_0[12]));
  FDCE \adata_r_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[13]),
        .Q(RAM_ARR_reg_0[13]));
  FDCE \adata_r_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[14]),
        .Q(RAM_ARR_reg_0[14]));
  FDCE \adata_r_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[15]),
        .Q(RAM_ARR_reg_0[15]));
  FDCE \adata_r_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[16]),
        .Q(RAM_ARR_reg_0[16]));
  FDCE \adata_r_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[17]),
        .Q(RAM_ARR_reg_0[17]));
  FDCE \adata_r_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[18]),
        .Q(RAM_ARR_reg_0[18]));
  FDCE \adata_r_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[19]),
        .Q(RAM_ARR_reg_0[19]));
  FDCE \adata_r_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[1]),
        .Q(RAM_ARR_reg_0[1]));
  FDCE \adata_r_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[20]),
        .Q(RAM_ARR_reg_0[20]));
  FDCE \adata_r_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[21]),
        .Q(RAM_ARR_reg_0[21]));
  FDCE \adata_r_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[22]),
        .Q(RAM_ARR_reg_0[22]));
  FDCE \adata_r_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[23]),
        .Q(RAM_ARR_reg_0[23]));
  FDCE \adata_r_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[24]),
        .Q(RAM_ARR_reg_0[24]));
  FDCE \adata_r_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[25]),
        .Q(RAM_ARR_reg_0[25]));
  FDCE \adata_r_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[26]),
        .Q(RAM_ARR_reg_0[26]));
  FDCE \adata_r_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[27]),
        .Q(RAM_ARR_reg_0[27]));
  FDCE \adata_r_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[28]),
        .Q(RAM_ARR_reg_0[28]));
  FDCE \adata_r_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[29]),
        .Q(RAM_ARR_reg_0[29]));
  FDCE \adata_r_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[2]),
        .Q(RAM_ARR_reg_0[2]));
  FDCE \adata_r_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[30]),
        .Q(RAM_ARR_reg_0[30]));
  FDCE \adata_r_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[31]),
        .Q(RAM_ARR_reg_0[31]));
  FDCE \adata_r_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[3]),
        .Q(RAM_ARR_reg_0[3]));
  FDCE \adata_r_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[4]),
        .Q(RAM_ARR_reg_0[4]));
  FDCE \adata_r_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[5]),
        .Q(RAM_ARR_reg_0[5]));
  FDCE \adata_r_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[6]),
        .Q(RAM_ARR_reg_0[6]));
  FDCE \adata_r_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[7]),
        .Q(RAM_ARR_reg_0[7]));
  FDCE \adata_r_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[8]),
        .Q(RAM_ARR_reg_0[8]));
  FDCE \adata_r_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_5[9]),
        .Q(RAM_ARR_reg_0[9]));
  FDCE \astrb_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_3),
        .Q(core_fu_lsu_astrb_out_wire[0]));
  FDCE \astrb_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_2),
        .Q(core_fu_lsu_astrb_out_wire[1]));
  FDCE \astrb_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_1),
        .Q(core_fu_lsu_astrb_out_wire[2]));
  FDCE \astrb_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_0),
        .Q(core_fu_lsu_astrb_out_wire[3]));
  FDCE avalid_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg),
        .Q(core_fu_lsu_avalid_out_wire));
  FDCE awren_r_reg
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\fu_lsu_opc_reg_reg[1] ),
        .Q(core_fu_lsu_awren_out_wire));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1_data_r[17]_i_6 
       (.I0(result_r[17]),
        .I1(rdata_r[17]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[17] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1_data_r[18]_i_6 
       (.I0(result_r[18]),
        .I1(rdata_r[18]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1_data_r[19]_i_5 
       (.I0(\o1temp_reg[19]_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0]_5 ),
        .O(\o1temp_reg[19] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1_data_r[19]_i_9 
       (.I0(result_r[19]),
        .I1(rdata_r[19]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1_data_r[20]_i_6 
       (.I0(result_r[20]),
        .I1(rdata_r[20]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1_data_r[21]_i_6 
       (.I0(result_r[21]),
        .I1(rdata_r[21]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1_data_r[22]_i_6 
       (.I0(result_r[22]),
        .I1(rdata_r[22]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1_data_r[23]_i_6 
       (.I0(result_r[23]),
        .I1(rdata_r[23]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[23] ));
  FDCE \o1_data_r_reg[0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[0]),
        .Q(Q[0]));
  FDCE \o1_data_r_reg[10] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[10]),
        .Q(Q[10]));
  FDCE \o1_data_r_reg[11] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[11]),
        .Q(Q[11]));
  FDCE \o1_data_r_reg[12] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[12]),
        .Q(Q[12]));
  FDCE \o1_data_r_reg[13] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[13]),
        .Q(Q[13]));
  FDCE \o1_data_r_reg[14] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[14]),
        .Q(Q[14]));
  FDCE \o1_data_r_reg[15] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[15]),
        .Q(Q[15]));
  FDCE \o1_data_r_reg[16] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[16]),
        .Q(Q[16]));
  FDCE \o1_data_r_reg[17] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[17]),
        .Q(Q[17]));
  FDCE \o1_data_r_reg[18] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[18]),
        .Q(Q[18]));
  FDCE \o1_data_r_reg[19] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[19]),
        .Q(Q[19]));
  FDCE \o1_data_r_reg[1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[1]),
        .Q(Q[1]));
  FDCE \o1_data_r_reg[20] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[20]),
        .Q(Q[20]));
  FDCE \o1_data_r_reg[21] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[21]),
        .Q(Q[21]));
  FDCE \o1_data_r_reg[22] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[22]),
        .Q(Q[22]));
  FDCE \o1_data_r_reg[23] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[23]),
        .Q(Q[23]));
  FDCE \o1_data_r_reg[24] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[24]),
        .Q(Q[24]));
  FDCE \o1_data_r_reg[25] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[25]),
        .Q(Q[25]));
  FDCE \o1_data_r_reg[26] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[26]),
        .Q(Q[26]));
  FDCE \o1_data_r_reg[27] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[27]),
        .Q(Q[27]));
  FDCE \o1_data_r_reg[28] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[28]),
        .Q(Q[28]));
  FDCE \o1_data_r_reg[29] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[29]),
        .Q(Q[29]));
  FDCE \o1_data_r_reg[2] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[2]),
        .Q(Q[2]));
  FDCE \o1_data_r_reg[30] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[30]),
        .Q(Q[30]));
  FDCE \o1_data_r_reg[31] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[31]),
        .Q(Q[31]));
  FDCE \o1_data_r_reg[3] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[3]),
        .Q(Q[3]));
  FDCE \o1_data_r_reg[4] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[4]),
        .Q(Q[4]));
  FDCE \o1_data_r_reg[5] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[5]),
        .Q(Q[5]));
  FDCE \o1_data_r_reg[6] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[6]),
        .Q(Q[6]));
  FDCE \o1_data_r_reg[7] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[7]),
        .Q(Q[7]));
  FDCE \o1_data_r_reg[8] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[8]),
        .Q(Q[8]));
  FDCE \o1_data_r_reg[9] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in2_load_reg_reg[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[16]_i_4 
       (.I0(result_r[16]),
        .I1(rdata_r[16]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1temp[18]_i_3 
       (.I0(\o1temp_reg[18]_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0]_6 ),
        .O(\o1temp_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1temp[20]_i_3 
       (.I0(\o1temp_reg[20]_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0]_4 ),
        .O(\o1temp_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1temp[21]_i_3 
       (.I0(\o1temp_reg[21]_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0]_3 ),
        .O(\o1temp_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1temp[22]_i_3 
       (.I0(\o1temp_reg[22]_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0]_2 ),
        .O(\o1temp_reg[22] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[24]_i_7 
       (.I0(result_r[24]),
        .I1(rdata_r[24]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1temp[25]_i_6 
       (.I0(\o1temp[25]_i_7_n_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0]_1 ),
        .O(\o1reg_reg[25] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[25]_i_7 
       (.I0(result_r[25]),
        .I1(rdata_r[25]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[26]_i_7 
       (.I0(result_r[26]),
        .I1(rdata_r[26]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1temp[27]_i_6 
       (.I0(\o1temp[27]_i_7_n_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0]_0 ),
        .O(\o1reg_reg[27] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[27]_i_7 
       (.I0(result_r[27]),
        .I1(rdata_r[27]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \o1temp[28]_i_6 
       (.I0(\o1temp[28]_i_7_n_0 ),
        .I1(inst_decoder_B1_src_sel_wire),
        .I2(\opc_reg_reg[0] ),
        .O(\o1reg_reg[28] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[28]_i_7 
       (.I0(result_r[28]),
        .I1(rdata_r[28]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[29]_i_7 
       (.I0(result_r[29]),
        .I1(rdata_r[29]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[29] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[30]_i_7 
       (.I0(result_r[30]),
        .I1(rdata_r[30]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[30] ));
  LUT6 #(
    .INIT(64'h5555555500005FF3)) 
    \o1temp[31]_i_5 
       (.I0(result_r[31]),
        .I1(rdata_r[31]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\result_r[31]_i_2_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\o1temp_reg[31] ));
  FDCE \pipeline_r_reg[0][addr_low][0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\fu_lsu_opc_reg_reg[2] [0]),
        .Q(\pipeline_r_reg[0][addr_low]__0 [0]));
  FDCE \pipeline_r_reg[0][addr_low][1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\fu_lsu_opc_reg_reg[2] [1]),
        .Q(\pipeline_r_reg[0][addr_low]__0 [1]));
  FDCE \pipeline_r_reg[0][operation][0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_4[0]),
        .Q(\pipeline_r_reg[0][operation_n_0_][0] ));
  FDCE \pipeline_r_reg[0][operation][1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_in1t_load_reg_reg_4[1]),
        .Q(\pipeline_r_reg[0][operation_n_0_][1] ));
  FDPE \pipeline_r_reg[0][operation][2] 
       (.C(clk),
        .CE(p_1_in),
        .D(fu_lsu_in1t_load_reg_reg_4[2]),
        .PRE(rstx),
        .Q(\pipeline_r_reg[0][operation_n_0_][2] ));
  FDCE \pipeline_r_reg[0][sign_extend] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r[0][sign_extend]0_out ),
        .Q(\pipeline_r_reg[0][sign_extend]__0 ));
  FDCE \pipeline_r_reg[1][addr_low][0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[0][addr_low]__0 [0]),
        .Q(\pipeline_r_reg[1][addr_low]__0 [0]));
  FDCE \pipeline_r_reg[1][addr_low][1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[0][addr_low]__0 [1]),
        .Q(\pipeline_r_reg[1][addr_low]__0 [1]));
  FDCE \pipeline_r_reg[1][operation][0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[0][operation_n_0_][0] ),
        .Q(\pipeline_r_reg[1][operation]__0 [0]));
  FDCE \pipeline_r_reg[1][operation][1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[0][operation_n_0_][1] ),
        .Q(\pipeline_r_reg[1][operation]__0 [1]));
  FDPE \pipeline_r_reg[1][operation][2] 
       (.C(clk),
        .CE(p_1_in),
        .D(\pipeline_r_reg[0][operation_n_0_][2] ),
        .PRE(rstx),
        .Q(\pipeline_r_reg[1][operation]__0 [2]));
  FDCE \pipeline_r_reg[1][sign_extend] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[0][sign_extend]__0 ),
        .Q(\pipeline_r_reg[1][sign_extend]__0 ));
  FDCE \pipeline_r_reg[2][addr_low][0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[1][addr_low]__0 [0]),
        .Q(\pipeline_r_reg[2][addr_low]__0 [0]));
  FDCE \pipeline_r_reg[2][addr_low][1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[1][addr_low]__0 [1]),
        .Q(\pipeline_r_reg[2][addr_low]__0 [1]));
  FDCE \pipeline_r_reg[2][operation][0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[1][operation]__0 [0]),
        .Q(\pipeline_r_reg[2][operation_n_0_][0] ));
  FDCE \pipeline_r_reg[2][operation][1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[1][operation]__0 [1]),
        .Q(\pipeline_r_reg[2][operation_n_0_][1] ));
  FDPE \pipeline_r_reg[2][operation][2] 
       (.C(clk),
        .CE(p_1_in),
        .D(\pipeline_r_reg[1][operation]__0 [2]),
        .PRE(rstx),
        .Q(\pipeline_r_reg[2][operation_n_0_][2] ));
  FDCE \pipeline_r_reg[2][sign_extend] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(\pipeline_r_reg[1][sign_extend]__0 ),
        .Q(\pipeline_r_reg[2][sign_extend]__0 ));
  FDCE \rdata_r_reg[0] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [0]),
        .Q(rdata_r[0]));
  FDCE \rdata_r_reg[10] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [10]),
        .Q(rdata_r[10]));
  FDCE \rdata_r_reg[11] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [11]),
        .Q(rdata_r[11]));
  FDCE \rdata_r_reg[12] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [12]),
        .Q(rdata_r[12]));
  FDCE \rdata_r_reg[13] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [13]),
        .Q(rdata_r[13]));
  FDCE \rdata_r_reg[14] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [14]),
        .Q(rdata_r[14]));
  FDCE \rdata_r_reg[15] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [15]),
        .Q(rdata_r[15]));
  FDCE \rdata_r_reg[16] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [16]),
        .Q(rdata_r[16]));
  FDCE \rdata_r_reg[17] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [17]),
        .Q(rdata_r[17]));
  FDCE \rdata_r_reg[18] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [18]),
        .Q(rdata_r[18]));
  FDCE \rdata_r_reg[19] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [19]),
        .Q(rdata_r[19]));
  FDCE \rdata_r_reg[1] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [1]),
        .Q(rdata_r[1]));
  FDCE \rdata_r_reg[20] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [20]),
        .Q(rdata_r[20]));
  FDCE \rdata_r_reg[21] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [21]),
        .Q(rdata_r[21]));
  FDCE \rdata_r_reg[22] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [22]),
        .Q(rdata_r[22]));
  FDCE \rdata_r_reg[23] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [23]),
        .Q(rdata_r[23]));
  FDCE \rdata_r_reg[24] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [24]),
        .Q(rdata_r[24]));
  FDCE \rdata_r_reg[25] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [25]),
        .Q(rdata_r[25]));
  FDCE \rdata_r_reg[26] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [26]),
        .Q(rdata_r[26]));
  FDCE \rdata_r_reg[27] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [27]),
        .Q(rdata_r[27]));
  FDCE \rdata_r_reg[28] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [28]),
        .Q(rdata_r[28]));
  FDCE \rdata_r_reg[29] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [29]),
        .Q(rdata_r[29]));
  FDCE \rdata_r_reg[2] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [2]),
        .Q(rdata_r[2]));
  FDCE \rdata_r_reg[30] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [30]),
        .Q(rdata_r[30]));
  FDCE \rdata_r_reg[31] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [31]),
        .Q(rdata_r[31]));
  FDCE \rdata_r_reg[3] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [3]),
        .Q(rdata_r[3]));
  FDCE \rdata_r_reg[4] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [4]),
        .Q(rdata_r[4]));
  FDCE \rdata_r_reg[5] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [5]),
        .Q(rdata_r[5]));
  FDCE \rdata_r_reg[6] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [6]),
        .Q(rdata_r[6]));
  FDCE \rdata_r_reg[7] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [7]),
        .Q(rdata_r[7]));
  FDCE \rdata_r_reg[8] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [8]),
        .Q(rdata_r[8]));
  FDCE \rdata_r_reg[9] 
       (.C(clk),
        .CE(rready_r_reg_0),
        .CLR(rstx),
        .D(\a_rdata_r_reg[31] [9]),
        .Q(rdata_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF0F080FF)) 
    \result_r[0]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[0]),
        .I3(\result_r[0]_i_2_n_0 ),
        .I4(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(D));
  LUT6 #(
    .INIT(64'h00BA00BF000000BF)) 
    \result_r[0]_i_2 
       (.I0(\result_r[0]_i_3_n_0 ),
        .I1(rdata_r[16]),
        .I2(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I3(\result_r[0]_i_4_n_0 ),
        .I4(rdata_r[0]),
        .I5(\result_r[0]_i_5_n_0 ),
        .O(\result_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hD9)) 
    \result_r[0]_i_3 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(\pipeline_r_reg[2][addr_low]__0 [0]),
        .O(\result_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4040004040000000)) 
    \result_r[0]_i_4 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(rdata_r[24]),
        .I5(rdata_r[8]),
        .O(\result_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \result_r[0]_i_5 
       (.I0(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .O(\result_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[10]_i_1 
       (.I0(\result_r_reg[10]_0 ),
        .O(fu_lsu_r1_data_out_wire[10]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[10]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[10]),
        .I3(\result_r[15]_i_3_n_0 ),
        .I4(\result_r[10]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h32220222)) 
    \result_r[10]_i_3 
       (.I0(rdata_r[10]),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(rdata_r[26]),
        .O(\result_r[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[11]_i_1 
       (.I0(\result_r_reg[11]_0 ),
        .O(fu_lsu_r1_data_out_wire[11]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[11]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[11]),
        .I3(\result_r[15]_i_3_n_0 ),
        .I4(\result_r[11]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h32220222)) 
    \result_r[11]_i_3 
       (.I0(rdata_r[11]),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(rdata_r[27]),
        .O(\result_r[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[12]_i_1 
       (.I0(\result_r_reg[12]_0 ),
        .O(fu_lsu_r1_data_out_wire[12]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[12]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[12]),
        .I3(\result_r[15]_i_3_n_0 ),
        .I4(\result_r[12]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h32220222)) 
    \result_r[12]_i_3 
       (.I0(rdata_r[12]),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(rdata_r[28]),
        .O(\result_r[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[13]_i_1 
       (.I0(\result_r_reg[13]_0 ),
        .O(fu_lsu_r1_data_out_wire[13]));
  LUT6 #(
    .INIT(64'h0F0F0F0F7F000000)) 
    \result_r[13]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[13]),
        .I3(\result_r[13]_i_3_n_0 ),
        .I4(\result_r[15]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDCCCDFFF)) 
    \result_r[13]_i_3 
       (.I0(rdata_r[29]),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(rdata_r[13]),
        .O(\result_r[13]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[14]_i_1 
       (.I0(\result_r_reg[14]_0 ),
        .O(fu_lsu_r1_data_out_wire[14]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[14]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[14]),
        .I3(\result_r[15]_i_3_n_0 ),
        .I4(\result_r[14]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \result_r[14]_i_3 
       (.I0(rdata_r[30]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(rdata_r[14]),
        .O(\result_r[14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[15]_i_1 
       (.I0(\result_r_reg[15]_0 ),
        .O(fu_lsu_r1_data_out_wire[15]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[15]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[15]),
        .I3(\result_r[15]_i_3_n_0 ),
        .I4(\result_r[15]_i_4_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[15]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \result_r[15]_i_3 
       (.I0(\result_r[31]_i_4_n_0 ),
        .I1(\pipeline_r_reg[2][sign_extend]__0 ),
        .O(\result_r[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \result_r[15]_i_4 
       (.I0(rdata_r[31]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(rdata_r[15]),
        .O(\result_r[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[16]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[16]),
        .I5(result_r[16]),
        .O(fu_lsu_r1_data_out_wire[16]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[17]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[17]),
        .I5(result_r[17]),
        .O(fu_lsu_r1_data_out_wire[17]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[18]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[18]),
        .I5(result_r[18]),
        .O(fu_lsu_r1_data_out_wire[18]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[19]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[19]),
        .I5(result_r[19]),
        .O(fu_lsu_r1_data_out_wire[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[1]_i_1 
       (.I0(\result_r_reg[1]_0 ),
        .O(fu_lsu_r1_data_out_wire[1]));
  LUT6 #(
    .INIT(64'h0000FFFF00EF00EF)) 
    \result_r[1]_i_2 
       (.I0(\result_r[1]_i_3_n_0 ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\result_r[1]_i_4_n_0 ),
        .I4(result_r[1]),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \result_r[1]_i_3 
       (.I0(rdata_r[1]),
        .I1(rdata_r[9]),
        .I2(rdata_r[17]),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I5(rdata_r[25]),
        .O(\result_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200AA00E200AA)) 
    \result_r[1]_i_4 
       (.I0(rdata_r[1]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(rdata_r[17]),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I5(result_r[1]),
        .O(\result_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[20]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[20]),
        .I5(result_r[20]),
        .O(fu_lsu_r1_data_out_wire[20]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[21]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[21]),
        .I5(result_r[21]),
        .O(fu_lsu_r1_data_out_wire[21]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[22]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[22]),
        .I5(result_r[22]),
        .O(fu_lsu_r1_data_out_wire[22]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[23]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[23]),
        .I5(result_r[23]),
        .O(fu_lsu_r1_data_out_wire[23]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[24]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[24]),
        .I5(result_r[24]),
        .O(fu_lsu_r1_data_out_wire[24]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[25]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[25]),
        .I5(result_r[25]),
        .O(fu_lsu_r1_data_out_wire[25]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[26]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[26]),
        .I5(result_r[26]),
        .O(fu_lsu_r1_data_out_wire[26]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[27]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[27]),
        .I5(result_r[27]),
        .O(fu_lsu_r1_data_out_wire[27]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[28]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[28]),
        .I5(result_r[28]),
        .O(fu_lsu_r1_data_out_wire[28]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[29]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[29]),
        .I5(result_r[29]),
        .O(fu_lsu_r1_data_out_wire[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[2]_i_1 
       (.I0(\result_r_reg[2]_0 ),
        .O(fu_lsu_r1_data_out_wire[2]));
  LUT6 #(
    .INIT(64'h0000FFFF00EF00EF)) 
    \result_r[2]_i_2 
       (.I0(\result_r[2]_i_3_n_0 ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\result_r[2]_i_4_n_0 ),
        .I4(result_r[2]),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \result_r[2]_i_3 
       (.I0(rdata_r[2]),
        .I1(rdata_r[10]),
        .I2(rdata_r[18]),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I5(rdata_r[26]),
        .O(\result_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200AA00E200AA)) 
    \result_r[2]_i_4 
       (.I0(rdata_r[2]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(rdata_r[18]),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I5(result_r[2]),
        .O(\result_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[30]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[30]),
        .I5(result_r[30]),
        .O(fu_lsu_r1_data_out_wire[30]));
  LUT6 #(
    .INIT(64'hFEEFFEEE44454444)) 
    \result_r[31]_i_1 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\result_r[31]_i_2_n_0 ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(rdata_r[31]),
        .I5(result_r[31]),
        .O(fu_lsu_r1_data_out_wire[31]));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \result_r[31]_i_2 
       (.I0(\pipeline_r_reg[2][sign_extend]__0 ),
        .I1(rdata_r[15]),
        .I2(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I3(rdata_r[31]),
        .I4(\result_r[31]_i_3_n_0 ),
        .I5(\result_r[31]_i_4_n_0 ),
        .O(\result_r[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \result_r[31]_i_3 
       (.I0(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .O(\result_r[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF4747)) 
    \result_r[31]_i_4 
       (.I0(rdata_r[23]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(rdata_r[7]),
        .I3(\result_r[31]_i_5_n_0 ),
        .I4(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I5(\result_r[31]_i_6_n_0 ),
        .O(\result_r[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \result_r[31]_i_5 
       (.I0(rdata_r[31]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(rdata_r[15]),
        .O(\result_r[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \result_r[31]_i_6 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .O(\result_r[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[3]_i_1 
       (.I0(\result_r_reg[3]_0 ),
        .O(fu_lsu_r1_data_out_wire[3]));
  LUT6 #(
    .INIT(64'h0000FFFF00EF00EF)) 
    \result_r[3]_i_2 
       (.I0(\result_r[3]_i_3_n_0 ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\result_r[3]_i_4_n_0 ),
        .I4(result_r[3]),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00330F55FF330F55)) 
    \result_r[3]_i_3 
       (.I0(rdata_r[3]),
        .I1(rdata_r[11]),
        .I2(rdata_r[19]),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I5(rdata_r[27]),
        .O(\result_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200AA00E200AA)) 
    \result_r[3]_i_4 
       (.I0(rdata_r[3]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(rdata_r[19]),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I5(result_r[3]),
        .O(\result_r[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[4]_i_1 
       (.I0(\result_r_reg[4]_0 ),
        .O(fu_lsu_r1_data_out_wire[4]));
  LUT6 #(
    .INIT(64'h4444444477747777)) 
    \result_r[4]_i_2 
       (.I0(result_r[4]),
        .I1(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I2(\result_r[4]_i_3_n_0 ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I5(\result_r[4]_i_4_n_0 ),
        .O(\result_r_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h55000F3355FF0F33)) 
    \result_r[4]_i_3 
       (.I0(rdata_r[28]),
        .I1(rdata_r[4]),
        .I2(rdata_r[20]),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I5(rdata_r[12]),
        .O(\result_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0FCA0CCA00CA0CC)) 
    \result_r[4]_i_4 
       (.I0(result_r[4]),
        .I1(rdata_r[4]),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I4(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I5(rdata_r[20]),
        .O(\result_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[5]_i_1 
       (.I0(\result_r_reg[5]_0 ),
        .O(fu_lsu_r1_data_out_wire[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB00000BBB)) 
    \result_r[5]_i_2 
       (.I0(\result_r[6]_i_5_n_0 ),
        .I1(result_r[5]),
        .I2(\result_r[6]_i_3_n_0 ),
        .I3(rdata_r[5]),
        .I4(\result_r[5]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFBAAAAAAAAAAAAA)) 
    \result_r[5]_i_3 
       (.I0(\result_r[5]_i_4_n_0 ),
        .I1(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I5(rdata_r[21]),
        .O(\result_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000220020000000)) 
    \result_r[5]_i_4 
       (.I0(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I2(rdata_r[29]),
        .I3(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I4(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I5(rdata_r[13]),
        .O(\result_r[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[6]_i_1 
       (.I0(\result_r_reg[6]_0 ),
        .O(fu_lsu_r1_data_out_wire[6]));
  LUT6 #(
    .INIT(64'hFF070000FF07FF07)) 
    \result_r[6]_i_2 
       (.I0(\result_r[6]_i_3_n_0 ),
        .I1(rdata_r[6]),
        .I2(\result_r[6]_i_4_n_0 ),
        .I3(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I4(\result_r[6]_i_5_n_0 ),
        .I5(result_r[6]),
        .O(\result_r_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h013F)) 
    \result_r[6]_i_3 
       (.I0(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][1] ),
        .O(\result_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008888F0880000)) 
    \result_r[6]_i_4 
       (.I0(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I1(rdata_r[22]),
        .I2(\result_r[6]_i_6_n_0 ),
        .I3(\pipeline_r_reg[2][addr_low]__0 [0]),
        .I4(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I5(\pipeline_r_reg[2][operation_n_0_][0] ),
        .O(\result_r[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \result_r[6]_i_5 
       (.I0(\pipeline_r_reg[2][operation_n_0_][2] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .O(\result_r[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \result_r[6]_i_6 
       (.I0(rdata_r[30]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(rdata_r[14]),
        .O(\result_r[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[7]_i_1 
       (.I0(\result_r_reg[7]_0 ),
        .O(fu_lsu_r1_data_out_wire[7]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[7]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[7]),
        .I3(\result_r[31]_i_4_n_0 ),
        .I4(\result_r[7]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h51554000)) 
    \result_r[7]_i_3 
       (.I0(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I2(rdata_r[23]),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(rdata_r[7]),
        .O(\result_r[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[8]_i_1 
       (.I0(\result_r_reg[8]_0 ),
        .O(fu_lsu_r1_data_out_wire[8]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[8]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[8]),
        .I3(\result_r[15]_i_3_n_0 ),
        .I4(\result_r[8]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h0B0F0800)) 
    \result_r[8]_i_3 
       (.I0(rdata_r[24]),
        .I1(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I2(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I3(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I4(rdata_r[8]),
        .O(\result_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \result_r[9]_i_1 
       (.I0(\result_r_reg[9]_0 ),
        .O(fu_lsu_r1_data_out_wire[9]));
  LUT6 #(
    .INIT(64'h0F0F0F0F00007F00)) 
    \result_r[9]_i_2 
       (.I0(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(result_r[9]),
        .I3(\result_r[15]_i_3_n_0 ),
        .I4(\result_r[9]_i_3_n_0 ),
        .I5(\pipeline_r_reg[2][operation_n_0_][2] ),
        .O(\result_r_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h32220222)) 
    \result_r[9]_i_3 
       (.I0(rdata_r[9]),
        .I1(\pipeline_r_reg[2][operation_n_0_][1] ),
        .I2(\pipeline_r_reg[2][operation_n_0_][0] ),
        .I3(\pipeline_r_reg[2][addr_low]__0 [1]),
        .I4(rdata_r[25]),
        .O(\result_r[9]_i_3_n_0 ));
  FDCE \result_r_reg[0] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(D),
        .Q(result_r[0]));
  FDCE \result_r_reg[10] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[10]),
        .Q(result_r[10]));
  FDCE \result_r_reg[11] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[11]),
        .Q(result_r[11]));
  FDCE \result_r_reg[12] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[12]),
        .Q(result_r[12]));
  FDCE \result_r_reg[13] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[13]),
        .Q(result_r[13]));
  FDCE \result_r_reg[14] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[14]),
        .Q(result_r[14]));
  FDCE \result_r_reg[15] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[15]),
        .Q(result_r[15]));
  FDCE \result_r_reg[16] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[16]),
        .Q(result_r[16]));
  FDCE \result_r_reg[17] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[17]),
        .Q(result_r[17]));
  FDCE \result_r_reg[18] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[18]),
        .Q(result_r[18]));
  FDCE \result_r_reg[19] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[19]),
        .Q(result_r[19]));
  FDCE \result_r_reg[1] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[1]),
        .Q(result_r[1]));
  FDCE \result_r_reg[20] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[20]),
        .Q(result_r[20]));
  FDCE \result_r_reg[21] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[21]),
        .Q(result_r[21]));
  FDCE \result_r_reg[22] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[22]),
        .Q(result_r[22]));
  FDCE \result_r_reg[23] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[23]),
        .Q(result_r[23]));
  FDCE \result_r_reg[24] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[24]),
        .Q(result_r[24]));
  FDCE \result_r_reg[25] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[25]),
        .Q(result_r[25]));
  FDCE \result_r_reg[26] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[26]),
        .Q(result_r[26]));
  FDCE \result_r_reg[27] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[27]),
        .Q(result_r[27]));
  FDCE \result_r_reg[28] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[28]),
        .Q(result_r[28]));
  FDCE \result_r_reg[29] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[29]),
        .Q(result_r[29]));
  FDCE \result_r_reg[2] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[2]),
        .Q(result_r[2]));
  FDCE \result_r_reg[30] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[30]),
        .Q(result_r[30]));
  FDCE \result_r_reg[31] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[31]),
        .Q(result_r[31]));
  FDCE \result_r_reg[3] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[3]),
        .Q(result_r[3]));
  FDCE \result_r_reg[4] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[4]),
        .Q(result_r[4]));
  FDCE \result_r_reg[5] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[5]),
        .Q(result_r[5]));
  FDCE \result_r_reg[6] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[6]),
        .Q(result_r[6]));
  FDCE \result_r_reg[7] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[7]),
        .Q(result_r[7]));
  FDCE \result_r_reg[8] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[8]),
        .Q(result_r[8]));
  FDCE \result_r_reg[9] 
       (.C(clk),
        .CE(p_1_in),
        .CLR(rstx),
        .D(fu_lsu_r1_data_out_wire[9]),
        .Q(result_r[9]));
  LUT6 #(
    .INIT(64'hF7DF5555F3CF0000)) 
    rready_r_i_1
       (.I0(rready_r_reg_0),
        .I1(\pipeline_r_reg[0][operation_n_0_][0] ),
        .I2(\pipeline_r_reg[0][operation_n_0_][2] ),
        .I3(\pipeline_r_reg[0][operation_n_0_][1] ),
        .I4(p_1_in),
        .I5(core_fu_lsu_rready_out_wire),
        .O(rready_r_i_1_n_0));
  FDCE rready_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(rready_r_i_1_n_0),
        .Q(core_fu_lsu_rready_out_wire));
endmodule

(* ORIG_REF_NAME = "fu_shl_shr_shru_always_1" *) 
module toplevel_tta_core_toplevel_0_0_fu_shl_shr_shru_always_1
   (\simm_B1_reg_reg[31] ,
    \o1temp_reg[18]_0 ,
    \o1temp_reg[19]_0 ,
    \o1temp_reg[20]_0 ,
    \o1temp_reg[21]_0 ,
    \o1temp_reg[22]_0 ,
    \o1temp_reg[31]_0 ,
    \o1temp_reg[16]_0 ,
    \o1temp_reg[15]_0 ,
    \o1_data_r_reg[2] ,
    \o1_data_r_reg[5] ,
    \o1_data_r_reg[6] ,
    \o1_data_r_reg[7] ,
    \o1temp_reg[30]_0 ,
    \o1temp_reg[29]_0 ,
    \o1reg_reg[28]_0 ,
    \o1reg_reg[27]_0 ,
    \o1temp_reg[26]_0 ,
    \o1reg_reg[25]_0 ,
    \o1temp_reg[24]_0 ,
    \o1temp_reg[23]_0 ,
    \o1_data_r_reg[22] ,
    \o1_data_r_reg[21] ,
    \o1_data_r_reg[20] ,
    \adata_r_reg[19] ,
    \o1_data_r_reg[18] ,
    \o1temp_reg[17]_0 ,
    \adata_r_reg[24] ,
    \t1reg_reg[3]_0 ,
    \t1reg_reg[4]_0 ,
    \o1temp_reg[9]_0 ,
    \o1temp_reg[10]_0 ,
    \o1temp_reg[11]_0 ,
    \o1temp_reg[12]_0 ,
    \o1temp_reg[13]_0 ,
    \o1temp_reg[14]_0 ,
    \o1temp_reg[8]_0 ,
    \t1reg_reg[0]_0 ,
    Q,
    inst_decoder_B1_src_sel_wire,
    \B1_src_sel_reg_reg[0] ,
    \T1opc_reg_reg[0] ,
    \T1opc_reg_reg[0]_0 ,
    \T1opc_reg_reg[0]_1 ,
    \T1opc_reg_reg[0]_2 ,
    \T1opc_reg_reg[0]_3 ,
    \B1_src_sel_reg_reg[0]_0 ,
    \B1_src_sel_reg_reg[0]_1 ,
    \B1_src_sel_reg_reg[0]_2 ,
    \B1_src_sel_reg_reg[0]_3 ,
    \B1_src_sel_reg_reg[0]_4 ,
    \B1_src_sel_reg_reg[0]_5 ,
    \B1_src_sel_reg_reg[0]_6 ,
    fu_shifter_in2_load_reg_reg,
    socket_RF_i1_data,
    clk,
    rstx,
    E,
    D,
    \fu_shifter_opc_reg_reg[1] );
  output \simm_B1_reg_reg[31] ;
  output \o1temp_reg[18]_0 ;
  output \o1temp_reg[19]_0 ;
  output \o1temp_reg[20]_0 ;
  output \o1temp_reg[21]_0 ;
  output \o1temp_reg[22]_0 ;
  output \o1temp_reg[31]_0 ;
  output \o1temp_reg[16]_0 ;
  output \o1temp_reg[15]_0 ;
  output \o1_data_r_reg[2] ;
  output \o1_data_r_reg[5] ;
  output \o1_data_r_reg[6] ;
  output \o1_data_r_reg[7] ;
  output \o1temp_reg[30]_0 ;
  output \o1temp_reg[29]_0 ;
  output \o1reg_reg[28]_0 ;
  output \o1reg_reg[27]_0 ;
  output \o1temp_reg[26]_0 ;
  output \o1reg_reg[25]_0 ;
  output \o1temp_reg[24]_0 ;
  output \o1temp_reg[23]_0 ;
  output \o1_data_r_reg[22] ;
  output \o1_data_r_reg[21] ;
  output \o1_data_r_reg[20] ;
  output \adata_r_reg[19] ;
  output \o1_data_r_reg[18] ;
  output \o1temp_reg[17]_0 ;
  output \adata_r_reg[24] ;
  output \t1reg_reg[3]_0 ;
  output \t1reg_reg[4]_0 ;
  output \o1temp_reg[9]_0 ;
  output \o1temp_reg[10]_0 ;
  output \o1temp_reg[11]_0 ;
  output \o1temp_reg[12]_0 ;
  output \o1temp_reg[13]_0 ;
  output \o1temp_reg[14]_0 ;
  output \o1temp_reg[8]_0 ;
  output \t1reg_reg[0]_0 ;
  output [31:0]Q;
  input [0:0]inst_decoder_B1_src_sel_wire;
  input \B1_src_sel_reg_reg[0] ;
  input \T1opc_reg_reg[0] ;
  input \T1opc_reg_reg[0]_0 ;
  input \T1opc_reg_reg[0]_1 ;
  input \T1opc_reg_reg[0]_2 ;
  input \T1opc_reg_reg[0]_3 ;
  input \B1_src_sel_reg_reg[0]_0 ;
  input \B1_src_sel_reg_reg[0]_1 ;
  input \B1_src_sel_reg_reg[0]_2 ;
  input \B1_src_sel_reg_reg[0]_3 ;
  input \B1_src_sel_reg_reg[0]_4 ;
  input \B1_src_sel_reg_reg[0]_5 ;
  input \B1_src_sel_reg_reg[0]_6 ;
  input [0:0]fu_shifter_in2_load_reg_reg;
  input [31:0]socket_RF_i1_data;
  input clk;
  input rstx;
  input [0:0]E;
  input [31:0]D;
  input [1:0]\fu_shifter_opc_reg_reg[1] ;

  wire \B1_src_sel_reg_reg[0] ;
  wire \B1_src_sel_reg_reg[0]_0 ;
  wire \B1_src_sel_reg_reg[0]_1 ;
  wire \B1_src_sel_reg_reg[0]_2 ;
  wire \B1_src_sel_reg_reg[0]_3 ;
  wire \B1_src_sel_reg_reg[0]_4 ;
  wire \B1_src_sel_reg_reg[0]_5 ;
  wire \B1_src_sel_reg_reg[0]_6 ;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \T1opc_reg_reg[0] ;
  wire \T1opc_reg_reg[0]_0 ;
  wire \T1opc_reg_reg[0]_1 ;
  wire \T1opc_reg_reg[0]_2 ;
  wire \T1opc_reg_reg[0]_3 ;
  wire \aaddr_r[1]_i_10_n_0 ;
  wire \aaddr_r[1]_i_11_n_0 ;
  wire \aaddr_r[1]_i_12_n_0 ;
  wire \aaddr_r[1]_i_7_n_0 ;
  wire \aaddr_r[1]_i_8_n_0 ;
  wire \aaddr_r[1]_i_9_n_0 ;
  wire \aaddr_r[2]_i_10_n_0 ;
  wire \aaddr_r[2]_i_11_n_0 ;
  wire \aaddr_r[2]_i_12_n_0 ;
  wire \aaddr_r[2]_i_13_n_0 ;
  wire \aaddr_r[2]_i_7_n_0 ;
  wire \aaddr_r[2]_i_8_n_0 ;
  wire \aaddr_r[2]_i_9_n_0 ;
  wire \aaddr_r[6]_i_10_n_0 ;
  wire \aaddr_r[6]_i_11_n_0 ;
  wire \aaddr_r[6]_i_12_n_0 ;
  wire \aaddr_r[6]_i_13_n_0 ;
  wire \aaddr_r[6]_i_14_n_0 ;
  wire \aaddr_r[6]_i_15_n_0 ;
  wire \aaddr_r[6]_i_16_n_0 ;
  wire \aaddr_r[6]_i_7_n_0 ;
  wire \aaddr_r[6]_i_8_n_0 ;
  wire \aaddr_r[6]_i_9_n_0 ;
  wire \aaddr_r[7]_i_10_n_0 ;
  wire \aaddr_r[7]_i_11_n_0 ;
  wire \aaddr_r[7]_i_12_n_0 ;
  wire \aaddr_r[7]_i_13_n_0 ;
  wire \aaddr_r[7]_i_14_n_0 ;
  wire \aaddr_r[7]_i_15_n_0 ;
  wire \aaddr_r[7]_i_16_n_0 ;
  wire \aaddr_r[7]_i_7_n_0 ;
  wire \aaddr_r[7]_i_8_n_0 ;
  wire \aaddr_r[7]_i_9_n_0 ;
  wire \aaddr_r[8]_i_10_n_0 ;
  wire \aaddr_r[8]_i_11_n_0 ;
  wire \aaddr_r[8]_i_12_n_0 ;
  wire \aaddr_r[8]_i_13_n_0 ;
  wire \aaddr_r[8]_i_14_n_0 ;
  wire \aaddr_r[8]_i_15_n_0 ;
  wire \aaddr_r[8]_i_16_n_0 ;
  wire \aaddr_r[8]_i_17_n_0 ;
  wire \aaddr_r[8]_i_18_n_0 ;
  wire \aaddr_r[8]_i_19_n_0 ;
  wire \aaddr_r[8]_i_20_n_0 ;
  wire \aaddr_r[8]_i_21_n_0 ;
  wire \aaddr_r[8]_i_7_n_0 ;
  wire \aaddr_r[8]_i_8_n_0 ;
  wire \aaddr_r[8]_i_9_n_0 ;
  wire \aaddr_r[9]_i_10_n_0 ;
  wire \aaddr_r[9]_i_11_n_0 ;
  wire \aaddr_r[9]_i_12_n_0 ;
  wire \aaddr_r[9]_i_13_n_0 ;
  wire \aaddr_r[9]_i_14_n_0 ;
  wire \aaddr_r[9]_i_15_n_0 ;
  wire \aaddr_r[9]_i_16_n_0 ;
  wire \aaddr_r[9]_i_17_n_0 ;
  wire \aaddr_r[9]_i_18_n_0 ;
  wire \aaddr_r[9]_i_19_n_0 ;
  wire \aaddr_r[9]_i_20_n_0 ;
  wire \aaddr_r[9]_i_21_n_0 ;
  wire \aaddr_r[9]_i_22_n_0 ;
  wire \aaddr_r[9]_i_23_n_0 ;
  wire \aaddr_r[9]_i_24_n_0 ;
  wire \aaddr_r[9]_i_25_n_0 ;
  wire \aaddr_r[9]_i_26_n_0 ;
  wire \aaddr_r[9]_i_27_n_0 ;
  wire \aaddr_r[9]_i_28_n_0 ;
  wire \aaddr_r[9]_i_7_n_0 ;
  wire \aaddr_r[9]_i_8_n_0 ;
  wire \aaddr_r[9]_i_9_n_0 ;
  wire \adata_r_reg[19] ;
  wire \adata_r_reg[24] ;
  wire clk;
  wire [0:0]fu_shifter_in2_load_reg_reg;
  wire [1:0]\fu_shifter_opc_reg_reg[1] ;
  wire [0:0]inst_decoder_B1_src_sel_wire;
  wire \o1_data_r[19]_i_6_n_0 ;
  wire \o1_data_r[19]_i_7_n_0 ;
  wire \o1_data_r[2]_i_10_n_0 ;
  wire \o1_data_r[2]_i_5_n_0 ;
  wire \o1_data_r[2]_i_6_n_0 ;
  wire \o1_data_r[2]_i_9_n_0 ;
  wire \o1_data_r[5]_i_5_n_0 ;
  wire \o1_data_r[5]_i_6_n_0 ;
  wire \o1_data_r[6]_i_10_n_0 ;
  wire \o1_data_r[6]_i_5_n_0 ;
  wire \o1_data_r[6]_i_6_n_0 ;
  wire \o1_data_r[6]_i_9_n_0 ;
  wire \o1_data_r[7]_i_5_n_0 ;
  wire \o1_data_r[7]_i_6_n_0 ;
  wire \o1_data_r_reg[18] ;
  wire \o1_data_r_reg[20] ;
  wire \o1_data_r_reg[21] ;
  wire \o1_data_r_reg[22] ;
  wire \o1_data_r_reg[2] ;
  wire \o1_data_r_reg[5] ;
  wire \o1_data_r_reg[6] ;
  wire \o1_data_r_reg[7] ;
  wire \o1reg_reg[25]_0 ;
  wire \o1reg_reg[27]_0 ;
  wire \o1reg_reg[28]_0 ;
  wire \o1reg_reg_n_0_[0] ;
  wire \o1reg_reg_n_0_[10] ;
  wire \o1reg_reg_n_0_[11] ;
  wire \o1reg_reg_n_0_[12] ;
  wire \o1reg_reg_n_0_[13] ;
  wire \o1reg_reg_n_0_[14] ;
  wire \o1reg_reg_n_0_[15] ;
  wire \o1reg_reg_n_0_[16] ;
  wire \o1reg_reg_n_0_[17] ;
  wire \o1reg_reg_n_0_[18] ;
  wire \o1reg_reg_n_0_[19] ;
  wire \o1reg_reg_n_0_[1] ;
  wire \o1reg_reg_n_0_[20] ;
  wire \o1reg_reg_n_0_[21] ;
  wire \o1reg_reg_n_0_[22] ;
  wire \o1reg_reg_n_0_[23] ;
  wire \o1reg_reg_n_0_[24] ;
  wire \o1reg_reg_n_0_[25] ;
  wire \o1reg_reg_n_0_[26] ;
  wire \o1reg_reg_n_0_[27] ;
  wire \o1reg_reg_n_0_[28] ;
  wire \o1reg_reg_n_0_[29] ;
  wire \o1reg_reg_n_0_[2] ;
  wire \o1reg_reg_n_0_[30] ;
  wire \o1reg_reg_n_0_[31] ;
  wire \o1reg_reg_n_0_[3] ;
  wire \o1reg_reg_n_0_[4] ;
  wire \o1reg_reg_n_0_[5] ;
  wire \o1reg_reg_n_0_[6] ;
  wire \o1reg_reg_n_0_[7] ;
  wire \o1reg_reg_n_0_[8] ;
  wire \o1reg_reg_n_0_[9] ;
  wire \o1temp[0]_i_11_n_0 ;
  wire \o1temp[0]_i_12_n_0 ;
  wire \o1temp[0]_i_13_n_0 ;
  wire \o1temp[0]_i_8_n_0 ;
  wire \o1temp[0]_i_9_n_0 ;
  wire \o1temp[12]_i_7_n_0 ;
  wire \o1temp[12]_i_8_n_0 ;
  wire \o1temp[13]_i_7_n_0 ;
  wire \o1temp[14]_i_7_n_0 ;
  wire \o1temp[14]_i_8_n_0 ;
  wire \o1temp[14]_i_9_n_0 ;
  wire \o1temp[16]_i_10_n_0 ;
  wire \o1temp[16]_i_7_n_0 ;
  wire \o1temp[16]_i_8_n_0 ;
  wire \o1temp[18]_i_4_n_0 ;
  wire \o1temp[18]_i_5_n_0 ;
  wire \o1temp[20]_i_4_n_0 ;
  wire \o1temp[20]_i_5_n_0 ;
  wire \o1temp[21]_i_4_n_0 ;
  wire \o1temp[21]_i_5_n_0 ;
  wire \o1temp[22]_i_4_n_0 ;
  wire \o1temp[22]_i_5_n_0 ;
  wire \o1temp[24]_i_10_n_0 ;
  wire \o1temp[24]_i_11_n_0 ;
  wire \o1temp[24]_i_12_n_0 ;
  wire \o1temp[24]_i_8_n_0 ;
  wire \o1temp[24]_i_9_n_0 ;
  wire \o1temp[26]_i_10_n_0 ;
  wire \o1temp[26]_i_11_n_0 ;
  wire \o1temp[26]_i_12_n_0 ;
  wire \o1temp[26]_i_8_n_0 ;
  wire \o1temp[26]_i_9_n_0 ;
  wire \o1temp[29]_i_10_n_0 ;
  wire \o1temp[29]_i_8_n_0 ;
  wire \o1temp[29]_i_9_n_0 ;
  wire \o1temp[30]_i_10_n_0 ;
  wire \o1temp[30]_i_11_n_0 ;
  wire \o1temp[30]_i_12_n_0 ;
  wire \o1temp[30]_i_13_n_0 ;
  wire \o1temp[30]_i_14_n_0 ;
  wire \o1temp[30]_i_15_n_0 ;
  wire \o1temp[30]_i_8_n_0 ;
  wire \o1temp[30]_i_9_n_0 ;
  wire \o1temp[31]_i_7_n_0 ;
  wire \o1temp_reg[10]_0 ;
  wire \o1temp_reg[11]_0 ;
  wire \o1temp_reg[12]_0 ;
  wire \o1temp_reg[13]_0 ;
  wire \o1temp_reg[14]_0 ;
  wire \o1temp_reg[15]_0 ;
  wire \o1temp_reg[16]_0 ;
  wire \o1temp_reg[17]_0 ;
  wire \o1temp_reg[18]_0 ;
  wire \o1temp_reg[19]_0 ;
  wire \o1temp_reg[20]_0 ;
  wire \o1temp_reg[21]_0 ;
  wire \o1temp_reg[22]_0 ;
  wire \o1temp_reg[23]_0 ;
  wire \o1temp_reg[24]_0 ;
  wire \o1temp_reg[26]_0 ;
  wire \o1temp_reg[29]_0 ;
  wire \o1temp_reg[30]_0 ;
  wire \o1temp_reg[31]_0 ;
  wire \o1temp_reg[8]_0 ;
  wire \o1temp_reg[9]_0 ;
  wire [1:0]opc;
  wire rstx;
  wire \simm_B1_reg_reg[31] ;
  wire [31:0]socket_RF_i1_data;
  wire [4:0]t1reg;
  wire \t1reg_reg[0]_0 ;
  wire \t1reg_reg[3]_0 ;
  wire \t1reg_reg[4]_0 ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \aaddr_r[1]_i_10 
       (.I0(\o1temp[24]_i_11_n_0 ),
        .I1(t1reg[2]),
        .I2(\aaddr_r[1]_i_11_n_0 ),
        .I3(t1reg[1]),
        .I4(\aaddr_r[1]_i_12_n_0 ),
        .O(\aaddr_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[1]_i_11 
       (.I0(\o1reg_reg_n_0_[6] ),
        .I1(\o1reg_reg_n_0_[25] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[5] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[26] ),
        .O(\aaddr_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[1]_i_12 
       (.I0(\o1reg_reg_n_0_[4] ),
        .I1(\o1reg_reg_n_0_[27] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[3] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[28] ),
        .O(\aaddr_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \aaddr_r[1]_i_4 
       (.I0(\aaddr_r[1]_i_7_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[1]_i_8_n_0 ),
        .I3(opc[1]),
        .I4(opc[0]),
        .I5(\aaddr_r[1]_i_9_n_0 ),
        .O(\t1reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[1]_i_7 
       (.I0(\aaddr_r[9]_i_12_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[9]_i_13_n_0 ),
        .O(\aaddr_r[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[1]_i_8 
       (.I0(\aaddr_r[9]_i_14_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[1]_i_10_n_0 ),
        .O(\aaddr_r[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFF7FFF3FFA2AA)) 
    \aaddr_r[1]_i_9 
       (.I0(t1reg[4]),
        .I1(opc[0]),
        .I2(opc[1]),
        .I3(\o1reg_reg_n_0_[31] ),
        .I4(t1reg[3]),
        .I5(\aaddr_r[9]_i_15_n_0 ),
        .O(\aaddr_r[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[2]_i_10 
       (.I0(\aaddr_r[6]_i_15_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[6]_i_16_n_0 ),
        .O(\aaddr_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[2]_i_11 
       (.I0(\aaddr_r[2]_i_12_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[2]_i_13_n_0 ),
        .O(\aaddr_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[2]_i_12 
       (.I0(\o1reg_reg_n_0_[7] ),
        .I1(\o1reg_reg_n_0_[24] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[6] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[25] ),
        .O(\aaddr_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[2]_i_13 
       (.I0(\o1reg_reg_n_0_[5] ),
        .I1(\o1reg_reg_n_0_[26] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[4] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[27] ),
        .O(\aaddr_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \aaddr_r[2]_i_3 
       (.I0(\aaddr_r[9]_i_11_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[2]_i_7_n_0 ),
        .I3(opc[1]),
        .I4(opc[0]),
        .I5(\aaddr_r[2]_i_8_n_0 ),
        .O(\t1reg_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \aaddr_r[2]_i_7 
       (.I0(\aaddr_r[2]_i_9_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[2]_i_10_n_0 ),
        .I3(t1reg[2]),
        .I4(\aaddr_r[2]_i_11_n_0 ),
        .O(\aaddr_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFF7FFF3FFA2AA)) 
    \aaddr_r[2]_i_8 
       (.I0(t1reg[4]),
        .I1(opc[0]),
        .I2(opc[1]),
        .I3(\o1reg_reg_n_0_[31] ),
        .I4(t1reg[3]),
        .I5(\aaddr_r[9]_i_12_n_0 ),
        .O(\aaddr_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[2]_i_9 
       (.I0(\aaddr_r[8]_i_18_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[6]_i_14_n_0 ),
        .I3(\aaddr_r[8]_i_16_n_0 ),
        .I4(\aaddr_r[8]_i_17_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \aaddr_r[6]_i_10 
       (.I0(\aaddr_r[9]_i_25_n_0 ),
        .I1(\aaddr_r[9]_i_26_n_0 ),
        .I2(t1reg[2]),
        .I3(\aaddr_r[8]_i_16_n_0 ),
        .I4(t1reg[1]),
        .I5(\aaddr_r[8]_i_17_n_0 ),
        .O(\aaddr_r[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \aaddr_r[6]_i_11 
       (.I0(\aaddr_r[8]_i_18_n_0 ),
        .I1(\aaddr_r[6]_i_14_n_0 ),
        .I2(t1reg[2]),
        .I3(\aaddr_r[6]_i_15_n_0 ),
        .I4(t1reg[1]),
        .I5(\aaddr_r[6]_i_16_n_0 ),
        .O(\aaddr_r[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEE0FEFEEFF0FEFFF)) 
    \aaddr_r[6]_i_12 
       (.I0(t1reg[1]),
        .I1(t1reg[0]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(opc[1]),
        .I4(opc[0]),
        .I5(\o1reg_reg_n_0_[0] ),
        .O(\aaddr_r[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[6]_i_13 
       (.I0(\aaddr_r[9]_i_21_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_22_n_0 ),
        .I3(\aaddr_r[9]_i_17_n_0 ),
        .I4(\aaddr_r[9]_i_18_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[6]_i_14 
       (.I0(\o1reg_reg_n_0_[13] ),
        .I1(\o1reg_reg_n_0_[18] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[12] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[19] ),
        .O(\aaddr_r[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[6]_i_15 
       (.I0(\o1reg_reg_n_0_[11] ),
        .I1(\o1reg_reg_n_0_[20] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[10] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[21] ),
        .O(\aaddr_r[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[6]_i_16 
       (.I0(\o1reg_reg_n_0_[9] ),
        .I1(\o1reg_reg_n_0_[22] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[8] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[23] ),
        .O(\aaddr_r[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEBEBEB28)) 
    \aaddr_r[6]_i_4 
       (.I0(\aaddr_r[6]_i_7_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(t1reg[4]),
        .I4(\aaddr_r[6]_i_8_n_0 ),
        .O(\o1temp_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \aaddr_r[6]_i_7 
       (.I0(\aaddr_r[6]_i_9_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[6]_i_10_n_0 ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[6]_i_11_n_0 ),
        .O(\aaddr_r[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \aaddr_r[6]_i_8 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(t1reg[2]),
        .I2(\aaddr_r[6]_i_12_n_0 ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[6]_i_13_n_0 ),
        .O(\aaddr_r[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \aaddr_r[6]_i_9 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[3]),
        .I4(\o1temp[0]_i_11_n_0 ),
        .O(\aaddr_r[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \aaddr_r[7]_i_10 
       (.I0(\aaddr_r[9]_i_18_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_21_n_0 ),
        .I3(\aaddr_r[8]_i_20_n_0 ),
        .I4(t1reg[2]),
        .O(\aaddr_r[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[7]_i_11 
       (.I0(\aaddr_r[9]_i_20_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[7]_i_15_n_0 ),
        .I3(\aaddr_r[9]_i_22_n_0 ),
        .I4(\aaddr_r[9]_i_19_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[7]_i_12 
       (.I0(\aaddr_r[7]_i_16_n_0 ),
        .I1(t1reg[2]),
        .I2(\o1temp[26]_i_10_n_0 ),
        .O(\aaddr_r[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[7]_i_13 
       (.I0(\o1reg_reg_n_0_[31] ),
        .I1(\o1reg_reg_n_0_[0] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[30] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[1] ),
        .O(\aaddr_r[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[7]_i_14 
       (.I0(\aaddr_r[9]_i_28_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_25_n_0 ),
        .I3(\aaddr_r[8]_i_15_n_0 ),
        .I4(\aaddr_r[9]_i_27_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[7]_i_15 
       (.I0(\o1reg_reg_n_0_[18] ),
        .I1(\o1reg_reg_n_0_[13] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[17] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[14] ),
        .O(\aaddr_r[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h12B7FFFF12B70000)) 
    \aaddr_r[7]_i_16 
       (.I0(t1reg[0]),
        .I1(\o1reg_reg_n_0_[15] ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\o1reg_reg_n_0_[16] ),
        .I4(t1reg[1]),
        .I5(\o1temp[24]_i_12_n_0 ),
        .O(\aaddr_r[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \aaddr_r[7]_i_3 
       (.I0(\aaddr_r[7]_i_7_n_0 ),
        .I1(\aaddr_r[7]_i_8_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[9]_i_10_n_0 ),
        .I4(t1reg[4]),
        .I5(\aaddr_r[7]_i_9_n_0 ),
        .O(\o1temp_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \aaddr_r[7]_i_7 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[7]_i_10_n_0 ),
        .O(\aaddr_r[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[7]_i_8 
       (.I0(\aaddr_r[7]_i_11_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[7]_i_12_n_0 ),
        .O(\aaddr_r[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \aaddr_r[7]_i_9 
       (.I0(t1reg[2]),
        .I1(\aaddr_r[9]_i_10_n_0 ),
        .I2(t1reg[1]),
        .I3(\aaddr_r[7]_i_13_n_0 ),
        .I4(t1reg[3]),
        .I5(\aaddr_r[7]_i_14_n_0 ),
        .O(\aaddr_r[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[8]_i_10 
       (.I0(\aaddr_r[8]_i_15_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_27_n_0 ),
        .I3(\aaddr_r[9]_i_10_n_0 ),
        .I4(\aaddr_r[7]_i_13_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[8]_i_11 
       (.I0(\aaddr_r[9]_i_26_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[8]_i_16_n_0 ),
        .I3(\aaddr_r[9]_i_28_n_0 ),
        .I4(\aaddr_r[9]_i_25_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \aaddr_r[8]_i_12 
       (.I0(\aaddr_r[8]_i_17_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[8]_i_18_n_0 ),
        .I3(t1reg[2]),
        .I4(\aaddr_r[8]_i_19_n_0 ),
        .O(\aaddr_r[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \aaddr_r[8]_i_13 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[2]),
        .I4(\aaddr_r[8]_i_20_n_0 ),
        .O(\aaddr_r[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[8]_i_14 
       (.I0(\aaddr_r[9]_i_22_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_19_n_0 ),
        .I3(\aaddr_r[9]_i_18_n_0 ),
        .I4(\aaddr_r[9]_i_21_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[8]_i_15 
       (.I0(\o1reg_reg_n_0_[29] ),
        .I1(\o1reg_reg_n_0_[2] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[28] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[3] ),
        .O(\aaddr_r[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[8]_i_16 
       (.I0(\o1reg_reg_n_0_[19] ),
        .I1(\o1reg_reg_n_0_[12] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[18] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[13] ),
        .O(\aaddr_r[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[8]_i_17 
       (.I0(\o1reg_reg_n_0_[17] ),
        .I1(\o1reg_reg_n_0_[14] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[16] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[15] ),
        .O(\aaddr_r[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[8]_i_18 
       (.I0(\o1reg_reg_n_0_[15] ),
        .I1(\o1reg_reg_n_0_[16] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[14] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[17] ),
        .O(\aaddr_r[8]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[8]_i_19 
       (.I0(\aaddr_r[6]_i_14_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[6]_i_15_n_0 ),
        .O(\aaddr_r[8]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[8]_i_20 
       (.I0(\aaddr_r[8]_i_21_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_17_n_0 ),
        .O(\aaddr_r[8]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA3BAF3BF)) 
    \aaddr_r[8]_i_21 
       (.I0(t1reg[0]),
        .I1(\o1reg_reg_n_0_[31] ),
        .I2(opc[1]),
        .I3(opc[0]),
        .I4(\o1reg_reg_n_0_[0] ),
        .O(\aaddr_r[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \aaddr_r[8]_i_3 
       (.I0(\aaddr_r[8]_i_7_n_0 ),
        .I1(\aaddr_r[8]_i_8_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[9]_i_10_n_0 ),
        .I4(t1reg[4]),
        .I5(\aaddr_r[8]_i_9_n_0 ),
        .O(\o1temp_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \aaddr_r[8]_i_7 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[8]_i_10_n_0 ),
        .O(\aaddr_r[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[8]_i_8 
       (.I0(\aaddr_r[8]_i_11_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[8]_i_12_n_0 ),
        .O(\aaddr_r[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[8]_i_9 
       (.I0(\aaddr_r[8]_i_13_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[8]_i_14_n_0 ),
        .O(\aaddr_r[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \aaddr_r[9]_i_10 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .O(\aaddr_r[9]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[9]_i_11 
       (.I0(\aaddr_r[9]_i_15_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[9]_i_16_n_0 ),
        .O(\aaddr_r[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \aaddr_r[9]_i_12 
       (.I0(\aaddr_r[9]_i_17_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_18_n_0 ),
        .I3(\aaddr_r[6]_i_12_n_0 ),
        .I4(t1reg[2]),
        .O(\aaddr_r[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[9]_i_13 
       (.I0(\aaddr_r[9]_i_19_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_20_n_0 ),
        .I3(\aaddr_r[9]_i_21_n_0 ),
        .I4(\aaddr_r[9]_i_22_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[9]_i_14 
       (.I0(\aaddr_r[9]_i_23_n_0 ),
        .I1(t1reg[2]),
        .I2(\o1temp[24]_i_10_n_0 ),
        .O(\aaddr_r[9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \aaddr_r[9]_i_15 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[2]),
        .I4(\aaddr_r[9]_i_24_n_0 ),
        .O(\aaddr_r[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \aaddr_r[9]_i_16 
       (.I0(\aaddr_r[9]_i_25_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_26_n_0 ),
        .I3(\aaddr_r[9]_i_27_n_0 ),
        .I4(\aaddr_r[9]_i_28_n_0 ),
        .I5(t1reg[2]),
        .O(\aaddr_r[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_17 
       (.I0(\o1reg_reg_n_0_[30] ),
        .I1(\o1reg_reg_n_0_[1] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[29] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[2] ),
        .O(\aaddr_r[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_18 
       (.I0(\o1reg_reg_n_0_[28] ),
        .I1(\o1reg_reg_n_0_[3] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[27] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[4] ),
        .O(\aaddr_r[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_19 
       (.I0(\o1reg_reg_n_0_[22] ),
        .I1(\o1reg_reg_n_0_[9] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[21] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[10] ),
        .O(\aaddr_r[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_20 
       (.I0(\o1reg_reg_n_0_[20] ),
        .I1(\o1reg_reg_n_0_[11] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[19] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[12] ),
        .O(\aaddr_r[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_21 
       (.I0(\o1reg_reg_n_0_[26] ),
        .I1(\o1reg_reg_n_0_[5] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[25] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[6] ),
        .O(\aaddr_r[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_22 
       (.I0(\o1reg_reg_n_0_[24] ),
        .I1(\o1reg_reg_n_0_[7] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[23] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[8] ),
        .O(\aaddr_r[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h888B88B8B8BB8BBB)) 
    \aaddr_r[9]_i_23 
       (.I0(\aaddr_r[7]_i_15_n_0 ),
        .I1(t1reg[1]),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[15] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[16] ),
        .O(\aaddr_r[9]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[9]_i_24 
       (.I0(\aaddr_r[7]_i_13_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[8]_i_15_n_0 ),
        .O(\aaddr_r[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_25 
       (.I0(\o1reg_reg_n_0_[23] ),
        .I1(\o1reg_reg_n_0_[8] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[22] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[9] ),
        .O(\aaddr_r[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_26 
       (.I0(\o1reg_reg_n_0_[21] ),
        .I1(\o1reg_reg_n_0_[10] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[20] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[11] ),
        .O(\aaddr_r[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_27 
       (.I0(\o1reg_reg_n_0_[27] ),
        .I1(\o1reg_reg_n_0_[4] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[26] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[5] ),
        .O(\aaddr_r[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \aaddr_r[9]_i_28 
       (.I0(\o1reg_reg_n_0_[25] ),
        .I1(\o1reg_reg_n_0_[6] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[24] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[7] ),
        .O(\aaddr_r[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \aaddr_r[9]_i_3 
       (.I0(\aaddr_r[9]_i_7_n_0 ),
        .I1(\aaddr_r[9]_i_8_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[9]_i_10_n_0 ),
        .I4(t1reg[4]),
        .I5(\aaddr_r[9]_i_11_n_0 ),
        .O(\o1temp_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \aaddr_r[9]_i_7 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[9]_i_12_n_0 ),
        .O(\aaddr_r[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \aaddr_r[9]_i_8 
       (.I0(\aaddr_r[9]_i_13_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[9]_i_14_n_0 ),
        .O(\aaddr_r[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \aaddr_r[9]_i_9 
       (.I0(opc[1]),
        .I1(opc[0]),
        .O(\aaddr_r[9]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \adata_r[19]_i_4 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(\aaddr_r[1]_i_7_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\o1temp[12]_i_7_n_0 ),
        .I4(t1reg[4]),
        .I5(\o1temp[12]_i_8_n_0 ),
        .O(\adata_r_reg[19] ));
  LUT6 #(
    .INIT(64'hFF74FCFF0074FC00)) 
    \o1_data_r[17]_i_4 
       (.I0(\o1reg_reg_n_0_[31] ),
        .I1(t1reg[4]),
        .I2(\o1temp[30]_i_9_n_0 ),
        .I3(opc[1]),
        .I4(opc[0]),
        .I5(\o1temp[14]_i_7_n_0 ),
        .O(\o1temp_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1_data_r[18]_i_4 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(\o1temp[29]_i_9_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\o1temp[29]_i_8_n_0 ),
        .I4(t1reg[4]),
        .I5(\o1temp[13]_i_7_n_0 ),
        .O(\o1_data_r_reg[18] ));
  LUT6 #(
    .INIT(64'h00000000EB28FFFF)) 
    \o1_data_r[19]_i_4 
       (.I0(\o1_data_r[19]_i_6_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1_data_r[19]_i_7_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\T1opc_reg_reg[0]_0 ),
        .O(\o1temp_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1_data_r[19]_i_6 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\aaddr_r[1]_i_7_n_0 ),
        .O(\o1_data_r[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1_data_r[19]_i_7 
       (.I0(\o1temp[12]_i_7_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[9]_i_16_n_0 ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[2]_i_9_n_0 ),
        .O(\o1_data_r[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1_data_r[20]_i_4 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(\aaddr_r[9]_i_11_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[9]_i_7_n_0 ),
        .I4(t1reg[4]),
        .I5(\aaddr_r[9]_i_8_n_0 ),
        .O(\o1_data_r_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1_data_r[21]_i_4 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(\aaddr_r[8]_i_9_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[8]_i_7_n_0 ),
        .I4(t1reg[4]),
        .I5(\aaddr_r[8]_i_8_n_0 ),
        .O(\o1_data_r_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1_data_r[22]_i_4 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(\aaddr_r[7]_i_9_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[7]_i_7_n_0 ),
        .I4(t1reg[4]),
        .I5(\aaddr_r[7]_i_8_n_0 ),
        .O(\o1_data_r_reg[22] ));
  LUT6 #(
    .INIT(64'hFF74FCFF0074FC00)) 
    \o1_data_r[23]_i_4 
       (.I0(\o1reg_reg_n_0_[31] ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[6]_i_8_n_0 ),
        .I3(opc[1]),
        .I4(opc[0]),
        .I5(\aaddr_r[6]_i_7_n_0 ),
        .O(\o1temp_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \o1_data_r[2]_i_10 
       (.I0(\o1reg_reg_n_0_[3] ),
        .I1(\o1reg_reg_n_0_[28] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[2] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[29] ),
        .O(\o1_data_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14D70000)) 
    \o1_data_r[2]_i_2 
       (.I0(\o1_data_r[2]_i_5_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1_data_r[2]_i_6_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0]_3 ),
        .O(\o1_data_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1_data_r[2]_i_5 
       (.I0(\o1temp[29]_i_9_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[8]_i_12_n_0 ),
        .I3(t1reg[3]),
        .I4(\o1_data_r[2]_i_9_n_0 ),
        .O(\o1_data_r[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1_data_r[2]_i_6 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\o1temp[29]_i_8_n_0 ),
        .O(\o1_data_r[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1_data_r[2]_i_9 
       (.I0(\o1_data_r[6]_i_10_n_0 ),
        .I1(t1reg[2]),
        .I2(\aaddr_r[2]_i_13_n_0 ),
        .I3(t1reg[1]),
        .I4(\o1_data_r[2]_i_10_n_0 ),
        .O(\o1_data_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EB28FFFF)) 
    \o1_data_r[5]_i_3 
       (.I0(\o1_data_r[5]_i_5_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1_data_r[5]_i_6_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0]_4 ),
        .O(\o1_data_r_reg[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[5]_i_5 
       (.I0(\aaddr_r[8]_i_9_n_0 ),
        .I1(t1reg[4]),
        .I2(\o1temp[26]_i_8_n_0 ),
        .O(\o1_data_r[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1_data_r[5]_i_6 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\aaddr_r[8]_i_7_n_0 ),
        .O(\o1_data_r[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[6]_i_10 
       (.I0(\aaddr_r[6]_i_16_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[2]_i_12_n_0 ),
        .O(\o1_data_r[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14D70000)) 
    \o1_data_r[6]_i_2 
       (.I0(\o1_data_r[6]_i_5_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1_data_r[6]_i_6_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0]_5 ),
        .O(\o1_data_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[6]_i_5 
       (.I0(\aaddr_r[7]_i_9_n_0 ),
        .I1(t1reg[4]),
        .I2(\o1_data_r[6]_i_9_n_0 ),
        .O(\o1_data_r[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFF7FFF3FFA2AA)) 
    \o1_data_r[6]_i_6 
       (.I0(t1reg[4]),
        .I1(opc[0]),
        .I2(opc[1]),
        .I3(\o1reg_reg_n_0_[31] ),
        .I4(t1reg[3]),
        .I5(\aaddr_r[7]_i_10_n_0 ),
        .O(\o1_data_r[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1_data_r[6]_i_9 
       (.I0(\o1temp[14]_i_9_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[8]_i_19_n_0 ),
        .I3(t1reg[2]),
        .I4(\o1_data_r[6]_i_10_n_0 ),
        .O(\o1_data_r[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EB28FFFF)) 
    \o1_data_r[7]_i_3 
       (.I0(\o1_data_r[7]_i_5_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1_data_r[7]_i_6_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0]_6 ),
        .O(\o1_data_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[7]_i_5 
       (.I0(\aaddr_r[6]_i_8_n_0 ),
        .I1(t1reg[4]),
        .I2(\o1temp[24]_i_8_n_0 ),
        .O(\o1_data_r[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1_data_r[7]_i_6 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\aaddr_r[6]_i_9_n_0 ),
        .O(\o1_data_r[7]_i_6_n_0 ));
  FDCE \o1reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[0]),
        .Q(\o1reg_reg_n_0_[0] ));
  FDCE \o1reg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[10]),
        .Q(\o1reg_reg_n_0_[10] ));
  FDCE \o1reg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[11]),
        .Q(\o1reg_reg_n_0_[11] ));
  FDCE \o1reg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[12]),
        .Q(\o1reg_reg_n_0_[12] ));
  FDCE \o1reg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[13]),
        .Q(\o1reg_reg_n_0_[13] ));
  FDCE \o1reg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[14]),
        .Q(\o1reg_reg_n_0_[14] ));
  FDCE \o1reg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[15]),
        .Q(\o1reg_reg_n_0_[15] ));
  FDCE \o1reg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[16]),
        .Q(\o1reg_reg_n_0_[16] ));
  FDCE \o1reg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[17]),
        .Q(\o1reg_reg_n_0_[17] ));
  FDCE \o1reg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[18]),
        .Q(\o1reg_reg_n_0_[18] ));
  FDCE \o1reg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[19]),
        .Q(\o1reg_reg_n_0_[19] ));
  FDCE \o1reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[1]),
        .Q(\o1reg_reg_n_0_[1] ));
  FDCE \o1reg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[20]),
        .Q(\o1reg_reg_n_0_[20] ));
  FDCE \o1reg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[21]),
        .Q(\o1reg_reg_n_0_[21] ));
  FDCE \o1reg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[22]),
        .Q(\o1reg_reg_n_0_[22] ));
  FDCE \o1reg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[23]),
        .Q(\o1reg_reg_n_0_[23] ));
  FDCE \o1reg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[24]),
        .Q(\o1reg_reg_n_0_[24] ));
  FDCE \o1reg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[25]),
        .Q(\o1reg_reg_n_0_[25] ));
  FDCE \o1reg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[26]),
        .Q(\o1reg_reg_n_0_[26] ));
  FDCE \o1reg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[27]),
        .Q(\o1reg_reg_n_0_[27] ));
  FDCE \o1reg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[28]),
        .Q(\o1reg_reg_n_0_[28] ));
  FDCE \o1reg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[29]),
        .Q(\o1reg_reg_n_0_[29] ));
  FDCE \o1reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[2]),
        .Q(\o1reg_reg_n_0_[2] ));
  FDCE \o1reg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[30]),
        .Q(\o1reg_reg_n_0_[30] ));
  FDCE \o1reg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[31]),
        .Q(\o1reg_reg_n_0_[31] ));
  FDCE \o1reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[3]),
        .Q(\o1reg_reg_n_0_[3] ));
  FDCE \o1reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[4]),
        .Q(\o1reg_reg_n_0_[4] ));
  FDCE \o1reg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[5]),
        .Q(\o1reg_reg_n_0_[5] ));
  FDCE \o1reg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[6]),
        .Q(\o1reg_reg_n_0_[6] ));
  FDCE \o1reg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[7]),
        .Q(\o1reg_reg_n_0_[7] ));
  FDCE \o1reg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[8]),
        .Q(\o1reg_reg_n_0_[8] ));
  FDCE \o1reg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(D[9]),
        .Q(\o1reg_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[0]_i_11 
       (.I0(\aaddr_r[7]_i_13_n_0 ),
        .I1(\aaddr_r[8]_i_15_n_0 ),
        .I2(t1reg[2]),
        .I3(\aaddr_r[9]_i_27_n_0 ),
        .I4(t1reg[1]),
        .I5(\aaddr_r[9]_i_28_n_0 ),
        .O(\o1temp[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[0]_i_12 
       (.I0(\aaddr_r[2]_i_12_n_0 ),
        .I1(\aaddr_r[2]_i_13_n_0 ),
        .I2(t1reg[2]),
        .I3(\o1_data_r[2]_i_10_n_0 ),
        .I4(t1reg[1]),
        .I5(\o1temp[0]_i_13_n_0 ),
        .O(\o1temp[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \o1temp[0]_i_13 
       (.I0(\o1reg_reg_n_0_[1] ),
        .I1(\o1reg_reg_n_0_[30] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[0] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[31] ),
        .O(\o1temp[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEBEBEB28)) 
    \o1temp[0]_i_4 
       (.I0(\o1temp[0]_i_8_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(t1reg[4]),
        .I4(\o1temp[0]_i_9_n_0 ),
        .O(\t1reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[0]_i_8 
       (.I0(\o1temp[0]_i_11_n_0 ),
        .I1(\aaddr_r[6]_i_10_n_0 ),
        .I2(t1reg[4]),
        .I3(\aaddr_r[6]_i_11_n_0 ),
        .I4(t1reg[3]),
        .I5(\o1temp[0]_i_12_n_0 ),
        .O(\o1temp[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFF7FFF3FFA2AA)) 
    \o1temp[0]_i_9 
       (.I0(t1reg[3]),
        .I1(opc[0]),
        .I2(opc[1]),
        .I3(\o1reg_reg_n_0_[31] ),
        .I4(t1reg[2]),
        .I5(\aaddr_r[6]_i_12_n_0 ),
        .O(\o1temp[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[12]_i_3 
       (.I0(\o1temp[12]_i_7_n_0 ),
        .I1(\o1temp[12]_i_8_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[9]_i_10_n_0 ),
        .I4(t1reg[4]),
        .I5(\aaddr_r[1]_i_7_n_0 ),
        .O(\o1temp_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1temp[12]_i_7 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[9]_i_15_n_0 ),
        .O(\o1temp[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[12]_i_8 
       (.I0(\aaddr_r[9]_i_16_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[2]_i_9_n_0 ),
        .O(\o1temp[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[13]_i_4 
       (.I0(\o1temp[29]_i_8_n_0 ),
        .I1(\o1temp[13]_i_7_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[9]_i_10_n_0 ),
        .I4(t1reg[4]),
        .I5(\o1temp[29]_i_9_n_0 ),
        .O(\o1temp_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[13]_i_7 
       (.I0(\aaddr_r[8]_i_14_n_0 ),
        .I1(t1reg[3]),
        .I2(\o1temp[26]_i_9_n_0 ),
        .O(\o1temp[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEBEBEB28)) 
    \o1temp[14]_i_4 
       (.I0(\o1temp[14]_i_7_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(t1reg[4]),
        .I4(\o1temp[30]_i_9_n_0 ),
        .O(\o1temp_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[14]_i_7 
       (.I0(\o1temp[14]_i_8_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[7]_i_14_n_0 ),
        .I3(t1reg[3]),
        .I4(\o1temp[14]_i_9_n_0 ),
        .O(\o1temp[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \o1temp[14]_i_8 
       (.I0(t1reg[3]),
        .I1(t1reg[2]),
        .I2(\aaddr_r[9]_i_10_n_0 ),
        .I3(t1reg[1]),
        .I4(\aaddr_r[7]_i_13_n_0 ),
        .O(\o1temp[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \o1temp[14]_i_9 
       (.I0(\aaddr_r[8]_i_17_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[8]_i_18_n_0 ),
        .I3(\aaddr_r[9]_i_26_n_0 ),
        .I4(\aaddr_r[8]_i_16_n_0 ),
        .I5(t1reg[2]),
        .O(\o1temp[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14D70000)) 
    \o1temp[15]_i_4 
       (.I0(\o1temp[16]_i_8_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[16]_i_7_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0]_2 ),
        .O(\o1temp_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[16]_i_10 
       (.I0(\o1temp[0]_i_11_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[6]_i_10_n_0 ),
        .O(\o1temp[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14D70000)) 
    \o1temp[16]_i_5 
       (.I0(\o1temp[16]_i_7_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[16]_i_8_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0]_1 ),
        .O(\o1temp_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1temp[16]_i_7 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\o1temp[16]_i_10_n_0 ),
        .O(\o1temp[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[16]_i_8 
       (.I0(\o1temp[0]_i_9_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[6]_i_13_n_0 ),
        .I3(t1reg[3]),
        .I4(\o1temp[24]_i_9_n_0 ),
        .O(\o1temp[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EB28FFFF)) 
    \o1temp[18]_i_2 
       (.I0(\o1temp[18]_i_4_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[18]_i_5_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\T1opc_reg_reg[0] ),
        .O(\o1temp_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1temp[18]_i_4 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\o1temp[29]_i_9_n_0 ),
        .O(\o1temp[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[18]_i_5 
       (.I0(\o1temp[29]_i_8_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[8]_i_14_n_0 ),
        .I3(t1reg[3]),
        .I4(\o1temp[26]_i_9_n_0 ),
        .O(\o1temp[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EB28FFFF)) 
    \o1temp[20]_i_2 
       (.I0(\o1temp[20]_i_4_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[20]_i_5_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\T1opc_reg_reg[0]_1 ),
        .O(\o1temp_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1temp[20]_i_4 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\aaddr_r[9]_i_11_n_0 ),
        .O(\o1temp[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[20]_i_5 
       (.I0(\aaddr_r[9]_i_7_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[9]_i_13_n_0 ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[9]_i_14_n_0 ),
        .O(\o1temp[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EB28FFFF)) 
    \o1temp[21]_i_2 
       (.I0(\o1temp[21]_i_4_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[21]_i_5_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\T1opc_reg_reg[0]_2 ),
        .O(\o1temp_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1temp[21]_i_4 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\aaddr_r[8]_i_9_n_0 ),
        .O(\o1temp[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[21]_i_5 
       (.I0(\aaddr_r[8]_i_7_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[8]_i_11_n_0 ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[8]_i_12_n_0 ),
        .O(\o1temp[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EB28FFFF)) 
    \o1temp[22]_i_2 
       (.I0(\o1temp[22]_i_4_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[22]_i_5_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\T1opc_reg_reg[0]_3 ),
        .O(\o1temp_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1temp[22]_i_4 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[4]),
        .I4(\aaddr_r[7]_i_9_n_0 ),
        .O(\o1temp[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[22]_i_5 
       (.I0(\aaddr_r[7]_i_7_n_0 ),
        .I1(t1reg[4]),
        .I2(\aaddr_r[7]_i_11_n_0 ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[7]_i_12_n_0 ),
        .O(\o1temp[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[24]_i_10 
       (.I0(\o1temp[24]_i_12_n_0 ),
        .I1(t1reg[1]),
        .I2(\o1temp[26]_i_11_n_0 ),
        .O(\o1temp[24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[24]_i_11 
       (.I0(\o1temp[26]_i_12_n_0 ),
        .I1(t1reg[1]),
        .I2(\o1temp[30]_i_13_n_0 ),
        .O(\o1temp[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \o1temp[24]_i_12 
       (.I0(\o1reg_reg_n_0_[14] ),
        .I1(\o1reg_reg_n_0_[17] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[13] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[18] ),
        .O(\o1temp[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \o1temp[24]_i_4 
       (.I0(\o1_data_r[7]_i_6_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\aaddr_r[6]_i_8_n_0 ),
        .I4(t1reg[4]),
        .I5(\o1temp[24]_i_8_n_0 ),
        .O(\o1temp_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[24]_i_8 
       (.I0(\o1temp[24]_i_9_n_0 ),
        .I1(t1reg[3]),
        .I2(\o1temp[24]_i_10_n_0 ),
        .I3(t1reg[2]),
        .I4(\o1temp[24]_i_11_n_0 ),
        .O(\o1temp[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \o1temp[24]_i_9 
       (.I0(\aaddr_r[9]_i_19_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[9]_i_20_n_0 ),
        .I3(t1reg[2]),
        .I4(\aaddr_r[9]_i_23_n_0 ),
        .O(\o1temp[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \o1temp[25]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire),
        .I1(\o1_data_r[6]_i_9_n_0 ),
        .I2(t1reg[4]),
        .I3(\aaddr_r[7]_i_9_n_0 ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1_data_r[6]_i_6_n_0 ),
        .O(\o1reg_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[26]_i_10 
       (.I0(\o1temp[26]_i_11_n_0 ),
        .I1(t1reg[1]),
        .I2(\o1temp[26]_i_12_n_0 ),
        .O(\o1temp[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \o1temp[26]_i_11 
       (.I0(\o1reg_reg_n_0_[12] ),
        .I1(\o1reg_reg_n_0_[19] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[11] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[20] ),
        .O(\o1temp[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \o1temp[26]_i_12 
       (.I0(\o1reg_reg_n_0_[10] ),
        .I1(\o1reg_reg_n_0_[21] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[9] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[22] ),
        .O(\o1temp[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[26]_i_4 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(\aaddr_r[8]_i_7_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\aaddr_r[8]_i_9_n_0 ),
        .I4(t1reg[4]),
        .I5(\o1temp[26]_i_8_n_0 ),
        .O(\o1temp_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[26]_i_8 
       (.I0(\o1temp[26]_i_9_n_0 ),
        .I1(t1reg[3]),
        .I2(\o1temp[26]_i_10_n_0 ),
        .I3(t1reg[2]),
        .I4(\o1temp[30]_i_11_n_0 ),
        .O(\o1temp[26]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \o1temp[26]_i_9 
       (.I0(\aaddr_r[9]_i_20_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[7]_i_15_n_0 ),
        .I3(t1reg[2]),
        .I4(\aaddr_r[7]_i_16_n_0 ),
        .O(\o1temp[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \o1temp[27]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire),
        .I1(\aaddr_r[2]_i_7_n_0 ),
        .I2(t1reg[4]),
        .I3(\aaddr_r[9]_i_11_n_0 ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\aaddr_r[2]_i_8_n_0 ),
        .O(\o1reg_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \o1temp[28]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire),
        .I1(\aaddr_r[1]_i_8_n_0 ),
        .I2(t1reg[4]),
        .I3(\aaddr_r[1]_i_7_n_0 ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\aaddr_r[1]_i_9_n_0 ),
        .O(\o1reg_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[29]_i_10 
       (.I0(\aaddr_r[8]_i_12_n_0 ),
        .I1(t1reg[3]),
        .I2(\o1_data_r[2]_i_9_n_0 ),
        .O(\o1temp[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \o1temp[29]_i_4 
       (.I0(\aaddr_r[9]_i_10_n_0 ),
        .I1(\o1temp[29]_i_8_n_0 ),
        .I2(\aaddr_r[9]_i_9_n_0 ),
        .I3(\o1temp[29]_i_9_n_0 ),
        .I4(t1reg[4]),
        .I5(\o1temp[29]_i_10_n_0 ),
        .O(\o1temp_reg[29]_0 ));
  LUT5 #(
    .INIT(32'hDFFFDF00)) 
    \o1temp[29]_i_8 
       (.I0(opc[0]),
        .I1(opc[1]),
        .I2(\o1reg_reg_n_0_[31] ),
        .I3(t1reg[3]),
        .I4(\aaddr_r[8]_i_13_n_0 ),
        .O(\o1temp[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[29]_i_9 
       (.I0(\aaddr_r[8]_i_10_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[8]_i_11_n_0 ),
        .O(\o1temp[29]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[30]_i_10 
       (.I0(\aaddr_r[7]_i_12_n_0 ),
        .I1(t1reg[3]),
        .I2(\o1temp[30]_i_11_n_0 ),
        .I3(t1reg[2]),
        .I4(\o1temp[30]_i_12_n_0 ),
        .O(\o1temp[30]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[30]_i_11 
       (.I0(\o1temp[30]_i_13_n_0 ),
        .I1(t1reg[1]),
        .I2(\aaddr_r[1]_i_11_n_0 ),
        .O(\o1temp[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \o1temp[30]_i_12 
       (.I0(\aaddr_r[1]_i_12_n_0 ),
        .I1(t1reg[1]),
        .I2(\o1temp[30]_i_14_n_0 ),
        .I3(t1reg[0]),
        .I4(\o1temp[30]_i_15_n_0 ),
        .O(\o1temp[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \o1temp[30]_i_13 
       (.I0(\o1reg_reg_n_0_[8] ),
        .I1(\o1reg_reg_n_0_[23] ),
        .I2(t1reg[0]),
        .I3(\o1reg_reg_n_0_[7] ),
        .I4(\aaddr_r[9]_i_9_n_0 ),
        .I5(\o1reg_reg_n_0_[24] ),
        .O(\o1temp[30]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h14D7)) 
    \o1temp[30]_i_14 
       (.I0(\o1reg_reg_n_0_[2] ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1reg_reg_n_0_[29] ),
        .O(\o1temp[30]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h14D7)) 
    \o1temp[30]_i_15 
       (.I0(\o1reg_reg_n_0_[1] ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1reg_reg_n_0_[30] ),
        .O(\o1temp[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEB28EBEBEB282828)) 
    \o1temp[30]_i_4 
       (.I0(\o1temp[30]_i_8_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[30]_i_9_n_0 ),
        .I4(t1reg[4]),
        .I5(\o1temp[30]_i_10_n_0 ),
        .O(\o1temp_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \o1temp[30]_i_8 
       (.I0(t1reg[4]),
        .I1(t1reg[3]),
        .I2(t1reg[2]),
        .I3(\aaddr_r[9]_i_10_n_0 ),
        .I4(t1reg[1]),
        .I5(\aaddr_r[7]_i_13_n_0 ),
        .O(\o1temp[30]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1temp[30]_i_9 
       (.I0(\aaddr_r[7]_i_10_n_0 ),
        .I1(t1reg[3]),
        .I2(\aaddr_r[7]_i_11_n_0 ),
        .O(\o1temp[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14D70000)) 
    \o1temp[31]_i_4 
       (.I0(\o1temp[31]_i_7_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[0]_i_8_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0]_0 ),
        .O(\o1temp_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \o1temp[31]_i_7 
       (.I0(t1reg[4]),
        .I1(t1reg[3]),
        .I2(\aaddr_r[9]_i_10_n_0 ),
        .I3(t1reg[2]),
        .I4(\aaddr_r[6]_i_12_n_0 ),
        .O(\o1temp[31]_i_7_n_0 ));
  FDCE \o1temp_reg[0] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[0]),
        .Q(Q[0]));
  FDCE \o1temp_reg[10] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[10]),
        .Q(Q[10]));
  FDCE \o1temp_reg[11] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[11]),
        .Q(Q[11]));
  FDCE \o1temp_reg[12] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[12]),
        .Q(Q[12]));
  FDCE \o1temp_reg[13] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[13]),
        .Q(Q[13]));
  FDCE \o1temp_reg[14] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[14]),
        .Q(Q[14]));
  FDCE \o1temp_reg[15] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[15]),
        .Q(Q[15]));
  FDCE \o1temp_reg[16] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[16]),
        .Q(Q[16]));
  FDCE \o1temp_reg[17] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[17]),
        .Q(Q[17]));
  FDCE \o1temp_reg[18] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[18]),
        .Q(Q[18]));
  FDCE \o1temp_reg[19] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[19]),
        .Q(Q[19]));
  FDCE \o1temp_reg[1] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[1]),
        .Q(Q[1]));
  FDCE \o1temp_reg[20] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[20]),
        .Q(Q[20]));
  FDCE \o1temp_reg[21] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[21]),
        .Q(Q[21]));
  FDCE \o1temp_reg[22] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[22]),
        .Q(Q[22]));
  FDCE \o1temp_reg[23] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[23]),
        .Q(Q[23]));
  FDCE \o1temp_reg[24] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[24]),
        .Q(Q[24]));
  FDCE \o1temp_reg[25] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[25]),
        .Q(Q[25]));
  FDCE \o1temp_reg[26] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[26]),
        .Q(Q[26]));
  FDCE \o1temp_reg[27] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[27]),
        .Q(Q[27]));
  FDCE \o1temp_reg[28] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[28]),
        .Q(Q[28]));
  FDCE \o1temp_reg[29] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[29]),
        .Q(Q[29]));
  FDCE \o1temp_reg[2] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[2]),
        .Q(Q[2]));
  FDCE \o1temp_reg[30] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[30]),
        .Q(Q[30]));
  FDCE \o1temp_reg[31] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[31]),
        .Q(Q[31]));
  FDCE \o1temp_reg[3] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[3]),
        .Q(Q[3]));
  FDCE \o1temp_reg[4] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[4]),
        .Q(Q[4]));
  FDCE \o1temp_reg[5] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[5]),
        .Q(Q[5]));
  FDCE \o1temp_reg[6] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[6]),
        .Q(Q[6]));
  FDCE \o1temp_reg[7] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[7]),
        .Q(Q[7]));
  FDCE \o1temp_reg[8] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[8]),
        .Q(Q[8]));
  FDCE \o1temp_reg[9] 
       (.C(clk),
        .CE(fu_shifter_in2_load_reg_reg),
        .CLR(rstx),
        .D(socket_RF_i1_data[9]),
        .Q(Q[9]));
  FDCE \opc1reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\fu_shifter_opc_reg_reg[1] [0]),
        .Q(opc[0]));
  FDCE \opc1reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(\fu_shifter_opc_reg_reg[1] [1]),
        .Q(opc[1]));
  LUT6 #(
    .INIT(64'hFFB8B8FF00B8B800)) 
    \pc_update_generate_0.pc_reg[1]_i_5 
       (.I0(\o1temp[30]_i_9_n_0 ),
        .I1(t1reg[4]),
        .I2(\o1temp[30]_i_10_n_0 ),
        .I3(opc[1]),
        .I4(opc[0]),
        .I5(\o1temp[30]_i_8_n_0 ),
        .O(\adata_r_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14D70000)) 
    \simm_B1_reg[31]_i_5 
       (.I0(\o1temp[0]_i_8_n_0 ),
        .I1(opc[1]),
        .I2(opc[0]),
        .I3(\o1temp[31]_i_7_n_0 ),
        .I4(inst_decoder_B1_src_sel_wire),
        .I5(\B1_src_sel_reg_reg[0] ),
        .O(\simm_B1_reg_reg[31] ));
  FDCE \t1reg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[0]),
        .Q(t1reg[0]));
  FDCE \t1reg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[1]),
        .Q(t1reg[1]));
  FDCE \t1reg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[2]),
        .Q(t1reg[2]));
  FDCE \t1reg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[3]),
        .Q(t1reg[3]));
  FDCE \t1reg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(socket_RF_i1_data[4]),
        .Q(t1reg[4]));
endmodule

(* ORIG_REF_NAME = "rf_1wr_1rd_always_1_guarded_0" *) 
module toplevel_tta_core_toplevel_0_0_rf_1wr_1rd_always_1_guarded_0
   (\t1reg_reg[0] ,
    \reg_reg[1][0]_0 ,
    \reg_reg[0][0]_0 ,
    inst_decoder_rf_bool_rd_opc_wire,
    inst_decoder_B1_src_sel_wire,
    data_rd_out,
    socket_RF_i1_data,
    inst_decoder_rf_bool_wr_opc_wire,
    inst_decoder_rf_bool_wr_load_wire,
    p_1_in,
    clk,
    rstx);
  output \t1reg_reg[0] ;
  output \reg_reg[1][0]_0 ;
  output \reg_reg[0][0]_0 ;
  input inst_decoder_rf_bool_rd_opc_wire;
  input [0:0]inst_decoder_B1_src_sel_wire;
  input [0:0]data_rd_out;
  input [0:0]socket_RF_i1_data;
  input inst_decoder_rf_bool_wr_opc_wire;
  input inst_decoder_rf_bool_wr_load_wire;
  input p_1_in;
  input clk;
  input rstx;

  wire clk;
  wire [0:0]data_rd_out;
  wire [0:0]inst_decoder_B1_src_sel_wire;
  wire inst_decoder_rf_bool_rd_opc_wire;
  wire inst_decoder_rf_bool_wr_load_wire;
  wire inst_decoder_rf_bool_wr_opc_wire;
  wire p_1_in;
  wire \reg[0][0]_i_1_n_0 ;
  wire \reg[1][0]_i_1_n_0 ;
  wire \reg_reg[0][0]_0 ;
  wire \reg_reg[1][0]_0 ;
  wire rstx;
  wire [0:0]socket_RF_i1_data;
  wire \t1reg_reg[0] ;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \o1temp[0]_i_6 
       (.I0(\reg_reg[1][0]_0 ),
        .I1(inst_decoder_rf_bool_rd_opc_wire),
        .I2(\reg_reg[0][0]_0 ),
        .I3(inst_decoder_B1_src_sel_wire),
        .I4(data_rd_out),
        .O(\t1reg_reg[0] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \reg[0][0]_i_1 
       (.I0(socket_RF_i1_data),
        .I1(inst_decoder_rf_bool_wr_opc_wire),
        .I2(inst_decoder_rf_bool_wr_load_wire),
        .I3(p_1_in),
        .I4(\reg_reg[0][0]_0 ),
        .O(\reg[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \reg[1][0]_i_1 
       (.I0(socket_RF_i1_data),
        .I1(p_1_in),
        .I2(inst_decoder_rf_bool_wr_opc_wire),
        .I3(inst_decoder_rf_bool_wr_load_wire),
        .I4(\reg_reg[1][0]_0 ),
        .O(\reg[1][0]_i_1_n_0 ));
  FDCE \reg_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(\reg[0][0]_i_1_n_0 ),
        .Q(\reg_reg[0][0]_0 ));
  FDCE \reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(\reg[1][0]_i_1_n_0 ),
        .Q(\reg_reg[1][0]_0 ));
endmodule

(* ORIG_REF_NAME = "s7_rf_1wr_1rd" *) 
module toplevel_tta_core_toplevel_0_0_s7_rf_1wr_1rd
   (data_rd_out,
    clk,
    inst_decoder_rf_RF_wr_load_wire,
    socket_RF_i1_data,
    ADDRA,
    ADDRD);
  output [31:0]data_rd_out;
  input clk;
  input inst_decoder_rf_RF_wr_load_wire;
  input [31:0]socket_RF_i1_data;
  input [2:0]ADDRA;
  input [2:0]ADDRD;

  wire [2:0]ADDRA;
  wire [2:0]ADDRD;
  wire clk;
  wire [31:0]data_rd_out;
  wire inst_decoder_rf_RF_wr_load_wire;
  wire [31:0]socket_RF_i1_data;
  wire [1:0]NLW_reg_r_reg_0_7_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_r_reg_0_7_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_r_reg_0_7_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_r_reg_0_7_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_r_reg_0_7_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_reg_r_reg_0_7_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_reg_r_reg_0_7_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_reg_r_reg_0_7_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_r_reg_0_7_0_5
       (.ADDRA({1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,ADDRD}),
        .DIA(socket_RF_i1_data[1:0]),
        .DIB(socket_RF_i1_data[3:2]),
        .DIC(socket_RF_i1_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_rd_out[1:0]),
        .DOB(data_rd_out[3:2]),
        .DOC(data_rd_out[5:4]),
        .DOD(NLW_reg_r_reg_0_7_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(inst_decoder_rf_RF_wr_load_wire));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_r_reg_0_7_12_17
       (.ADDRA({1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,ADDRD}),
        .DIA(socket_RF_i1_data[13:12]),
        .DIB(socket_RF_i1_data[15:14]),
        .DIC(socket_RF_i1_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(data_rd_out[13:12]),
        .DOB(data_rd_out[15:14]),
        .DOC(data_rd_out[17:16]),
        .DOD(NLW_reg_r_reg_0_7_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(inst_decoder_rf_RF_wr_load_wire));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_r_reg_0_7_18_23
       (.ADDRA({1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,ADDRD}),
        .DIA(socket_RF_i1_data[19:18]),
        .DIB(socket_RF_i1_data[21:20]),
        .DIC(socket_RF_i1_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(data_rd_out[19:18]),
        .DOB(data_rd_out[21:20]),
        .DOC(data_rd_out[23:22]),
        .DOD(NLW_reg_r_reg_0_7_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(inst_decoder_rf_RF_wr_load_wire));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_r_reg_0_7_24_29
       (.ADDRA({1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,ADDRD}),
        .DIA(socket_RF_i1_data[25:24]),
        .DIB(socket_RF_i1_data[27:26]),
        .DIC(socket_RF_i1_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(data_rd_out[25:24]),
        .DOB(data_rd_out[27:26]),
        .DOC(data_rd_out[29:28]),
        .DOD(NLW_reg_r_reg_0_7_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(inst_decoder_rf_RF_wr_load_wire));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_r_reg_0_7_30_31
       (.ADDRA({1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,ADDRD}),
        .DIA(socket_RF_i1_data[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_rd_out[31:30]),
        .DOB(NLW_reg_r_reg_0_7_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_reg_r_reg_0_7_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_reg_r_reg_0_7_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(inst_decoder_rf_RF_wr_load_wire));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M reg_r_reg_0_7_6_11
       (.ADDRA({1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,ADDRD}),
        .DIA(socket_RF_i1_data[7:6]),
        .DIB(socket_RF_i1_data[9:8]),
        .DIC(socket_RF_i1_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_rd_out[7:6]),
        .DOB(data_rd_out[9:8]),
        .DOC(data_rd_out[11:10]),
        .DOD(NLW_reg_r_reg_0_7_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(inst_decoder_rf_RF_wr_load_wire));
endmodule

(* ORIG_REF_NAME = "status_register" *) 
module toplevel_tta_core_toplevel_0_0_status_register
   (Q,
    bp_hit,
    clk,
    rstx);
  output [3:0]Q;
  input [3:0]bp_hit;
  input clk;
  input rstx;

  wire [3:0]Q;
  wire [3:0]bp_hit;
  wire clk;
  wire rstx;

  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(bp_hit[0]),
        .Q(Q[0]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(bp_hit[1]),
        .Q(Q[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(bp_hit[2]),
        .Q(Q[2]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(bp_hit[3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "status_register" *) 
module toplevel_tta_core_toplevel_0_0_status_register__parameterized0
   (Q,
    D,
    clk,
    rstx);
  output [13:0]Q;
  input [13:0]D;
  input clk;
  input rstx;

  wire [13:0]D;
  wire [13:0]Q;
  wire clk;
  wire rstx;

  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "status_register" *) 
module toplevel_tta_core_toplevel_0_0_status_register__parameterized1
   (\dout_if_reg_reg[3] ,
    Q,
    \dout_if_reg_reg[30] ,
    \dout_if_reg_reg[27] ,
    \dout_if_reg_reg[24] ,
    \dout_if_reg_reg[22] ,
    \dout_if_reg_reg[19] ,
    \dout_if_reg_reg[16] ,
    \dout_if_reg_reg[15] ,
    \dout_if_reg_reg[23] ,
    \dout_if_reg_reg[26] ,
    \dout_if_reg_reg[29] ,
    \dout_if_reg_reg[31] ,
    DI,
    \stepn_target_reg[31] ,
    \stepn_target_reg[3] ,
    \stepn_target_reg[7] ,
    \stepn_target_reg[11] ,
    \stepn_target_reg[15] ,
    \stepn_target_reg[19] ,
    \stepn_target_reg[23] ,
    \stepn_target_reg[27] ,
    \aaddr_r_reg[1] ,
    \dout_reg[3]_0 ,
    \aaddr_r_reg[2]_rep ,
    \dout_reg[31]_0 ,
    \dout_reg[31]_1 ,
    \dout_reg[31]_2 ,
    core_db_cyclecnt_wire,
    clk,
    rstx);
  output \dout_if_reg_reg[3] ;
  output [29:0]Q;
  output \dout_if_reg_reg[30] ;
  output \dout_if_reg_reg[27] ;
  output \dout_if_reg_reg[24] ;
  output \dout_if_reg_reg[22] ;
  output \dout_if_reg_reg[19] ;
  output \dout_if_reg_reg[16] ;
  output \dout_if_reg_reg[15] ;
  output \dout_if_reg_reg[23] ;
  output \dout_if_reg_reg[26] ;
  output \dout_if_reg_reg[29] ;
  output \dout_if_reg_reg[31] ;
  output [0:0]DI;
  output [3:0]\stepn_target_reg[31] ;
  output [2:0]\stepn_target_reg[3] ;
  output [3:0]\stepn_target_reg[7] ;
  output [3:0]\stepn_target_reg[11] ;
  output [3:0]\stepn_target_reg[15] ;
  output [3:0]\stepn_target_reg[19] ;
  output [3:0]\stepn_target_reg[23] ;
  output [3:0]\stepn_target_reg[27] ;
  input [1:0]\aaddr_r_reg[1] ;
  input [0:0]\dout_reg[3]_0 ;
  input \aaddr_r_reg[2]_rep ;
  input [10:0]\dout_reg[31]_0 ;
  input [10:0]\dout_reg[31]_1 ;
  input [31:0]\dout_reg[31]_2 ;
  input [31:0]core_db_cyclecnt_wire;
  input clk;
  input rstx;

  wire [0:0]DI;
  wire [29:0]Q;
  wire [1:0]\aaddr_r_reg[1] ;
  wire \aaddr_r_reg[2]_rep ;
  wire clk;
  wire [31:0]core_db_cyclecnt_wire;
  wire [31:30]cyclecnt_r;
  wire \dout_if_reg_reg[15] ;
  wire \dout_if_reg_reg[16] ;
  wire \dout_if_reg_reg[19] ;
  wire \dout_if_reg_reg[22] ;
  wire \dout_if_reg_reg[23] ;
  wire \dout_if_reg_reg[24] ;
  wire \dout_if_reg_reg[26] ;
  wire \dout_if_reg_reg[27] ;
  wire \dout_if_reg_reg[29] ;
  wire \dout_if_reg_reg[30] ;
  wire \dout_if_reg_reg[31] ;
  wire \dout_if_reg_reg[3] ;
  wire [10:0]\dout_reg[31]_0 ;
  wire [10:0]\dout_reg[31]_1 ;
  wire [31:0]\dout_reg[31]_2 ;
  wire [0:0]\dout_reg[3]_0 ;
  wire rstx;
  wire [3:0]\stepn_target_reg[11] ;
  wire [3:0]\stepn_target_reg[15] ;
  wire [3:0]\stepn_target_reg[19] ;
  wire [3:0]\stepn_target_reg[23] ;
  wire [3:0]\stepn_target_reg[27] ;
  wire [3:0]\stepn_target_reg[31] ;
  wire [2:0]\stepn_target_reg[3] ;
  wire [3:0]\stepn_target_reg[7] ;

  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[15]_i_2 
       (.I0(Q[15]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [0]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [0]),
        .O(\dout_if_reg_reg[15] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[16]_i_2 
       (.I0(Q[16]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [1]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [1]),
        .O(\dout_if_reg_reg[16] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[19]_i_2 
       (.I0(Q[19]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [2]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [2]),
        .O(\dout_if_reg_reg[19] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[22]_i_2 
       (.I0(Q[22]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [3]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [3]),
        .O(\dout_if_reg_reg[22] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[23]_i_2 
       (.I0(Q[23]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [4]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [4]),
        .O(\dout_if_reg_reg[23] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[24]_i_2 
       (.I0(Q[24]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [5]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [5]),
        .O(\dout_if_reg_reg[24] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[26]_i_2 
       (.I0(Q[26]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [6]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [6]),
        .O(\dout_if_reg_reg[26] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[27]_i_2 
       (.I0(Q[27]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [7]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [7]),
        .O(\dout_if_reg_reg[27] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[29]_i_2 
       (.I0(Q[29]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [8]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [8]),
        .O(\dout_if_reg_reg[29] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[30]_i_2 
       (.I0(cyclecnt_r[30]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [9]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [9]),
        .O(\dout_if_reg_reg[30] ));
  LUT6 #(
    .INIT(64'h0FFF07070FFFF7F7)) 
    \dout_if_reg[31]_i_2 
       (.I0(cyclecnt_r[31]),
        .I1(\aaddr_r_reg[1] [1]),
        .I2(\aaddr_r_reg[2]_rep ),
        .I3(\dout_reg[31]_0 [10]),
        .I4(\aaddr_r_reg[1] [0]),
        .I5(\dout_reg[31]_1 [10]),
        .O(\dout_if_reg_reg[31] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \dout_if_reg[3]_i_7 
       (.I0(Q[3]),
        .I1(\aaddr_r_reg[1] [0]),
        .I2(\dout_reg[3]_0 ),
        .I3(\aaddr_r_reg[1] [1]),
        .O(\dout_if_reg_reg[3] ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[0]),
        .Q(Q[0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[10]),
        .Q(Q[10]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[11]),
        .Q(Q[11]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[12]),
        .Q(Q[12]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[13]),
        .Q(Q[13]));
  FDCE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[14]),
        .Q(Q[14]));
  FDCE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[15]),
        .Q(Q[15]));
  FDCE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[16]),
        .Q(Q[16]));
  FDCE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[17]),
        .Q(Q[17]));
  FDCE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[18]),
        .Q(Q[18]));
  FDCE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[19]),
        .Q(Q[19]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[1]),
        .Q(Q[1]));
  FDCE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[20]),
        .Q(Q[20]));
  FDCE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[21]),
        .Q(Q[21]));
  FDCE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[22]),
        .Q(Q[22]));
  FDCE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[23]),
        .Q(Q[23]));
  FDCE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[24]),
        .Q(Q[24]));
  FDCE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[25]),
        .Q(Q[25]));
  FDCE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[26]),
        .Q(Q[26]));
  FDCE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[27]),
        .Q(Q[27]));
  FDCE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[28]),
        .Q(Q[28]));
  FDCE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[29]),
        .Q(Q[29]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[2]),
        .Q(Q[2]));
  FDCE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[30]),
        .Q(cyclecnt_r[30]));
  FDCE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[31]),
        .Q(cyclecnt_r[31]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[3]),
        .Q(Q[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[4]),
        .Q(Q[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[5]),
        .Q(Q[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[6]),
        .Q(Q[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[7]),
        .Q(Q[7]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[8]),
        .Q(Q[8]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[9]),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__0_i_5
       (.I0(Q[6]),
        .I1(\dout_reg[31]_2 [6]),
        .I2(\dout_reg[31]_2 [7]),
        .I3(Q[7]),
        .O(\stepn_target_reg[7] [3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__0_i_6
       (.I0(Q[5]),
        .I1(\dout_reg[31]_2 [5]),
        .I2(\dout_reg[31]_2 [6]),
        .I3(Q[6]),
        .O(\stepn_target_reg[7] [2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__0_i_7
       (.I0(Q[4]),
        .I1(\dout_reg[31]_2 [4]),
        .I2(Q[5]),
        .I3(\dout_reg[31]_2 [5]),
        .O(\stepn_target_reg[7] [1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__0_i_8
       (.I0(Q[3]),
        .I1(\dout_reg[31]_2 [3]),
        .I2(\dout_reg[31]_2 [4]),
        .I3(Q[4]),
        .O(\stepn_target_reg[7] [0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__1_i_5
       (.I0(Q[10]),
        .I1(\dout_reg[31]_2 [10]),
        .I2(Q[11]),
        .I3(\dout_reg[31]_2 [11]),
        .O(\stepn_target_reg[11] [3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__1_i_6
       (.I0(Q[9]),
        .I1(\dout_reg[31]_2 [9]),
        .I2(\dout_reg[31]_2 [10]),
        .I3(Q[10]),
        .O(\stepn_target_reg[11] [2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__1_i_7
       (.I0(Q[8]),
        .I1(\dout_reg[31]_2 [8]),
        .I2(\dout_reg[31]_2 [9]),
        .I3(Q[9]),
        .O(\stepn_target_reg[11] [1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__1_i_8
       (.I0(Q[7]),
        .I1(\dout_reg[31]_2 [7]),
        .I2(Q[8]),
        .I3(\dout_reg[31]_2 [8]),
        .O(\stepn_target_reg[11] [0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__2_i_5
       (.I0(Q[14]),
        .I1(\dout_reg[31]_2 [14]),
        .I2(Q[15]),
        .I3(\dout_reg[31]_2 [15]),
        .O(\stepn_target_reg[15] [3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__2_i_6
       (.I0(Q[13]),
        .I1(\dout_reg[31]_2 [13]),
        .I2(Q[14]),
        .I3(\dout_reg[31]_2 [14]),
        .O(\stepn_target_reg[15] [2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__2_i_7
       (.I0(Q[12]),
        .I1(\dout_reg[31]_2 [12]),
        .I2(\dout_reg[31]_2 [13]),
        .I3(Q[13]),
        .O(\stepn_target_reg[15] [1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__2_i_8
       (.I0(Q[11]),
        .I1(\dout_reg[31]_2 [11]),
        .I2(\dout_reg[31]_2 [12]),
        .I3(Q[12]),
        .O(\stepn_target_reg[15] [0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__3_i_5
       (.I0(Q[18]),
        .I1(\dout_reg[31]_2 [18]),
        .I2(Q[19]),
        .I3(\dout_reg[31]_2 [19]),
        .O(\stepn_target_reg[19] [3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__3_i_6
       (.I0(Q[17]),
        .I1(\dout_reg[31]_2 [17]),
        .I2(\dout_reg[31]_2 [18]),
        .I3(Q[18]),
        .O(\stepn_target_reg[19] [2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__3_i_7
       (.I0(Q[16]),
        .I1(\dout_reg[31]_2 [16]),
        .I2(Q[17]),
        .I3(\dout_reg[31]_2 [17]),
        .O(\stepn_target_reg[19] [1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__3_i_8
       (.I0(Q[15]),
        .I1(\dout_reg[31]_2 [15]),
        .I2(Q[16]),
        .I3(\dout_reg[31]_2 [16]),
        .O(\stepn_target_reg[19] [0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__4_i_5
       (.I0(Q[22]),
        .I1(\dout_reg[31]_2 [22]),
        .I2(Q[23]),
        .I3(\dout_reg[31]_2 [23]),
        .O(\stepn_target_reg[23] [3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__4_i_6
       (.I0(Q[21]),
        .I1(\dout_reg[31]_2 [21]),
        .I2(Q[22]),
        .I3(\dout_reg[31]_2 [22]),
        .O(\stepn_target_reg[23] [2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__4_i_7
       (.I0(Q[20]),
        .I1(\dout_reg[31]_2 [20]),
        .I2(\dout_reg[31]_2 [21]),
        .I3(Q[21]),
        .O(\stepn_target_reg[23] [1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__4_i_8
       (.I0(Q[19]),
        .I1(\dout_reg[31]_2 [19]),
        .I2(Q[20]),
        .I3(\dout_reg[31]_2 [20]),
        .O(\stepn_target_reg[23] [0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__5_i_5
       (.I0(Q[26]),
        .I1(\dout_reg[31]_2 [26]),
        .I2(Q[27]),
        .I3(\dout_reg[31]_2 [27]),
        .O(\stepn_target_reg[27] [3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__5_i_6
       (.I0(Q[25]),
        .I1(\dout_reg[31]_2 [25]),
        .I2(Q[26]),
        .I3(\dout_reg[31]_2 [26]),
        .O(\stepn_target_reg[27] [2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__5_i_7
       (.I0(Q[24]),
        .I1(\dout_reg[31]_2 [24]),
        .I2(\dout_reg[31]_2 [25]),
        .I3(Q[25]),
        .O(\stepn_target_reg[27] [1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__5_i_8
       (.I0(Q[23]),
        .I1(\dout_reg[31]_2 [23]),
        .I2(Q[24]),
        .I3(\dout_reg[31]_2 [24]),
        .O(\stepn_target_reg[27] [0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__6_i_4
       (.I0(cyclecnt_r[30]),
        .I1(\dout_reg[31]_2 [30]),
        .I2(cyclecnt_r[31]),
        .I3(\dout_reg[31]_2 [31]),
        .O(\stepn_target_reg[31] [3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__6_i_5
       (.I0(Q[29]),
        .I1(\dout_reg[31]_2 [29]),
        .I2(cyclecnt_r[30]),
        .I3(\dout_reg[31]_2 [30]),
        .O(\stepn_target_reg[31] [2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__6_i_6
       (.I0(Q[28]),
        .I1(\dout_reg[31]_2 [28]),
        .I2(Q[29]),
        .I3(\dout_reg[31]_2 [29]),
        .O(\stepn_target_reg[31] [1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry__6_i_7
       (.I0(Q[27]),
        .I1(\dout_reg[31]_2 [27]),
        .I2(\dout_reg[31]_2 [28]),
        .I3(Q[28]),
        .O(\stepn_target_reg[31] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp__0_carry_i_2
       (.I0(Q[2]),
        .I1(\dout_reg[31]_2 [2]),
        .O(DI));
  LUT4 #(
    .INIT(16'h1EE1)) 
    minusOp__0_carry_i_5
       (.I0(Q[2]),
        .I1(\dout_reg[31]_2 [2]),
        .I2(\dout_reg[31]_2 [3]),
        .I3(Q[3]),
        .O(\stepn_target_reg[3] [2]));
  LUT4 #(
    .INIT(16'hE11E)) 
    minusOp__0_carry_i_7
       (.I0(Q[0]),
        .I1(\dout_reg[31]_2 [0]),
        .I2(Q[1]),
        .I3(\dout_reg[31]_2 [1]),
        .O(\stepn_target_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    minusOp__0_carry_i_8
       (.I0(Q[0]),
        .I1(\dout_reg[31]_2 [0]),
        .O(\stepn_target_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "status_register" *) 
module toplevel_tta_core_toplevel_0_0_status_register__parameterized1_2
   (\dout_if_reg_reg[10] ,
    \dout_if_reg_reg[9] ,
    \dout_if_reg_reg[8] ,
    \dout_if_reg_reg[6] ,
    \dout_if_reg_reg[5] ,
    \dout_if_reg_reg[4] ,
    \dout_if_reg_reg[2] ,
    \dout_if_reg_reg[1] ,
    \dout_if_reg_reg[0] ,
    \dout_if_reg_reg[31] ,
    Q,
    \aaddr_r_reg[7] ,
    \dout_reg[10]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[1]_0 ,
    \dout_reg[1]_1 ,
    \aaddr_r_reg[2]_rep ,
    core_db_cyclecnt_wire,
    clk,
    rstx);
  output \dout_if_reg_reg[10] ;
  output \dout_if_reg_reg[9] ;
  output \dout_if_reg_reg[8] ;
  output \dout_if_reg_reg[6] ;
  output \dout_if_reg_reg[5] ;
  output \dout_if_reg_reg[4] ;
  output \dout_if_reg_reg[2] ;
  output \dout_if_reg_reg[1] ;
  output \dout_if_reg_reg[0] ;
  output [22:0]\dout_if_reg_reg[31] ;
  input [8:0]Q;
  input [2:0]\aaddr_r_reg[7] ;
  input [8:0]\dout_reg[10]_0 ;
  input [3:0]\dout_reg[4]_0 ;
  input [0:0]\dout_reg[1]_0 ;
  input [0:0]\dout_reg[1]_1 ;
  input \aaddr_r_reg[2]_rep ;
  input [31:0]core_db_cyclecnt_wire;
  input clk;
  input rstx;

  wire [8:0]Q;
  wire \aaddr_r_reg[2]_rep ;
  wire [2:0]\aaddr_r_reg[7] ;
  wire clk;
  wire [31:0]core_db_cyclecnt_wire;
  wire \dout_if_reg[1]_i_6_n_0 ;
  wire \dout_if_reg_reg[0] ;
  wire \dout_if_reg_reg[10] ;
  wire \dout_if_reg_reg[1] ;
  wire \dout_if_reg_reg[2] ;
  wire [22:0]\dout_if_reg_reg[31] ;
  wire \dout_if_reg_reg[4] ;
  wire \dout_if_reg_reg[5] ;
  wire \dout_if_reg_reg[6] ;
  wire \dout_if_reg_reg[8] ;
  wire \dout_if_reg_reg[9] ;
  wire [8:0]\dout_reg[10]_0 ;
  wire [0:0]\dout_reg[1]_0 ;
  wire [0:0]\dout_reg[1]_1 ;
  wire [3:0]\dout_reg[4]_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[10] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire \dout_reg_n_0_[8] ;
  wire \dout_reg_n_0_[9] ;
  wire rstx;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_if_reg[0]_i_6 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\dout_reg[10]_0 [0]),
        .I4(\aaddr_r_reg[7] [0]),
        .I5(\dout_reg[4]_0 [0]),
        .O(\dout_if_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[10]_i_6 
       (.I0(\dout_reg_n_0_[10] ),
        .I1(Q[8]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_0 [8]),
        .O(\dout_if_reg_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000003F35555)) 
    \dout_if_reg[1]_i_4 
       (.I0(\dout_if_reg[1]_i_6_n_0 ),
        .I1(\dout_reg[1]_0 ),
        .I2(\aaddr_r_reg[7] [0]),
        .I3(\dout_reg[1]_1 ),
        .I4(\aaddr_r_reg[2]_rep ),
        .I5(\aaddr_r_reg[7] [2]),
        .O(\dout_if_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_if_reg[1]_i_6 
       (.I0(\dout_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\dout_reg[10]_0 [1]),
        .I4(\aaddr_r_reg[7] [0]),
        .I5(\dout_reg[4]_0 [1]),
        .O(\dout_if_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_if_reg[2]_i_5 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\dout_reg[10]_0 [2]),
        .I4(\aaddr_r_reg[7] [0]),
        .I5(\dout_reg[4]_0 [2]),
        .O(\dout_if_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_if_reg[4]_i_5 
       (.I0(\dout_reg_n_0_[4] ),
        .I1(Q[3]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\dout_reg[10]_0 [3]),
        .I4(\aaddr_r_reg[7] [0]),
        .I5(\dout_reg[4]_0 [3]),
        .O(\dout_if_reg_reg[4] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[5]_i_5 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(Q[4]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_0 [4]),
        .O(\dout_if_reg_reg[5] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[6]_i_5 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(Q[5]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_0 [5]),
        .O(\dout_if_reg_reg[6] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[8]_i_7 
       (.I0(\dout_reg_n_0_[8] ),
        .I1(Q[6]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_0 [6]),
        .O(\dout_if_reg_reg[8] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \dout_if_reg[9]_i_6 
       (.I0(\dout_reg_n_0_[9] ),
        .I1(Q[7]),
        .I2(\aaddr_r_reg[7] [1]),
        .I3(\aaddr_r_reg[7] [0]),
        .I4(\dout_reg[10]_0 [7]),
        .O(\dout_if_reg_reg[9] ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[0]),
        .Q(\dout_reg_n_0_[0] ));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[10]),
        .Q(\dout_reg_n_0_[10] ));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[11]),
        .Q(\dout_if_reg_reg[31] [2]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[12]),
        .Q(\dout_if_reg_reg[31] [3]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[13]),
        .Q(\dout_if_reg_reg[31] [4]));
  FDCE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[14]),
        .Q(\dout_if_reg_reg[31] [5]));
  FDCE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[15]),
        .Q(\dout_if_reg_reg[31] [6]));
  FDCE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[16]),
        .Q(\dout_if_reg_reg[31] [7]));
  FDCE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[17]),
        .Q(\dout_if_reg_reg[31] [8]));
  FDCE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[18]),
        .Q(\dout_if_reg_reg[31] [9]));
  FDCE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[19]),
        .Q(\dout_if_reg_reg[31] [10]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[1]),
        .Q(\dout_reg_n_0_[1] ));
  FDCE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[20]),
        .Q(\dout_if_reg_reg[31] [11]));
  FDCE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[21]),
        .Q(\dout_if_reg_reg[31] [12]));
  FDCE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[22]),
        .Q(\dout_if_reg_reg[31] [13]));
  FDCE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[23]),
        .Q(\dout_if_reg_reg[31] [14]));
  FDCE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[24]),
        .Q(\dout_if_reg_reg[31] [15]));
  FDCE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[25]),
        .Q(\dout_if_reg_reg[31] [16]));
  FDCE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[26]),
        .Q(\dout_if_reg_reg[31] [17]));
  FDCE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[27]),
        .Q(\dout_if_reg_reg[31] [18]));
  FDCE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[28]),
        .Q(\dout_if_reg_reg[31] [19]));
  FDCE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[29]),
        .Q(\dout_if_reg_reg[31] [20]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[2]),
        .Q(\dout_reg_n_0_[2] ));
  FDCE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[30]),
        .Q(\dout_if_reg_reg[31] [21]));
  FDCE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[31]),
        .Q(\dout_if_reg_reg[31] [22]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[3]),
        .Q(\dout_if_reg_reg[31] [0]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[4]),
        .Q(\dout_reg_n_0_[4] ));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[5]),
        .Q(\dout_reg_n_0_[5] ));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[6]),
        .Q(\dout_reg_n_0_[6] ));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[7]),
        .Q(\dout_if_reg_reg[31] [1]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[8]),
        .Q(\dout_reg_n_0_[8] ));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_cyclecnt_wire[9]),
        .Q(\dout_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "status_register" *) 
module toplevel_tta_core_toplevel_0_0_status_register__parameterized1_3
   (Q,
    core_db_lockcnt_wire,
    clk,
    rstx);
  output [31:0]Q;
  input [31:0]core_db_lockcnt_wire;
  input clk;
  input rstx;

  wire [31:0]Q;
  wire clk;
  wire [31:0]core_db_lockcnt_wire;
  wire rstx;

  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[0]),
        .Q(Q[0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[10]),
        .Q(Q[10]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[11]),
        .Q(Q[11]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[12]),
        .Q(Q[12]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[13]),
        .Q(Q[13]));
  FDCE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[14]),
        .Q(Q[14]));
  FDCE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[15]),
        .Q(Q[15]));
  FDCE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[16]),
        .Q(Q[16]));
  FDCE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[17]),
        .Q(Q[17]));
  FDCE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[18]),
        .Q(Q[18]));
  FDCE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[19]),
        .Q(Q[19]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[1]),
        .Q(Q[1]));
  FDCE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[20]),
        .Q(Q[20]));
  FDCE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[21]),
        .Q(Q[21]));
  FDCE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[22]),
        .Q(Q[22]));
  FDCE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[23]),
        .Q(Q[23]));
  FDCE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[24]),
        .Q(Q[24]));
  FDCE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[25]),
        .Q(Q[25]));
  FDCE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[26]),
        .Q(Q[26]));
  FDCE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[27]),
        .Q(Q[27]));
  FDCE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[28]),
        .Q(Q[28]));
  FDCE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[29]),
        .Q(Q[29]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[2]),
        .Q(Q[2]));
  FDCE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[30]),
        .Q(Q[30]));
  FDCE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[31]),
        .Q(Q[31]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[3]),
        .Q(Q[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[4]),
        .Q(Q[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[5]),
        .Q(Q[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[6]),
        .Q(Q[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[7]),
        .Q(Q[7]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[8]),
        .Q(Q[8]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "status_register" *) 
module toplevel_tta_core_toplevel_0_0_status_register__parameterized1_4
   (\dout_if_reg_reg[14] ,
    \dout_if_reg_reg[17] ,
    \dout_if_reg_reg[18] ,
    \dout_if_reg_reg[20] ,
    \dout_if_reg_reg[21] ,
    \dout_if_reg_reg[25] ,
    \dout_if_reg_reg[9] ,
    \dout_if_reg_reg[6] ,
    \dout_if_reg_reg[5] ,
    \dout_if_reg_reg[4] ,
    \dout_if_reg_reg[31] ,
    Q,
    \aaddr_r_reg[1] ,
    \aaddr_r_reg[2]_rep ,
    \dout_reg[25]_0 ,
    \dout_reg[9]_0 ,
    \dout_reg[6]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[4]_0 ,
    core_db_lockcnt_wire,
    clk,
    rstx);
  output \dout_if_reg_reg[14] ;
  output \dout_if_reg_reg[17] ;
  output \dout_if_reg_reg[18] ;
  output \dout_if_reg_reg[20] ;
  output \dout_if_reg_reg[21] ;
  output \dout_if_reg_reg[25] ;
  output \dout_if_reg_reg[9] ;
  output \dout_if_reg_reg[6] ;
  output \dout_if_reg_reg[5] ;
  output \dout_if_reg_reg[4] ;
  output [21:0]\dout_if_reg_reg[31] ;
  input [9:0]Q;
  input [1:0]\aaddr_r_reg[1] ;
  input \aaddr_r_reg[2]_rep ;
  input [5:0]\dout_reg[25]_0 ;
  input \dout_reg[9]_0 ;
  input \dout_reg[6]_0 ;
  input \dout_reg[5]_0 ;
  input \dout_reg[4]_0 ;
  input [31:0]core_db_lockcnt_wire;
  input clk;
  input rstx;

  wire [9:0]Q;
  wire [1:0]\aaddr_r_reg[1] ;
  wire \aaddr_r_reg[2]_rep ;
  wire clk;
  wire [31:0]core_db_lockcnt_wire;
  wire \dout_if_reg_reg[14] ;
  wire \dout_if_reg_reg[17] ;
  wire \dout_if_reg_reg[18] ;
  wire \dout_if_reg_reg[20] ;
  wire \dout_if_reg_reg[21] ;
  wire \dout_if_reg_reg[25] ;
  wire [21:0]\dout_if_reg_reg[31] ;
  wire \dout_if_reg_reg[4] ;
  wire \dout_if_reg_reg[5] ;
  wire \dout_if_reg_reg[6] ;
  wire \dout_if_reg_reg[9] ;
  wire [5:0]\dout_reg[25]_0 ;
  wire \dout_reg[4]_0 ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[9]_0 ;
  wire \dout_reg_n_0_[14] ;
  wire \dout_reg_n_0_[17] ;
  wire \dout_reg_n_0_[18] ;
  wire \dout_reg_n_0_[20] ;
  wire \dout_reg_n_0_[21] ;
  wire \dout_reg_n_0_[25] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire \dout_reg_n_0_[9] ;
  wire rstx;

  LUT6 #(
    .INIT(64'h5353F0FF5353FFFF)) 
    \dout_if_reg[14]_i_3 
       (.I0(\dout_reg_n_0_[14] ),
        .I1(Q[4]),
        .I2(\aaddr_r_reg[1] [0]),
        .I3(\aaddr_r_reg[1] [1]),
        .I4(\aaddr_r_reg[2]_rep ),
        .I5(\dout_reg[25]_0 [0]),
        .O(\dout_if_reg_reg[14] ));
  LUT6 #(
    .INIT(64'h5353F0FF5353FFFF)) 
    \dout_if_reg[17]_i_4 
       (.I0(\dout_reg_n_0_[17] ),
        .I1(Q[5]),
        .I2(\aaddr_r_reg[1] [0]),
        .I3(\aaddr_r_reg[1] [1]),
        .I4(\aaddr_r_reg[2]_rep ),
        .I5(\dout_reg[25]_0 [1]),
        .O(\dout_if_reg_reg[17] ));
  LUT6 #(
    .INIT(64'h5353F0FF5353FFFF)) 
    \dout_if_reg[18]_i_3 
       (.I0(\dout_reg_n_0_[18] ),
        .I1(Q[6]),
        .I2(\aaddr_r_reg[1] [0]),
        .I3(\aaddr_r_reg[1] [1]),
        .I4(\aaddr_r_reg[2]_rep ),
        .I5(\dout_reg[25]_0 [2]),
        .O(\dout_if_reg_reg[18] ));
  LUT6 #(
    .INIT(64'h5353F0FF5353FFFF)) 
    \dout_if_reg[20]_i_3 
       (.I0(\dout_reg_n_0_[20] ),
        .I1(Q[7]),
        .I2(\aaddr_r_reg[1] [0]),
        .I3(\aaddr_r_reg[1] [1]),
        .I4(\aaddr_r_reg[2]_rep ),
        .I5(\dout_reg[25]_0 [3]),
        .O(\dout_if_reg_reg[20] ));
  LUT6 #(
    .INIT(64'h5353F0FF5353FFFF)) 
    \dout_if_reg[21]_i_3 
       (.I0(\dout_reg_n_0_[21] ),
        .I1(Q[8]),
        .I2(\aaddr_r_reg[1] [0]),
        .I3(\aaddr_r_reg[1] [1]),
        .I4(\aaddr_r_reg[2]_rep ),
        .I5(\dout_reg[25]_0 [4]),
        .O(\dout_if_reg_reg[21] ));
  LUT6 #(
    .INIT(64'hACAC0F00ACAC0000)) 
    \dout_if_reg[25]_i_3 
       (.I0(\dout_reg_n_0_[25] ),
        .I1(Q[9]),
        .I2(\aaddr_r_reg[1] [0]),
        .I3(\aaddr_r_reg[1] [1]),
        .I4(\aaddr_r_reg[2]_rep ),
        .I5(\dout_reg[25]_0 [5]),
        .O(\dout_if_reg_reg[25] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[4]_i_3 
       (.I0(\dout_reg_n_0_[4] ),
        .I1(\aaddr_r_reg[1] [0]),
        .I2(Q[0]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[4]_0 ),
        .O(\dout_if_reg_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[5]_i_3 
       (.I0(\dout_reg_n_0_[5] ),
        .I1(\aaddr_r_reg[1] [0]),
        .I2(Q[1]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[5]_0 ),
        .O(\dout_if_reg_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[6]_i_3 
       (.I0(\dout_reg_n_0_[6] ),
        .I1(\aaddr_r_reg[1] [0]),
        .I2(Q[2]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[6]_0 ),
        .O(\dout_if_reg_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dout_if_reg[9]_i_3 
       (.I0(\dout_reg_n_0_[9] ),
        .I1(\aaddr_r_reg[1] [0]),
        .I2(Q[3]),
        .I3(\aaddr_r_reg[2]_rep ),
        .I4(\dout_reg[9]_0 ),
        .O(\dout_if_reg_reg[9] ));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[0]),
        .Q(\dout_if_reg_reg[31] [0]));
  FDCE \dout_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[10]),
        .Q(\dout_if_reg_reg[31] [6]));
  FDCE \dout_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[11]),
        .Q(\dout_if_reg_reg[31] [7]));
  FDCE \dout_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[12]),
        .Q(\dout_if_reg_reg[31] [8]));
  FDCE \dout_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[13]),
        .Q(\dout_if_reg_reg[31] [9]));
  FDCE \dout_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[14]),
        .Q(\dout_reg_n_0_[14] ));
  FDCE \dout_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[15]),
        .Q(\dout_if_reg_reg[31] [10]));
  FDCE \dout_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[16]),
        .Q(\dout_if_reg_reg[31] [11]));
  FDCE \dout_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[17]),
        .Q(\dout_reg_n_0_[17] ));
  FDCE \dout_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[18]),
        .Q(\dout_reg_n_0_[18] ));
  FDCE \dout_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[19]),
        .Q(\dout_if_reg_reg[31] [12]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[1]),
        .Q(\dout_if_reg_reg[31] [1]));
  FDCE \dout_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[20]),
        .Q(\dout_reg_n_0_[20] ));
  FDCE \dout_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[21]),
        .Q(\dout_reg_n_0_[21] ));
  FDCE \dout_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[22]),
        .Q(\dout_if_reg_reg[31] [13]));
  FDCE \dout_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[23]),
        .Q(\dout_if_reg_reg[31] [14]));
  FDCE \dout_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[24]),
        .Q(\dout_if_reg_reg[31] [15]));
  FDCE \dout_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[25]),
        .Q(\dout_reg_n_0_[25] ));
  FDCE \dout_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[26]),
        .Q(\dout_if_reg_reg[31] [16]));
  FDCE \dout_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[27]),
        .Q(\dout_if_reg_reg[31] [17]));
  FDCE \dout_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[28]),
        .Q(\dout_if_reg_reg[31] [18]));
  FDCE \dout_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[29]),
        .Q(\dout_if_reg_reg[31] [19]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[2]),
        .Q(\dout_if_reg_reg[31] [2]));
  FDCE \dout_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[30]),
        .Q(\dout_if_reg_reg[31] [20]));
  FDCE \dout_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[31]),
        .Q(\dout_if_reg_reg[31] [21]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[3]),
        .Q(\dout_if_reg_reg[31] [3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[4]),
        .Q(\dout_reg_n_0_[4] ));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[5]),
        .Q(\dout_reg_n_0_[5] ));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[6]),
        .Q(\dout_reg_n_0_[6] ));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[7]),
        .Q(\dout_if_reg_reg[31] [4]));
  FDCE \dout_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[8]),
        .Q(\dout_if_reg_reg[31] [5]));
  FDCE \dout_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(core_db_lockcnt_wire[9]),
        .Q(\dout_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "tta_accel" *) 
module toplevel_tta_core_toplevel_0_0_tta_accel
   (out,
    s_axi_wready,
    \dout_reg[0] ,
    axi_rready,
    s_axi_rlast,
    tta_reset,
    s_axi_awready,
    s_axi_wready_r_reg,
    axi_avalid,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    tta_accel_0_data_b_awren_out_wire,
    \fifo_data_r_reg[2][0] ,
    \fifo_data_r_reg[1][0] ,
    \fifo_data_r_reg[1][0]_0 ,
    \fifo_data_r_reg[0]_3 ,
    avalid_r_reg,
    awren_r_reg,
    Q,
    \aaddr_r_reg[12] ,
    E,
    \fifo_iter_r_reg[1] ,
    \fifo_iter_r_reg[0] ,
    \fifo_iter_r_reg[1]_0 ,
    \fifo_data_r_reg[0][0] ,
    b_aready_r_reg,
    \B1_src_sel_reg_reg[0] ,
    mem_en_lock_r0,
    lockcnt_r,
    \read_cnt_r_reg[0] ,
    \aaddr_r_reg[12]_0 ,
    awren_r_reg_0,
    \s_axi_rid_r_reg[0] ,
    s_axi_rvalid_r_reg,
    stall_data_valid_r_reg,
    \stall_data_r_reg[0] ,
    \dout_reg[31] ,
    RAM_ARR_reg,
    awren_r,
    s_axi_bvalid_r,
    \fifo_data_r_reg[0][0]_0 ,
    \fifo_iter_r_reg[1]_1 ,
    \fifo_data_r_reg[1][0]_1 ,
    \fifo_data_r_reg[2][0]_0 ,
    \pc_update_generate_0.pc_reg_reg[13] ,
    lockrq_bpcc_reg,
    b_live_read_r_reg,
    tta_accel_0_core_db_lockrq_wire,
    \b_rdata_r_reg[0] ,
    b_aready_r_reg_0,
    b_enable,
    \b_rdata_r_reg[0]_0 ,
    b_enable_0,
    b_rdata_valid_r_reg,
    b_rdata_valid_r_reg_0,
    RAM_ARR_reg_0,
    s_axi_bid,
    s_axi_rid,
    s_axi_rdata,
    clk,
    core_db_cyclecnt_wire,
    S,
    \debug_counters.cyclecnt_r_reg[21] ,
    \debug_counters.cyclecnt_r_reg[28] ,
    \FSM_sequential_state_reg[2] ,
    s_axi_rvalid_r_reg_0,
    \FSM_sequential_state_reg[0] ,
    s_axi_arready_r_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0]_0 ,
    \aaddr_r_reg[0] ,
    \aaddr_r_reg[0]_0 ,
    \aaddr_r_reg[0]_1 ,
    \fifo_iter_r_reg[1]_2 ,
    onchip_mem_INSTR_b_aready_out_wire,
    onchip_mem_data_b_aready_out_wire,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_awvalid,
    rstx,
    b_rdata_valid_r_reg_1,
    b_live_read_r,
    s_axi_rready,
    s_axi_awsize,
    s_axi_arsize,
    b_rdata_valid_r_reg_2,
    b_live_read_r_1,
    p_0_in,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_awlen,
    s_axi_wdata,
    \aaddr_r_reg[15] ,
    \aaddr_r_reg[15]_0 ,
    \aaddr_r_reg[15]_1 ,
    \aaddr_r_reg[15]_2 ,
    \aaddr_r_reg[15]_3 ,
    \aaddr_r_reg[15]_4 ,
    \aaddr_r_reg[15]_5 ,
    \aaddr_r_reg[15]_6 ,
    \aaddr_r_reg[15]_7 ,
    \aaddr_r_reg[15]_8 ,
    \aaddr_r_reg[15]_9 ,
    \aaddr_r_reg[15]_10 ,
    \aaddr_r_reg[15]_11 ,
    \aaddr_r_reg[15]_12 ,
    \aaddr_r_reg[15]_13 ,
    \aaddr_r_reg[15]_14 ,
    \aaddr_r_reg[15]_15 ,
    \aaddr_r_reg[15]_16 ,
    \aaddr_r_reg[15]_17 ,
    \aaddr_r_reg[15]_18 ,
    \aaddr_r_reg[15]_19 ,
    \aaddr_r_reg[15]_20 ,
    \aaddr_r_reg[15]_21 ,
    \aaddr_r_reg[15]_22 ,
    \aaddr_r_reg[15]_23 ,
    \aaddr_r_reg[15]_24 ,
    \aaddr_r_reg[15]_25 ,
    \aaddr_r_reg[15]_26 ,
    \aaddr_r_reg[15]_27 ,
    \aaddr_r_reg[15]_28 ,
    \aaddr_r_reg[15]_29 ,
    \aaddr_r_reg[15]_30 ,
    onchip_mem_data_b_rvalid_out_wire,
    onchip_mem_INSTR_b_rvalid_out_wire,
    a_rdata_valid_r_reg,
    s_axi_awburst,
    s_axi_arburst,
    s_axi_awid,
    s_axi_arid,
    s_axi_wstrb,
    D,
    \simm_B1_reg_reg[31] ,
    core_db_lockcnt_wire,
    fu_gcu_pc_load_reg_reg);
  output [2:0]out;
  output s_axi_wready;
  output \dout_reg[0] ;
  output axi_rready;
  output s_axi_rlast;
  output tta_reset;
  output s_axi_awready;
  output s_axi_wready_r_reg;
  output axi_avalid;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output tta_accel_0_data_b_awren_out_wire;
  output \fifo_data_r_reg[2][0] ;
  output \fifo_data_r_reg[1][0] ;
  output \fifo_data_r_reg[1][0]_0 ;
  output \fifo_data_r_reg[0]_3 ;
  output avalid_r_reg;
  output awren_r_reg;
  output [16:0]Q;
  output \aaddr_r_reg[12] ;
  output [0:0]E;
  output [1:0]\fifo_iter_r_reg[1] ;
  output \fifo_iter_r_reg[0] ;
  output \fifo_iter_r_reg[1]_0 ;
  output \fifo_data_r_reg[0][0] ;
  output b_aready_r_reg;
  output \B1_src_sel_reg_reg[0] ;
  output mem_en_lock_r0;
  output lockcnt_r;
  output \read_cnt_r_reg[0] ;
  output \aaddr_r_reg[12]_0 ;
  output awren_r_reg_0;
  output \s_axi_rid_r_reg[0] ;
  output s_axi_rvalid_r_reg;
  output stall_data_valid_r_reg;
  output [0:0]\stall_data_r_reg[0] ;
  output [31:0]\dout_reg[31] ;
  output RAM_ARR_reg;
  output awren_r;
  output s_axi_bvalid_r;
  output \fifo_data_r_reg[0][0]_0 ;
  output \fifo_iter_r_reg[1]_1 ;
  output \fifo_data_r_reg[1][0]_1 ;
  output \fifo_data_r_reg[2][0]_0 ;
  output [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  output [29:0]lockrq_bpcc_reg;
  output b_live_read_r_reg;
  output tta_accel_0_core_db_lockrq_wire;
  output [0:0]\b_rdata_r_reg[0] ;
  output b_aready_r_reg_0;
  output b_enable;
  output [0:0]\b_rdata_r_reg[0]_0 ;
  output b_enable_0;
  output b_rdata_valid_r_reg;
  output b_rdata_valid_r_reg_0;
  output [3:0]RAM_ARR_reg_0;
  output [11:0]s_axi_bid;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  input clk;
  input [63:0]core_db_cyclecnt_wire;
  input [3:0]S;
  input [3:0]\debug_counters.cyclecnt_r_reg[21] ;
  input [1:0]\debug_counters.cyclecnt_r_reg[28] ;
  input \FSM_sequential_state_reg[2] ;
  input s_axi_rvalid_r_reg_0;
  input \FSM_sequential_state_reg[0] ;
  input s_axi_arready_r_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \aaddr_r_reg[0] ;
  input \aaddr_r_reg[0]_0 ;
  input \aaddr_r_reg[0]_1 ;
  input \fifo_iter_r_reg[1]_2 ;
  input onchip_mem_INSTR_b_aready_out_wire;
  input onchip_mem_data_b_aready_out_wire;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input rstx;
  input b_rdata_valid_r_reg_1;
  input b_live_read_r;
  input s_axi_rready;
  input [2:0]s_axi_awsize;
  input [2:0]s_axi_arsize;
  input b_rdata_valid_r_reg_2;
  input b_live_read_r_1;
  input p_0_in;
  input [18:0]s_axi_awaddr;
  input [18:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_wdata;
  input \aaddr_r_reg[15] ;
  input \aaddr_r_reg[15]_0 ;
  input \aaddr_r_reg[15]_1 ;
  input \aaddr_r_reg[15]_2 ;
  input \aaddr_r_reg[15]_3 ;
  input \aaddr_r_reg[15]_4 ;
  input \aaddr_r_reg[15]_5 ;
  input \aaddr_r_reg[15]_6 ;
  input \aaddr_r_reg[15]_7 ;
  input \aaddr_r_reg[15]_8 ;
  input \aaddr_r_reg[15]_9 ;
  input \aaddr_r_reg[15]_10 ;
  input \aaddr_r_reg[15]_11 ;
  input \aaddr_r_reg[15]_12 ;
  input \aaddr_r_reg[15]_13 ;
  input \aaddr_r_reg[15]_14 ;
  input \aaddr_r_reg[15]_15 ;
  input \aaddr_r_reg[15]_16 ;
  input \aaddr_r_reg[15]_17 ;
  input \aaddr_r_reg[15]_18 ;
  input \aaddr_r_reg[15]_19 ;
  input \aaddr_r_reg[15]_20 ;
  input \aaddr_r_reg[15]_21 ;
  input \aaddr_r_reg[15]_22 ;
  input \aaddr_r_reg[15]_23 ;
  input \aaddr_r_reg[15]_24 ;
  input \aaddr_r_reg[15]_25 ;
  input \aaddr_r_reg[15]_26 ;
  input \aaddr_r_reg[15]_27 ;
  input \aaddr_r_reg[15]_28 ;
  input \aaddr_r_reg[15]_29 ;
  input \aaddr_r_reg[15]_30 ;
  input onchip_mem_data_b_rvalid_out_wire;
  input onchip_mem_INSTR_b_rvalid_out_wire;
  input a_rdata_valid_r_reg;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_arburst;
  input [11:0]s_axi_awid;
  input [11:0]s_axi_arid;
  input [3:0]s_axi_wstrb;
  input [13:0]D;
  input [31:0]\simm_B1_reg_reg[31] ;
  input [63:0]core_db_lockcnt_wire;
  input [13:0]fu_gcu_pc_load_reg_reg;

  wire \B1_src_sel_reg_reg[0] ;
  wire [13:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire [16:0]Q;
  wire RAM_ARR_reg;
  wire [3:0]RAM_ARR_reg_0;
  wire [3:0]S;
  wire a_rdata_valid_r_reg;
  wire \aaddr_r_reg[0] ;
  wire \aaddr_r_reg[0]_0 ;
  wire \aaddr_r_reg[0]_1 ;
  wire \aaddr_r_reg[12] ;
  wire \aaddr_r_reg[12]_0 ;
  wire \aaddr_r_reg[15] ;
  wire \aaddr_r_reg[15]_0 ;
  wire \aaddr_r_reg[15]_1 ;
  wire \aaddr_r_reg[15]_10 ;
  wire \aaddr_r_reg[15]_11 ;
  wire \aaddr_r_reg[15]_12 ;
  wire \aaddr_r_reg[15]_13 ;
  wire \aaddr_r_reg[15]_14 ;
  wire \aaddr_r_reg[15]_15 ;
  wire \aaddr_r_reg[15]_16 ;
  wire \aaddr_r_reg[15]_17 ;
  wire \aaddr_r_reg[15]_18 ;
  wire \aaddr_r_reg[15]_19 ;
  wire \aaddr_r_reg[15]_2 ;
  wire \aaddr_r_reg[15]_20 ;
  wire \aaddr_r_reg[15]_21 ;
  wire \aaddr_r_reg[15]_22 ;
  wire \aaddr_r_reg[15]_23 ;
  wire \aaddr_r_reg[15]_24 ;
  wire \aaddr_r_reg[15]_25 ;
  wire \aaddr_r_reg[15]_26 ;
  wire \aaddr_r_reg[15]_27 ;
  wire \aaddr_r_reg[15]_28 ;
  wire \aaddr_r_reg[15]_29 ;
  wire \aaddr_r_reg[15]_3 ;
  wire \aaddr_r_reg[15]_30 ;
  wire \aaddr_r_reg[15]_4 ;
  wire \aaddr_r_reg[15]_5 ;
  wire \aaddr_r_reg[15]_6 ;
  wire \aaddr_r_reg[15]_7 ;
  wire \aaddr_r_reg[15]_8 ;
  wire \aaddr_r_reg[15]_9 ;
  wire avalid_r_reg;
  wire awren_r;
  wire awren_r_reg;
  wire awren_r_reg_0;
  wire axi_avalid;
  wire axi_rready;
  wire b_aready_r_reg;
  wire b_aready_r_reg_0;
  wire b_enable;
  wire b_enable_0;
  wire b_live_read_r;
  wire b_live_read_r_1;
  wire b_live_read_r_reg;
  wire [0:0]\b_rdata_r_reg[0] ;
  wire [0:0]\b_rdata_r_reg[0]_0 ;
  wire b_rdata_valid_r_reg;
  wire b_rdata_valid_r_reg_0;
  wire b_rdata_valid_r_reg_1;
  wire b_rdata_valid_r_reg_2;
  wire [25:7]bp4_1;
  wire clk;
  wire [63:0]core_db_cyclecnt_wire;
  wire [63:0]core_db_lockcnt_wire;
  wire ctrl_rvalid;
  wire [28:7]cyclecnt_r;
  wire \dbg_gen[0].debugger_i_n_100 ;
  wire \dbg_gen[0].debugger_i_n_101 ;
  wire \dbg_gen[0].debugger_i_n_102 ;
  wire \dbg_gen[0].debugger_i_n_103 ;
  wire \dbg_gen[0].debugger_i_n_104 ;
  wire \dbg_gen[0].debugger_i_n_105 ;
  wire \dbg_gen[0].debugger_i_n_106 ;
  wire \dbg_gen[0].debugger_i_n_107 ;
  wire \dbg_gen[0].debugger_i_n_108 ;
  wire \dbg_gen[0].debugger_i_n_109 ;
  wire \dbg_gen[0].debugger_i_n_111 ;
  wire \dbg_gen[0].debugger_i_n_117 ;
  wire \dbg_gen[0].debugger_i_n_120 ;
  wire \dbg_gen[0].debugger_i_n_121 ;
  wire \dbg_gen[0].debugger_i_n_122 ;
  wire \dbg_gen[0].debugger_i_n_123 ;
  wire \dbg_gen[0].debugger_i_n_124 ;
  wire \dbg_gen[0].debugger_i_n_125 ;
  wire \dbg_gen[0].debugger_i_n_126 ;
  wire \dbg_gen[0].debugger_i_n_127 ;
  wire \dbg_gen[0].debugger_i_n_128 ;
  wire \dbg_gen[0].debugger_i_n_129 ;
  wire \dbg_gen[0].debugger_i_n_13 ;
  wire \dbg_gen[0].debugger_i_n_130 ;
  wire \dbg_gen[0].debugger_i_n_131 ;
  wire \dbg_gen[0].debugger_i_n_132 ;
  wire \dbg_gen[0].debugger_i_n_133 ;
  wire \dbg_gen[0].debugger_i_n_134 ;
  wire \dbg_gen[0].debugger_i_n_135 ;
  wire \dbg_gen[0].debugger_i_n_136 ;
  wire \dbg_gen[0].debugger_i_n_137 ;
  wire \dbg_gen[0].debugger_i_n_138 ;
  wire \dbg_gen[0].debugger_i_n_139 ;
  wire \dbg_gen[0].debugger_i_n_140 ;
  wire \dbg_gen[0].debugger_i_n_141 ;
  wire \dbg_gen[0].debugger_i_n_142 ;
  wire \dbg_gen[0].debugger_i_n_143 ;
  wire \dbg_gen[0].debugger_i_n_144 ;
  wire \dbg_gen[0].debugger_i_n_145 ;
  wire \dbg_gen[0].debugger_i_n_146 ;
  wire \dbg_gen[0].debugger_i_n_147 ;
  wire \dbg_gen[0].debugger_i_n_148 ;
  wire \dbg_gen[0].debugger_i_n_149 ;
  wire \dbg_gen[0].debugger_i_n_150 ;
  wire \dbg_gen[0].debugger_i_n_151 ;
  wire \dbg_gen[0].debugger_i_n_152 ;
  wire \dbg_gen[0].debugger_i_n_153 ;
  wire \dbg_gen[0].debugger_i_n_154 ;
  wire \dbg_gen[0].debugger_i_n_155 ;
  wire \dbg_gen[0].debugger_i_n_156 ;
  wire \dbg_gen[0].debugger_i_n_157 ;
  wire \dbg_gen[0].debugger_i_n_158 ;
  wire \dbg_gen[0].debugger_i_n_159 ;
  wire \dbg_gen[0].debugger_i_n_160 ;
  wire \dbg_gen[0].debugger_i_n_161 ;
  wire \dbg_gen[0].debugger_i_n_162 ;
  wire \dbg_gen[0].debugger_i_n_163 ;
  wire \dbg_gen[0].debugger_i_n_164 ;
  wire \dbg_gen[0].debugger_i_n_165 ;
  wire \dbg_gen[0].debugger_i_n_166 ;
  wire \dbg_gen[0].debugger_i_n_167 ;
  wire \dbg_gen[0].debugger_i_n_168 ;
  wire \dbg_gen[0].debugger_i_n_169 ;
  wire \dbg_gen[0].debugger_i_n_170 ;
  wire \dbg_gen[0].debugger_i_n_171 ;
  wire \dbg_gen[0].debugger_i_n_172 ;
  wire \dbg_gen[0].debugger_i_n_22 ;
  wire \dbg_gen[0].debugger_i_n_23 ;
  wire \dbg_gen[0].debugger_i_n_24 ;
  wire \dbg_gen[0].debugger_i_n_25 ;
  wire \dbg_gen[0].debugger_i_n_26 ;
  wire \dbg_gen[0].debugger_i_n_27 ;
  wire \dbg_gen[0].debugger_i_n_28 ;
  wire \dbg_gen[0].debugger_i_n_29 ;
  wire \dbg_gen[0].debugger_i_n_30 ;
  wire \dbg_gen[0].debugger_i_n_31 ;
  wire \dbg_gen[0].debugger_i_n_32 ;
  wire \dbg_gen[0].debugger_i_n_33 ;
  wire \dbg_gen[0].debugger_i_n_34 ;
  wire \dbg_gen[0].debugger_i_n_35 ;
  wire \dbg_gen[0].debugger_i_n_36 ;
  wire \dbg_gen[0].debugger_i_n_37 ;
  wire \dbg_gen[0].debugger_i_n_38 ;
  wire \dbg_gen[0].debugger_i_n_39 ;
  wire \dbg_gen[0].debugger_i_n_4 ;
  wire \dbg_gen[0].debugger_i_n_40 ;
  wire \dbg_gen[0].debugger_i_n_41 ;
  wire \dbg_gen[0].debugger_i_n_42 ;
  wire \dbg_gen[0].debugger_i_n_43 ;
  wire \dbg_gen[0].debugger_i_n_44 ;
  wire \dbg_gen[0].debugger_i_n_45 ;
  wire \dbg_gen[0].debugger_i_n_46 ;
  wire \dbg_gen[0].debugger_i_n_47 ;
  wire \dbg_gen[0].debugger_i_n_48 ;
  wire \dbg_gen[0].debugger_i_n_49 ;
  wire \dbg_gen[0].debugger_i_n_50 ;
  wire \dbg_gen[0].debugger_i_n_51 ;
  wire \dbg_gen[0].debugger_i_n_52 ;
  wire \dbg_gen[0].debugger_i_n_53 ;
  wire \dbg_gen[0].debugger_i_n_54 ;
  wire \dbg_gen[0].debugger_i_n_69 ;
  wire \dbg_gen[0].debugger_i_n_70 ;
  wire \dbg_gen[0].debugger_i_n_71 ;
  wire \dbg_gen[0].debugger_i_n_72 ;
  wire \dbg_gen[0].debugger_i_n_73 ;
  wire \dbg_gen[0].debugger_i_n_74 ;
  wire \dbg_gen[0].debugger_i_n_75 ;
  wire \dbg_gen[0].debugger_i_n_76 ;
  wire \dbg_gen[0].debugger_i_n_77 ;
  wire \dbg_gen[0].debugger_i_n_78 ;
  wire \dbg_gen[0].debugger_i_n_79 ;
  wire \dbg_gen[0].debugger_i_n_80 ;
  wire \dbg_gen[0].debugger_i_n_81 ;
  wire \dbg_gen[0].debugger_i_n_82 ;
  wire \dbg_gen[0].debugger_i_n_83 ;
  wire \dbg_gen[0].debugger_i_n_84 ;
  wire \dbg_gen[0].debugger_i_n_85 ;
  wire \dbg_gen[0].debugger_i_n_86 ;
  wire \dbg_gen[0].debugger_i_n_87 ;
  wire \dbg_gen[0].debugger_i_n_88 ;
  wire \dbg_gen[0].debugger_i_n_89 ;
  wire \dbg_gen[0].debugger_i_n_90 ;
  wire \dbg_gen[0].debugger_i_n_91 ;
  wire \dbg_gen[0].debugger_i_n_92 ;
  wire \dbg_gen[0].debugger_i_n_93 ;
  wire \dbg_gen[0].debugger_i_n_94 ;
  wire \dbg_gen[0].debugger_i_n_95 ;
  wire \dbg_gen[0].debugger_i_n_96 ;
  wire \dbg_gen[0].debugger_i_n_97 ;
  wire \dbg_gen[0].debugger_i_n_98 ;
  wire \dbg_gen[0].debugger_i_n_99 ;
  wire [11:7]\dbregbank_1/dbcontrol[130]_2 ;
  wire [13:3]\dbregbank_1/dbstatus[1]_1 ;
  wire [3:0]\debug_counters.cyclecnt_r_reg[21] ;
  wire [1:0]\debug_counters.cyclecnt_r_reg[28] ;
  wire \dout_reg[0] ;
  wire [31:0]\dout_reg[31] ;
  wire \fifo_data_r_reg[0][0] ;
  wire \fifo_data_r_reg[0][0]_0 ;
  wire \fifo_data_r_reg[0]_3 ;
  wire \fifo_data_r_reg[1][0] ;
  wire \fifo_data_r_reg[1][0]_0 ;
  wire \fifo_data_r_reg[1][0]_1 ;
  wire \fifo_data_r_reg[2][0] ;
  wire \fifo_data_r_reg[2][0]_0 ;
  wire \fifo_iter_r_reg[0] ;
  wire [1:0]\fifo_iter_r_reg[1] ;
  wire \fifo_iter_r_reg[1]_0 ;
  wire \fifo_iter_r_reg[1]_1 ;
  wire \fifo_iter_r_reg[1]_2 ;
  wire [13:0]fu_gcu_pc_load_reg_reg;
  wire lockcnt_r;
  wire [29:0]lockrq_bpcc_reg;
  wire mem_en_lock_r0;
  wire onchip_mem_INSTR_b_aready_out_wire;
  wire onchip_mem_INSTR_b_rvalid_out_wire;
  wire onchip_mem_data_b_aready_out_wire;
  wire onchip_mem_data_b_rvalid_out_wire;
  wire [2:0]out;
  wire p_0_in;
  wire p_2_in;
  wire [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  wire \read_cnt_r_reg[0] ;
  wire rstx;
  wire [18:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arready_r_reg;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [18:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bvalid;
  wire s_axi_bvalid_r;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire \s_axi_rid_r_reg[0] ;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_r_reg;
  wire s_axi_rvalid_r_reg_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wready_r_reg;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [31:0]\simm_B1_reg_reg[31] ;
  wire [0:0]\stall_data_r_reg[0] ;
  wire stall_data_valid_r_reg;
  wire tta_accel_0_core_db_lockrq_wire;
  wire tta_accel_0_data_b_awren_out_wire;
  wire tta_axislave_1_n_121;
  wire tta_axislave_1_n_126;
  wire tta_axislave_1_n_135;
  wire tta_axislave_1_n_136;
  wire tta_axislave_1_n_15;
  wire tta_axislave_1_n_16;
  wire tta_axislave_1_n_34;
  wire tta_axislave_1_n_37;
  wire tta_axislave_1_n_40;
  wire tta_axislave_1_n_41;
  wire tta_axislave_1_n_42;
  wire tta_axislave_1_n_51;
  wire tta_axislave_1_n_52;
  wire tta_axislave_1_n_53;
  wire tta_axislave_1_n_54;
  wire tta_axislave_1_n_55;
  wire tta_axislave_1_n_56;
  wire tta_axislave_1_n_57;
  wire tta_axislave_1_n_58;
  wire tta_axislave_1_n_59;
  wire tta_axislave_1_n_60;
  wire tta_axislave_1_n_61;
  wire tta_axislave_1_n_62;
  wire tta_axislave_1_n_63;
  wire tta_axislave_1_n_64;
  wire tta_axislave_1_n_65;
  wire tta_axislave_1_n_66;
  wire tta_axislave_1_n_67;
  wire tta_axislave_1_n_68;
  wire tta_axislave_1_n_69;
  wire tta_axislave_1_n_70;
  wire tta_axislave_1_n_71;
  wire tta_axislave_1_n_72;
  wire tta_axislave_1_n_73;
  wire tta_axislave_1_n_74;
  wire tta_axislave_1_n_75;
  wire tta_axislave_1_n_76;
  wire tta_axislave_1_n_77;
  wire tta_axislave_1_n_78;
  wire tta_axislave_1_n_79;
  wire tta_axislave_1_n_80;
  wire tta_axislave_1_n_81;
  wire tta_axislave_1_n_82;
  wire tta_axislave_1_n_83;
  wire tta_axislave_1_n_84;
  wire tta_axislave_1_n_85;
  wire tta_axislave_1_n_86;
  wire tta_axislave_1_n_87;
  wire tta_reset;
  wire tta_reset_regval;

  toplevel_tta_core_toplevel_0_0_debugger \dbg_gen[0].debugger_i 
       (.\B1_src_sel_reg_reg[0] (\B1_src_sel_reg_reg[0] ),
        .D(D),
        .E(tta_axislave_1_n_86),
        .Q(Q[7:0]),
        .S(S),
        .SR(\dout_reg[0] ),
        .a_rdata_valid_r_reg(a_rdata_valid_r_reg),
        .\aaddr_r_reg[0] (tta_axislave_1_n_84),
        .\aaddr_r_reg[15] (\aaddr_r_reg[15] ),
        .\aaddr_r_reg[15]_0 (\aaddr_r_reg[15]_0 ),
        .\aaddr_r_reg[15]_1 (\aaddr_r_reg[15]_1 ),
        .\aaddr_r_reg[15]_10 (\aaddr_r_reg[15]_10 ),
        .\aaddr_r_reg[15]_11 (\aaddr_r_reg[15]_11 ),
        .\aaddr_r_reg[15]_12 (\aaddr_r_reg[15]_12 ),
        .\aaddr_r_reg[15]_13 (\aaddr_r_reg[15]_13 ),
        .\aaddr_r_reg[15]_14 (\aaddr_r_reg[15]_14 ),
        .\aaddr_r_reg[15]_15 (\aaddr_r_reg[15]_15 ),
        .\aaddr_r_reg[15]_16 (\aaddr_r_reg[15]_16 ),
        .\aaddr_r_reg[15]_17 (\aaddr_r_reg[15]_17 ),
        .\aaddr_r_reg[15]_18 (\aaddr_r_reg[15]_18 ),
        .\aaddr_r_reg[15]_19 (\aaddr_r_reg[15]_19 ),
        .\aaddr_r_reg[15]_2 (\aaddr_r_reg[15]_2 ),
        .\aaddr_r_reg[15]_20 (\aaddr_r_reg[15]_20 ),
        .\aaddr_r_reg[15]_21 (\aaddr_r_reg[15]_21 ),
        .\aaddr_r_reg[15]_22 (\aaddr_r_reg[15]_22 ),
        .\aaddr_r_reg[15]_23 (\aaddr_r_reg[15]_23 ),
        .\aaddr_r_reg[15]_24 (\aaddr_r_reg[15]_24 ),
        .\aaddr_r_reg[15]_25 (\aaddr_r_reg[15]_25 ),
        .\aaddr_r_reg[15]_26 (\aaddr_r_reg[15]_26 ),
        .\aaddr_r_reg[15]_27 (\aaddr_r_reg[15]_27 ),
        .\aaddr_r_reg[15]_28 (\aaddr_r_reg[15]_28 ),
        .\aaddr_r_reg[15]_29 (\aaddr_r_reg[15]_29 ),
        .\aaddr_r_reg[15]_3 (\aaddr_r_reg[15]_3 ),
        .\aaddr_r_reg[15]_30 (\aaddr_r_reg[15]_30 ),
        .\aaddr_r_reg[15]_4 (\aaddr_r_reg[15]_4 ),
        .\aaddr_r_reg[15]_5 (\aaddr_r_reg[15]_5 ),
        .\aaddr_r_reg[15]_6 (\aaddr_r_reg[15]_6 ),
        .\aaddr_r_reg[15]_7 (\aaddr_r_reg[15]_7 ),
        .\aaddr_r_reg[15]_8 (\aaddr_r_reg[15]_8 ),
        .\aaddr_r_reg[15]_9 (\aaddr_r_reg[15]_9 ),
        .\aaddr_r_reg[16] (tta_axislave_1_n_16),
        .\aaddr_r_reg[1] (tta_axislave_1_n_40),
        .\aaddr_r_reg[1]_0 (tta_axislave_1_n_42),
        .\aaddr_r_reg[1]_1 (tta_axislave_1_n_83),
        .\aaddr_r_reg[2]_rep (tta_axislave_1_n_41),
        .\aaddr_r_reg[2]_rep_0 (tta_axislave_1_n_34),
        .\aaddr_r_reg[7] (tta_axislave_1_n_126),
        .\aaddr_r_reg[7]_0 ({tta_axislave_1_n_51,tta_axislave_1_n_52,tta_axislave_1_n_53,tta_axislave_1_n_54,tta_axislave_1_n_55,tta_axislave_1_n_56,tta_axislave_1_n_57,tta_axislave_1_n_58,tta_axislave_1_n_59,tta_axislave_1_n_60,tta_axislave_1_n_61,tta_axislave_1_n_62,tta_axislave_1_n_63,tta_axislave_1_n_64,tta_axislave_1_n_65,tta_axislave_1_n_66,tta_axislave_1_n_67,tta_axislave_1_n_68,tta_axislave_1_n_69,tta_axislave_1_n_70,tta_axislave_1_n_71,tta_axislave_1_n_72,tta_axislave_1_n_73,tta_axislave_1_n_74,tta_axislave_1_n_75,tta_axislave_1_n_76,tta_axislave_1_n_77,tta_axislave_1_n_78,tta_axislave_1_n_79,tta_axislave_1_n_80,tta_axislave_1_n_81,tta_axislave_1_n_82}),
        .\aaddr_r_reg[8] (tta_axislave_1_n_85),
        .\aaddr_r_reg[8]_0 (tta_axislave_1_n_15),
        .\adata_r_reg[0] (tta_axislave_1_n_135),
        .\adata_r_reg[1] (tta_axislave_1_n_87),
        .\adata_r_reg[2] (tta_axislave_1_n_121),
        .\adata_r_reg[31] (\dout_reg[31] ),
        .awren_r_reg(tta_axislave_1_n_136),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire),
        .core_db_lockcnt_wire(core_db_lockcnt_wire),
        .ctrl_rvalid(ctrl_rvalid),
        .\debug_counters.cyclecnt_r_reg[21] (\debug_counters.cyclecnt_r_reg[21] ),
        .\debug_counters.cyclecnt_r_reg[28] (\debug_counters.cyclecnt_r_reg[28] ),
        .\dout_if_reg_reg[0] (\dbg_gen[0].debugger_i_n_4 ),
        .\dout_if_reg_reg[0]_0 (\dbg_gen[0].debugger_i_n_131 ),
        .\dout_if_reg_reg[10] (\dbg_gen[0].debugger_i_n_111 ),
        .\dout_if_reg_reg[10]_0 (\dbg_gen[0].debugger_i_n_117 ),
        .\dout_if_reg_reg[11] ({bp4_1[25:24],bp4_1[22:21],bp4_1[11:10],bp4_1[8:7]}),
        .\dout_if_reg_reg[11]_0 ({\dbregbank_1/dbcontrol[130]_2 [11],\dbregbank_1/dbcontrol[130]_2 [7]}),
        .\dout_if_reg_reg[12] (\dbg_gen[0].debugger_i_n_70 ),
        .\dout_if_reg_reg[13] (\dbg_gen[0].debugger_i_n_89 ),
        .\dout_if_reg_reg[13]_0 ({\dbregbank_1/dbstatus[1]_1 [13:11],\dbregbank_1/dbstatus[1]_1 [7],\dbregbank_1/dbstatus[1]_1 [3]}),
        .\dout_if_reg_reg[14] (\dbg_gen[0].debugger_i_n_80 ),
        .\dout_if_reg_reg[15] (\dbg_gen[0].debugger_i_n_79 ),
        .\dout_if_reg_reg[16] (\dbg_gen[0].debugger_i_n_78 ),
        .\dout_if_reg_reg[17] (\dbg_gen[0].debugger_i_n_81 ),
        .\dout_if_reg_reg[18] (\dbg_gen[0].debugger_i_n_82 ),
        .\dout_if_reg_reg[19] (\dbg_gen[0].debugger_i_n_77 ),
        .\dout_if_reg_reg[1] (\dbg_gen[0].debugger_i_n_54 ),
        .\dout_if_reg_reg[20] (\dbg_gen[0].debugger_i_n_83 ),
        .\dout_if_reg_reg[21] (\dbg_gen[0].debugger_i_n_84 ),
        .\dout_if_reg_reg[22] (\dbg_gen[0].debugger_i_n_76 ),
        .\dout_if_reg_reg[23] (\dbg_gen[0].debugger_i_n_85 ),
        .\dout_if_reg_reg[24] (\dbg_gen[0].debugger_i_n_75 ),
        .\dout_if_reg_reg[25] (\dbg_gen[0].debugger_i_n_69 ),
        .\dout_if_reg_reg[26] (\dbg_gen[0].debugger_i_n_86 ),
        .\dout_if_reg_reg[27] (\dbg_gen[0].debugger_i_n_74 ),
        .\dout_if_reg_reg[28] ({\dbg_gen[0].debugger_i_n_153 ,\dbg_gen[0].debugger_i_n_154 ,\dbg_gen[0].debugger_i_n_155 ,\dbg_gen[0].debugger_i_n_156 ,\dbg_gen[0].debugger_i_n_157 ,\dbg_gen[0].debugger_i_n_158 ,\dbg_gen[0].debugger_i_n_159 ,\dbg_gen[0].debugger_i_n_160 ,\dbg_gen[0].debugger_i_n_161 ,\dbg_gen[0].debugger_i_n_162 }),
        .\dout_if_reg_reg[28]_0 ({\dbg_gen[0].debugger_i_n_163 ,\dbg_gen[0].debugger_i_n_164 ,\dbg_gen[0].debugger_i_n_165 ,\dbg_gen[0].debugger_i_n_166 ,\dbg_gen[0].debugger_i_n_167 ,\dbg_gen[0].debugger_i_n_168 ,\dbg_gen[0].debugger_i_n_169 ,\dbg_gen[0].debugger_i_n_170 ,\dbg_gen[0].debugger_i_n_171 ,\dbg_gen[0].debugger_i_n_172 }),
        .\dout_if_reg_reg[29] (\dbg_gen[0].debugger_i_n_87 ),
        .\dout_if_reg_reg[2] (\dbg_gen[0].debugger_i_n_129 ),
        .\dout_if_reg_reg[2]_0 (\dbg_gen[0].debugger_i_n_130 ),
        .\dout_if_reg_reg[30] (\dbg_gen[0].debugger_i_n_73 ),
        .\dout_if_reg_reg[31] (\dbg_gen[0].debugger_i_n_88 ),
        .\dout_if_reg_reg[31]_0 ({\dbg_gen[0].debugger_i_n_90 ,\dbg_gen[0].debugger_i_n_91 ,\dbg_gen[0].debugger_i_n_92 ,\dbg_gen[0].debugger_i_n_93 ,\dbg_gen[0].debugger_i_n_94 ,\dbg_gen[0].debugger_i_n_95 ,\dbg_gen[0].debugger_i_n_96 ,\dbg_gen[0].debugger_i_n_97 ,\dbg_gen[0].debugger_i_n_98 ,\dbg_gen[0].debugger_i_n_99 ,\dbg_gen[0].debugger_i_n_100 ,\dbg_gen[0].debugger_i_n_101 ,\dbg_gen[0].debugger_i_n_102 ,\dbg_gen[0].debugger_i_n_103 ,\dbg_gen[0].debugger_i_n_104 ,\dbg_gen[0].debugger_i_n_105 ,\dbg_gen[0].debugger_i_n_106 ,\dbg_gen[0].debugger_i_n_107 ,\dbg_gen[0].debugger_i_n_108 ,\dbg_gen[0].debugger_i_n_109 }),
        .\dout_if_reg_reg[31]_1 ({\dbg_gen[0].debugger_i_n_132 ,\dbg_gen[0].debugger_i_n_133 ,\dbg_gen[0].debugger_i_n_134 ,\dbg_gen[0].debugger_i_n_135 ,\dbg_gen[0].debugger_i_n_136 ,\dbg_gen[0].debugger_i_n_137 ,\dbg_gen[0].debugger_i_n_138 ,\dbg_gen[0].debugger_i_n_139 ,\dbg_gen[0].debugger_i_n_140 ,\dbg_gen[0].debugger_i_n_141 ,\dbg_gen[0].debugger_i_n_142 ,\dbg_gen[0].debugger_i_n_143 ,\dbg_gen[0].debugger_i_n_144 ,\dbg_gen[0].debugger_i_n_145 ,\dbg_gen[0].debugger_i_n_146 ,\dbg_gen[0].debugger_i_n_147 ,\dbg_gen[0].debugger_i_n_148 ,\dbg_gen[0].debugger_i_n_149 ,\dbg_gen[0].debugger_i_n_150 ,\dbg_gen[0].debugger_i_n_151 ,\dbg_gen[0].debugger_i_n_152 }),
        .\dout_if_reg_reg[3] (\dbg_gen[0].debugger_i_n_13 ),
        .\dout_if_reg_reg[3]_0 (\dbg_gen[0].debugger_i_n_72 ),
        .\dout_if_reg_reg[4] (\dbg_gen[0].debugger_i_n_71 ),
        .\dout_if_reg_reg[4]_0 (\dbg_gen[0].debugger_i_n_128 ),
        .\dout_if_reg_reg[5] (\dbg_gen[0].debugger_i_n_126 ),
        .\dout_if_reg_reg[5]_0 (\dbg_gen[0].debugger_i_n_127 ),
        .\dout_if_reg_reg[6] (\dbg_gen[0].debugger_i_n_124 ),
        .\dout_if_reg_reg[6]_0 (\dbg_gen[0].debugger_i_n_125 ),
        .\dout_if_reg_reg[8] (\dbg_gen[0].debugger_i_n_122 ),
        .\dout_if_reg_reg[8]_0 (\dbg_gen[0].debugger_i_n_123 ),
        .\dout_if_reg_reg[9] (\dbg_gen[0].debugger_i_n_120 ),
        .\dout_if_reg_reg[9]_0 (\dbg_gen[0].debugger_i_n_121 ),
        .fu_gcu_pc_load_reg_reg(fu_gcu_pc_load_reg_reg),
        .lockcnt_r(lockcnt_r),
        .lockrq_bpcc_reg(lockrq_bpcc_reg),
        .mem_en_lock_r0(mem_en_lock_r0),
        .p_0_in(p_0_in),
        .p_2_in(p_2_in),
        .\pc_update_generate_0.pc_reg_reg[13] (\pc_update_generate_0.pc_reg_reg[13] ),
        .rstx(rstx),
        .\s_axi_rdata_r_reg[0] (\dbg_gen[0].debugger_i_n_22 ),
        .\s_axi_rdata_r_reg[10] (\dbg_gen[0].debugger_i_n_32 ),
        .\s_axi_rdata_r_reg[11] (\dbg_gen[0].debugger_i_n_33 ),
        .\s_axi_rdata_r_reg[12] (\dbg_gen[0].debugger_i_n_34 ),
        .\s_axi_rdata_r_reg[13] (\dbg_gen[0].debugger_i_n_35 ),
        .\s_axi_rdata_r_reg[14] (\dbg_gen[0].debugger_i_n_36 ),
        .\s_axi_rdata_r_reg[15] (\dbg_gen[0].debugger_i_n_37 ),
        .\s_axi_rdata_r_reg[16] (\dbg_gen[0].debugger_i_n_38 ),
        .\s_axi_rdata_r_reg[17] (\dbg_gen[0].debugger_i_n_39 ),
        .\s_axi_rdata_r_reg[18] (\dbg_gen[0].debugger_i_n_40 ),
        .\s_axi_rdata_r_reg[19] (\dbg_gen[0].debugger_i_n_41 ),
        .\s_axi_rdata_r_reg[1] (\dbg_gen[0].debugger_i_n_23 ),
        .\s_axi_rdata_r_reg[20] (\dbg_gen[0].debugger_i_n_42 ),
        .\s_axi_rdata_r_reg[21] (\dbg_gen[0].debugger_i_n_43 ),
        .\s_axi_rdata_r_reg[22] (\dbg_gen[0].debugger_i_n_44 ),
        .\s_axi_rdata_r_reg[23] (\dbg_gen[0].debugger_i_n_45 ),
        .\s_axi_rdata_r_reg[24] (\dbg_gen[0].debugger_i_n_46 ),
        .\s_axi_rdata_r_reg[25] (\dbg_gen[0].debugger_i_n_47 ),
        .\s_axi_rdata_r_reg[26] (\dbg_gen[0].debugger_i_n_48 ),
        .\s_axi_rdata_r_reg[27] (\dbg_gen[0].debugger_i_n_49 ),
        .\s_axi_rdata_r_reg[28] (\dbg_gen[0].debugger_i_n_50 ),
        .\s_axi_rdata_r_reg[29] (\dbg_gen[0].debugger_i_n_51 ),
        .\s_axi_rdata_r_reg[2] (\dbg_gen[0].debugger_i_n_24 ),
        .\s_axi_rdata_r_reg[30] (\dbg_gen[0].debugger_i_n_52 ),
        .\s_axi_rdata_r_reg[31] (\dbg_gen[0].debugger_i_n_53 ),
        .\s_axi_rdata_r_reg[3] (\dbg_gen[0].debugger_i_n_25 ),
        .\s_axi_rdata_r_reg[4] (\dbg_gen[0].debugger_i_n_26 ),
        .\s_axi_rdata_r_reg[5] (\dbg_gen[0].debugger_i_n_27 ),
        .\s_axi_rdata_r_reg[6] (\dbg_gen[0].debugger_i_n_28 ),
        .\s_axi_rdata_r_reg[7] (\dbg_gen[0].debugger_i_n_29 ),
        .\s_axi_rdata_r_reg[8] (\dbg_gen[0].debugger_i_n_30 ),
        .\s_axi_rdata_r_reg[9] (\dbg_gen[0].debugger_i_n_31 ),
        .\simm_B1_reg_reg[31] (\simm_B1_reg_reg[31] ),
        .\stepn_target_reg[31] ({cyclecnt_r[28],cyclecnt_r[13:11],cyclecnt_r[7]}),
        .tta_accel_0_core_db_lockrq_wire(tta_accel_0_core_db_lockrq_wire),
        .tta_reset(tta_reset),
        .tta_reset_regval(tta_reset_regval));
  toplevel_tta_core_toplevel_0_0_almaif_axi_expander__parameterized0 imem_expander
       (.D(tta_axislave_1_n_37),
        .Q(Q[0]),
        .SR(\dout_reg[0] ),
        .\aaddr_r_reg[0] (\aaddr_r_reg[0] ),
        .\aaddr_r_reg[0]_0 (\aaddr_r_reg[0]_0 ),
        .\aaddr_r_reg[0]_1 (\aaddr_r_reg[0]_1 ),
        .\aaddr_r_reg[16] (\fifo_iter_r_reg[1]_1 ),
        .\aaddr_r_reg[16]_0 (\fifo_iter_r_reg[0] ),
        .b_live_read_r(b_live_read_r),
        .b_rdata_valid_r_reg(\fifo_data_r_reg[0][0] ),
        .b_rdata_valid_r_reg_0(b_rdata_valid_r_reg_1),
        .clk(clk),
        .\fifo_data_r_reg[0][0]_0 (\fifo_data_r_reg[0][0]_0 ),
        .\fifo_data_r_reg[0]_3 (\fifo_data_r_reg[0]_3 ),
        .\fifo_data_r_reg[1][0]_0 (\fifo_data_r_reg[1][0] ),
        .\fifo_data_r_reg[1][0]_1 (\fifo_data_r_reg[1][0]_0 ),
        .\fifo_data_r_reg[1][0]_2 (\fifo_data_r_reg[1][0]_1 ),
        .\fifo_data_r_reg[2][0]_0 (\fifo_data_r_reg[2][0] ),
        .\fifo_data_r_reg[2][0]_1 (\fifo_data_r_reg[2][0]_0 ),
        .\fifo_iter_r_reg[1]_0 (\fifo_iter_r_reg[1] ),
        .\fifo_iter_r_reg[1]_1 (\fifo_iter_r_reg[1]_0 ),
        .\fifo_iter_r_reg[1]_2 (\fifo_iter_r_reg[1]_2 ),
        .rready_r_reg(axi_rready));
  toplevel_tta_core_toplevel_0_0_tta_axislave tta_axislave_1
       (.D(tta_axislave_1_n_37),
        .E(E),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state_reg[2] ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state_reg[2]_0 ),
        .Q(Q),
        .RAM_ARR_reg(axi_avalid),
        .RAM_ARR_reg_0(RAM_ARR_reg),
        .RAM_ARR_reg_1(RAM_ARR_reg_0),
        .SR(\dout_reg[0] ),
        .\aaddr_r_reg[12]_0 (\aaddr_r_reg[12] ),
        .\aaddr_r_reg[12]_1 (\aaddr_r_reg[12]_0 ),
        .\aaddr_r_reg[2]_rep_0 (\dbg_gen[0].debugger_i_n_71 ),
        .\aaddr_r_reg[2]_rep_1 (\dbg_gen[0].debugger_i_n_72 ),
        .\aaddr_r_reg[7]_0 (\dbg_gen[0].debugger_i_n_54 ),
        .avalid_r_reg_0(avalid_r_reg),
        .awren_r(awren_r),
        .awren_r_reg_0(awren_r_reg),
        .awren_r_reg_1(awren_r_reg_0),
        .b_aready_r_reg(axi_rready),
        .b_aready_r_reg_0(b_aready_r_reg),
        .b_aready_r_reg_1(b_aready_r_reg_0),
        .b_enable(b_enable),
        .b_enable_0(b_enable_0),
        .b_live_read_r(b_live_read_r),
        .b_live_read_r_1(b_live_read_r_1),
        .b_live_read_r_reg(b_live_read_r_reg),
        .\b_rdata_r_reg[0] (\b_rdata_r_reg[0] ),
        .\b_rdata_r_reg[0]_0 (\b_rdata_r_reg[0]_0 ),
        .b_rdata_valid_r_reg(b_rdata_valid_r_reg),
        .b_rdata_valid_r_reg_0(b_rdata_valid_r_reg_0),
        .b_rdata_valid_r_reg_1(b_rdata_valid_r_reg_1),
        .b_rdata_valid_r_reg_2(b_rdata_valid_r_reg_2),
        .\bustraces_reg_reg[0] (\dbg_gen[0].debugger_i_n_22 ),
        .\bustraces_reg_reg[10] (\dbg_gen[0].debugger_i_n_32 ),
        .\bustraces_reg_reg[11] (\dbg_gen[0].debugger_i_n_33 ),
        .\bustraces_reg_reg[12] (\dbg_gen[0].debugger_i_n_34 ),
        .\bustraces_reg_reg[13] (\dbg_gen[0].debugger_i_n_35 ),
        .\bustraces_reg_reg[14] (\dbg_gen[0].debugger_i_n_36 ),
        .\bustraces_reg_reg[15] (\dbg_gen[0].debugger_i_n_37 ),
        .\bustraces_reg_reg[16] (\dbg_gen[0].debugger_i_n_38 ),
        .\bustraces_reg_reg[17] (\dbg_gen[0].debugger_i_n_39 ),
        .\bustraces_reg_reg[18] (\dbg_gen[0].debugger_i_n_40 ),
        .\bustraces_reg_reg[19] (\dbg_gen[0].debugger_i_n_41 ),
        .\bustraces_reg_reg[1] (\dbg_gen[0].debugger_i_n_23 ),
        .\bustraces_reg_reg[20] (\dbg_gen[0].debugger_i_n_42 ),
        .\bustraces_reg_reg[21] (\dbg_gen[0].debugger_i_n_43 ),
        .\bustraces_reg_reg[22] (\dbg_gen[0].debugger_i_n_44 ),
        .\bustraces_reg_reg[23] (\dbg_gen[0].debugger_i_n_45 ),
        .\bustraces_reg_reg[24] (\dbg_gen[0].debugger_i_n_46 ),
        .\bustraces_reg_reg[25] (\dbg_gen[0].debugger_i_n_47 ),
        .\bustraces_reg_reg[26] (\dbg_gen[0].debugger_i_n_48 ),
        .\bustraces_reg_reg[27] (\dbg_gen[0].debugger_i_n_49 ),
        .\bustraces_reg_reg[28] (\dbg_gen[0].debugger_i_n_50 ),
        .\bustraces_reg_reg[2] (\dbg_gen[0].debugger_i_n_24 ),
        .\bustraces_reg_reg[31] (\dbg_gen[0].debugger_i_n_53 ),
        .\bustraces_reg_reg[3] (\dbg_gen[0].debugger_i_n_25 ),
        .\bustraces_reg_reg[4] (\dbg_gen[0].debugger_i_n_26 ),
        .\bustraces_reg_reg[5] (\dbg_gen[0].debugger_i_n_27 ),
        .\bustraces_reg_reg[6] (\dbg_gen[0].debugger_i_n_28 ),
        .\bustraces_reg_reg[7] (\dbg_gen[0].debugger_i_n_29 ),
        .\bustraces_reg_reg[8] (\dbg_gen[0].debugger_i_n_30 ),
        .\bustraces_reg_reg[9] (\dbg_gen[0].debugger_i_n_31 ),
        .clk(clk),
        .ctrl_rvalid(ctrl_rvalid),
        .\dout_if_reg_reg[29] (\dbg_gen[0].debugger_i_n_51 ),
        .\dout_if_reg_reg[30] (\dbg_gen[0].debugger_i_n_52 ),
        .\dout_if_reg_reg[31] ({tta_axislave_1_n_51,tta_axislave_1_n_52,tta_axislave_1_n_53,tta_axislave_1_n_54,tta_axislave_1_n_55,tta_axislave_1_n_56,tta_axislave_1_n_57,tta_axislave_1_n_58,tta_axislave_1_n_59,tta_axislave_1_n_60,tta_axislave_1_n_61,tta_axislave_1_n_62,tta_axislave_1_n_63,tta_axislave_1_n_64,tta_axislave_1_n_65,tta_axislave_1_n_66,tta_axislave_1_n_67,tta_axislave_1_n_68,tta_axislave_1_n_69,tta_axislave_1_n_70,tta_axislave_1_n_71,tta_axislave_1_n_72,tta_axislave_1_n_73,tta_axislave_1_n_74,tta_axislave_1_n_75,tta_axislave_1_n_76,tta_axislave_1_n_77,tta_axislave_1_n_78,tta_axislave_1_n_79,tta_axislave_1_n_80,tta_axislave_1_n_81,tta_axislave_1_n_82}),
        .\dout_if_reg_reg[3] (tta_axislave_1_n_126),
        .\dout_if_reg_reg[7] (tta_axislave_1_n_34),
        .\dout_if_reg_reg[9] (tta_axislave_1_n_40),
        .\dout_reg[0] (tta_axislave_1_n_15),
        .\dout_reg[0]_0 (tta_axislave_1_n_16),
        .\dout_reg[0]_1 (tta_axislave_1_n_41),
        .\dout_reg[0]_2 (tta_axislave_1_n_135),
        .\dout_reg[0]_3 (\dbg_gen[0].debugger_i_n_4 ),
        .\dout_reg[0]_4 (\dbg_gen[0].debugger_i_n_131 ),
        .\dout_reg[10] (\dbg_gen[0].debugger_i_n_117 ),
        .\dout_reg[10]_0 (\dbg_gen[0].debugger_i_n_111 ),
        .\dout_reg[11] (tta_axislave_1_n_85),
        .\dout_reg[11]_0 ({bp4_1[25:24],bp4_1[22:21],bp4_1[11:10],bp4_1[8:7]}),
        .\dout_reg[11]_1 ({\dbregbank_1/dbcontrol[130]_2 [11],\dbregbank_1/dbcontrol[130]_2 [7]}),
        .\dout_reg[12] (\dbg_gen[0].debugger_i_n_70 ),
        .\dout_reg[13] (tta_axislave_1_n_42),
        .\dout_reg[13]_0 (tta_axislave_1_n_83),
        .\dout_reg[13]_1 (tta_axislave_1_n_84),
        .\dout_reg[13]_2 (tta_axislave_1_n_86),
        .\dout_reg[13]_3 ({\pc_update_generate_0.pc_reg_reg[13] [13],\pc_update_generate_0.pc_reg_reg[13] [11],\pc_update_generate_0.pc_reg_reg[13] [7],\pc_update_generate_0.pc_reg_reg[13] [3]}),
        .\dout_reg[13]_4 (\dbg_gen[0].debugger_i_n_89 ),
        .\dout_reg[13]_5 ({\dbregbank_1/dbstatus[1]_1 [13:11],\dbregbank_1/dbstatus[1]_1 [7],\dbregbank_1/dbstatus[1]_1 [3]}),
        .\dout_reg[14] (\dbg_gen[0].debugger_i_n_80 ),
        .\dout_reg[15] (\dbg_gen[0].debugger_i_n_79 ),
        .\dout_reg[16] (\dbg_gen[0].debugger_i_n_78 ),
        .\dout_reg[17] (\dbg_gen[0].debugger_i_n_81 ),
        .\dout_reg[18] (\dbg_gen[0].debugger_i_n_82 ),
        .\dout_reg[19] (\dbg_gen[0].debugger_i_n_77 ),
        .\dout_reg[20] (\dbg_gen[0].debugger_i_n_83 ),
        .\dout_reg[21] (\dbg_gen[0].debugger_i_n_84 ),
        .\dout_reg[22] (\dbg_gen[0].debugger_i_n_76 ),
        .\dout_reg[23] (\dbg_gen[0].debugger_i_n_85 ),
        .\dout_reg[24] (\dbg_gen[0].debugger_i_n_75 ),
        .\dout_reg[25] (\dbg_gen[0].debugger_i_n_69 ),
        .\dout_reg[26] (\dbg_gen[0].debugger_i_n_86 ),
        .\dout_reg[27] (\dbg_gen[0].debugger_i_n_74 ),
        .\dout_reg[28] ({cyclecnt_r[28],cyclecnt_r[13:11],cyclecnt_r[7]}),
        .\dout_reg[28]_0 ({\dbg_gen[0].debugger_i_n_153 ,\dbg_gen[0].debugger_i_n_154 ,\dbg_gen[0].debugger_i_n_155 ,\dbg_gen[0].debugger_i_n_156 ,\dbg_gen[0].debugger_i_n_157 ,\dbg_gen[0].debugger_i_n_158 ,\dbg_gen[0].debugger_i_n_159 ,\dbg_gen[0].debugger_i_n_160 ,\dbg_gen[0].debugger_i_n_161 ,\dbg_gen[0].debugger_i_n_162 }),
        .\dout_reg[28]_1 ({\dbg_gen[0].debugger_i_n_163 ,\dbg_gen[0].debugger_i_n_164 ,\dbg_gen[0].debugger_i_n_165 ,\dbg_gen[0].debugger_i_n_166 ,\dbg_gen[0].debugger_i_n_167 ,\dbg_gen[0].debugger_i_n_168 ,\dbg_gen[0].debugger_i_n_169 ,\dbg_gen[0].debugger_i_n_170 ,\dbg_gen[0].debugger_i_n_171 ,\dbg_gen[0].debugger_i_n_172 }),
        .\dout_reg[29] (\dbg_gen[0].debugger_i_n_87 ),
        .\dout_reg[2] (\dbg_gen[0].debugger_i_n_129 ),
        .\dout_reg[2]_0 (\dbg_gen[0].debugger_i_n_130 ),
        .\dout_reg[30] (\dbg_gen[0].debugger_i_n_73 ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[31]_0 ({\dbg_gen[0].debugger_i_n_132 ,\dbg_gen[0].debugger_i_n_133 ,\dbg_gen[0].debugger_i_n_134 ,\dbg_gen[0].debugger_i_n_135 ,\dbg_gen[0].debugger_i_n_136 ,\dbg_gen[0].debugger_i_n_137 ,\dbg_gen[0].debugger_i_n_138 ,\dbg_gen[0].debugger_i_n_139 ,\dbg_gen[0].debugger_i_n_140 ,\dbg_gen[0].debugger_i_n_141 ,\dbg_gen[0].debugger_i_n_142 ,\dbg_gen[0].debugger_i_n_143 ,\dbg_gen[0].debugger_i_n_144 ,\dbg_gen[0].debugger_i_n_145 ,\dbg_gen[0].debugger_i_n_146 ,\dbg_gen[0].debugger_i_n_147 ,\dbg_gen[0].debugger_i_n_148 ,\dbg_gen[0].debugger_i_n_149 ,\dbg_gen[0].debugger_i_n_150 ,\dbg_gen[0].debugger_i_n_151 ,\dbg_gen[0].debugger_i_n_152 }),
        .\dout_reg[31]_1 ({\dbg_gen[0].debugger_i_n_90 ,\dbg_gen[0].debugger_i_n_91 ,\dbg_gen[0].debugger_i_n_92 ,\dbg_gen[0].debugger_i_n_93 ,\dbg_gen[0].debugger_i_n_94 ,\dbg_gen[0].debugger_i_n_95 ,\dbg_gen[0].debugger_i_n_96 ,\dbg_gen[0].debugger_i_n_97 ,\dbg_gen[0].debugger_i_n_98 ,\dbg_gen[0].debugger_i_n_99 ,\dbg_gen[0].debugger_i_n_100 ,\dbg_gen[0].debugger_i_n_101 ,\dbg_gen[0].debugger_i_n_102 ,\dbg_gen[0].debugger_i_n_103 ,\dbg_gen[0].debugger_i_n_104 ,\dbg_gen[0].debugger_i_n_105 ,\dbg_gen[0].debugger_i_n_106 ,\dbg_gen[0].debugger_i_n_107 ,\dbg_gen[0].debugger_i_n_108 ,\dbg_gen[0].debugger_i_n_109 }),
        .\dout_reg[31]_2 (\dbg_gen[0].debugger_i_n_88 ),
        .\dout_reg[3] (\dbg_gen[0].debugger_i_n_13 ),
        .\dout_reg[4] (\dbg_gen[0].debugger_i_n_128 ),
        .\dout_reg[5] (\dbg_gen[0].debugger_i_n_127 ),
        .\dout_reg[5]_0 (\dbg_gen[0].debugger_i_n_126 ),
        .\dout_reg[6] (\dbg_gen[0].debugger_i_n_125 ),
        .\dout_reg[6]_0 (\dbg_gen[0].debugger_i_n_124 ),
        .\dout_reg[8] (\dbg_gen[0].debugger_i_n_123 ),
        .\dout_reg[8]_0 (\dbg_gen[0].debugger_i_n_122 ),
        .\dout_reg[9] (\dbg_gen[0].debugger_i_n_121 ),
        .\dout_reg[9]_0 (\dbg_gen[0].debugger_i_n_120 ),
        .\fifo_data_r_reg[0][0] (\fifo_data_r_reg[0][0] ),
        .\fifo_iter_r_reg[0] (tta_accel_0_data_b_awren_out_wire),
        .\fifo_iter_r_reg[0]_0 (\fifo_iter_r_reg[0] ),
        .\fifo_iter_r_reg[0]_1 (\fifo_iter_r_reg[1] [0]),
        .\fifo_iter_r_reg[0]_2 (\fifo_iter_r_reg[1]_0 ),
        .\fifo_iter_r_reg[1] (\fifo_iter_r_reg[1]_1 ),
        .onchip_mem_INSTR_b_aready_out_wire(onchip_mem_INSTR_b_aready_out_wire),
        .onchip_mem_INSTR_b_rvalid_out_wire(onchip_mem_INSTR_b_rvalid_out_wire),
        .onchip_mem_data_b_aready_out_wire(onchip_mem_data_b_aready_out_wire),
        .onchip_mem_data_b_rvalid_out_wire(onchip_mem_data_b_rvalid_out_wire),
        .out(out),
        .p_2_in(p_2_in),
        .\read_cnt_r_reg[0]_0 (\read_cnt_r_reg[0] ),
        .rstx(rstx),
        .rvalid_r_reg(tta_axislave_1_n_136),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_r_reg_0(s_axi_arready_r_reg),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_r(s_axi_bvalid_r),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .\s_axi_rid_r_reg[0]_0 (\s_axi_rid_r_reg[0] ),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_r_reg_0(s_axi_rvalid_r_reg),
        .s_axi_rvalid_r_reg_1(s_axi_rvalid_r_reg_0),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_r_reg_0(s_axi_wready_r_reg),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .\stall_data_r_reg[0]_0 (\stall_data_r_reg[0] ),
        .stall_data_valid_r_reg_0(stall_data_valid_r_reg),
        .tta_continue_reg(tta_axislave_1_n_87),
        .tta_forcebreak_reg(tta_axislave_1_n_121),
        .tta_reset_regval(tta_reset_regval));
endmodule

(* ORIG_REF_NAME = "tta_axislave" *) 
module toplevel_tta_core_toplevel_0_0_tta_axislave
   (out,
    s_axi_wready,
    b_aready_r_reg,
    s_axi_rlast,
    s_axi_awready,
    s_axi_wready_r_reg_0,
    RAM_ARR_reg,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    \fifo_iter_r_reg[0] ,
    avalid_r_reg_0,
    awren_r_reg_0,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    Q,
    \dout_if_reg_reg[7] ,
    \aaddr_r_reg[12]_0 ,
    E,
    D,
    \fifo_iter_r_reg[0]_0 ,
    \fifo_data_r_reg[0][0] ,
    \dout_if_reg_reg[9] ,
    \dout_reg[0]_1 ,
    \dout_reg[13] ,
    b_aready_r_reg_0,
    \read_cnt_r_reg[0]_0 ,
    \aaddr_r_reg[12]_1 ,
    awren_r_reg_1,
    \s_axi_rid_r_reg[0]_0 ,
    s_axi_rvalid_r_reg_0,
    stall_data_valid_r_reg_0,
    \stall_data_r_reg[0]_0 ,
    \dout_if_reg_reg[31] ,
    \dout_reg[13]_0 ,
    \dout_reg[13]_1 ,
    \dout_reg[11] ,
    \dout_reg[13]_2 ,
    tta_continue_reg,
    \dout_reg[31] ,
    RAM_ARR_reg_0,
    tta_forcebreak_reg,
    p_2_in,
    awren_r,
    s_axi_bvalid_r,
    \fifo_iter_r_reg[1] ,
    \dout_if_reg_reg[3] ,
    b_live_read_r_reg,
    \b_rdata_r_reg[0] ,
    b_aready_r_reg_1,
    b_enable,
    \b_rdata_r_reg[0]_0 ,
    b_enable_0,
    b_rdata_valid_r_reg,
    b_rdata_valid_r_reg_0,
    \dout_reg[0]_2 ,
    rvalid_r_reg,
    RAM_ARR_reg_1,
    s_axi_bid,
    s_axi_rid,
    s_axi_rdata,
    SR,
    clk,
    \FSM_sequential_state_reg[2]_0 ,
    s_axi_rvalid_r_reg_1,
    \FSM_sequential_state_reg[0]_0 ,
    s_axi_arready_r_reg_0,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    ctrl_rvalid,
    onchip_mem_INSTR_b_aready_out_wire,
    onchip_mem_data_b_aready_out_wire,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_awvalid,
    rstx,
    \fifo_iter_r_reg[0]_1 ,
    \fifo_iter_r_reg[0]_2 ,
    b_rdata_valid_r_reg_1,
    b_live_read_r,
    \dout_reg[17] ,
    \dout_reg[31]_0 ,
    \dout_reg[31]_1 ,
    \dout_reg[12] ,
    s_axi_rready,
    s_axi_awsize,
    s_axi_arsize,
    b_rdata_valid_r_reg_2,
    b_live_read_r_1,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_awlen,
    \bustraces_reg_reg[0] ,
    s_axi_wdata,
    \bustraces_reg_reg[1] ,
    \bustraces_reg_reg[2] ,
    \bustraces_reg_reg[3] ,
    \bustraces_reg_reg[4] ,
    \bustraces_reg_reg[5] ,
    \bustraces_reg_reg[6] ,
    \bustraces_reg_reg[7] ,
    \bustraces_reg_reg[8] ,
    \bustraces_reg_reg[9] ,
    \bustraces_reg_reg[10] ,
    \bustraces_reg_reg[11] ,
    \bustraces_reg_reg[12] ,
    \bustraces_reg_reg[13] ,
    \bustraces_reg_reg[14] ,
    \bustraces_reg_reg[15] ,
    \bustraces_reg_reg[16] ,
    \bustraces_reg_reg[17] ,
    \bustraces_reg_reg[18] ,
    \bustraces_reg_reg[19] ,
    \bustraces_reg_reg[20] ,
    \bustraces_reg_reg[21] ,
    \bustraces_reg_reg[22] ,
    \bustraces_reg_reg[23] ,
    \bustraces_reg_reg[24] ,
    \bustraces_reg_reg[25] ,
    \bustraces_reg_reg[26] ,
    \bustraces_reg_reg[27] ,
    \bustraces_reg_reg[28] ,
    \dout_if_reg_reg[29] ,
    \dout_if_reg_reg[30] ,
    \bustraces_reg_reg[31] ,
    onchip_mem_data_b_rvalid_out_wire,
    onchip_mem_INSTR_b_rvalid_out_wire,
    \dout_reg[28] ,
    \dout_reg[15] ,
    \dout_reg[16] ,
    \dout_reg[19] ,
    \dout_reg[22] ,
    \dout_reg[23] ,
    \dout_reg[24] ,
    \dout_reg[26] ,
    \dout_reg[27] ,
    \dout_reg[29] ,
    \dout_reg[30] ,
    \dout_reg[31]_2 ,
    \dout_reg[25] ,
    \dout_reg[9] ,
    \dout_reg[9]_0 ,
    \dout_reg[6] ,
    \dout_reg[6]_0 ,
    \dout_reg[5] ,
    \dout_reg[5]_0 ,
    \aaddr_r_reg[2]_rep_0 ,
    \dout_reg[4] ,
    \aaddr_r_reg[2]_rep_1 ,
    \dout_reg[2] ,
    \aaddr_r_reg[7]_0 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[28]_0 ,
    \dout_reg[28]_1 ,
    \dout_reg[8] ,
    \dout_reg[11]_0 ,
    \dout_reg[8]_0 ,
    \dout_reg[10] ,
    \dout_reg[10]_0 ,
    \dout_reg[14] ,
    \dout_reg[18] ,
    \dout_reg[20] ,
    \dout_reg[21] ,
    \dout_reg[13]_3 ,
    \dout_reg[13]_4 ,
    \dout_reg[13]_5 ,
    \dout_reg[11]_1 ,
    \dout_reg[3] ,
    s_axi_awburst,
    s_axi_arburst,
    s_axi_awid,
    s_axi_arid,
    \dout_reg[2]_0 ,
    s_axi_wstrb,
    tta_reset_regval);
  output [2:0]out;
  output s_axi_wready;
  output b_aready_r_reg;
  output s_axi_rlast;
  output s_axi_awready;
  output s_axi_wready_r_reg_0;
  output RAM_ARR_reg;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output \fifo_iter_r_reg[0] ;
  output avalid_r_reg_0;
  output awren_r_reg_0;
  output [0:0]\dout_reg[0] ;
  output \dout_reg[0]_0 ;
  output [16:0]Q;
  output \dout_if_reg_reg[7] ;
  output \aaddr_r_reg[12]_0 ;
  output [0:0]E;
  output [0:0]D;
  output \fifo_iter_r_reg[0]_0 ;
  output \fifo_data_r_reg[0][0] ;
  output \dout_if_reg_reg[9] ;
  output \dout_reg[0]_1 ;
  output \dout_reg[13] ;
  output b_aready_r_reg_0;
  output \read_cnt_r_reg[0]_0 ;
  output \aaddr_r_reg[12]_1 ;
  output awren_r_reg_1;
  output \s_axi_rid_r_reg[0]_0 ;
  output s_axi_rvalid_r_reg_0;
  output stall_data_valid_r_reg_0;
  output [0:0]\stall_data_r_reg[0]_0 ;
  output [31:0]\dout_if_reg_reg[31] ;
  output [0:0]\dout_reg[13]_0 ;
  output [0:0]\dout_reg[13]_1 ;
  output [0:0]\dout_reg[11] ;
  output [0:0]\dout_reg[13]_2 ;
  output tta_continue_reg;
  output [31:0]\dout_reg[31] ;
  output RAM_ARR_reg_0;
  output tta_forcebreak_reg;
  output p_2_in;
  output awren_r;
  output s_axi_bvalid_r;
  output \fifo_iter_r_reg[1] ;
  output \dout_if_reg_reg[3] ;
  output b_live_read_r_reg;
  output [0:0]\b_rdata_r_reg[0] ;
  output b_aready_r_reg_1;
  output b_enable;
  output [0:0]\b_rdata_r_reg[0]_0 ;
  output b_enable_0;
  output b_rdata_valid_r_reg;
  output b_rdata_valid_r_reg_0;
  output \dout_reg[0]_2 ;
  output rvalid_r_reg;
  output [3:0]RAM_ARR_reg_1;
  output [11:0]s_axi_bid;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  input [0:0]SR;
  input clk;
  input \FSM_sequential_state_reg[2]_0 ;
  input s_axi_rvalid_r_reg_1;
  input \FSM_sequential_state_reg[0]_0 ;
  input s_axi_arready_r_reg_0;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input ctrl_rvalid;
  input onchip_mem_INSTR_b_aready_out_wire;
  input onchip_mem_data_b_aready_out_wire;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input rstx;
  input [0:0]\fifo_iter_r_reg[0]_1 ;
  input \fifo_iter_r_reg[0]_2 ;
  input b_rdata_valid_r_reg_1;
  input b_live_read_r;
  input \dout_reg[17] ;
  input [20:0]\dout_reg[31]_0 ;
  input [19:0]\dout_reg[31]_1 ;
  input \dout_reg[12] ;
  input s_axi_rready;
  input [2:0]s_axi_awsize;
  input [2:0]s_axi_arsize;
  input b_rdata_valid_r_reg_2;
  input b_live_read_r_1;
  input [18:0]s_axi_awaddr;
  input [18:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [7:0]s_axi_awlen;
  input \bustraces_reg_reg[0] ;
  input [31:0]s_axi_wdata;
  input \bustraces_reg_reg[1] ;
  input \bustraces_reg_reg[2] ;
  input \bustraces_reg_reg[3] ;
  input \bustraces_reg_reg[4] ;
  input \bustraces_reg_reg[5] ;
  input \bustraces_reg_reg[6] ;
  input \bustraces_reg_reg[7] ;
  input \bustraces_reg_reg[8] ;
  input \bustraces_reg_reg[9] ;
  input \bustraces_reg_reg[10] ;
  input \bustraces_reg_reg[11] ;
  input \bustraces_reg_reg[12] ;
  input \bustraces_reg_reg[13] ;
  input \bustraces_reg_reg[14] ;
  input \bustraces_reg_reg[15] ;
  input \bustraces_reg_reg[16] ;
  input \bustraces_reg_reg[17] ;
  input \bustraces_reg_reg[18] ;
  input \bustraces_reg_reg[19] ;
  input \bustraces_reg_reg[20] ;
  input \bustraces_reg_reg[21] ;
  input \bustraces_reg_reg[22] ;
  input \bustraces_reg_reg[23] ;
  input \bustraces_reg_reg[24] ;
  input \bustraces_reg_reg[25] ;
  input \bustraces_reg_reg[26] ;
  input \bustraces_reg_reg[27] ;
  input \bustraces_reg_reg[28] ;
  input \dout_if_reg_reg[29] ;
  input \dout_if_reg_reg[30] ;
  input \bustraces_reg_reg[31] ;
  input onchip_mem_data_b_rvalid_out_wire;
  input onchip_mem_INSTR_b_rvalid_out_wire;
  input [4:0]\dout_reg[28] ;
  input \dout_reg[15] ;
  input \dout_reg[16] ;
  input \dout_reg[19] ;
  input \dout_reg[22] ;
  input \dout_reg[23] ;
  input \dout_reg[24] ;
  input \dout_reg[26] ;
  input \dout_reg[27] ;
  input \dout_reg[29] ;
  input \dout_reg[30] ;
  input \dout_reg[31]_2 ;
  input \dout_reg[25] ;
  input \dout_reg[9] ;
  input \dout_reg[9]_0 ;
  input \dout_reg[6] ;
  input \dout_reg[6]_0 ;
  input \dout_reg[5] ;
  input \dout_reg[5]_0 ;
  input \aaddr_r_reg[2]_rep_0 ;
  input \dout_reg[4] ;
  input \aaddr_r_reg[2]_rep_1 ;
  input \dout_reg[2] ;
  input \aaddr_r_reg[7]_0 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input [9:0]\dout_reg[28]_0 ;
  input [9:0]\dout_reg[28]_1 ;
  input \dout_reg[8] ;
  input [7:0]\dout_reg[11]_0 ;
  input \dout_reg[8]_0 ;
  input \dout_reg[10] ;
  input \dout_reg[10]_0 ;
  input \dout_reg[14] ;
  input \dout_reg[18] ;
  input \dout_reg[20] ;
  input \dout_reg[21] ;
  input [3:0]\dout_reg[13]_3 ;
  input \dout_reg[13]_4 ;
  input [4:0]\dout_reg[13]_5 ;
  input [1:0]\dout_reg[11]_1 ;
  input \dout_reg[3] ;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_arburst;
  input [11:0]s_axi_awid;
  input [11:0]s_axi_arid;
  input \dout_reg[2]_0 ;
  input [3:0]s_axi_wstrb;
  input tta_reset_regval;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_i_3_n_0 ;
  wire [16:0]Q;
  wire RAM_ARR_reg;
  wire RAM_ARR_reg_0;
  wire [3:0]RAM_ARR_reg_1;
  wire [0:0]SR;
  wire [16:0]aaddr_r1_in;
  wire \aaddr_r[0]_i_2__0_n_0 ;
  wire \aaddr_r[10]_i_2_n_0 ;
  wire \aaddr_r[11]_i_2_n_0 ;
  wire \aaddr_r[12]_i_2_n_0 ;
  wire \aaddr_r[13]_i_2_n_0 ;
  wire \aaddr_r[14]_i_2_n_0 ;
  wire \aaddr_r[15]_i_2_n_0 ;
  wire \aaddr_r[16]_i_1_n_0 ;
  wire \aaddr_r[16]_i_4_n_0 ;
  wire \aaddr_r[16]_i_5_n_0 ;
  wire \aaddr_r[16]_i_6_n_0 ;
  wire \aaddr_r[16]_i_7_n_0 ;
  wire \aaddr_r[1]_i_2_n_0 ;
  wire \aaddr_r[1]_rep_i_1_n_0 ;
  wire \aaddr_r[2]_i_2__0_n_0 ;
  wire \aaddr_r[2]_rep_i_1_n_0 ;
  wire \aaddr_r[3]_i_2__0_n_0 ;
  wire \aaddr_r[4]_i_2__0_n_0 ;
  wire \aaddr_r[5]_i_2__0_n_0 ;
  wire \aaddr_r[6]_i_2_n_0 ;
  wire \aaddr_r[7]_i_2__0_n_0 ;
  wire \aaddr_r[8]_i_2__0_n_0 ;
  wire \aaddr_r[9]_i_2__0_n_0 ;
  wire \aaddr_r_reg[12]_0 ;
  wire \aaddr_r_reg[12]_1 ;
  wire \aaddr_r_reg[2]_rep_0 ;
  wire \aaddr_r_reg[2]_rep_1 ;
  wire \aaddr_r_reg[7]_0 ;
  wire [31:0]adata_r;
  wire [3:0]astrb_r;
  wire \astrb_r[3]_i_1__0_n_0 ;
  wire \astrb_r[3]_i_3__0_n_0 ;
  wire avalid_r_i_3_n_0;
  wire avalid_r_i_4_n_0;
  wire avalid_r_i_5_n_0;
  wire avalid_r_i_6_n_0;
  wire avalid_r_reg_0;
  wire awren_r;
  wire awren_r_reg_0;
  wire awren_r_reg_1;
  wire [18:0]axi_addr_r;
  wire \axi_addr_r[0]_i_2_n_0 ;
  wire \axi_addr_r[10]_i_2_n_0 ;
  wire \axi_addr_r[11]_i_2_n_0 ;
  wire \axi_addr_r[12]_i_2_n_0 ;
  wire \axi_addr_r[13]_i_2_n_0 ;
  wire \axi_addr_r[14]_i_2_n_0 ;
  wire \axi_addr_r[15]_i_2_n_0 ;
  wire \axi_addr_r[16]_i_2_n_0 ;
  wire \axi_addr_r[17]_i_2_n_0 ;
  wire \axi_addr_r[18]_i_1_n_0 ;
  wire \axi_addr_r[18]_i_4_n_0 ;
  wire \axi_addr_r[1]_i_2_n_0 ;
  wire \axi_addr_r[2]_i_2_n_0 ;
  wire \axi_addr_r[3]_i_2_n_0 ;
  wire \axi_addr_r[3]_i_4_n_0 ;
  wire \axi_addr_r[3]_i_5_n_0 ;
  wire \axi_addr_r[3]_i_6_n_0 ;
  wire \axi_addr_r[3]_i_7_n_0 ;
  wire \axi_addr_r[4]_i_2_n_0 ;
  wire \axi_addr_r[5]_i_2_n_0 ;
  wire \axi_addr_r[6]_i_2_n_0 ;
  wire \axi_addr_r[7]_i_2_n_0 ;
  wire \axi_addr_r[7]_i_4_n_0 ;
  wire \axi_addr_r[7]_i_5_n_0 ;
  wire \axi_addr_r[7]_i_6_n_0 ;
  wire \axi_addr_r[7]_i_7_n_0 ;
  wire \axi_addr_r[8]_i_2_n_0 ;
  wire \axi_addr_r[9]_i_2_n_0 ;
  wire \axi_addr_r_reg[11]_i_3_n_0 ;
  wire \axi_addr_r_reg[11]_i_3_n_1 ;
  wire \axi_addr_r_reg[11]_i_3_n_2 ;
  wire \axi_addr_r_reg[11]_i_3_n_3 ;
  wire \axi_addr_r_reg[11]_i_3_n_4 ;
  wire \axi_addr_r_reg[11]_i_3_n_5 ;
  wire \axi_addr_r_reg[11]_i_3_n_6 ;
  wire \axi_addr_r_reg[11]_i_3_n_7 ;
  wire \axi_addr_r_reg[15]_i_3_n_0 ;
  wire \axi_addr_r_reg[15]_i_3_n_1 ;
  wire \axi_addr_r_reg[15]_i_3_n_2 ;
  wire \axi_addr_r_reg[15]_i_3_n_3 ;
  wire \axi_addr_r_reg[15]_i_3_n_4 ;
  wire \axi_addr_r_reg[15]_i_3_n_5 ;
  wire \axi_addr_r_reg[15]_i_3_n_6 ;
  wire \axi_addr_r_reg[15]_i_3_n_7 ;
  wire \axi_addr_r_reg[18]_i_5_n_2 ;
  wire \axi_addr_r_reg[18]_i_5_n_3 ;
  wire \axi_addr_r_reg[18]_i_5_n_5 ;
  wire \axi_addr_r_reg[18]_i_5_n_6 ;
  wire \axi_addr_r_reg[18]_i_5_n_7 ;
  wire \axi_addr_r_reg[3]_i_3_n_0 ;
  wire \axi_addr_r_reg[3]_i_3_n_1 ;
  wire \axi_addr_r_reg[3]_i_3_n_2 ;
  wire \axi_addr_r_reg[3]_i_3_n_3 ;
  wire \axi_addr_r_reg[3]_i_3_n_4 ;
  wire \axi_addr_r_reg[3]_i_3_n_5 ;
  wire \axi_addr_r_reg[3]_i_3_n_6 ;
  wire \axi_addr_r_reg[3]_i_3_n_7 ;
  wire \axi_addr_r_reg[7]_i_3_n_0 ;
  wire \axi_addr_r_reg[7]_i_3_n_1 ;
  wire \axi_addr_r_reg[7]_i_3_n_2 ;
  wire \axi_addr_r_reg[7]_i_3_n_3 ;
  wire \axi_addr_r_reg[7]_i_3_n_4 ;
  wire \axi_addr_r_reg[7]_i_3_n_5 ;
  wire \axi_addr_r_reg[7]_i_3_n_6 ;
  wire \axi_addr_r_reg[7]_i_3_n_7 ;
  wire \axi_addr_r_reg_n_0_[0] ;
  wire \axi_addr_r_reg_n_0_[1] ;
  wire b_aready_r_reg;
  wire b_aready_r_reg_0;
  wire b_aready_r_reg_1;
  wire b_enable;
  wire b_enable_0;
  wire b_live_read_r;
  wire b_live_read_r_1;
  wire b_live_read_r_reg;
  wire [0:0]\b_rdata_r_reg[0] ;
  wire [0:0]\b_rdata_r_reg[0]_0 ;
  wire b_rdata_valid_r_reg;
  wire b_rdata_valid_r_reg_0;
  wire b_rdata_valid_r_reg_1;
  wire b_rdata_valid_r_reg_2;
  wire [7:0]burst_cnt_r;
  wire \burst_cnt_r[1]_i_1_n_0 ;
  wire \burst_cnt_r[1]_i_2_n_0 ;
  wire \burst_cnt_r[2]_i_2_n_0 ;
  wire \burst_cnt_r[3]_i_2_n_0 ;
  wire \burst_cnt_r[4]_i_2_n_0 ;
  wire \burst_cnt_r[5]_i_2_n_0 ;
  wire \burst_cnt_r[6]_i_2_n_0 ;
  wire \burst_cnt_r[7]_i_1_n_0 ;
  wire \burst_cnt_r[7]_i_3_n_0 ;
  wire \burst_cnt_r[7]_i_4_n_0 ;
  wire \burst_cnt_r[7]_i_5_n_0 ;
  wire \burst_cnt_r[7]_i_6_n_0 ;
  wire \burst_cnt_r_reg_n_0_[0] ;
  wire \burst_cnt_r_reg_n_0_[1] ;
  wire \burst_cnt_r_reg_n_0_[2] ;
  wire \burst_cnt_r_reg_n_0_[3] ;
  wire \burst_cnt_r_reg_n_0_[4] ;
  wire \burst_cnt_r_reg_n_0_[5] ;
  wire \burst_cnt_r_reg_n_0_[6] ;
  wire \burst_cnt_r_reg_n_0_[7] ;
  wire \burst_size_r[5]_i_2_n_0 ;
  wire [1:0]burst_type;
  wire \burst_type_r[0]_i_1_n_0 ;
  wire \burst_type_r[1]_i_1_n_0 ;
  wire \bustraces_reg_reg[0] ;
  wire \bustraces_reg_reg[10] ;
  wire \bustraces_reg_reg[11] ;
  wire \bustraces_reg_reg[12] ;
  wire \bustraces_reg_reg[13] ;
  wire \bustraces_reg_reg[14] ;
  wire \bustraces_reg_reg[15] ;
  wire \bustraces_reg_reg[16] ;
  wire \bustraces_reg_reg[17] ;
  wire \bustraces_reg_reg[18] ;
  wire \bustraces_reg_reg[19] ;
  wire \bustraces_reg_reg[1] ;
  wire \bustraces_reg_reg[20] ;
  wire \bustraces_reg_reg[21] ;
  wire \bustraces_reg_reg[22] ;
  wire \bustraces_reg_reg[23] ;
  wire \bustraces_reg_reg[24] ;
  wire \bustraces_reg_reg[25] ;
  wire \bustraces_reg_reg[26] ;
  wire \bustraces_reg_reg[27] ;
  wire \bustraces_reg_reg[28] ;
  wire \bustraces_reg_reg[2] ;
  wire \bustraces_reg_reg[31] ;
  wire \bustraces_reg_reg[3] ;
  wire \bustraces_reg_reg[4] ;
  wire \bustraces_reg_reg[5] ;
  wire \bustraces_reg_reg[6] ;
  wire \bustraces_reg_reg[7] ;
  wire \bustraces_reg_reg[8] ;
  wire \bustraces_reg_reg[9] ;
  wire clk;
  wire ctrl_rvalid;
  wire \dout[0]_i_2_n_0 ;
  wire \dout[11]_i_2_n_0 ;
  wire \dout[13]_i_3_n_0 ;
  wire \dout_if_reg[0]_i_2_n_0 ;
  wire \dout_if_reg[0]_i_4_n_0 ;
  wire \dout_if_reg[10]_i_2_n_0 ;
  wire \dout_if_reg[10]_i_4_n_0 ;
  wire \dout_if_reg[10]_i_5_n_0 ;
  wire \dout_if_reg[11]_i_2_n_0 ;
  wire \dout_if_reg[11]_i_3_n_0 ;
  wire \dout_if_reg[11]_i_4_n_0 ;
  wire \dout_if_reg[11]_i_5_n_0 ;
  wire \dout_if_reg[11]_i_6_n_0 ;
  wire \dout_if_reg[12]_i_2_n_0 ;
  wire \dout_if_reg[12]_i_3_n_0 ;
  wire \dout_if_reg[12]_i_4_n_0 ;
  wire \dout_if_reg[12]_i_5_n_0 ;
  wire \dout_if_reg[13]_i_2_n_0 ;
  wire \dout_if_reg[13]_i_3_n_0 ;
  wire \dout_if_reg[13]_i_4_n_0 ;
  wire \dout_if_reg[14]_i_2_n_0 ;
  wire \dout_if_reg[17]_i_2_n_0 ;
  wire \dout_if_reg[17]_i_3_n_0 ;
  wire \dout_if_reg[18]_i_2_n_0 ;
  wire \dout_if_reg[20]_i_2_n_0 ;
  wire \dout_if_reg[21]_i_2_n_0 ;
  wire \dout_if_reg[28]_i_2_n_0 ;
  wire \dout_if_reg[28]_i_3_n_0 ;
  wire \dout_if_reg[28]_i_4_n_0 ;
  wire \dout_if_reg[28]_i_5_n_0 ;
  wire \dout_if_reg[2]_i_2_n_0 ;
  wire \dout_if_reg[2]_i_4_n_0 ;
  wire \dout_if_reg[3]_i_3_n_0 ;
  wire \dout_if_reg[3]_i_6_n_0 ;
  wire \dout_if_reg[7]_i_2_n_0 ;
  wire \dout_if_reg[7]_i_3_n_0 ;
  wire \dout_if_reg[7]_i_4_n_0 ;
  wire \dout_if_reg[7]_i_5_n_0 ;
  wire \dout_if_reg[7]_i_6_n_0 ;
  wire \dout_if_reg[8]_i_2_n_0 ;
  wire \dout_if_reg[8]_i_3_n_0 ;
  wire \dout_if_reg[8]_i_5_n_0 ;
  wire \dout_if_reg[8]_i_6_n_0 ;
  wire \dout_if_reg_reg[0]_i_3_n_0 ;
  wire \dout_if_reg_reg[10]_i_3_n_0 ;
  wire \dout_if_reg_reg[29] ;
  wire \dout_if_reg_reg[30] ;
  wire [31:0]\dout_if_reg_reg[31] ;
  wire \dout_if_reg_reg[3] ;
  wire \dout_if_reg_reg[7] ;
  wire \dout_if_reg_reg[8]_i_4_n_0 ;
  wire \dout_if_reg_reg[9] ;
  wire [0:0]\dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[10] ;
  wire \dout_reg[10]_0 ;
  wire [0:0]\dout_reg[11] ;
  wire [7:0]\dout_reg[11]_0 ;
  wire [1:0]\dout_reg[11]_1 ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire [0:0]\dout_reg[13]_0 ;
  wire [0:0]\dout_reg[13]_1 ;
  wire [0:0]\dout_reg[13]_2 ;
  wire [3:0]\dout_reg[13]_3 ;
  wire \dout_reg[13]_4 ;
  wire [4:0]\dout_reg[13]_5 ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire [4:0]\dout_reg[28] ;
  wire [9:0]\dout_reg[28]_0 ;
  wire [9:0]\dout_reg[28]_1 ;
  wire \dout_reg[29] ;
  wire \dout_reg[2] ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[30] ;
  wire [31:0]\dout_reg[31] ;
  wire [20:0]\dout_reg[31]_0 ;
  wire [19:0]\dout_reg[31]_1 ;
  wire \dout_reg[31]_2 ;
  wire \dout_reg[3] ;
  wire \dout_reg[4] ;
  wire \dout_reg[5] ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[6] ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[8] ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[9] ;
  wire \dout_reg[9]_0 ;
  wire \fifo_data_r_reg[0][0] ;
  wire \fifo_iter_r_reg[0] ;
  wire \fifo_iter_r_reg[0]_0 ;
  wire [0:0]\fifo_iter_r_reg[0]_1 ;
  wire \fifo_iter_r_reg[0]_2 ;
  wire \fifo_iter_r_reg[1] ;
  wire onchip_mem_INSTR_b_aready_out_wire;
  wire onchip_mem_INSTR_b_rvalid_out_wire;
  wire onchip_mem_data_b_aready_out_wire;
  wire onchip_mem_data_b_rvalid_out_wire;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [7:0]p_0_out;
  wire [16:0]p_1_in;
  wire p_2_in;
  wire [7:0]read_cnt_r;
  wire \read_cnt_r[3]_i_2_n_0 ;
  wire \read_cnt_r[4]_i_2_n_0 ;
  wire \read_cnt_r[5]_i_2_n_0 ;
  wire \read_cnt_r[7]_i_1_n_0 ;
  wire \read_cnt_r[7]_i_3_n_0 ;
  wire \read_cnt_r[7]_i_4_n_0 ;
  wire \read_cnt_r_reg[0]_0 ;
  wire \read_cnt_r_reg_n_0_[0] ;
  wire \read_cnt_r_reg_n_0_[1] ;
  wire \read_cnt_r_reg_n_0_[2] ;
  wire \read_cnt_r_reg_n_0_[3] ;
  wire \read_cnt_r_reg_n_0_[4] ;
  wire \read_cnt_r_reg_n_0_[5] ;
  wire \read_cnt_r_reg_n_0_[6] ;
  wire \read_cnt_r_reg_n_0_[7] ;
  wire rready_r;
  wire rready_r_i_3_n_0;
  wire rready_r_i_4_n_0;
  wire rready_r_i_5_n_0;
  wire rstx;
  wire rvalid_r_reg;
  wire [18:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arready_r;
  wire s_axi_arready_r_reg_0;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [18:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bvalid;
  wire s_axi_bvalid_r;
  wire [31:0]s_axi_rdata;
  wire [31:0]s_axi_rdata_r1_in;
  wire \s_axi_rdata_r[31]_i_1_n_0 ;
  wire \s_axi_rdata_r[31]_i_3_n_0 ;
  wire \s_axi_rdata_r[31]_i_4_n_0 ;
  wire \s_axi_rdata_r[31]_i_5_n_0 ;
  wire [11:0]s_axi_rid;
  wire s_axi_rid_r;
  wire \s_axi_rid_r_reg[0]_0 ;
  wire s_axi_rlast;
  wire s_axi_rlast_r;
  wire s_axi_rlast_r_i_2_n_0;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_r_i_3_n_0;
  wire s_axi_rvalid_r_reg_0;
  wire s_axi_rvalid_r_reg_1;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wready_r;
  wire s_axi_wready_r_i_2_n_0;
  wire s_axi_wready_r_i_3_n_0;
  wire s_axi_wready_r_i_4_n_0;
  wire s_axi_wready_r_reg_0;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [7:0]size;
  wire [16:0]stall_addr_r;
  wire [31:0]stall_data_r;
  wire \stall_data_r[31]_i_3_n_0 ;
  wire [0:0]\stall_data_r_reg[0]_0 ;
  wire \stall_data_r_reg_n_0_[0] ;
  wire \stall_data_r_reg_n_0_[10] ;
  wire \stall_data_r_reg_n_0_[11] ;
  wire \stall_data_r_reg_n_0_[12] ;
  wire \stall_data_r_reg_n_0_[13] ;
  wire \stall_data_r_reg_n_0_[14] ;
  wire \stall_data_r_reg_n_0_[15] ;
  wire \stall_data_r_reg_n_0_[16] ;
  wire \stall_data_r_reg_n_0_[17] ;
  wire \stall_data_r_reg_n_0_[18] ;
  wire \stall_data_r_reg_n_0_[19] ;
  wire \stall_data_r_reg_n_0_[1] ;
  wire \stall_data_r_reg_n_0_[20] ;
  wire \stall_data_r_reg_n_0_[21] ;
  wire \stall_data_r_reg_n_0_[22] ;
  wire \stall_data_r_reg_n_0_[23] ;
  wire \stall_data_r_reg_n_0_[24] ;
  wire \stall_data_r_reg_n_0_[25] ;
  wire \stall_data_r_reg_n_0_[26] ;
  wire \stall_data_r_reg_n_0_[27] ;
  wire \stall_data_r_reg_n_0_[28] ;
  wire \stall_data_r_reg_n_0_[29] ;
  wire \stall_data_r_reg_n_0_[2] ;
  wire \stall_data_r_reg_n_0_[30] ;
  wire \stall_data_r_reg_n_0_[31] ;
  wire \stall_data_r_reg_n_0_[3] ;
  wire \stall_data_r_reg_n_0_[4] ;
  wire \stall_data_r_reg_n_0_[5] ;
  wire \stall_data_r_reg_n_0_[6] ;
  wire \stall_data_r_reg_n_0_[7] ;
  wire \stall_data_r_reg_n_0_[8] ;
  wire \stall_data_r_reg_n_0_[9] ;
  wire stall_data_valid_r_i_3_n_0;
  wire stall_data_valid_r_reg_0;
  wire stall_strb_r;
  wire \stall_strb_r[3]_i_2_n_0 ;
  wire \stall_strb_r[3]_i_3_n_0 ;
  wire \stall_strb_r_reg_n_0_[0] ;
  wire \stall_strb_r_reg_n_0_[1] ;
  wire \stall_strb_r_reg_n_0_[2] ;
  wire \stall_strb_r_reg_n_0_[3] ;
  wire transaction_r;
  wire \transaction_r[0]_i_1_n_0 ;
  wire \transaction_r[10]_i_1_n_0 ;
  wire \transaction_r[11]_i_2_n_0 ;
  wire \transaction_r[1]_i_1_n_0 ;
  wire \transaction_r[2]_i_1_n_0 ;
  wire \transaction_r[3]_i_1_n_0 ;
  wire \transaction_r[4]_i_1_n_0 ;
  wire \transaction_r[5]_i_1_n_0 ;
  wire \transaction_r[6]_i_1_n_0 ;
  wire \transaction_r[7]_i_1_n_0 ;
  wire \transaction_r[8]_i_1_n_0 ;
  wire \transaction_r[9]_i_1_n_0 ;
  wire \transaction_r_reg_n_0_[0] ;
  wire \transaction_r_reg_n_0_[10] ;
  wire \transaction_r_reg_n_0_[11] ;
  wire \transaction_r_reg_n_0_[1] ;
  wire \transaction_r_reg_n_0_[2] ;
  wire \transaction_r_reg_n_0_[3] ;
  wire \transaction_r_reg_n_0_[4] ;
  wire \transaction_r_reg_n_0_[5] ;
  wire \transaction_r_reg_n_0_[6] ;
  wire \transaction_r_reg_n_0_[7] ;
  wire \transaction_r_reg_n_0_[8] ;
  wire \transaction_r_reg_n_0_[9] ;
  wire tta_continue_reg;
  wire tta_forcebreak_reg;
  wire tta_reset_regval;
  wire \wrap_mask_r[0]_i_1_n_0 ;
  wire \wrap_mask_r[0]_i_2_n_0 ;
  wire \wrap_mask_r[0]_i_3_n_0 ;
  wire \wrap_mask_r[10]_i_1_n_0 ;
  wire \wrap_mask_r[10]_i_2_n_0 ;
  wire \wrap_mask_r[10]_i_3_n_0 ;
  wire \wrap_mask_r[10]_i_4_n_0 ;
  wire \wrap_mask_r[10]_i_5_n_0 ;
  wire \wrap_mask_r[10]_i_6_n_0 ;
  wire \wrap_mask_r[11]_i_1_n_0 ;
  wire \wrap_mask_r[11]_i_2_n_0 ;
  wire \wrap_mask_r[11]_i_3_n_0 ;
  wire \wrap_mask_r[11]_i_4_n_0 ;
  wire \wrap_mask_r[11]_i_5_n_0 ;
  wire \wrap_mask_r[11]_i_6_n_0 ;
  wire \wrap_mask_r[12]_i_1_n_0 ;
  wire \wrap_mask_r[12]_i_2_n_0 ;
  wire \wrap_mask_r[12]_i_3_n_0 ;
  wire \wrap_mask_r[12]_i_4_n_0 ;
  wire \wrap_mask_r[12]_i_5_n_0 ;
  wire \wrap_mask_r[12]_i_6_n_0 ;
  wire \wrap_mask_r[12]_i_7_n_0 ;
  wire \wrap_mask_r[13]_i_1_n_0 ;
  wire \wrap_mask_r[13]_i_2_n_0 ;
  wire \wrap_mask_r[13]_i_3_n_0 ;
  wire \wrap_mask_r[13]_i_4_n_0 ;
  wire \wrap_mask_r[13]_i_5_n_0 ;
  wire \wrap_mask_r[13]_i_6_n_0 ;
  wire \wrap_mask_r[1]_i_1_n_0 ;
  wire \wrap_mask_r[1]_i_2_n_0 ;
  wire \wrap_mask_r[1]_i_3_n_0 ;
  wire \wrap_mask_r[1]_i_4_n_0 ;
  wire \wrap_mask_r[2]_i_1_n_0 ;
  wire \wrap_mask_r[2]_i_2_n_0 ;
  wire \wrap_mask_r[2]_i_3_n_0 ;
  wire \wrap_mask_r[2]_i_4_n_0 ;
  wire \wrap_mask_r[2]_i_5_n_0 ;
  wire \wrap_mask_r[3]_i_1_n_0 ;
  wire \wrap_mask_r[3]_i_2_n_0 ;
  wire \wrap_mask_r[3]_i_3_n_0 ;
  wire \wrap_mask_r[4]_i_1_n_0 ;
  wire \wrap_mask_r[4]_i_2_n_0 ;
  wire \wrap_mask_r[5]_i_1_n_0 ;
  wire \wrap_mask_r[5]_i_2_n_0 ;
  wire \wrap_mask_r[5]_i_3_n_0 ;
  wire \wrap_mask_r[6]_i_2_n_0 ;
  wire \wrap_mask_r[6]_i_3_n_0 ;
  wire \wrap_mask_r[7]_i_2_n_0 ;
  wire \wrap_mask_r[7]_i_3_n_0 ;
  wire \wrap_mask_r[8]_i_1_n_0 ;
  wire \wrap_mask_r[8]_i_2_n_0 ;
  wire \wrap_mask_r[8]_i_3_n_0 ;
  wire \wrap_mask_r[9]_i_1_n_0 ;
  wire \wrap_mask_r[9]_i_2_n_0 ;
  wire \wrap_mask_r[9]_i_3_n_0 ;
  wire \wrap_mask_r[9]_i_4_n_0 ;
  wire \wrap_mask_r_reg[6]_i_1_n_0 ;
  wire \wrap_mask_r_reg[7]_i_1_n_0 ;
  wire \wrap_mask_r_reg_n_0_[0] ;
  wire \wrap_mask_r_reg_n_0_[10] ;
  wire \wrap_mask_r_reg_n_0_[11] ;
  wire \wrap_mask_r_reg_n_0_[12] ;
  wire \wrap_mask_r_reg_n_0_[13] ;
  wire \wrap_mask_r_reg_n_0_[1] ;
  wire \wrap_mask_r_reg_n_0_[2] ;
  wire \wrap_mask_r_reg_n_0_[3] ;
  wire \wrap_mask_r_reg_n_0_[4] ;
  wire \wrap_mask_r_reg_n_0_[5] ;
  wire \wrap_mask_r_reg_n_0_[6] ;
  wire \wrap_mask_r_reg_n_0_[7] ;
  wire \wrap_mask_r_reg_n_0_[8] ;
  wire \wrap_mask_r_reg_n_0_[9] ;
  wire [3:2]\NLW_axi_addr_r_reg[18]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_axi_addr_r_reg[18]_i_5_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h01FF0100)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\FSM_sequential_state[2]_i_2_n_0 ),
        .I4(out[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011FFFF10110000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(\FSM_sequential_state[2]_i_2_n_0 ),
        .I5(out[1]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\FSM_sequential_state[2]_i_2_n_0 ),
        .I4(out[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(s_axi_wready_r_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_rvalid),
        .I3(out[2]),
        .I4(\FSM_sequential_state_reg[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FFFFFF00)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(s_axi_wready_r_i_2_n_0),
        .I1(s_axi_wvalid),
        .I2(s_axi_wready),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .I5(out[0]),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(s_axi_wready_r_i_2_n_0),
        .I1(\s_axi_rdata_r[31]_i_5_n_0 ),
        .I2(out[0]),
        .I3(RAM_ARR_reg),
        .I4(s_axi_bvalid),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "s_ready:000,s_finish_write:010,s_finish_read:100,s_read_data:011,s_write_data:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s_ready:000,s_finish_write:010,s_finish_read:100,s_read_data:011,s_write_data:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(out[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "s_ready:000,s_finish_write:010,s_finish_read:100,s_read_data:011,s_write_data:001" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(out[2]),
        .R(SR));
  MUXF7 \FSM_sequential_state_reg[2]_i_3 
       (.I0(\FSM_sequential_state[2]_i_4_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_state_reg[2]_i_3_n_0 ),
        .S(out[1]));
  LUT4 #(
    .INIT(16'h4000)) 
    RAM_ARR_reg_0_0_i_2
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(RAM_ARR_reg),
        .I3(onchip_mem_INSTR_b_aready_out_wire),
        .O(b_enable));
  LUT4 #(
    .INIT(16'h4000)) 
    RAM_ARR_reg_i_2
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(RAM_ARR_reg),
        .I3(onchip_mem_data_b_aready_out_wire),
        .O(b_enable_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[0]_i_1__0 
       (.I0(\axi_addr_r[2]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[2]),
        .I4(out[2]),
        .I5(\aaddr_r[0]_i_2__0_n_0 ),
        .O(aaddr_r1_in[0]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[0]_i_2__0 
       (.I0(p_1_in[0]),
        .I1(stall_addr_r[0]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[10]_i_1 
       (.I0(\axi_addr_r[12]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[12]),
        .I4(out[2]),
        .I5(\aaddr_r[10]_i_2_n_0 ),
        .O(aaddr_r1_in[10]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[10]_i_2 
       (.I0(p_1_in[10]),
        .I1(stall_addr_r[10]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[11]_i_1 
       (.I0(\axi_addr_r[13]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[13]),
        .I4(out[2]),
        .I5(\aaddr_r[11]_i_2_n_0 ),
        .O(aaddr_r1_in[11]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[11]_i_2 
       (.I0(p_1_in[11]),
        .I1(stall_addr_r[11]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \aaddr_r[12]_i_1 
       (.I0(\aaddr_r_reg[12]_1 ),
        .I1(out[0]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(stall_addr_r[12]),
        .I4(p_1_in[12]),
        .I5(\aaddr_r[12]_i_2_n_0 ),
        .O(aaddr_r1_in[12]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \aaddr_r[12]_i_2 
       (.I0(\aaddr_r[16]_i_6_n_0 ),
        .I1(s_axi_araddr[14]),
        .I2(p_1_in[12]),
        .I3(\aaddr_r[16]_i_7_n_0 ),
        .I4(\axi_addr_r_reg[15]_i_3_n_5 ),
        .I5(rready_r_i_5_n_0),
        .O(\aaddr_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F11111F1111)) 
    \aaddr_r[13]_i_1 
       (.I0(\aaddr_r[13]_i_2_n_0 ),
        .I1(out[2]),
        .I2(s_axi_wready_r_i_3_n_0),
        .I3(\aaddr_r_reg[12]_0 ),
        .I4(stall_addr_r[13]),
        .I5(p_1_in[13]),
        .O(aaddr_r1_in[13]));
  LUT6 #(
    .INIT(64'h47FF470047FF47FF)) 
    \aaddr_r[13]_i_2 
       (.I0(p_1_in[13]),
        .I1(\aaddr_r[16]_i_7_n_0 ),
        .I2(\axi_addr_r_reg[15]_i_3_n_4 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(s_axi_araddr[15]),
        .O(\aaddr_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \aaddr_r[14]_i_1 
       (.I0(\aaddr_r_reg[12]_1 ),
        .I1(out[0]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(stall_addr_r[14]),
        .I4(p_1_in[14]),
        .I5(\aaddr_r[14]_i_2_n_0 ),
        .O(aaddr_r1_in[14]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \aaddr_r[14]_i_2 
       (.I0(\aaddr_r[16]_i_6_n_0 ),
        .I1(s_axi_araddr[16]),
        .I2(p_1_in[14]),
        .I3(\aaddr_r[16]_i_7_n_0 ),
        .I4(\axi_addr_r_reg[18]_i_5_n_7 ),
        .I5(rready_r_i_5_n_0),
        .O(\aaddr_r[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F11111F1111)) 
    \aaddr_r[15]_i_1 
       (.I0(\aaddr_r[15]_i_2_n_0 ),
        .I1(out[2]),
        .I2(s_axi_wready_r_i_3_n_0),
        .I3(\aaddr_r_reg[12]_0 ),
        .I4(stall_addr_r[15]),
        .I5(p_1_in[15]),
        .O(aaddr_r1_in[15]));
  LUT6 #(
    .INIT(64'h47FF470047FF47FF)) 
    \aaddr_r[15]_i_2 
       (.I0(p_1_in[15]),
        .I1(\aaddr_r[16]_i_7_n_0 ),
        .I2(\axi_addr_r_reg[18]_i_5_n_6 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(s_axi_araddr[17]),
        .O(\aaddr_r[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAEAEA)) 
    \aaddr_r[16]_i_1 
       (.I0(\read_cnt_r[7]_i_3_n_0 ),
        .I1(\aaddr_r_reg[12]_1 ),
        .I2(out[0]),
        .I3(\aaddr_r_reg[12]_0 ),
        .I4(\aaddr_r[16]_i_4_n_0 ),
        .I5(s_axi_arready_r),
        .O(\aaddr_r[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \aaddr_r[16]_i_2 
       (.I0(\aaddr_r_reg[12]_1 ),
        .I1(out[0]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(stall_addr_r[16]),
        .I4(p_1_in[16]),
        .I5(\aaddr_r[16]_i_5_n_0 ),
        .O(aaddr_r1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h37000000)) 
    \aaddr_r[16]_i_3 
       (.I0(\stall_strb_r[3]_i_3_n_0 ),
        .I1(RAM_ARR_reg),
        .I2(s_axi_wready_r_reg_0),
        .I3(s_axi_wvalid),
        .I4(s_axi_wready),
        .O(\aaddr_r_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \aaddr_r[16]_i_4 
       (.I0(\stall_strb_r[3]_i_3_n_0 ),
        .I1(RAM_ARR_reg),
        .I2(s_axi_wready_r_reg_0),
        .O(\aaddr_r[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \aaddr_r[16]_i_5 
       (.I0(\aaddr_r[16]_i_6_n_0 ),
        .I1(s_axi_araddr[18]),
        .I2(p_1_in[16]),
        .I3(\aaddr_r[16]_i_7_n_0 ),
        .I4(\axi_addr_r_reg[18]_i_5_n_5 ),
        .I5(rready_r_i_5_n_0),
        .O(\aaddr_r[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \aaddr_r[16]_i_6 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(\aaddr_r[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \aaddr_r[16]_i_7 
       (.I0(burst_type[1]),
        .I1(burst_type[0]),
        .O(\aaddr_r[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAABBBAABA)) 
    \aaddr_r[1]_i_1 
       (.I0(\aaddr_r[1]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\axi_addr_r[3]_i_2_n_0 ),
        .I4(s_axi_araddr[3]),
        .I5(out[0]),
        .O(aaddr_r1_in[1]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[1]_i_2 
       (.I0(p_1_in[1]),
        .I1(stall_addr_r[1]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAABBBAABA)) 
    \aaddr_r[1]_rep_i_1 
       (.I0(\aaddr_r[1]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\axi_addr_r[3]_i_2_n_0 ),
        .I4(s_axi_araddr[3]),
        .I5(out[0]),
        .O(\aaddr_r[1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAABBBAABA)) 
    \aaddr_r[2]_i_1 
       (.I0(\aaddr_r[2]_i_2__0_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\axi_addr_r[4]_i_2_n_0 ),
        .I4(s_axi_araddr[4]),
        .I5(out[0]),
        .O(aaddr_r1_in[2]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[2]_i_2__0 
       (.I0(p_1_in[2]),
        .I1(stall_addr_r[2]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAABBBAABA)) 
    \aaddr_r[2]_rep_i_1 
       (.I0(\aaddr_r[2]_i_2__0_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\axi_addr_r[4]_i_2_n_0 ),
        .I4(s_axi_araddr[4]),
        .I5(out[0]),
        .O(\aaddr_r[2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[3]_i_1__0 
       (.I0(\axi_addr_r[5]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[5]),
        .I4(out[2]),
        .I5(\aaddr_r[3]_i_2__0_n_0 ),
        .O(aaddr_r1_in[3]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[3]_i_2__0 
       (.I0(p_1_in[3]),
        .I1(stall_addr_r[3]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[4]_i_1__0 
       (.I0(\axi_addr_r[6]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[6]),
        .I4(out[2]),
        .I5(\aaddr_r[4]_i_2__0_n_0 ),
        .O(aaddr_r1_in[4]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[4]_i_2__0 
       (.I0(p_1_in[4]),
        .I1(stall_addr_r[4]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[5]_i_1__0 
       (.I0(\axi_addr_r[7]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[7]),
        .I4(out[2]),
        .I5(\aaddr_r[5]_i_2__0_n_0 ),
        .O(aaddr_r1_in[5]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[5]_i_2__0 
       (.I0(p_1_in[5]),
        .I1(stall_addr_r[5]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[6]_i_1 
       (.I0(\axi_addr_r[8]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[8]),
        .I4(out[2]),
        .I5(\aaddr_r[6]_i_2_n_0 ),
        .O(aaddr_r1_in[6]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[6]_i_2 
       (.I0(p_1_in[6]),
        .I1(stall_addr_r[6]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \aaddr_r[7]_i_1 
       (.I0(\axi_addr_r[9]_i_2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_araddr[9]),
        .I4(out[2]),
        .I5(\aaddr_r[7]_i_2__0_n_0 ),
        .O(aaddr_r1_in[7]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[7]_i_2__0 
       (.I0(p_1_in[7]),
        .I1(stall_addr_r[7]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAABBBAABA)) 
    \aaddr_r[8]_i_1 
       (.I0(\aaddr_r[8]_i_2__0_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\axi_addr_r[10]_i_2_n_0 ),
        .I4(s_axi_araddr[10]),
        .I5(out[0]),
        .O(aaddr_r1_in[8]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[8]_i_2__0 
       (.I0(p_1_in[8]),
        .I1(stall_addr_r[8]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAABBBAABA)) 
    \aaddr_r[9]_i_1 
       (.I0(\aaddr_r[9]_i_2__0_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\axi_addr_r[11]_i_2_n_0 ),
        .I4(s_axi_araddr[11]),
        .I5(out[0]),
        .O(aaddr_r1_in[9]));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \aaddr_r[9]_i_2__0 
       (.I0(p_1_in[9]),
        .I1(stall_addr_r[9]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\aaddr_r[9]_i_2__0_n_0 ));
  FDRE \aaddr_r_reg[0] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \aaddr_r_reg[10] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \aaddr_r_reg[11] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \aaddr_r_reg[12] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \aaddr_r_reg[13] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \aaddr_r_reg[14] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \aaddr_r_reg[15] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \aaddr_r_reg[16] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[16]),
        .Q(Q[16]),
        .R(SR));
  (* ORIG_CELL_NAME = "aaddr_r_reg[1]" *) 
  FDRE \aaddr_r_reg[1] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[1]),
        .Q(Q[1]),
        .R(SR));
  (* ORIG_CELL_NAME = "aaddr_r_reg[1]" *) 
  FDRE \aaddr_r_reg[1]_rep 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(\aaddr_r[1]_rep_i_1_n_0 ),
        .Q(RAM_ARR_reg_0),
        .R(SR));
  (* ORIG_CELL_NAME = "aaddr_r_reg[2]" *) 
  FDRE \aaddr_r_reg[2] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[2]),
        .Q(Q[2]),
        .R(SR));
  (* ORIG_CELL_NAME = "aaddr_r_reg[2]" *) 
  FDRE \aaddr_r_reg[2]_rep 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(\aaddr_r[2]_rep_i_1_n_0 ),
        .Q(\dout_reg[0]_1 ),
        .R(SR));
  FDRE \aaddr_r_reg[3] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \aaddr_r_reg[4] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \aaddr_r_reg[5] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \aaddr_r_reg[6] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \aaddr_r_reg[7] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \aaddr_r_reg[8] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \aaddr_r_reg[9] 
       (.C(clk),
        .CE(\aaddr_r[16]_i_1_n_0 ),
        .D(aaddr_r1_in[9]),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[0]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[0] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[0]),
        .O(adata_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[10]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[10] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[10]),
        .O(adata_r[10]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[11]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[11] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[11]),
        .O(adata_r[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[12]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[12] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[12]),
        .O(adata_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[13]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[13] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[13]),
        .O(adata_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[14]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[14] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[14]),
        .O(adata_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[15]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[15] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[15]),
        .O(adata_r[15]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[16]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[16] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[16]),
        .O(adata_r[16]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[17]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[17] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[17]),
        .O(adata_r[17]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[18]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[18] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[18]),
        .O(adata_r[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[19]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[19] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[19]),
        .O(adata_r[19]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[1]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[1] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[1]),
        .O(adata_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[20]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[20] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[20]),
        .O(adata_r[20]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[21]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[21] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[21]),
        .O(adata_r[21]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[22]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[22] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[22]),
        .O(adata_r[22]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[23]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[23] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[23]),
        .O(adata_r[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[24]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[24] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[24]),
        .O(adata_r[24]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[25]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[25] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[25]),
        .O(adata_r[25]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[26]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[26] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[26]),
        .O(adata_r[26]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[27]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[27] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[27]),
        .O(adata_r[27]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[28]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[28] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[28]),
        .O(adata_r[28]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[29]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[29] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[29]),
        .O(adata_r[29]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[2]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[2] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[2]),
        .O(adata_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[30]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[30] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[30]),
        .O(adata_r[30]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[31]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[31] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[31]),
        .O(adata_r[31]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[3]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[3] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[3]),
        .O(adata_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[4]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[4] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[4]),
        .O(adata_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[5]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[5] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[5]),
        .O(adata_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[6]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[6] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[6]),
        .O(adata_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[7]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[7] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[7]),
        .O(adata_r[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[8]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[8] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[8]),
        .O(adata_r[8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \adata_r[9]_i_1__0 
       (.I0(\stall_data_r_reg_n_0_[9] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wdata[9]),
        .O(adata_r[9]));
  FDRE \adata_r_reg[0] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[0]),
        .Q(\dout_reg[31] [0]),
        .R(SR));
  FDRE \adata_r_reg[10] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[10]),
        .Q(\dout_reg[31] [10]),
        .R(SR));
  FDRE \adata_r_reg[11] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[11]),
        .Q(\dout_reg[31] [11]),
        .R(SR));
  FDRE \adata_r_reg[12] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[12]),
        .Q(\dout_reg[31] [12]),
        .R(SR));
  FDRE \adata_r_reg[13] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[13]),
        .Q(\dout_reg[31] [13]),
        .R(SR));
  FDRE \adata_r_reg[14] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[14]),
        .Q(\dout_reg[31] [14]),
        .R(SR));
  FDRE \adata_r_reg[15] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[15]),
        .Q(\dout_reg[31] [15]),
        .R(SR));
  FDRE \adata_r_reg[16] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[16]),
        .Q(\dout_reg[31] [16]),
        .R(SR));
  FDRE \adata_r_reg[17] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[17]),
        .Q(\dout_reg[31] [17]),
        .R(SR));
  FDRE \adata_r_reg[18] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[18]),
        .Q(\dout_reg[31] [18]),
        .R(SR));
  FDRE \adata_r_reg[19] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[19]),
        .Q(\dout_reg[31] [19]),
        .R(SR));
  FDRE \adata_r_reg[1] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[1]),
        .Q(\dout_reg[31] [1]),
        .R(SR));
  FDRE \adata_r_reg[20] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[20]),
        .Q(\dout_reg[31] [20]),
        .R(SR));
  FDRE \adata_r_reg[21] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[21]),
        .Q(\dout_reg[31] [21]),
        .R(SR));
  FDRE \adata_r_reg[22] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[22]),
        .Q(\dout_reg[31] [22]),
        .R(SR));
  FDRE \adata_r_reg[23] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[23]),
        .Q(\dout_reg[31] [23]),
        .R(SR));
  FDRE \adata_r_reg[24] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[24]),
        .Q(\dout_reg[31] [24]),
        .R(SR));
  FDRE \adata_r_reg[25] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[25]),
        .Q(\dout_reg[31] [25]),
        .R(SR));
  FDRE \adata_r_reg[26] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[26]),
        .Q(\dout_reg[31] [26]),
        .R(SR));
  FDRE \adata_r_reg[27] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[27]),
        .Q(\dout_reg[31] [27]),
        .R(SR));
  FDRE \adata_r_reg[28] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[28]),
        .Q(\dout_reg[31] [28]),
        .R(SR));
  FDRE \adata_r_reg[29] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[29]),
        .Q(\dout_reg[31] [29]),
        .R(SR));
  FDRE \adata_r_reg[2] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[2]),
        .Q(\dout_reg[31] [2]),
        .R(SR));
  FDRE \adata_r_reg[30] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[30]),
        .Q(\dout_reg[31] [30]),
        .R(SR));
  FDRE \adata_r_reg[31] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[31]),
        .Q(\dout_reg[31] [31]),
        .R(SR));
  FDRE \adata_r_reg[3] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[3]),
        .Q(\dout_reg[31] [3]),
        .R(SR));
  FDRE \adata_r_reg[4] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[4]),
        .Q(\dout_reg[31] [4]),
        .R(SR));
  FDRE \adata_r_reg[5] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[5]),
        .Q(\dout_reg[31] [5]),
        .R(SR));
  FDRE \adata_r_reg[6] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[6]),
        .Q(\dout_reg[31] [6]),
        .R(SR));
  FDRE \adata_r_reg[7] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[7]),
        .Q(\dout_reg[31] [7]),
        .R(SR));
  FDRE \adata_r_reg[8] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[8]),
        .Q(\dout_reg[31] [8]),
        .R(SR));
  FDRE \adata_r_reg[9] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(adata_r[9]),
        .Q(\dout_reg[31] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \addr_delay[7]_i_1 
       (.I0(RAM_ARR_reg),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(ctrl_rvalid),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \astrb_r[0]_i_1__0 
       (.I0(\stall_strb_r_reg_n_0_[0] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wstrb[0]),
        .O(astrb_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \astrb_r[1]_i_1__0 
       (.I0(\stall_strb_r_reg_n_0_[1] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wstrb[1]),
        .O(astrb_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \astrb_r[2]_i_1__0 
       (.I0(\stall_strb_r_reg_n_0_[2] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wstrb[2]),
        .O(astrb_r[2]));
  LUT5 #(
    .INIT(32'h00030B00)) 
    \astrb_r[3]_i_1__0 
       (.I0(\aaddr_r_reg[12]_0 ),
        .I1(\aaddr_r[16]_i_4_n_0 ),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[1]),
        .O(\astrb_r[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \astrb_r[3]_i_2__0 
       (.I0(\stall_strb_r_reg_n_0_[3] ),
        .I1(\astrb_r[3]_i_3__0_n_0 ),
        .I2(s_axi_wstrb[3]),
        .O(astrb_r[3]));
  LUT6 #(
    .INIT(64'h0000000037000000)) 
    \astrb_r[3]_i_3__0 
       (.I0(\stall_strb_r[3]_i_3_n_0 ),
        .I1(RAM_ARR_reg),
        .I2(s_axi_wready_r_reg_0),
        .I3(s_axi_wready),
        .I4(s_axi_wvalid),
        .I5(out[1]),
        .O(\astrb_r[3]_i_3__0_n_0 ));
  FDRE \astrb_r_reg[0] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(astrb_r[0]),
        .Q(RAM_ARR_reg_1[0]),
        .R(SR));
  FDRE \astrb_r_reg[1] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(astrb_r[1]),
        .Q(RAM_ARR_reg_1[1]),
        .R(SR));
  FDRE \astrb_r_reg[2] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(astrb_r[2]),
        .Q(RAM_ARR_reg_1[2]),
        .R(SR));
  FDRE \astrb_r_reg[3] 
       (.C(clk),
        .CE(\astrb_r[3]_i_1__0_n_0 ),
        .D(astrb_r[3]),
        .Q(RAM_ARR_reg_1[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000440555555555)) 
    avalid_r_i_2
       (.I0(out[2]),
        .I1(avalid_r_i_3_n_0),
        .I2(s_axi_wready_r_reg_0),
        .I3(out[0]),
        .I4(awren_r_reg_0),
        .I5(avalid_r_i_4_n_0),
        .O(avalid_r_reg_0));
  LUT3 #(
    .INIT(8'h01)) 
    avalid_r_i_3
       (.I0(\read_cnt_r[7]_i_4_n_0 ),
        .I1(\read_cnt_r_reg_n_0_[6] ),
        .I2(\read_cnt_r_reg_n_0_[7] ),
        .O(avalid_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h8FCC8FCC8FCC88CC)) 
    avalid_r_i_4
       (.I0(out[1]),
        .I1(avalid_r_i_5_n_0),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(s_axi_wready_r_reg_0),
        .I5(avalid_r_i_6_n_0),
        .O(avalid_r_i_4_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    avalid_r_i_5
       (.I0(out[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .O(avalid_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h020E323EFFFFFFFF)) 
    avalid_r_i_6
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(onchip_mem_INSTR_b_aready_out_wire),
        .I4(onchip_mem_data_b_aready_out_wire),
        .I5(RAM_ARR_reg),
        .O(avalid_r_i_6_n_0));
  FDRE avalid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_0 ),
        .Q(RAM_ARR_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'h33223000)) 
    awren_r_i_2
       (.I0(out[1]),
        .I1(out[2]),
        .I2(\aaddr_r_reg[12]_0 ),
        .I3(out[0]),
        .I4(s_axi_wready_r_reg_0),
        .O(awren_r));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAEA)) 
    awren_r_i_3
       (.I0(s_axi_arready_r),
        .I1(s_axi_wready_r_reg_0),
        .I2(RAM_ARR_reg),
        .I3(\stall_strb_r[3]_i_3_n_0 ),
        .I4(\aaddr_r_reg[12]_0 ),
        .I5(s_axi_wready_r_i_3_n_0),
        .O(awren_r_reg_1));
  LUT3 #(
    .INIT(8'hDF)) 
    awren_r_i_4
       (.I0(RAM_ARR_reg),
        .I1(\stall_strb_r[3]_i_3_n_0 ),
        .I2(out[1]),
        .O(awren_r_reg_0));
  FDRE awren_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_1 ),
        .Q(\fifo_iter_r_reg[0] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF11011000)) 
    \axi_addr_r[0]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(s_axi_awvalid),
        .I3(s_axi_awaddr[0]),
        .I4(s_axi_araddr[0]),
        .I5(\axi_addr_r[0]_i_2_n_0 ),
        .O(axi_addr_r[0]));
  LUT6 #(
    .INIT(64'hBEBA828A00000000)) 
    \axi_addr_r[0]_i_2 
       (.I0(\axi_addr_r_reg_n_0_[0] ),
        .I1(burst_type[1]),
        .I2(burst_type[0]),
        .I3(\wrap_mask_r_reg_n_0_[0] ),
        .I4(\axi_addr_r_reg[3]_i_3_n_7 ),
        .I5(\burst_cnt_r[7]_i_3_n_0 ),
        .O(\axi_addr_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[10]_i_1 
       (.I0(\axi_addr_r[10]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[10]),
        .I5(s_axi_araddr[10]),
        .O(axi_addr_r[10]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[10]_i_2 
       (.I0(p_1_in[8]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[10] ),
        .I4(\axi_addr_r_reg[11]_i_3_n_5 ),
        .O(\axi_addr_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \axi_addr_r[11]_i_1 
       (.I0(\axi_addr_r[11]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[11]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[11]),
        .O(axi_addr_r[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[11]_i_2 
       (.I0(p_1_in[9]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[11] ),
        .I4(\axi_addr_r_reg[11]_i_3_n_4 ),
        .O(\axi_addr_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \axi_addr_r[12]_i_1 
       (.I0(\axi_addr_r[12]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[12]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[12]),
        .O(axi_addr_r[12]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[12]_i_2 
       (.I0(p_1_in[10]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[12] ),
        .I4(\axi_addr_r_reg[15]_i_3_n_7 ),
        .O(\axi_addr_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[13]_i_1 
       (.I0(\axi_addr_r[13]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[13]),
        .I5(s_axi_araddr[13]),
        .O(axi_addr_r[13]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[13]_i_2 
       (.I0(p_1_in[11]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[13] ),
        .I4(\axi_addr_r_reg[15]_i_3_n_6 ),
        .O(\axi_addr_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \axi_addr_r[14]_i_1 
       (.I0(\axi_addr_r[14]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[14]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[14]),
        .O(axi_addr_r[14]));
  LUT4 #(
    .INIT(16'h4575)) 
    \axi_addr_r[14]_i_2 
       (.I0(p_1_in[12]),
        .I1(burst_type[1]),
        .I2(burst_type[0]),
        .I3(\axi_addr_r_reg[15]_i_3_n_5 ),
        .O(\axi_addr_r[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[15]_i_1 
       (.I0(\axi_addr_r[15]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[15]),
        .I5(s_axi_araddr[15]),
        .O(axi_addr_r[15]));
  LUT4 #(
    .INIT(16'h4575)) 
    \axi_addr_r[15]_i_2 
       (.I0(p_1_in[13]),
        .I1(burst_type[1]),
        .I2(burst_type[0]),
        .I3(\axi_addr_r_reg[15]_i_3_n_4 ),
        .O(\axi_addr_r[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \axi_addr_r[16]_i_1 
       (.I0(\axi_addr_r[16]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[16]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[16]),
        .O(axi_addr_r[16]));
  LUT4 #(
    .INIT(16'h4575)) 
    \axi_addr_r[16]_i_2 
       (.I0(p_1_in[14]),
        .I1(burst_type[1]),
        .I2(burst_type[0]),
        .I3(\axi_addr_r_reg[18]_i_5_n_7 ),
        .O(\axi_addr_r[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[17]_i_1 
       (.I0(\axi_addr_r[17]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[17]),
        .I5(s_axi_araddr[17]),
        .O(axi_addr_r[17]));
  LUT4 #(
    .INIT(16'h4575)) 
    \axi_addr_r[17]_i_2 
       (.I0(p_1_in[15]),
        .I1(burst_type[1]),
        .I2(burst_type[0]),
        .I3(\axi_addr_r_reg[18]_i_5_n_6 ),
        .O(\axi_addr_r[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \axi_addr_r[18]_i_1 
       (.I0(\read_cnt_r[7]_i_3_n_0 ),
        .I1(s_axi_wready_r_i_2_n_0),
        .I2(\aaddr_r_reg[12]_1 ),
        .I3(\burst_cnt_r[7]_i_4_n_0 ),
        .I4(out[0]),
        .I5(transaction_r),
        .O(\axi_addr_r[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[18]_i_2 
       (.I0(\axi_addr_r[18]_i_4_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[18]),
        .I5(s_axi_araddr[18]),
        .O(axi_addr_r[18]));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_addr_r[18]_i_3 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\aaddr_r_reg[12]_1 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \axi_addr_r[18]_i_4 
       (.I0(p_1_in[16]),
        .I1(burst_type[1]),
        .I2(burst_type[0]),
        .I3(\axi_addr_r_reg[18]_i_5_n_5 ),
        .O(\axi_addr_r[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \axi_addr_r[1]_i_1 
       (.I0(\axi_addr_r[1]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[1]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[1]),
        .O(axi_addr_r[1]));
  LUT6 #(
    .INIT(64'hBEBA828A00000000)) 
    \axi_addr_r[1]_i_2 
       (.I0(\axi_addr_r_reg_n_0_[1] ),
        .I1(burst_type[1]),
        .I2(burst_type[0]),
        .I3(\wrap_mask_r_reg_n_0_[1] ),
        .I4(\axi_addr_r_reg[3]_i_3_n_6 ),
        .I5(\burst_cnt_r[7]_i_3_n_0 ),
        .O(\axi_addr_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \axi_addr_r[2]_i_1 
       (.I0(\axi_addr_r[2]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[2]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[2]),
        .O(axi_addr_r[2]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[2]_i_2 
       (.I0(p_1_in[0]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[2] ),
        .I4(\axi_addr_r_reg[3]_i_3_n_5 ),
        .O(\axi_addr_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[3]_i_1 
       (.I0(\axi_addr_r[3]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[3]),
        .I5(s_axi_araddr[3]),
        .O(axi_addr_r[3]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[3]_i_2 
       (.I0(p_1_in[1]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[3] ),
        .I4(\axi_addr_r_reg[3]_i_3_n_4 ),
        .O(\axi_addr_r[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[3]_i_4 
       (.I0(p_1_in[1]),
        .I1(size[3]),
        .O(\axi_addr_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[3]_i_5 
       (.I0(p_1_in[0]),
        .I1(size[2]),
        .O(\axi_addr_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[3]_i_6 
       (.I0(\axi_addr_r_reg_n_0_[1] ),
        .I1(size[1]),
        .O(\axi_addr_r[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[3]_i_7 
       (.I0(\axi_addr_r_reg_n_0_[0] ),
        .I1(size[0]),
        .O(\axi_addr_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[4]_i_1 
       (.I0(\axi_addr_r[4]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[4]),
        .I5(s_axi_araddr[4]),
        .O(axi_addr_r[4]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[4]_i_2 
       (.I0(p_1_in[2]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[4] ),
        .I4(\axi_addr_r_reg[7]_i_3_n_7 ),
        .O(\axi_addr_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[5]_i_1 
       (.I0(\axi_addr_r[5]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[5]),
        .I5(s_axi_araddr[5]),
        .O(axi_addr_r[5]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[5]_i_2 
       (.I0(p_1_in[3]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[5] ),
        .I4(\axi_addr_r_reg[7]_i_3_n_6 ),
        .O(\axi_addr_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[6]_i_1 
       (.I0(\axi_addr_r[6]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[6]),
        .I5(s_axi_araddr[6]),
        .O(axi_addr_r[6]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[6]_i_2 
       (.I0(p_1_in[4]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[6] ),
        .I4(\axi_addr_r_reg[7]_i_3_n_5 ),
        .O(\axi_addr_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \axi_addr_r[7]_i_1 
       (.I0(\axi_addr_r[7]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[7]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[7]),
        .O(axi_addr_r[7]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[7]_i_2 
       (.I0(p_1_in[5]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[7] ),
        .I4(\axi_addr_r_reg[7]_i_3_n_4 ),
        .O(\axi_addr_r[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[7]_i_4 
       (.I0(p_1_in[5]),
        .I1(size[7]),
        .O(\axi_addr_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[7]_i_5 
       (.I0(p_1_in[4]),
        .I1(size[6]),
        .O(\axi_addr_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[7]_i_6 
       (.I0(p_1_in[3]),
        .I1(size[5]),
        .O(\axi_addr_r[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_addr_r[7]_i_7 
       (.I0(p_1_in[2]),
        .I1(size[4]),
        .O(\axi_addr_r[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \axi_addr_r[8]_i_1 
       (.I0(\axi_addr_r[8]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_araddr[8]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awaddr[8]),
        .O(axi_addr_r[8]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[8]_i_2 
       (.I0(p_1_in[6]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[8] ),
        .I4(\axi_addr_r_reg[11]_i_3_n_7 ),
        .O(\axi_addr_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1313101313101010)) 
    \axi_addr_r[9]_i_1 
       (.I0(\axi_addr_r[9]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awaddr[9]),
        .I5(s_axi_araddr[9]),
        .O(axi_addr_r[9]));
  LUT5 #(
    .INIT(32'h41517D5D)) 
    \axi_addr_r[9]_i_2 
       (.I0(p_1_in[7]),
        .I1(burst_type[0]),
        .I2(burst_type[1]),
        .I3(\wrap_mask_r_reg_n_0_[9] ),
        .I4(\axi_addr_r_reg[11]_i_3_n_6 ),
        .O(\axi_addr_r[9]_i_2_n_0 ));
  FDRE \axi_addr_r_reg[0] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[0]),
        .Q(\axi_addr_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \axi_addr_r_reg[10] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[10]),
        .Q(p_1_in[8]),
        .R(SR));
  FDRE \axi_addr_r_reg[11] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[11]),
        .Q(p_1_in[9]),
        .R(SR));
  CARRY4 \axi_addr_r_reg[11]_i_3 
       (.CI(\axi_addr_r_reg[7]_i_3_n_0 ),
        .CO({\axi_addr_r_reg[11]_i_3_n_0 ,\axi_addr_r_reg[11]_i_3_n_1 ,\axi_addr_r_reg[11]_i_3_n_2 ,\axi_addr_r_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_addr_r_reg[11]_i_3_n_4 ,\axi_addr_r_reg[11]_i_3_n_5 ,\axi_addr_r_reg[11]_i_3_n_6 ,\axi_addr_r_reg[11]_i_3_n_7 }),
        .S(p_1_in[9:6]));
  FDRE \axi_addr_r_reg[12] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[12]),
        .Q(p_1_in[10]),
        .R(SR));
  FDRE \axi_addr_r_reg[13] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[13]),
        .Q(p_1_in[11]),
        .R(SR));
  FDRE \axi_addr_r_reg[14] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[14]),
        .Q(p_1_in[12]),
        .R(SR));
  FDRE \axi_addr_r_reg[15] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[15]),
        .Q(p_1_in[13]),
        .R(SR));
  CARRY4 \axi_addr_r_reg[15]_i_3 
       (.CI(\axi_addr_r_reg[11]_i_3_n_0 ),
        .CO({\axi_addr_r_reg[15]_i_3_n_0 ,\axi_addr_r_reg[15]_i_3_n_1 ,\axi_addr_r_reg[15]_i_3_n_2 ,\axi_addr_r_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_addr_r_reg[15]_i_3_n_4 ,\axi_addr_r_reg[15]_i_3_n_5 ,\axi_addr_r_reg[15]_i_3_n_6 ,\axi_addr_r_reg[15]_i_3_n_7 }),
        .S(p_1_in[13:10]));
  FDRE \axi_addr_r_reg[16] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[16]),
        .Q(p_1_in[14]),
        .R(SR));
  FDRE \axi_addr_r_reg[17] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[17]),
        .Q(p_1_in[15]),
        .R(SR));
  FDRE \axi_addr_r_reg[18] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[18]),
        .Q(p_1_in[16]),
        .R(SR));
  CARRY4 \axi_addr_r_reg[18]_i_5 
       (.CI(\axi_addr_r_reg[15]_i_3_n_0 ),
        .CO({\NLW_axi_addr_r_reg[18]_i_5_CO_UNCONNECTED [3:2],\axi_addr_r_reg[18]_i_5_n_2 ,\axi_addr_r_reg[18]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_axi_addr_r_reg[18]_i_5_O_UNCONNECTED [3],\axi_addr_r_reg[18]_i_5_n_5 ,\axi_addr_r_reg[18]_i_5_n_6 ,\axi_addr_r_reg[18]_i_5_n_7 }),
        .S({1'b0,p_1_in[16:14]}));
  FDRE \axi_addr_r_reg[1] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[1]),
        .Q(\axi_addr_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \axi_addr_r_reg[2] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[2]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \axi_addr_r_reg[3] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[3]),
        .Q(p_1_in[1]),
        .R(SR));
  CARRY4 \axi_addr_r_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\axi_addr_r_reg[3]_i_3_n_0 ,\axi_addr_r_reg[3]_i_3_n_1 ,\axi_addr_r_reg[3]_i_3_n_2 ,\axi_addr_r_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[1:0],\axi_addr_r_reg_n_0_[1] ,\axi_addr_r_reg_n_0_[0] }),
        .O({\axi_addr_r_reg[3]_i_3_n_4 ,\axi_addr_r_reg[3]_i_3_n_5 ,\axi_addr_r_reg[3]_i_3_n_6 ,\axi_addr_r_reg[3]_i_3_n_7 }),
        .S({\axi_addr_r[3]_i_4_n_0 ,\axi_addr_r[3]_i_5_n_0 ,\axi_addr_r[3]_i_6_n_0 ,\axi_addr_r[3]_i_7_n_0 }));
  FDRE \axi_addr_r_reg[4] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[4]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \axi_addr_r_reg[5] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[5]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \axi_addr_r_reg[6] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[6]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE \axi_addr_r_reg[7] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[7]),
        .Q(p_1_in[5]),
        .R(SR));
  CARRY4 \axi_addr_r_reg[7]_i_3 
       (.CI(\axi_addr_r_reg[3]_i_3_n_0 ),
        .CO({\axi_addr_r_reg[7]_i_3_n_0 ,\axi_addr_r_reg[7]_i_3_n_1 ,\axi_addr_r_reg[7]_i_3_n_2 ,\axi_addr_r_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[5:2]),
        .O({\axi_addr_r_reg[7]_i_3_n_4 ,\axi_addr_r_reg[7]_i_3_n_5 ,\axi_addr_r_reg[7]_i_3_n_6 ,\axi_addr_r_reg[7]_i_3_n_7 }),
        .S({\axi_addr_r[7]_i_4_n_0 ,\axi_addr_r[7]_i_5_n_0 ,\axi_addr_r[7]_i_6_n_0 ,\axi_addr_r[7]_i_7_n_0 }));
  FDRE \axi_addr_r_reg[8] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[8]),
        .Q(p_1_in[6]),
        .R(SR));
  FDRE \axi_addr_r_reg[9] 
       (.C(clk),
        .CE(\axi_addr_r[18]_i_1_n_0 ),
        .D(axi_addr_r[9]),
        .Q(p_1_in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h11F11111)) 
    b_aready_r_i_1
       (.I0(b_rdata_valid_r_reg_1),
        .I1(b_live_read_r),
        .I2(b_aready_r_reg),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(b_aready_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h404040FF)) 
    b_aready_r_i_1__0
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(b_aready_r_reg),
        .I3(b_rdata_valid_r_reg_2),
        .I4(b_live_read_r_1),
        .O(b_aready_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hB)) 
    b_live_read_r0_i_1
       (.I0(Q[16]),
        .I1(Q[15]),
        .O(\fifo_iter_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hB)) 
    b_live_read_r0_i_1__0
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(b_live_read_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h0080AA2A)) 
    \b_rdata_r[31]_i_1 
       (.I0(b_live_read_r_1),
        .I1(b_aready_r_reg),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(b_rdata_valid_r_reg_2),
        .O(\b_rdata_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h22822222)) 
    \b_rdata_r[41]_i_1 
       (.I0(b_live_read_r),
        .I1(b_rdata_valid_r_reg_1),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(b_aready_r_reg),
        .O(\b_rdata_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hEE8EEEEE)) 
    b_rdata_valid_r_i_1
       (.I0(b_live_read_r),
        .I1(b_rdata_valid_r_reg_1),
        .I2(Q[15]),
        .I3(Q[16]),
        .I4(b_aready_r_reg),
        .O(b_rdata_valid_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hEEEE8EEE)) 
    b_rdata_valid_r_i_1__0
       (.I0(b_live_read_r_1),
        .I1(b_rdata_valid_r_reg_2),
        .I2(b_aready_r_reg),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(b_rdata_valid_r_reg_0));
  LUT6 #(
    .INIT(64'h1313131010101310)) 
    \burst_cnt_r[0]_i_1 
       (.I0(\burst_cnt_r_reg_n_0_[0] ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awlen[0]),
        .O(burst_cnt_r[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \burst_cnt_r[1]_i_1 
       (.I0(out[2]),
        .I1(\burst_cnt_r[1]_i_2_n_0 ),
        .O(\burst_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h60606F6F606F606F)) 
    \burst_cnt_r[1]_i_2 
       (.I0(\burst_cnt_r_reg_n_0_[0] ),
        .I1(\burst_cnt_r_reg_n_0_[1] ),
        .I2(out[0]),
        .I3(s_axi_arlen[1]),
        .I4(s_axi_awlen[1]),
        .I5(s_axi_awvalid),
        .O(\burst_cnt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A900)) 
    \burst_cnt_r[2]_i_1 
       (.I0(\burst_cnt_r_reg_n_0_[2] ),
        .I1(\burst_cnt_r_reg_n_0_[1] ),
        .I2(\burst_cnt_r_reg_n_0_[0] ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(\burst_cnt_r[2]_i_2_n_0 ),
        .O(burst_cnt_r[2]));
  LUT5 #(
    .INIT(32'h000000CA)) 
    \burst_cnt_r[2]_i_2 
       (.I0(s_axi_arlen[2]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awvalid),
        .I3(out[0]),
        .I4(out[2]),
        .O(\burst_cnt_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \burst_cnt_r[3]_i_1 
       (.I0(\burst_cnt_r[3]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[0]),
        .I3(s_axi_arlen[3]),
        .I4(s_axi_awvalid),
        .I5(s_axi_awlen[3]),
        .O(burst_cnt_r[3]));
  LUT6 #(
    .INIT(64'h4444444000000004)) 
    \burst_cnt_r[3]_i_2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\burst_cnt_r_reg_n_0_[2] ),
        .I3(\burst_cnt_r_reg_n_0_[1] ),
        .I4(\burst_cnt_r_reg_n_0_[0] ),
        .I5(\burst_cnt_r_reg_n_0_[3] ),
        .O(\burst_cnt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \burst_cnt_r[4]_i_1 
       (.I0(s_axi_arlen[4]),
        .I1(s_axi_awvalid),
        .I2(s_axi_awlen[4]),
        .I3(out[0]),
        .I4(\burst_cnt_r[4]_i_2_n_0 ),
        .I5(out[2]),
        .O(burst_cnt_r[4]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \burst_cnt_r[4]_i_2 
       (.I0(\burst_cnt_r_reg_n_0_[4] ),
        .I1(\burst_cnt_r_reg_n_0_[2] ),
        .I2(\burst_cnt_r_reg_n_0_[1] ),
        .I3(\burst_cnt_r_reg_n_0_[0] ),
        .I4(\burst_cnt_r_reg_n_0_[3] ),
        .O(\burst_cnt_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \burst_cnt_r[5]_i_1 
       (.I0(s_axi_arlen[5]),
        .I1(s_axi_awvalid),
        .I2(s_axi_awlen[5]),
        .I3(out[0]),
        .I4(\burst_cnt_r[5]_i_2_n_0 ),
        .I5(out[2]),
        .O(burst_cnt_r[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \burst_cnt_r[5]_i_2 
       (.I0(\burst_cnt_r_reg_n_0_[4] ),
        .I1(\burst_cnt_r_reg_n_0_[2] ),
        .I2(\burst_cnt_r_reg_n_0_[1] ),
        .I3(\burst_cnt_r_reg_n_0_[0] ),
        .I4(\burst_cnt_r_reg_n_0_[3] ),
        .I5(\burst_cnt_r_reg_n_0_[5] ),
        .O(\burst_cnt_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \burst_cnt_r[6]_i_1 
       (.I0(\burst_cnt_r[6]_i_2_n_0 ),
        .I1(out[0]),
        .I2(\burst_cnt_r[7]_i_6_n_0 ),
        .I3(\burst_cnt_r_reg_n_0_[6] ),
        .I4(out[2]),
        .O(burst_cnt_r[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_cnt_r[6]_i_2 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arlen[6]),
        .O(\burst_cnt_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAEAEAEAAA)) 
    \burst_cnt_r[7]_i_1 
       (.I0(transaction_r),
        .I1(\burst_cnt_r[7]_i_3_n_0 ),
        .I2(s_axi_wready_r_i_2_n_0),
        .I3(\burst_cnt_r[7]_i_4_n_0 ),
        .I4(out[1]),
        .I5(\s_axi_rdata_r[31]_i_5_n_0 ),
        .O(\burst_cnt_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EE2E22E2)) 
    \burst_cnt_r[7]_i_2 
       (.I0(\burst_cnt_r[7]_i_5_n_0 ),
        .I1(out[0]),
        .I2(\burst_cnt_r[7]_i_6_n_0 ),
        .I3(\burst_cnt_r_reg_n_0_[6] ),
        .I4(\burst_cnt_r_reg_n_0_[7] ),
        .I5(out[2]),
        .O(burst_cnt_r[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \burst_cnt_r[7]_i_3 
       (.I0(out[0]),
        .I1(out[2]),
        .O(\burst_cnt_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \burst_cnt_r[7]_i_4 
       (.I0(s_axi_wready),
        .I1(s_axi_wvalid),
        .O(\burst_cnt_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_cnt_r[7]_i_5 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arlen[7]),
        .O(\burst_cnt_r[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \burst_cnt_r[7]_i_6 
       (.I0(\burst_cnt_r_reg_n_0_[5] ),
        .I1(\burst_cnt_r_reg_n_0_[3] ),
        .I2(\burst_cnt_r_reg_n_0_[0] ),
        .I3(\burst_cnt_r_reg_n_0_[1] ),
        .I4(\burst_cnt_r_reg_n_0_[2] ),
        .I5(\burst_cnt_r_reg_n_0_[4] ),
        .O(\burst_cnt_r[7]_i_6_n_0 ));
  FDRE \burst_cnt_r_reg[0] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(burst_cnt_r[0]),
        .Q(\burst_cnt_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \burst_cnt_r_reg[1] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(\burst_cnt_r[1]_i_1_n_0 ),
        .Q(\burst_cnt_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \burst_cnt_r_reg[2] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(burst_cnt_r[2]),
        .Q(\burst_cnt_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \burst_cnt_r_reg[3] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(burst_cnt_r[3]),
        .Q(\burst_cnt_r_reg_n_0_[3] ),
        .R(SR));
  FDRE \burst_cnt_r_reg[4] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(burst_cnt_r[4]),
        .Q(\burst_cnt_r_reg_n_0_[4] ),
        .R(SR));
  FDRE \burst_cnt_r_reg[5] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(burst_cnt_r[5]),
        .Q(\burst_cnt_r_reg_n_0_[5] ),
        .R(SR));
  FDRE \burst_cnt_r_reg[6] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(burst_cnt_r[6]),
        .Q(\burst_cnt_r_reg_n_0_[6] ),
        .R(SR));
  FDRE \burst_cnt_r_reg[7] 
       (.C(clk),
        .CE(\burst_cnt_r[7]_i_1_n_0 ),
        .D(burst_cnt_r[7]),
        .Q(\burst_cnt_r_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FF0001010101)) 
    \burst_size_r[0]_i_1 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arsize[2]),
        .I3(\wrap_mask_r[11]_i_5_n_0 ),
        .I4(s_axi_awsize[2]),
        .I5(s_axi_awvalid),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \burst_size_r[1]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awvalid),
        .I3(s_axi_awsize[1]),
        .I4(\wrap_mask_r[1]_i_3_n_0 ),
        .I5(s_axi_arsize[0]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \burst_size_r[2]_i_1 
       (.I0(\wrap_mask_r[2]_i_4_n_0 ),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .I3(\wrap_mask_r[2]_i_2_n_0 ),
        .I4(s_axi_awsize[1]),
        .I5(s_axi_awsize[0]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'h202020202F202020)) 
    \burst_size_r[3]_i_1 
       (.I0(\wrap_mask_r[10]_i_4_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awvalid),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arsize[1]),
        .I5(s_axi_arsize[2]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hFF02000200020002)) 
    \burst_size_r[4]_i_1 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_awsize[2]),
        .I5(\wrap_mask_r[11]_i_5_n_0 ),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'h404040404F404040)) 
    \burst_size_r[5]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(\burst_size_r[5]_i_2_n_0 ),
        .I2(s_axi_awvalid),
        .I3(s_axi_arsize[2]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arsize[1]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \burst_size_r[5]_i_2 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[0]),
        .O(\burst_size_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \burst_size_r[6]_i_1 
       (.I0(\wrap_mask_r[11]_i_3_n_0 ),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .I3(\wrap_mask_r[13]_i_3_n_0 ),
        .I4(s_axi_awsize[1]),
        .I5(s_axi_awsize[0]),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    \burst_size_r[7]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(\wrap_mask_r[10]_i_4_n_0 ),
        .I2(s_axi_awvalid),
        .I3(s_axi_arsize[1]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arsize[2]),
        .O(p_0_out[7]));
  FDRE \burst_size_r_reg[0] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[0]),
        .Q(size[0]),
        .R(1'b0));
  FDRE \burst_size_r_reg[1] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[1]),
        .Q(size[1]),
        .R(1'b0));
  FDRE \burst_size_r_reg[2] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[2]),
        .Q(size[2]),
        .R(1'b0));
  FDRE \burst_size_r_reg[3] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[3]),
        .Q(size[3]),
        .R(1'b0));
  FDRE \burst_size_r_reg[4] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[4]),
        .Q(size[4]),
        .R(1'b0));
  FDRE \burst_size_r_reg[5] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[5]),
        .Q(size[5]),
        .R(1'b0));
  FDRE \burst_size_r_reg[6] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[6]),
        .Q(size[6]),
        .R(1'b0));
  FDRE \burst_size_r_reg[7] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(p_0_out[7]),
        .Q(size[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_type_r[0]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arburst[0]),
        .O(\burst_type_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_type_r[1]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arburst[1]),
        .O(\burst_type_r[1]_i_1_n_0 ));
  FDRE \burst_type_r_reg[0] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\burst_type_r[0]_i_1_n_0 ),
        .Q(burst_type[0]),
        .R(1'b0));
  FDRE \burst_type_r_reg[1] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\burst_type_r[1]_i_1_n_0 ),
        .Q(burst_type[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[31] [0]),
        .I1(\dout_reg[0]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout[0]_i_2_n_0 ),
        .I5(tta_reset_regval),
        .O(\dout_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8080808080800080)) 
    \dout[0]_i_2 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(\fifo_iter_r_reg[0] ),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[15]),
        .I5(Q[16]),
        .O(\dout[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    \dout[11]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\fifo_iter_r_reg[0] ),
        .I4(\dout[13]_i_3_n_0 ),
        .I5(\dout[11]_i_2_n_0 ),
        .O(\dout_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \dout[11]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\dout_reg[0]_1 ),
        .O(\dout[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dout[13]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\dout[0]_i_2_n_0 ),
        .I3(\dout_reg[0]_1 ),
        .O(\dout_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dout[13]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\dout[0]_i_2_n_0 ),
        .I3(\dout_reg[0]_1 ),
        .O(\dout_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    \dout[13]_i_1__1 
       (.I0(\dout_reg[0]_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\fifo_iter_r_reg[0] ),
        .I4(\dout[13]_i_3_n_0 ),
        .I5(\dout_reg[13] ),
        .O(\dout_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dout[13]_i_2 
       (.I0(Q[16]),
        .I1(Q[15]),
        .O(\dout_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \dout[13]_i_3 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(RAM_ARR_reg),
        .I4(\dout_if_reg_reg[9] ),
        .O(\dout[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dout[13]_i_4 
       (.I0(Q[1]),
        .I1(\dout_reg[0]_1 ),
        .I2(Q[0]),
        .O(\dout_reg[13] ));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    \dout[31]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\fifo_iter_r_reg[0] ),
        .I4(\dout[13]_i_3_n_0 ),
        .I5(\dout_if_reg_reg[7] ),
        .O(\dout_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dout[31]_i_2 
       (.I0(\dout_reg[0]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\dout_if_reg_reg[7] ));
  LUT6 #(
    .INIT(64'h808A0000AAAAAAAA)) 
    \dout_if_reg[0]_i_1 
       (.I0(p_2_in),
        .I1(\dout_if_reg[8]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\dout_if_reg[0]_i_2_n_0 ),
        .I4(\dout_if_reg[8]_i_2_n_0 ),
        .I5(\dout_if_reg_reg[0]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dout_if_reg[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\dout_if_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \dout_if_reg[0]_i_4 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(\dout_reg[0]_4 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[28]_0 [0]),
        .I4(Q[0]),
        .I5(\dout_reg[28]_1 [0]),
        .O(\dout_if_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888888A8AAAAAAAA)) 
    \dout_if_reg[10]_i_1 
       (.I0(p_2_in),
        .I1(\dout_if_reg[10]_i_2_n_0 ),
        .I2(\dout_if_reg[17]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\dout_if_reg_reg[10]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dout_if_reg[10]_i_2 
       (.I0(Q[3]),
        .I1(\dout_if_reg[8]_i_2_n_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(Q[1]),
        .O(\dout_if_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \dout_if_reg[10]_i_4 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(\dout_reg[10]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[28]_0 [5]),
        .I4(Q[0]),
        .I5(\dout_reg[28]_1 [5]),
        .O(\dout_if_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \dout_if_reg[10]_i_5 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(\dout_reg[10] ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[11]_0 [2]),
        .I4(Q[0]),
        .I5(\dout_reg[11]_0 [6]),
        .O(\dout_if_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE0000)) 
    \dout_if_reg[11]_i_1 
       (.I0(\dout_if_reg[11]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\dout[11]_i_2_n_0 ),
        .I3(\dout_reg[28] [1]),
        .I4(\dout[13]_i_3_n_0 ),
        .I5(\dout_if_reg[11]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [11]));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \dout_if_reg[11]_i_2 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[28]_1 [6]),
        .I2(Q[0]),
        .I3(\dout_reg[28]_0 [6]),
        .I4(\dout_if_reg[11]_i_4_n_0 ),
        .O(\dout_if_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002220222222222)) 
    \dout_if_reg[11]_i_3 
       (.I0(\dout_if_reg[11]_i_5_n_0 ),
        .I1(\dout_if_reg[11]_i_6_n_0 ),
        .I2(\dout_reg[11]_0 [3]),
        .I3(Q[0]),
        .I4(\dout_reg[11]_0 [7]),
        .I5(\dout_reg[0]_1 ),
        .O(\dout_if_reg[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200020)) 
    \dout_if_reg[11]_i_4 
       (.I0(\dout_reg[13]_5 [2]),
        .I1(\dout_reg[0]_1 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\dout_reg[31]_0 [1]),
        .O(\dout_if_reg[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \dout_if_reg[11]_i_5 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[11]_1 [1]),
        .O(\dout_if_reg[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0C000A00)) 
    \dout_if_reg[11]_i_6 
       (.I0(\dout_reg[13]_3 [2]),
        .I1(\dout_reg[31]_1 [1]),
        .I2(\dout_reg[0]_1 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\dout_if_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \dout_if_reg[12]_i_1 
       (.I0(p_2_in),
        .I1(\dout_if_reg[12]_i_2_n_0 ),
        .I2(\dout_if_reg[12]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\dout_if_reg[17]_i_2_n_0 ),
        .O(\dout_if_reg_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \dout_if_reg[12]_i_2 
       (.I0(\dout_if_reg[12]_i_4_n_0 ),
        .I1(\dout_if_reg[12]_i_5_n_0 ),
        .I2(\dout_reg[28]_0 [7]),
        .I3(Q[0]),
        .I4(\dout_reg[28]_1 [7]),
        .I5(Q[2]),
        .O(\dout_if_reg[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    \dout_if_reg[12]_i_3 
       (.I0(\dout_if_reg_reg[7] ),
        .I1(\dout_reg[31]_1 [2]),
        .I2(Q[7]),
        .I3(\dout_reg[12] ),
        .I4(\dout_if_reg_reg[9] ),
        .O(\dout_if_reg[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \dout_if_reg[12]_i_4 
       (.I0(Q[7]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\dout_reg[31]_0 [2]),
        .O(\dout_if_reg[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00380008)) 
    \dout_if_reg[12]_i_5 
       (.I0(\dout_reg[13]_5 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dout_reg[28] [2]),
        .O(\dout_if_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEE0000)) 
    \dout_if_reg[13]_i_1 
       (.I0(\dout_if_reg[13]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\dout_if_reg_reg[7] ),
        .I3(\dout_reg[31]_0 [3]),
        .I4(\dout[13]_i_3_n_0 ),
        .I5(\dout_if_reg[13]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [13]));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \dout_if_reg[13]_i_2 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[28]_1 [8]),
        .I2(Q[0]),
        .I3(\dout_reg[28]_0 [8]),
        .I4(\dout_if_reg[13]_i_4_n_0 ),
        .O(\dout_if_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF70000)) 
    \dout_if_reg[13]_i_3 
       (.I0(\dout_reg[13]_3 [3]),
        .I1(Q[0]),
        .I2(\dout_reg[0]_1 ),
        .I3(Q[1]),
        .I4(Q[7]),
        .I5(\dout_reg[13]_4 ),
        .O(\dout_if_reg[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00380008)) 
    \dout_if_reg[13]_i_4 
       (.I0(\dout_reg[13]_5 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[28] [3]),
        .O(\dout_if_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \dout_if_reg[14]_i_1 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(RAM_ARR_reg),
        .I4(\dout_if_reg[14]_i_2_n_0 ),
        .I5(\dout_if_reg[28]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[14]_i_2 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(Q[7]),
        .I2(\dout_reg[14] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\dout_reg[31]_1 [3]),
        .O(\dout_if_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[15]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[15] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\dout_reg[31]_1 [4]),
        .O(\dout_if_reg_reg[31] [15]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[16]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[16] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\dout_reg[31]_1 [5]),
        .O(\dout_if_reg_reg[31] [16]));
  LUT6 #(
    .INIT(64'h00008000AAAAAAAA)) 
    \dout_if_reg[17]_i_1 
       (.I0(p_2_in),
        .I1(\dout_if_reg[17]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(RAM_ARR_reg_0),
        .I4(Q[0]),
        .I5(\dout_if_reg[17]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \dout_if_reg[17]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\dout_if_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0E4EAEEEFFFFFFFF)) 
    \dout_if_reg[17]_i_3 
       (.I0(Q[7]),
        .I1(\dout_reg[17] ),
        .I2(\dout_if_reg_reg[7] ),
        .I3(\dout_reg[31]_0 [7]),
        .I4(\dout_reg[31]_1 [6]),
        .I5(\dout_if_reg_reg[9] ),
        .O(\dout_if_reg[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \dout_if_reg[18]_i_1 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(RAM_ARR_reg),
        .I4(\dout_if_reg[18]_i_2_n_0 ),
        .I5(\dout_if_reg[28]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[18]_i_2 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(Q[7]),
        .I2(\dout_reg[18] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\dout_reg[31]_1 [7]),
        .O(\dout_if_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[19]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[19] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\dout_reg[31]_1 [8]),
        .O(\dout_if_reg_reg[31] [19]));
  LUT6 #(
    .INIT(64'h00088808AAAAAAAA)) 
    \dout_if_reg[1]_i_1 
       (.I0(p_2_in),
        .I1(\dout_if_reg[8]_i_2_n_0 ),
        .I2(\dout[11]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(\dout_reg[13] ),
        .I5(\aaddr_r_reg[7]_0 ),
        .O(\dout_if_reg_reg[31] [1]));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \dout_if_reg[20]_i_1 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(RAM_ARR_reg),
        .I4(\dout_if_reg[20]_i_2_n_0 ),
        .I5(\dout_if_reg[28]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [20]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[20]_i_2 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(Q[7]),
        .I2(\dout_reg[20] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\dout_reg[31]_1 [9]),
        .O(\dout_if_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \dout_if_reg[21]_i_1 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(RAM_ARR_reg),
        .I4(\dout_if_reg[21]_i_2_n_0 ),
        .I5(\dout_if_reg[28]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [21]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[21]_i_2 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(Q[7]),
        .I2(\dout_reg[21] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\dout_reg[31]_1 [10]),
        .O(\dout_if_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[22]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[22] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\dout_reg[31]_1 [11]),
        .O(\dout_if_reg_reg[31] [22]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[23]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[23] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\dout_reg[31]_1 [12]),
        .O(\dout_if_reg_reg[31] [23]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[24]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[24] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\dout_reg[31]_1 [13]),
        .O(\dout_if_reg_reg[31] [24]));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \dout_if_reg[25]_i_1 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(RAM_ARR_reg),
        .I4(\dout_reg[25] ),
        .I5(\dout_if_reg[28]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [25]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[26]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[26] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\dout_reg[31]_1 [14]),
        .O(\dout_if_reg_reg[31] [26]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[27]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[27] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\dout_reg[31]_1 [15]),
        .O(\dout_if_reg_reg[31] [27]));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \dout_if_reg[28]_i_1 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(RAM_ARR_reg),
        .I4(\dout_if_reg[28]_i_2_n_0 ),
        .I5(\dout_if_reg[28]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [28]));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \dout_if_reg[28]_i_2 
       (.I0(\dout_if_reg[28]_i_4_n_0 ),
        .I1(\dout_if_reg[28]_i_5_n_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[28]_0 [9]),
        .I4(Q[0]),
        .I5(\dout_reg[28]_1 [9]),
        .O(\dout_if_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \dout_if_reg[28]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_if_reg[8]_i_2_n_0 ),
        .I4(Q[3]),
        .O(\dout_if_reg[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008000AAAAAAAA)) 
    \dout_if_reg[28]_i_4 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(\dout_reg[31]_1 [16]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[0]_1 ),
        .I5(Q[7]),
        .O(\dout_if_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FC00AA00000000)) 
    \dout_if_reg[28]_i_5 
       (.I0(\dout_reg[28] [4]),
        .I1(Q[7]),
        .I2(\dout_reg[31]_0 [17]),
        .I3(\dout_reg[0]_1 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\dout_if_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[29]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[29] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\dout_reg[31]_1 [17]),
        .O(\dout_if_reg_reg[31] [29]));
  LUT5 #(
    .INIT(32'h0000FF08)) 
    \dout_if_reg[2]_i_1 
       (.I0(\dout_if_reg[2]_i_2_n_0 ),
        .I1(\dout_if_reg_reg[9] ),
        .I2(\dout_reg[2] ),
        .I3(\dout_if_reg[17]_i_2_n_0 ),
        .I4(\dout_if_reg[2]_i_4_n_0 ),
        .O(\dout_if_reg_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \dout_if_reg[2]_i_2 
       (.I0(Q[7]),
        .I1(\dout_reg[2]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[28]_0 [1]),
        .I4(Q[0]),
        .I5(\dout_reg[28]_1 [1]),
        .O(\dout_if_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11FE0000FFFFFFFF)) 
    \dout_if_reg[2]_i_4 
       (.I0(\dout_reg[0]_1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\dout_if_reg[8]_i_2_n_0 ),
        .I5(p_2_in),
        .O(\dout_if_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[30]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[30] ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\dout_reg[31]_1 [18]),
        .O(\dout_if_reg_reg[31] [30]));
  LUT6 #(
    .INIT(64'hAA028A0222020202)) 
    \dout_if_reg[31]_i_1 
       (.I0(\dout[13]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(\dout_reg[31]_2 ),
        .I3(\dout_if_reg_reg[7] ),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\dout_reg[31]_1 [19]),
        .O(\dout_if_reg_reg[31] [31]));
  LUT5 #(
    .INIT(32'h0080AAAA)) 
    \dout_if_reg[3]_i_1 
       (.I0(p_2_in),
        .I1(\aaddr_r_reg[2]_rep_1 ),
        .I2(\dout_if_reg_reg[9] ),
        .I3(\dout_if_reg[3]_i_3_n_0 ),
        .I4(\dout_if_reg[28]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [3]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \dout_if_reg[3]_i_3 
       (.I0(\dout_if_reg[3]_i_6_n_0 ),
        .I1(\dout_reg[3] ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[28]_0 [2]),
        .I4(Q[0]),
        .I5(\dout_reg[28]_1 [2]),
        .O(\dout_if_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h555D5555)) 
    \dout_if_reg[3]_i_5 
       (.I0(Q[7]),
        .I1(\dout_reg[13]_3 [0]),
        .I2(Q[1]),
        .I3(\dout_reg[0]_1 ),
        .I4(Q[0]),
        .O(\dout_if_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \dout_if_reg[3]_i_6 
       (.I0(\dout_reg[13]_5 [0]),
        .I1(Q[1]),
        .I2(\dout_reg[0]_1 ),
        .I3(Q[0]),
        .I4(Q[7]),
        .O(\dout_if_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2A200000)) 
    \dout_if_reg[4]_i_1 
       (.I0(p_2_in),
        .I1(\aaddr_r_reg[2]_rep_0 ),
        .I2(Q[7]),
        .I3(\dout_reg[4] ),
        .I4(\dout_if_reg_reg[9] ),
        .I5(\dout_if_reg[10]_i_2_n_0 ),
        .O(\dout_if_reg_reg[31] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A800000)) 
    \dout_if_reg[5]_i_1 
       (.I0(p_2_in),
        .I1(\dout_reg[5] ),
        .I2(Q[7]),
        .I3(\dout_reg[5]_0 ),
        .I4(\dout_if_reg_reg[9] ),
        .I5(\dout_if_reg[10]_i_2_n_0 ),
        .O(\dout_if_reg_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A800000)) 
    \dout_if_reg[6]_i_1 
       (.I0(p_2_in),
        .I1(\dout_reg[6] ),
        .I2(Q[7]),
        .I3(\dout_reg[6]_0 ),
        .I4(\dout_if_reg_reg[9] ),
        .I5(\dout_if_reg[10]_i_2_n_0 ),
        .O(\dout_if_reg_reg[31] [6]));
  LUT6 #(
    .INIT(64'h8888888880008888)) 
    \dout_if_reg[7]_i_1 
       (.I0(\dout_if_reg[7]_i_2_n_0 ),
        .I1(\dout[13]_i_3_n_0 ),
        .I2(\dout_reg[31]_1 [0]),
        .I3(\dout_if_reg_reg[7] ),
        .I4(Q[7]),
        .I5(\dout_if_reg[7]_i_3_n_0 ),
        .O(\dout_if_reg_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \dout_if_reg[7]_i_2 
       (.I0(\dout_if_reg[7]_i_4_n_0 ),
        .I1(\dout_if_reg[7]_i_5_n_0 ),
        .I2(\dout_reg[28]_0 [3]),
        .I3(Q[0]),
        .I4(\dout_reg[28]_1 [3]),
        .I5(\dout_reg[0]_1 ),
        .O(\dout_if_reg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \dout_if_reg[7]_i_3 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[11]_0 [4]),
        .I2(Q[0]),
        .I3(\dout_reg[11]_0 [0]),
        .I4(\dout_if_reg[7]_i_6_n_0 ),
        .O(\dout_if_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \dout_if_reg[7]_i_4 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[28] [0]),
        .O(\dout_if_reg[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h30200020)) 
    \dout_if_reg[7]_i_5 
       (.I0(\dout_reg[13]_5 [1]),
        .I1(\dout_reg[0]_1 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\dout_reg[31]_0 [0]),
        .O(\dout_if_reg[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00380008)) 
    \dout_if_reg[7]_i_6 
       (.I0(\dout_reg[13]_3 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[11]_1 [0]),
        .O(\dout_if_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0800AAAA)) 
    \dout_if_reg[8]_i_1 
       (.I0(p_2_in),
        .I1(\dout_if_reg[8]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(\dout_if_reg[8]_i_3_n_0 ),
        .I4(\dout_if_reg_reg[8]_i_4_n_0 ),
        .O(\dout_if_reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \dout_if_reg[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\dout_if_reg[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dout_if_reg[8]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\dout_if_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \dout_if_reg[8]_i_5 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(\dout_reg[8]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[28]_0 [4]),
        .I4(Q[0]),
        .I5(\dout_reg[28]_1 [4]),
        .O(\dout_if_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    \dout_if_reg[8]_i_6 
       (.I0(\dout_if_reg_reg[9] ),
        .I1(\dout_reg[8] ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[11]_0 [1]),
        .I4(Q[0]),
        .I5(\dout_reg[11]_0 [5]),
        .O(\dout_if_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A800000)) 
    \dout_if_reg[9]_i_1 
       (.I0(p_2_in),
        .I1(\dout_reg[9] ),
        .I2(Q[7]),
        .I3(\dout_reg[9]_0 ),
        .I4(\dout_if_reg_reg[9] ),
        .I5(\dout_if_reg[10]_i_2_n_0 ),
        .O(\dout_if_reg_reg[31] [9]));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \dout_if_reg[9]_i_4 
       (.I0(Q[1]),
        .I1(\dout_reg[0]_1 ),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\dout_if_reg_reg[9] ));
  MUXF7 \dout_if_reg_reg[0]_i_3 
       (.I0(\dout_if_reg[0]_i_4_n_0 ),
        .I1(\dout_reg[0]_3 ),
        .O(\dout_if_reg_reg[0]_i_3_n_0 ),
        .S(Q[7]));
  MUXF7 \dout_if_reg_reg[10]_i_3 
       (.I0(\dout_if_reg[10]_i_4_n_0 ),
        .I1(\dout_if_reg[10]_i_5_n_0 ),
        .O(\dout_if_reg_reg[10]_i_3_n_0 ),
        .S(Q[7]));
  MUXF7 \dout_if_reg_reg[8]_i_4 
       (.I0(\dout_if_reg[8]_i_5_n_0 ),
        .I1(\dout_if_reg[8]_i_6_n_0 ),
        .O(\dout_if_reg_reg[8]_i_4_n_0 ),
        .S(Q[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \fifo_data_r[3][0]_i_2 
       (.I0(b_rdata_valid_r_reg_1),
        .I1(b_live_read_r),
        .I2(b_aready_r_reg),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\fifo_data_r_reg[0][0] ));
  LUT6 #(
    .INIT(64'hAAAA9AAA55556555)) 
    \fifo_iter_r[0]_i_1 
       (.I0(\fifo_iter_r_reg[0]_1 ),
        .I1(\fifo_iter_r_reg[0]_0 ),
        .I2(RAM_ARR_reg),
        .I3(onchip_mem_INSTR_b_aready_out_wire),
        .I4(\fifo_iter_r_reg[0] ),
        .I5(\fifo_iter_r_reg[0]_2 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \fifo_iter_r[1]_i_3 
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(RAM_ARR_reg),
        .I3(onchip_mem_INSTR_b_aready_out_wire),
        .I4(\fifo_iter_r_reg[0] ),
        .O(\fifo_iter_r_reg[1] ));
  LUT4 #(
    .INIT(16'h003A)) 
    \read_cnt_r[0]_i_1 
       (.I0(s_axi_arlen[0]),
        .I1(\read_cnt_r_reg_n_0_[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(read_cnt_r[0]));
  LUT5 #(
    .INIT(32'h00009F90)) 
    \read_cnt_r[1]_i_1 
       (.I0(\read_cnt_r_reg_n_0_[0] ),
        .I1(\read_cnt_r_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(s_axi_arlen[1]),
        .I4(out[2]),
        .O(read_cnt_r[1]));
  LUT6 #(
    .INIT(64'h00000000A9FFA900)) 
    \read_cnt_r[2]_i_1 
       (.I0(\read_cnt_r_reg_n_0_[2] ),
        .I1(\read_cnt_r_reg_n_0_[1] ),
        .I2(\read_cnt_r_reg_n_0_[0] ),
        .I3(out[1]),
        .I4(s_axi_arlen[2]),
        .I5(out[2]),
        .O(read_cnt_r[2]));
  LUT5 #(
    .INIT(32'h00009F90)) 
    \read_cnt_r[3]_i_1 
       (.I0(\read_cnt_r_reg_n_0_[3] ),
        .I1(\read_cnt_r[3]_i_2_n_0 ),
        .I2(out[1]),
        .I3(s_axi_arlen[3]),
        .I4(out[2]),
        .O(read_cnt_r[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \read_cnt_r[3]_i_2 
       (.I0(\read_cnt_r_reg_n_0_[2] ),
        .I1(\read_cnt_r_reg_n_0_[1] ),
        .I2(\read_cnt_r_reg_n_0_[0] ),
        .O(\read_cnt_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00009F90)) 
    \read_cnt_r[4]_i_1 
       (.I0(\read_cnt_r_reg_n_0_[4] ),
        .I1(\read_cnt_r[4]_i_2_n_0 ),
        .I2(out[1]),
        .I3(s_axi_arlen[4]),
        .I4(out[2]),
        .O(read_cnt_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \read_cnt_r[4]_i_2 
       (.I0(\read_cnt_r_reg_n_0_[3] ),
        .I1(\read_cnt_r_reg_n_0_[0] ),
        .I2(\read_cnt_r_reg_n_0_[1] ),
        .I3(\read_cnt_r_reg_n_0_[2] ),
        .O(\read_cnt_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00009F90)) 
    \read_cnt_r[5]_i_1 
       (.I0(\read_cnt_r_reg_n_0_[5] ),
        .I1(\read_cnt_r[5]_i_2_n_0 ),
        .I2(out[1]),
        .I3(s_axi_arlen[5]),
        .I4(out[2]),
        .O(read_cnt_r[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \read_cnt_r[5]_i_2 
       (.I0(\read_cnt_r_reg_n_0_[4] ),
        .I1(\read_cnt_r_reg_n_0_[2] ),
        .I2(\read_cnt_r_reg_n_0_[1] ),
        .I3(\read_cnt_r_reg_n_0_[0] ),
        .I4(\read_cnt_r_reg_n_0_[3] ),
        .O(\read_cnt_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00009F90)) 
    \read_cnt_r[6]_i_1 
       (.I0(\read_cnt_r_reg_n_0_[6] ),
        .I1(\read_cnt_r[7]_i_4_n_0 ),
        .I2(out[1]),
        .I3(s_axi_arlen[6]),
        .I4(out[2]),
        .O(read_cnt_r[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000800)) 
    \read_cnt_r[7]_i_1 
       (.I0(rstx),
        .I1(\read_cnt_r_reg[0]_0 ),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid),
        .I4(out[1]),
        .I5(\read_cnt_r[7]_i_3_n_0 ),
        .O(\read_cnt_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE2222E)) 
    \read_cnt_r[7]_i_2 
       (.I0(s_axi_arlen[7]),
        .I1(out[1]),
        .I2(\read_cnt_r_reg_n_0_[6] ),
        .I3(\read_cnt_r[7]_i_4_n_0 ),
        .I4(\read_cnt_r_reg_n_0_[7] ),
        .I5(out[2]),
        .O(read_cnt_r[7]));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \read_cnt_r[7]_i_3 
       (.I0(\read_cnt_r_reg_n_0_[7] ),
        .I1(\read_cnt_r_reg_n_0_[6] ),
        .I2(\read_cnt_r[7]_i_4_n_0 ),
        .I3(out[0]),
        .I4(out[2]),
        .I5(awren_r_reg_0),
        .O(\read_cnt_r[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \read_cnt_r[7]_i_4 
       (.I0(\read_cnt_r_reg_n_0_[5] ),
        .I1(\read_cnt_r_reg_n_0_[3] ),
        .I2(\read_cnt_r_reg_n_0_[0] ),
        .I3(\read_cnt_r_reg_n_0_[1] ),
        .I4(\read_cnt_r_reg_n_0_[2] ),
        .I5(\read_cnt_r_reg_n_0_[4] ),
        .O(\read_cnt_r[7]_i_4_n_0 ));
  FDRE \read_cnt_r_reg[0] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[0]),
        .Q(\read_cnt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \read_cnt_r_reg[1] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[1]),
        .Q(\read_cnt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \read_cnt_r_reg[2] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[2]),
        .Q(\read_cnt_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \read_cnt_r_reg[3] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[3]),
        .Q(\read_cnt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \read_cnt_r_reg[4] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[4]),
        .Q(\read_cnt_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \read_cnt_r_reg[5] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[5]),
        .Q(\read_cnt_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \read_cnt_r_reg[6] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[6]),
        .Q(\read_cnt_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \read_cnt_r_reg[7] 
       (.C(clk),
        .CE(\read_cnt_r[7]_i_1_n_0 ),
        .D(read_cnt_r[7]),
        .Q(\read_cnt_r_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBBBAAAAAAAAAAAA)) 
    rready_r_i_1__0
       (.I0(s_axi_arready_r),
        .I1(rready_r_i_3_n_0),
        .I2(s_axi_wready_r_i_2_n_0),
        .I3(rready_r_i_4_n_0),
        .I4(rready_r_i_5_n_0),
        .I5(out[0]),
        .O(rready_r));
  LUT5 #(
    .INIT(32'h00000100)) 
    rready_r_i_2
       (.I0(out[2]),
        .I1(out[0]),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid),
        .I4(out[1]),
        .O(s_axi_arready_r));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    rready_r_i_3
       (.I0(s_axi_rvalid),
        .I1(s_axi_wready_r_reg_0),
        .I2(\s_axi_rdata_r[31]_i_5_n_0 ),
        .O(rready_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    rready_r_i_4
       (.I0(s_axi_wready_r_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_rvalid),
        .O(rready_r_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    rready_r_i_5
       (.I0(out[1]),
        .I1(out[2]),
        .O(rready_r_i_5_n_0));
  FDRE rready_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(rready_r),
        .Q(b_aready_r_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF00FF00FF000F44)) 
    rvalid_r_i_1
       (.I0(\fifo_iter_r_reg[0] ),
        .I1(RAM_ARR_reg),
        .I2(b_aready_r_reg),
        .I3(ctrl_rvalid),
        .I4(Q[16]),
        .I5(Q[15]),
        .O(rvalid_r_reg));
  FDRE s_axi_arready_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_arready_r_reg_0),
        .Q(s_axi_arready),
        .R(SR));
  FDRE s_axi_awready_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[2]_0 ),
        .Q(s_axi_awready),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \s_axi_bid_r[11]_i_1 
       (.I0(s_axi_wready_r_i_2_n_0),
        .I1(s_axi_wvalid),
        .I2(s_axi_wready),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(E));
  FDRE \s_axi_bid_r_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[0] ),
        .Q(s_axi_bid[0]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[10] ),
        .Q(s_axi_bid[10]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[11] ),
        .Q(s_axi_bid[11]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[1] ),
        .Q(s_axi_bid[1]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[2] ),
        .Q(s_axi_bid[2]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[3] ),
        .Q(s_axi_bid[3]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[4] ),
        .Q(s_axi_bid[4]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[5] ),
        .Q(s_axi_bid[5]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[6] ),
        .Q(s_axi_bid[6]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[7] ),
        .Q(s_axi_bid[7]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[8] ),
        .Q(s_axi_bid[8]),
        .R(SR));
  FDRE \s_axi_bid_r_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\transaction_r_reg_n_0_[9] ),
        .Q(s_axi_bid[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h1000)) 
    s_axi_bvalid_r_i_2
       (.I0(out[2]),
        .I1(out[1]),
        .I2(s_axi_wvalid),
        .I3(s_axi_wready),
        .O(s_axi_bvalid_r));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_bvalid_r_i_3
       (.I0(out[0]),
        .I1(out[2]),
        .O(\read_cnt_r_reg[0]_0 ));
  FDRE s_axi_bvalid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[1]_0 ),
        .Q(s_axi_bvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[0]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[0] ),
        .I5(\bustraces_reg_reg[0] ),
        .O(s_axi_rdata_r1_in[0]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[10]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[10] ),
        .I5(\bustraces_reg_reg[10] ),
        .O(s_axi_rdata_r1_in[10]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[11]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[11] ),
        .I5(\bustraces_reg_reg[11] ),
        .O(s_axi_rdata_r1_in[11]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[12]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[12] ),
        .I5(\bustraces_reg_reg[12] ),
        .O(s_axi_rdata_r1_in[12]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[13]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[13] ),
        .I5(\bustraces_reg_reg[13] ),
        .O(s_axi_rdata_r1_in[13]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[14]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[14] ),
        .I5(\bustraces_reg_reg[14] ),
        .O(s_axi_rdata_r1_in[14]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[15]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[15] ),
        .I5(\bustraces_reg_reg[15] ),
        .O(s_axi_rdata_r1_in[15]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[16]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[16] ),
        .I5(\bustraces_reg_reg[16] ),
        .O(s_axi_rdata_r1_in[16]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[17]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[17] ),
        .I5(\bustraces_reg_reg[17] ),
        .O(s_axi_rdata_r1_in[17]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[18]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[18] ),
        .I5(\bustraces_reg_reg[18] ),
        .O(s_axi_rdata_r1_in[18]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[19]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[19] ),
        .I5(\bustraces_reg_reg[19] ),
        .O(s_axi_rdata_r1_in[19]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[1]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[1] ),
        .I5(\bustraces_reg_reg[1] ),
        .O(s_axi_rdata_r1_in[1]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[20]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[20] ),
        .I5(\bustraces_reg_reg[20] ),
        .O(s_axi_rdata_r1_in[20]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[21]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[21] ),
        .I5(\bustraces_reg_reg[21] ),
        .O(s_axi_rdata_r1_in[21]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[22]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[22] ),
        .I5(\bustraces_reg_reg[22] ),
        .O(s_axi_rdata_r1_in[22]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[23]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[23] ),
        .I5(\bustraces_reg_reg[23] ),
        .O(s_axi_rdata_r1_in[23]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[24]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[24] ),
        .I5(\bustraces_reg_reg[24] ),
        .O(s_axi_rdata_r1_in[24]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[25]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[25] ),
        .I5(\bustraces_reg_reg[25] ),
        .O(s_axi_rdata_r1_in[25]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[26]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[26] ),
        .I5(\bustraces_reg_reg[26] ),
        .O(s_axi_rdata_r1_in[26]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[27]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[27] ),
        .I5(\bustraces_reg_reg[27] ),
        .O(s_axi_rdata_r1_in[27]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[28]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[28] ),
        .I5(\bustraces_reg_reg[28] ),
        .O(s_axi_rdata_r1_in[28]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[29]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[29] ),
        .I5(\dout_if_reg_reg[29] ),
        .O(s_axi_rdata_r1_in[29]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[2] ),
        .I5(\bustraces_reg_reg[2] ),
        .O(s_axi_rdata_r1_in[2]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[30]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[30] ),
        .I5(\dout_if_reg_reg[30] ),
        .O(s_axi_rdata_r1_in[30]));
  LUT6 #(
    .INIT(64'hEAAAAAAAEFAAEFAA)) 
    \s_axi_rdata_r[31]_i_1 
       (.I0(\s_axi_rdata_r[31]_i_3_n_0 ),
        .I1(s_axi_rready),
        .I2(s_axi_rvalid),
        .I3(\s_axi_rdata_r[31]_i_4_n_0 ),
        .I4(s_axi_wready_r_reg_0),
        .I5(\s_axi_rdata_r[31]_i_5_n_0 ),
        .O(\s_axi_rdata_r[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[31]_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[31] ),
        .I5(\bustraces_reg_reg[31] ),
        .O(s_axi_rdata_r1_in[31]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \s_axi_rdata_r[31]_i_3 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_wready_r_reg_0),
        .I4(s_axi_rvalid),
        .I5(s_axi_rready),
        .O(\s_axi_rdata_r[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \s_axi_rdata_r[31]_i_4 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(\s_axi_rdata_r[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h03FF11FF03FFDDFF)) 
    \s_axi_rdata_r[31]_i_5 
       (.I0(ctrl_rvalid),
        .I1(Q[15]),
        .I2(onchip_mem_data_b_rvalid_out_wire),
        .I3(b_aready_r_reg),
        .I4(Q[16]),
        .I5(onchip_mem_INSTR_b_rvalid_out_wire),
        .O(\s_axi_rdata_r[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[3]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[3] ),
        .I5(\bustraces_reg_reg[3] ),
        .O(s_axi_rdata_r1_in[3]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[4]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[4] ),
        .I5(\bustraces_reg_reg[4] ),
        .O(s_axi_rdata_r1_in[4]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[5]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[5] ),
        .I5(\bustraces_reg_reg[5] ),
        .O(s_axi_rdata_r1_in[5]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[6]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[6] ),
        .I5(\bustraces_reg_reg[6] ),
        .O(s_axi_rdata_r1_in[6]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[7]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[7] ),
        .I5(\bustraces_reg_reg[7] ),
        .O(s_axi_rdata_r1_in[7]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[8]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[8] ),
        .I5(\bustraces_reg_reg[8] ),
        .O(s_axi_rdata_r1_in[8]));
  LUT6 #(
    .INIT(64'h1F1F0F00111F0000)) 
    \s_axi_rdata_r[9]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .I4(\stall_data_r_reg_n_0_[9] ),
        .I5(\bustraces_reg_reg[9] ),
        .O(s_axi_rdata_r1_in[9]));
  FDRE \s_axi_rdata_r_reg[0] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[10] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[11] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[12] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[13] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[14] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[15] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[16] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[17] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[17]),
        .Q(s_axi_rdata[17]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[18] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[18]),
        .Q(s_axi_rdata[18]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[19] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[19]),
        .Q(s_axi_rdata[19]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[1] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[20] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[20]),
        .Q(s_axi_rdata[20]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[21] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[21]),
        .Q(s_axi_rdata[21]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[22] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[22]),
        .Q(s_axi_rdata[22]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[23] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[23]),
        .Q(s_axi_rdata[23]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[24] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[24]),
        .Q(s_axi_rdata[24]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[25] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[25]),
        .Q(s_axi_rdata[25]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[26] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[26]),
        .Q(s_axi_rdata[26]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[27] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[27]),
        .Q(s_axi_rdata[27]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[28] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[28]),
        .Q(s_axi_rdata[28]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[29] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[29]),
        .Q(s_axi_rdata[29]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[2] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[30] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[30]),
        .Q(s_axi_rdata[30]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[31] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[31]),
        .Q(s_axi_rdata[31]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[3] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[4] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[5] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[6] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[7] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[8] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE \s_axi_rdata_r_reg[9] 
       (.C(clk),
        .CE(\s_axi_rdata_r[31]_i_1_n_0 ),
        .D(s_axi_rdata_r1_in[9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_axi_rid_r[11]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\s_axi_rid_r_reg[0]_0 ),
        .O(s_axi_rid_r));
  LUT4 #(
    .INIT(16'h005D)) 
    \s_axi_rid_r[11]_i_2 
       (.I0(s_axi_rvalid),
        .I1(s_axi_rready),
        .I2(s_axi_wready_r_reg_0),
        .I3(\s_axi_rdata_r[31]_i_5_n_0 ),
        .O(\s_axi_rid_r_reg[0]_0 ));
  FDRE \s_axi_rid_r_reg[0] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[0] ),
        .Q(s_axi_rid[0]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[10] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[10] ),
        .Q(s_axi_rid[10]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[11] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[11] ),
        .Q(s_axi_rid[11]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[1] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[1] ),
        .Q(s_axi_rid[1]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[2] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[2] ),
        .Q(s_axi_rid[2]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[3] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[3] ),
        .Q(s_axi_rid[3]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[4] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[4] ),
        .Q(s_axi_rid[4]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[5] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[5] ),
        .Q(s_axi_rid[5]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[6] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[6] ),
        .Q(s_axi_rid[6]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[7] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[7] ),
        .Q(s_axi_rid[7]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[8] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[8] ),
        .Q(s_axi_rid[8]),
        .R(SR));
  FDRE \s_axi_rid_r_reg[9] 
       (.C(clk),
        .CE(s_axi_rid_r),
        .D(\transaction_r_reg_n_0_[9] ),
        .Q(s_axi_rid[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000A0000000AC000)) 
    s_axi_rlast_r_i_1
       (.I0(s_axi_rlast_r_i_2_n_0),
        .I1(\s_axi_rid_r_reg[0]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(s_axi_wready_r_i_2_n_0),
        .O(s_axi_rlast_r));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h80)) 
    s_axi_rlast_r_i_2
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid),
        .I2(s_axi_wready_r_reg_0),
        .O(s_axi_rlast_r_i_2_n_0));
  FDRE s_axi_rlast_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_rlast_r),
        .Q(s_axi_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'h000FE00000004000)) 
    s_axi_rvalid_r_i_2
       (.I0(\s_axi_rdata_r[31]_i_5_n_0 ),
        .I1(rready_r_i_4_n_0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(s_axi_rvalid_r_i_3_n_0),
        .O(s_axi_rvalid_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h40)) 
    s_axi_rvalid_r_i_3
       (.I0(s_axi_wready_r_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_rvalid),
        .O(s_axi_rvalid_r_i_3_n_0));
  FDRE s_axi_rvalid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[2]_1 ),
        .Q(s_axi_rvalid),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000F7F7F7)) 
    s_axi_wready_r_i_1
       (.I0(s_axi_wready),
        .I1(s_axi_wvalid),
        .I2(s_axi_wready_r_i_2_n_0),
        .I3(s_axi_wready_r_reg_0),
        .I4(RAM_ARR_reg),
        .I5(s_axi_wready_r_i_3_n_0),
        .O(s_axi_wready_r));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_wready_r_i_2
       (.I0(\burst_cnt_r_reg_n_0_[3] ),
        .I1(\burst_cnt_r_reg_n_0_[4] ),
        .I2(\burst_cnt_r_reg_n_0_[1] ),
        .I3(\burst_cnt_r_reg_n_0_[2] ),
        .I4(s_axi_wready_r_i_4_n_0),
        .O(s_axi_wready_r_i_2_n_0));
  LUT3 #(
    .INIT(8'hFD)) 
    s_axi_wready_r_i_3
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .O(s_axi_wready_r_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_axi_wready_r_i_4
       (.I0(\burst_cnt_r_reg_n_0_[6] ),
        .I1(\burst_cnt_r_reg_n_0_[5] ),
        .I2(\burst_cnt_r_reg_n_0_[7] ),
        .I3(\burst_cnt_r_reg_n_0_[0] ),
        .O(s_axi_wready_r_i_4_n_0));
  FDRE s_axi_wready_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_wready_r),
        .Q(s_axi_wready),
        .R(SR));
  FDRE \stall_addr_r_reg[0] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[0]),
        .Q(stall_addr_r[0]),
        .R(SR));
  FDRE \stall_addr_r_reg[10] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[10]),
        .Q(stall_addr_r[10]),
        .R(SR));
  FDRE \stall_addr_r_reg[11] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[11]),
        .Q(stall_addr_r[11]),
        .R(SR));
  FDRE \stall_addr_r_reg[12] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[12]),
        .Q(stall_addr_r[12]),
        .R(SR));
  FDRE \stall_addr_r_reg[13] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[13]),
        .Q(stall_addr_r[13]),
        .R(SR));
  FDRE \stall_addr_r_reg[14] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[14]),
        .Q(stall_addr_r[14]),
        .R(SR));
  FDRE \stall_addr_r_reg[15] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[15]),
        .Q(stall_addr_r[15]),
        .R(SR));
  FDRE \stall_addr_r_reg[16] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[16]),
        .Q(stall_addr_r[16]),
        .R(SR));
  FDRE \stall_addr_r_reg[1] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[1]),
        .Q(stall_addr_r[1]),
        .R(SR));
  FDRE \stall_addr_r_reg[2] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[2]),
        .Q(stall_addr_r[2]),
        .R(SR));
  FDRE \stall_addr_r_reg[3] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[3]),
        .Q(stall_addr_r[3]),
        .R(SR));
  FDRE \stall_addr_r_reg[4] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[4]),
        .Q(stall_addr_r[4]),
        .R(SR));
  FDRE \stall_addr_r_reg[5] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[5]),
        .Q(stall_addr_r[5]),
        .R(SR));
  FDRE \stall_addr_r_reg[6] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[6]),
        .Q(stall_addr_r[6]),
        .R(SR));
  FDRE \stall_addr_r_reg[7] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[7]),
        .Q(stall_addr_r[7]),
        .R(SR));
  FDRE \stall_addr_r_reg[8] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[8]),
        .Q(stall_addr_r[8]),
        .R(SR));
  FDRE \stall_addr_r_reg[9] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(p_1_in[9]),
        .Q(stall_addr_r[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\bustraces_reg_reg[0] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[0]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(\bustraces_reg_reg[10] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[10]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(\bustraces_reg_reg[11] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[11]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(\bustraces_reg_reg[12] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[12]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(\bustraces_reg_reg[13] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[13]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[14]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(\bustraces_reg_reg[14] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[14]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(\bustraces_reg_reg[15] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[15]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[16]_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(\bustraces_reg_reg[16] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[16]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(\bustraces_reg_reg[17] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[17]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(\bustraces_reg_reg[18] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[18]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(\bustraces_reg_reg[19] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[19]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\bustraces_reg_reg[1] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[1]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(\bustraces_reg_reg[20] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[20]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(\bustraces_reg_reg[21] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[21]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(\bustraces_reg_reg[22] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[22]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(\bustraces_reg_reg[23] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[23]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(\bustraces_reg_reg[24] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[24]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(\bustraces_reg_reg[25] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[25]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(\bustraces_reg_reg[26] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[26]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(\bustraces_reg_reg[27] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[27]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(\bustraces_reg_reg[28] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[28]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(\dout_if_reg_reg[29] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[29]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\bustraces_reg_reg[2] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[2]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(\dout_if_reg_reg[30] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[30]));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \stall_data_r[31]_i_1 
       (.I0(stall_strb_r),
        .I1(\stall_data_r[31]_i_3_n_0 ),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\stall_data_r_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[31]_i_2 
       (.I0(s_axi_wdata[31]),
        .I1(\bustraces_reg_reg[31] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[31]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFF5D)) 
    \stall_data_r[31]_i_3 
       (.I0(s_axi_rvalid),
        .I1(s_axi_rready),
        .I2(s_axi_wready_r_reg_0),
        .I3(\s_axi_rdata_r[31]_i_5_n_0 ),
        .O(\stall_data_r[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(\bustraces_reg_reg[3] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[3]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(\bustraces_reg_reg[4] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[4]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(\bustraces_reg_reg[5] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[5]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(\bustraces_reg_reg[6] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[6]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(\bustraces_reg_reg[7] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[7]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(\bustraces_reg_reg[8] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[8]));
  LUT4 #(
    .INIT(16'h00CA)) 
    \stall_data_r[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(\bustraces_reg_reg[9] ),
        .I2(out[1]),
        .I3(out[2]),
        .O(stall_data_r[9]));
  FDRE \stall_data_r_reg[0] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[0]),
        .Q(\stall_data_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \stall_data_r_reg[10] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[10]),
        .Q(\stall_data_r_reg_n_0_[10] ),
        .R(SR));
  FDRE \stall_data_r_reg[11] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[11]),
        .Q(\stall_data_r_reg_n_0_[11] ),
        .R(SR));
  FDRE \stall_data_r_reg[12] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[12]),
        .Q(\stall_data_r_reg_n_0_[12] ),
        .R(SR));
  FDRE \stall_data_r_reg[13] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[13]),
        .Q(\stall_data_r_reg_n_0_[13] ),
        .R(SR));
  FDRE \stall_data_r_reg[14] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[14]),
        .Q(\stall_data_r_reg_n_0_[14] ),
        .R(SR));
  FDRE \stall_data_r_reg[15] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[15]),
        .Q(\stall_data_r_reg_n_0_[15] ),
        .R(SR));
  FDRE \stall_data_r_reg[16] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[16]),
        .Q(\stall_data_r_reg_n_0_[16] ),
        .R(SR));
  FDRE \stall_data_r_reg[17] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[17]),
        .Q(\stall_data_r_reg_n_0_[17] ),
        .R(SR));
  FDRE \stall_data_r_reg[18] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[18]),
        .Q(\stall_data_r_reg_n_0_[18] ),
        .R(SR));
  FDRE \stall_data_r_reg[19] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[19]),
        .Q(\stall_data_r_reg_n_0_[19] ),
        .R(SR));
  FDRE \stall_data_r_reg[1] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[1]),
        .Q(\stall_data_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \stall_data_r_reg[20] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[20]),
        .Q(\stall_data_r_reg_n_0_[20] ),
        .R(SR));
  FDRE \stall_data_r_reg[21] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[21]),
        .Q(\stall_data_r_reg_n_0_[21] ),
        .R(SR));
  FDRE \stall_data_r_reg[22] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[22]),
        .Q(\stall_data_r_reg_n_0_[22] ),
        .R(SR));
  FDRE \stall_data_r_reg[23] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[23]),
        .Q(\stall_data_r_reg_n_0_[23] ),
        .R(SR));
  FDRE \stall_data_r_reg[24] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[24]),
        .Q(\stall_data_r_reg_n_0_[24] ),
        .R(SR));
  FDRE \stall_data_r_reg[25] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[25]),
        .Q(\stall_data_r_reg_n_0_[25] ),
        .R(SR));
  FDRE \stall_data_r_reg[26] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[26]),
        .Q(\stall_data_r_reg_n_0_[26] ),
        .R(SR));
  FDRE \stall_data_r_reg[27] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[27]),
        .Q(\stall_data_r_reg_n_0_[27] ),
        .R(SR));
  FDRE \stall_data_r_reg[28] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[28]),
        .Q(\stall_data_r_reg_n_0_[28] ),
        .R(SR));
  FDRE \stall_data_r_reg[29] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[29]),
        .Q(\stall_data_r_reg_n_0_[29] ),
        .R(SR));
  FDRE \stall_data_r_reg[2] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[2]),
        .Q(\stall_data_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \stall_data_r_reg[30] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[30]),
        .Q(\stall_data_r_reg_n_0_[30] ),
        .R(SR));
  FDRE \stall_data_r_reg[31] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[31]),
        .Q(\stall_data_r_reg_n_0_[31] ),
        .R(SR));
  FDRE \stall_data_r_reg[3] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[3]),
        .Q(\stall_data_r_reg_n_0_[3] ),
        .R(SR));
  FDRE \stall_data_r_reg[4] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[4]),
        .Q(\stall_data_r_reg_n_0_[4] ),
        .R(SR));
  FDRE \stall_data_r_reg[5] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[5]),
        .Q(\stall_data_r_reg_n_0_[5] ),
        .R(SR));
  FDRE \stall_data_r_reg[6] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[6]),
        .Q(\stall_data_r_reg_n_0_[6] ),
        .R(SR));
  FDRE \stall_data_r_reg[7] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[7]),
        .Q(\stall_data_r_reg_n_0_[7] ),
        .R(SR));
  FDRE \stall_data_r_reg[8] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[8]),
        .Q(\stall_data_r_reg_n_0_[8] ),
        .R(SR));
  FDRE \stall_data_r_reg[9] 
       (.C(clk),
        .CE(\stall_data_r_reg[0]_0 ),
        .D(stall_data_r[9]),
        .Q(\stall_data_r_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFF44044404)) 
    stall_data_valid_r_i_2
       (.I0(\stall_strb_r[3]_i_2_n_0 ),
        .I1(out[0]),
        .I2(\stall_strb_r[3]_i_3_n_0 ),
        .I3(\burst_cnt_r[7]_i_4_n_0 ),
        .I4(stall_data_valid_r_i_3_n_0),
        .I5(out[1]),
        .O(stall_data_valid_r_reg_0));
  LUT6 #(
    .INIT(64'h3FAFFFFF3FAF0000)) 
    stall_data_valid_r_i_3
       (.I0(\s_axi_rdata_r[31]_i_5_n_0 ),
        .I1(s_axi_wready_r_reg_0),
        .I2(s_axi_rvalid),
        .I3(s_axi_rready),
        .I4(out[0]),
        .I5(\aaddr_r[16]_i_4_n_0 ),
        .O(stall_data_valid_r_i_3_n_0));
  FDRE stall_data_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_rvalid_r_reg_1),
        .Q(s_axi_wready_r_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \stall_strb_r[3]_i_1 
       (.I0(\stall_strb_r[3]_i_2_n_0 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_wvalid),
        .I4(s_axi_wready),
        .I5(out[0]),
        .O(stall_strb_r));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \stall_strb_r[3]_i_2 
       (.I0(s_axi_wready_r_reg_0),
        .I1(RAM_ARR_reg),
        .I2(\stall_strb_r[3]_i_3_n_0 ),
        .O(\stall_strb_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h035F0350)) 
    \stall_strb_r[3]_i_3 
       (.I0(onchip_mem_data_b_aready_out_wire),
        .I1(onchip_mem_INSTR_b_aready_out_wire),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(ctrl_rvalid),
        .O(\stall_strb_r[3]_i_3_n_0 ));
  FDRE \stall_strb_r_reg[0] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(s_axi_wstrb[0]),
        .Q(\stall_strb_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \stall_strb_r_reg[1] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(s_axi_wstrb[1]),
        .Q(\stall_strb_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \stall_strb_r_reg[2] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(s_axi_wstrb[2]),
        .Q(\stall_strb_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \stall_strb_r_reg[3] 
       (.C(clk),
        .CE(stall_strb_r),
        .D(s_axi_wstrb[3]),
        .Q(\stall_strb_r_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[0]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[0]),
        .O(\transaction_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[10]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[10]),
        .O(\transaction_r[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \transaction_r[11]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid),
        .I4(out[0]),
        .O(transaction_r));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[11]_i_2 
       (.I0(s_axi_awid[11]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[11]),
        .O(\transaction_r[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[1]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[1]),
        .O(\transaction_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[2]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[2]),
        .O(\transaction_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[3]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[3]),
        .O(\transaction_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[4]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[4]),
        .O(\transaction_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[5]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[5]),
        .O(\transaction_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[6]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[6]),
        .O(\transaction_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[7]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[7]),
        .O(\transaction_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[8]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[8]),
        .O(\transaction_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \transaction_r[9]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arid[9]),
        .O(\transaction_r[9]_i_1_n_0 ));
  FDRE \transaction_r_reg[0] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[0]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[0] ),
        .R(SR));
  FDRE \transaction_r_reg[10] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[10]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[10] ),
        .R(SR));
  FDRE \transaction_r_reg[11] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[11]_i_2_n_0 ),
        .Q(\transaction_r_reg_n_0_[11] ),
        .R(SR));
  FDRE \transaction_r_reg[1] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[1]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[1] ),
        .R(SR));
  FDRE \transaction_r_reg[2] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[2]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[2] ),
        .R(SR));
  FDRE \transaction_r_reg[3] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[3]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[3] ),
        .R(SR));
  FDRE \transaction_r_reg[4] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[4]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[4] ),
        .R(SR));
  FDRE \transaction_r_reg[5] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[5]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[5] ),
        .R(SR));
  FDRE \transaction_r_reg[6] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[6]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[6] ),
        .R(SR));
  FDRE \transaction_r_reg[7] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[7]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[7] ),
        .R(SR));
  FDRE \transaction_r_reg[8] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[8]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[8] ),
        .R(SR));
  FDRE \transaction_r_reg[9] 
       (.C(clk),
        .CE(transaction_r),
        .D(\transaction_r[9]_i_1_n_0 ),
        .Q(\transaction_r_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000008)) 
    tta_continue_i_1
       (.I0(\dout_reg[31] [1]),
        .I1(\dout[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(RAM_ARR_reg_0),
        .I4(\dout_reg[0]_1 ),
        .O(tta_continue_reg));
  LUT5 #(
    .INIT(32'h00000008)) 
    tta_forcebreak_i_1
       (.I0(\dout_reg[31] [2]),
        .I1(\dout[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(RAM_ARR_reg_0),
        .I4(\dout_reg[0]_1 ),
        .O(tta_forcebreak_reg));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \wrap_mask_r[0]_i_1 
       (.I0(\wrap_mask_r[0]_i_2_n_0 ),
        .I1(\wrap_mask_r[8]_i_2_n_0 ),
        .I2(s_axi_awvalid),
        .I3(\wrap_mask_r[0]_i_3_n_0 ),
        .I4(s_axi_awsize[2]),
        .I5(\wrap_mask_r[11]_i_5_n_0 ),
        .O(\wrap_mask_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrap_mask_r[0]_i_2 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arsize[1]),
        .O(\wrap_mask_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[0]_i_3 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[1]),
        .I5(s_axi_awlen[0]),
        .O(\wrap_mask_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEAAEAAAAAAAEAAA)) 
    \wrap_mask_r[10]_i_1 
       (.I0(\wrap_mask_r[10]_i_2_n_0 ),
        .I1(s_axi_awvalid),
        .I2(\wrap_mask_r[10]_i_3_n_0 ),
        .I3(s_axi_awsize[2]),
        .I4(\wrap_mask_r[10]_i_4_n_0 ),
        .I5(\wrap_mask_r[10]_i_5_n_0 ),
        .O(\wrap_mask_r[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EA002A00)) 
    \wrap_mask_r[10]_i_2 
       (.I0(\wrap_mask_r[10]_i_6_n_0 ),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arsize[2]),
        .I4(\wrap_mask_r[2]_i_5_n_0 ),
        .I5(s_axi_awvalid),
        .O(\wrap_mask_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[10]_i_3 
       (.I0(s_axi_awlen[5]),
        .I1(s_axi_awlen[4]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[7]),
        .I5(s_axi_awlen[6]),
        .O(\wrap_mask_r[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wrap_mask_r[10]_i_4 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .O(\wrap_mask_r[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[10]_i_5 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awlen[0]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[3]),
        .I5(s_axi_awlen[2]),
        .O(\wrap_mask_r[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[10]_i_6 
       (.I0(s_axi_arlen[5]),
        .I1(s_axi_arlen[4]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[7]),
        .I5(s_axi_arlen[6]),
        .O(\wrap_mask_r[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \wrap_mask_r[11]_i_1 
       (.I0(\wrap_mask_r[11]_i_2_n_0 ),
        .I1(\wrap_mask_r[11]_i_3_n_0 ),
        .I2(\wrap_mask_r[11]_i_4_n_0 ),
        .I3(\wrap_mask_r[13]_i_3_n_0 ),
        .I4(\wrap_mask_r[11]_i_5_n_0 ),
        .I5(\wrap_mask_r[11]_i_6_n_0 ),
        .O(\wrap_mask_r[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrap_mask_r[11]_i_2 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[0]),
        .O(\wrap_mask_r[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrap_mask_r[11]_i_3 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arsize[2]),
        .O(\wrap_mask_r[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[11]_i_4 
       (.I0(s_axi_arlen[4]),
        .I1(s_axi_arlen[5]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[6]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[7]),
        .O(\wrap_mask_r[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wrap_mask_r[11]_i_5 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .O(\wrap_mask_r[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[11]_i_6 
       (.I0(s_axi_awlen[4]),
        .I1(s_axi_awlen[5]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[6]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[7]),
        .O(\wrap_mask_r[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \wrap_mask_r[12]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[2]),
        .I3(\wrap_mask_r[12]_i_2_n_0 ),
        .I4(\wrap_mask_r[12]_i_3_n_0 ),
        .I5(\wrap_mask_r[12]_i_4_n_0 ),
        .O(\wrap_mask_r[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \wrap_mask_r[12]_i_2 
       (.I0(\wrap_mask_r[12]_i_5_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arsize[1]),
        .I4(\wrap_mask_r[12]_i_6_n_0 ),
        .O(\wrap_mask_r[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wrap_mask_r[12]_i_3 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awvalid),
        .I2(s_axi_awsize[1]),
        .O(\wrap_mask_r[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \wrap_mask_r[12]_i_4 
       (.I0(\wrap_mask_r[12]_i_7_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[1]),
        .I4(\wrap_mask_r[0]_i_3_n_0 ),
        .O(\wrap_mask_r[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[12]_i_5 
       (.I0(s_axi_arlen[7]),
        .I1(s_axi_arlen[6]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[5]),
        .I5(s_axi_arlen[4]),
        .O(\wrap_mask_r[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[12]_i_6 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arlen[2]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[1]),
        .I5(s_axi_arlen[0]),
        .O(\wrap_mask_r[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[12]_i_7 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[5]),
        .I5(s_axi_awlen[4]),
        .O(\wrap_mask_r[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000005400000000)) 
    \wrap_mask_r[13]_i_1 
       (.I0(out[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(out[1]),
        .I4(out[2]),
        .I5(rstx),
        .O(\wrap_mask_r[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \wrap_mask_r[13]_i_2 
       (.I0(s_axi_awsize[0]),
        .I1(s_axi_awsize[1]),
        .I2(\wrap_mask_r[13]_i_3_n_0 ),
        .I3(\wrap_mask_r[13]_i_4_n_0 ),
        .I4(\wrap_mask_r[13]_i_5_n_0 ),
        .I5(\wrap_mask_r[13]_i_6_n_0 ),
        .O(\wrap_mask_r[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrap_mask_r[13]_i_3 
       (.I0(s_axi_awvalid),
        .I1(s_axi_awsize[2]),
        .O(\wrap_mask_r[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[13]_i_4 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awlen[7]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[5]),
        .O(\wrap_mask_r[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \wrap_mask_r[13]_i_5 
       (.I0(s_axi_arsize[2]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_awvalid),
        .O(\wrap_mask_r[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[13]_i_6 
       (.I0(s_axi_arlen[6]),
        .I1(s_axi_arlen[7]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[4]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[5]),
        .O(\wrap_mask_r[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \wrap_mask_r[1]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awvalid),
        .I2(\wrap_mask_r[1]_i_2_n_0 ),
        .I3(s_axi_awsize[1]),
        .I4(\wrap_mask_r[1]_i_3_n_0 ),
        .I5(\wrap_mask_r[1]_i_4_n_0 ),
        .O(\wrap_mask_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_mask_r[1]_i_2 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awlen[1]),
        .O(\wrap_mask_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wrap_mask_r[1]_i_3 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[2]),
        .O(\wrap_mask_r[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \wrap_mask_r[1]_i_4 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arsize[0]),
        .I2(s_axi_arlen[1]),
        .O(\wrap_mask_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \wrap_mask_r[2]_i_1 
       (.I0(\wrap_mask_r[10]_i_4_n_0 ),
        .I1(\wrap_mask_r[2]_i_2_n_0 ),
        .I2(\wrap_mask_r[10]_i_5_n_0 ),
        .I3(\wrap_mask_r[2]_i_3_n_0 ),
        .I4(\wrap_mask_r[2]_i_4_n_0 ),
        .I5(\wrap_mask_r[2]_i_5_n_0 ),
        .O(\wrap_mask_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrap_mask_r[2]_i_2 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awvalid),
        .O(\wrap_mask_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wrap_mask_r[2]_i_3 
       (.I0(s_axi_arsize[1]),
        .I1(s_axi_arsize[0]),
        .O(\wrap_mask_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wrap_mask_r[2]_i_4 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arsize[2]),
        .O(\wrap_mask_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \wrap_mask_r[2]_i_5 
       (.I0(s_axi_arlen[1]),
        .I1(s_axi_arlen[0]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arlen[3]),
        .I5(s_axi_arlen[2]),
        .O(\wrap_mask_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h0F440044)) 
    \wrap_mask_r[3]_i_1 
       (.I0(s_axi_arsize[2]),
        .I1(\wrap_mask_r[3]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awvalid),
        .I4(\wrap_mask_r[3]_i_3_n_0 ),
        .O(\wrap_mask_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[3]_i_2 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[2]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[3]),
        .O(\wrap_mask_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[3]_i_3 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awlen[1]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[2]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[3]),
        .O(\wrap_mask_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02AAFFFF02AA0000)) 
    \wrap_mask_r[4]_i_1 
       (.I0(\wrap_mask_r[12]_i_4_n_0 ),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[2]),
        .I4(s_axi_awvalid),
        .I5(\wrap_mask_r[4]_i_2_n_0 ),
        .O(\wrap_mask_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h000AAAAC)) 
    \wrap_mask_r[4]_i_2 
       (.I0(\wrap_mask_r[12]_i_6_n_0 ),
        .I1(\wrap_mask_r[12]_i_5_n_0 ),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arsize[2]),
        .O(\wrap_mask_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AACFFFF0AAC0000)) 
    \wrap_mask_r[5]_i_1 
       (.I0(\wrap_mask_r[5]_i_2_n_0 ),
        .I1(\wrap_mask_r[13]_i_4_n_0 ),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[2]),
        .I4(s_axi_awvalid),
        .I5(\wrap_mask_r[5]_i_3_n_0 ),
        .O(\wrap_mask_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[5]_i_2 
       (.I0(s_axi_awlen[2]),
        .I1(s_axi_awlen[3]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[1]),
        .O(\wrap_mask_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0AAC)) 
    \wrap_mask_r[5]_i_3 
       (.I0(\wrap_mask_r[9]_i_4_n_0 ),
        .I1(\wrap_mask_r[13]_i_6_n_0 ),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arsize[2]),
        .O(\wrap_mask_r[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0AACACAC)) 
    \wrap_mask_r[6]_i_2 
       (.I0(\wrap_mask_r[2]_i_5_n_0 ),
        .I1(\wrap_mask_r[10]_i_6_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(s_axi_arsize[0]),
        .I4(s_axi_arsize[1]),
        .O(\wrap_mask_r[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0CCACCAA)) 
    \wrap_mask_r[6]_i_3 
       (.I0(\wrap_mask_r[10]_i_3_n_0 ),
        .I1(\wrap_mask_r[10]_i_5_n_0 ),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[2]),
        .I4(s_axi_awsize[0]),
        .O(\wrap_mask_r[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCACACAC0)) 
    \wrap_mask_r[7]_i_2 
       (.I0(\wrap_mask_r[11]_i_4_n_0 ),
        .I1(\wrap_mask_r[3]_i_2_n_0 ),
        .I2(s_axi_arsize[2]),
        .I3(s_axi_arsize[1]),
        .I4(s_axi_arsize[0]),
        .O(\wrap_mask_r[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCACACAC0)) 
    \wrap_mask_r[7]_i_3 
       (.I0(\wrap_mask_r[11]_i_6_n_0 ),
        .I1(\wrap_mask_r[3]_i_3_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awsize[1]),
        .I4(s_axi_awsize[0]),
        .O(\wrap_mask_r[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    \wrap_mask_r[8]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arsize[1]),
        .I2(s_axi_arsize[2]),
        .I3(\wrap_mask_r[8]_i_2_n_0 ),
        .I4(\wrap_mask_r[8]_i_3_n_0 ),
        .O(\wrap_mask_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hBBBE8882)) 
    \wrap_mask_r[8]_i_2 
       (.I0(\wrap_mask_r[12]_i_6_n_0 ),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arsize[0]),
        .I3(s_axi_arsize[1]),
        .I4(\wrap_mask_r[12]_i_5_n_0 ),
        .O(\wrap_mask_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888CC0C088800000)) 
    \wrap_mask_r[8]_i_3 
       (.I0(\wrap_mask_r[0]_i_3_n_0 ),
        .I1(s_axi_awvalid),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awsize[2]),
        .I5(\wrap_mask_r[12]_i_7_n_0 ),
        .O(\wrap_mask_r[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wrap_mask_r[9]_i_1 
       (.I0(\wrap_mask_r[9]_i_2_n_0 ),
        .I1(\wrap_mask_r[9]_i_3_n_0 ),
        .O(\wrap_mask_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3300202030300000)) 
    \wrap_mask_r[9]_i_2 
       (.I0(s_axi_arsize[0]),
        .I1(s_axi_awvalid),
        .I2(\wrap_mask_r[13]_i_6_n_0 ),
        .I3(\wrap_mask_r[9]_i_4_n_0 ),
        .I4(s_axi_arsize[2]),
        .I5(s_axi_arsize[1]),
        .O(\wrap_mask_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE828E02000000000)) 
    \wrap_mask_r[9]_i_3 
       (.I0(\wrap_mask_r[13]_i_4_n_0 ),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .I3(\wrap_mask_r[5]_i_2_n_0 ),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awvalid),
        .O(\wrap_mask_r[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wrap_mask_r[9]_i_4 
       (.I0(s_axi_arlen[2]),
        .I1(s_axi_arlen[3]),
        .I2(s_axi_arsize[1]),
        .I3(s_axi_arlen[0]),
        .I4(s_axi_arsize[0]),
        .I5(s_axi_arlen[1]),
        .O(\wrap_mask_r[9]_i_4_n_0 ));
  FDRE \wrap_mask_r_reg[0] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[0]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[10] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[10]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[11] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[11]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[12] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[12]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[13] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[13]_i_2_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[1] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[1]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[2] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[2]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[3] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[3]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[4] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[4]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[5] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[5]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[6] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r_reg[6]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[6] ),
        .R(1'b0));
  MUXF7 \wrap_mask_r_reg[6]_i_1 
       (.I0(\wrap_mask_r[6]_i_2_n_0 ),
        .I1(\wrap_mask_r[6]_i_3_n_0 ),
        .O(\wrap_mask_r_reg[6]_i_1_n_0 ),
        .S(s_axi_awvalid));
  FDRE \wrap_mask_r_reg[7] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r_reg[7]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[7] ),
        .R(1'b0));
  MUXF7 \wrap_mask_r_reg[7]_i_1 
       (.I0(\wrap_mask_r[7]_i_2_n_0 ),
        .I1(\wrap_mask_r[7]_i_3_n_0 ),
        .O(\wrap_mask_r_reg[7]_i_1_n_0 ),
        .S(s_axi_awvalid));
  FDRE \wrap_mask_r_reg[8] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[8]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wrap_mask_r_reg[9] 
       (.C(clk),
        .CE(\wrap_mask_r[13]_i_1_n_0 ),
        .D(\wrap_mask_r[9]_i_1_n_0 ),
        .Q(\wrap_mask_r_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "tta_core" *) 
module toplevel_tta_core_toplevel_0_0_tta_core
   (mem_en_lock_r,
    inst_decoder_fu_arith_in2_load_wire,
    inst_decoder_fu_logic_in2_load_wire,
    inst_decoder_fu_shifter_in2_load_wire,
    core_fu_lsu_awren_out_wire,
    core_db_cyclecnt_wire,
    core_db_lockcnt_wire,
    ADDRARDADDR,
    \fetch_block_registered_generate.fetch_block.reset_lock_reg ,
    reset_lock,
    inst_decoder_pc_opcode_wire,
    decode_fill_lock_reg,
    locked,
    inst_decoder_rf_bool_wr_opc_wire,
    inst_decoder_rf_bool_rd_opc_wire,
    Q,
    fu_logic_in2_load_reg_reg,
    fu_shifter_in2_load_reg_reg,
    \rf_RF_rd_opc_reg_reg[0] ,
    core_db_bustraces_wire,
    \o1temp_reg[13] ,
    \o1temp_reg[12] ,
    \o1temp_reg[31] ,
    \o1temp_reg[30] ,
    \o1temp_reg[29] ,
    \o1temp_reg[26] ,
    \o1temp_reg[24] ,
    \o1temp_reg[23] ,
    \o1temp_reg[22] ,
    \o1temp_reg[21] ,
    \o1temp_reg[20] ,
    \o1temp_reg[18] ,
    \o1temp_reg[17] ,
    \o1temp_reg[16] ,
    \o1temp_reg[15] ,
    \o1temp_reg[14] ,
    D,
    \pc_update_generate_0.pc_prev_reg_reg[13] ,
    S,
    lockrq_bpcc_reg,
    lockrq_bpcc_reg_0,
    a_enable,
    core_fu_lsu_avalid_out_wire,
    core_fu_lsu_rready_out_wire,
    RAM_ARR_reg,
    core_fu_lsu_astrb_out_wire,
    RAM_ARR_reg_0,
    mem_en_lock_r0,
    clk,
    \fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ,
    p_1_in,
    rstx_0,
    p_0_in,
    lockcnt_r,
    \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0] ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ,
    decode_fill_lock_reg_reg,
    post_decode_merged_glock_r_reg,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ,
    rstx,
    tta_reset,
    \dout_reg[13] ,
    tta_reset_reg,
    \stepn_target_reg[29] ,
    onchip_mem_data_a_aready_out_wire,
    E,
    \a_rdata_r_reg[41] ,
    rready_r_reg,
    \a_rdata_r_reg[31] ,
    fu_arith_in2_load_reg_reg,
    fu_shifter_in2_load_reg_reg_0,
    fu_logic_in2_load_reg_reg_0);
  output mem_en_lock_r;
  output inst_decoder_fu_arith_in2_load_wire;
  output inst_decoder_fu_logic_in2_load_wire;
  output inst_decoder_fu_shifter_in2_load_wire;
  output core_fu_lsu_awren_out_wire;
  output [63:0]core_db_cyclecnt_wire;
  output [63:0]core_db_lockcnt_wire;
  output [13:0]ADDRARDADDR;
  output \fetch_block_registered_generate.fetch_block.reset_lock_reg ;
  output reset_lock;
  output inst_decoder_pc_opcode_wire;
  output decode_fill_lock_reg;
  output locked;
  output inst_decoder_rf_bool_wr_opc_wire;
  output inst_decoder_rf_bool_rd_opc_wire;
  output [4:0]Q;
  output fu_logic_in2_load_reg_reg;
  output fu_shifter_in2_load_reg_reg;
  output \rf_RF_rd_opc_reg_reg[0] ;
  output [15:0]core_db_bustraces_wire;
  output \o1temp_reg[13] ;
  output \o1temp_reg[12] ;
  output \o1temp_reg[31] ;
  output \o1temp_reg[30] ;
  output \o1temp_reg[29] ;
  output \o1temp_reg[26] ;
  output \o1temp_reg[24] ;
  output \o1temp_reg[23] ;
  output \o1temp_reg[22] ;
  output \o1temp_reg[21] ;
  output \o1temp_reg[20] ;
  output \o1temp_reg[18] ;
  output \o1temp_reg[17] ;
  output \o1temp_reg[16] ;
  output \o1temp_reg[15] ;
  output \o1temp_reg[14] ;
  output [13:0]D;
  output [13:0]\pc_update_generate_0.pc_prev_reg_reg[13] ;
  output [3:0]S;
  output [3:0]lockrq_bpcc_reg;
  output [1:0]lockrq_bpcc_reg_0;
  output a_enable;
  output core_fu_lsu_avalid_out_wire;
  output core_fu_lsu_rready_out_wire;
  output [9:0]RAM_ARR_reg;
  output [3:0]core_fu_lsu_astrb_out_wire;
  output [31:0]RAM_ARR_reg_0;
  input mem_en_lock_r0;
  input clk;
  input \fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ;
  input p_1_in;
  input rstx_0;
  input p_0_in;
  input lockcnt_r;
  input \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0] ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ;
  input decode_fill_lock_reg_reg;
  input post_decode_merged_glock_r_reg;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ;
  input rstx;
  input tta_reset;
  input [13:0]\dout_reg[13] ;
  input tta_reset_reg;
  input [29:0]\stepn_target_reg[29] ;
  input onchip_mem_data_a_aready_out_wire;
  input [0:0]E;
  input [41:0]\a_rdata_r_reg[41] ;
  input [0:0]rready_r_reg;
  input [31:0]\a_rdata_r_reg[31] ;
  input [0:0]fu_arith_in2_load_reg_reg;
  input [0:0]fu_shifter_in2_load_reg_reg_0;
  input [0:0]fu_logic_in2_load_reg_reg_0;

  wire [13:0]ADDRARDADDR;
  wire [13:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [9:0]RAM_ARR_reg;
  wire [31:0]RAM_ARR_reg_0;
  wire [3:0]S;
  wire a_enable;
  wire [31:0]\a_rdata_r_reg[31] ;
  wire [41:0]\a_rdata_r_reg[41] ;
  wire clk;
  wire [15:0]core_db_bustraces_wire;
  wire [63:0]core_db_cyclecnt_wire;
  wire [63:0]core_db_lockcnt_wire;
  wire [3:0]core_fu_lsu_astrb_out_wire;
  wire core_fu_lsu_avalid_out_wire;
  wire core_fu_lsu_awren_out_wire;
  wire core_fu_lsu_rready_out_wire;
  wire decode_fill_lock_reg;
  wire decode_fill_lock_reg_reg;
  wire [13:0]\dout_reg[13] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ;
  wire \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0] ;
  wire \fetch_block_registered_generate.fetch_block.reset_lock_reg ;
  wire \fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ;
  wire fu_arith_in2_load_reg0;
  wire [0:0]fu_arith_in2_load_reg_reg;
  wire fu_arith_n_0;
  wire fu_arith_n_10;
  wire fu_arith_n_11;
  wire fu_arith_n_12;
  wire fu_arith_n_13;
  wire fu_arith_n_14;
  wire fu_arith_n_15;
  wire fu_arith_n_16;
  wire fu_arith_n_17;
  wire fu_arith_n_18;
  wire fu_arith_n_19;
  wire fu_arith_n_2;
  wire fu_arith_n_20;
  wire fu_arith_n_21;
  wire fu_arith_n_22;
  wire fu_arith_n_23;
  wire fu_arith_n_24;
  wire fu_arith_n_25;
  wire fu_arith_n_26;
  wire fu_arith_n_27;
  wire fu_arith_n_28;
  wire fu_arith_n_29;
  wire fu_arith_n_3;
  wire fu_arith_n_30;
  wire fu_arith_n_31;
  wire fu_arith_n_32;
  wire fu_arith_n_33;
  wire fu_arith_n_34;
  wire fu_arith_n_35;
  wire fu_arith_n_36;
  wire fu_arith_n_37;
  wire fu_arith_n_38;
  wire fu_arith_n_39;
  wire fu_arith_n_4;
  wire fu_arith_n_40;
  wire fu_arith_n_41;
  wire fu_arith_n_42;
  wire fu_arith_n_43;
  wire fu_arith_n_44;
  wire fu_arith_n_45;
  wire fu_arith_n_46;
  wire fu_arith_n_47;
  wire fu_arith_n_48;
  wire fu_arith_n_49;
  wire fu_arith_n_5;
  wire fu_arith_n_50;
  wire fu_arith_n_51;
  wire fu_arith_n_52;
  wire fu_arith_n_53;
  wire fu_arith_n_54;
  wire fu_arith_n_55;
  wire fu_arith_n_56;
  wire fu_arith_n_57;
  wire fu_arith_n_58;
  wire fu_arith_n_59;
  wire fu_arith_n_6;
  wire fu_arith_n_60;
  wire fu_arith_n_61;
  wire fu_arith_n_62;
  wire fu_arith_n_63;
  wire fu_arith_n_64;
  wire fu_arith_n_65;
  wire fu_arith_n_66;
  wire fu_arith_n_67;
  wire fu_arith_n_68;
  wire fu_arith_n_7;
  wire fu_arith_n_8;
  wire fu_arith_n_9;
  wire fu_arith_opc_reg0;
  wire fu_gcu_ra_load_reg0;
  wire fu_logic_in2_load_reg0;
  wire fu_logic_in2_load_reg_reg;
  wire [0:0]fu_logic_in2_load_reg_reg_0;
  wire fu_logic_n_0;
  wire fu_logic_n_1;
  wire fu_logic_n_10;
  wire fu_logic_n_11;
  wire fu_logic_n_12;
  wire fu_logic_n_13;
  wire fu_logic_n_14;
  wire fu_logic_n_15;
  wire fu_logic_n_16;
  wire fu_logic_n_17;
  wire fu_logic_n_18;
  wire fu_logic_n_19;
  wire fu_logic_n_2;
  wire fu_logic_n_20;
  wire fu_logic_n_21;
  wire fu_logic_n_22;
  wire fu_logic_n_23;
  wire fu_logic_n_24;
  wire fu_logic_n_25;
  wire fu_logic_n_26;
  wire fu_logic_n_27;
  wire fu_logic_n_28;
  wire fu_logic_n_29;
  wire fu_logic_n_3;
  wire fu_logic_n_30;
  wire fu_logic_n_31;
  wire fu_logic_n_32;
  wire fu_logic_n_33;
  wire fu_logic_n_34;
  wire fu_logic_n_35;
  wire fu_logic_n_36;
  wire fu_logic_n_37;
  wire fu_logic_n_38;
  wire fu_logic_n_39;
  wire fu_logic_n_4;
  wire fu_logic_n_40;
  wire fu_logic_n_41;
  wire fu_logic_n_42;
  wire fu_logic_n_43;
  wire fu_logic_n_44;
  wire fu_logic_n_45;
  wire fu_logic_n_46;
  wire fu_logic_n_47;
  wire fu_logic_n_48;
  wire fu_logic_n_49;
  wire fu_logic_n_5;
  wire fu_logic_n_50;
  wire fu_logic_n_51;
  wire fu_logic_n_52;
  wire fu_logic_n_53;
  wire fu_logic_n_54;
  wire fu_logic_n_55;
  wire fu_logic_n_56;
  wire fu_logic_n_57;
  wire fu_logic_n_58;
  wire fu_logic_n_59;
  wire fu_logic_n_6;
  wire fu_logic_n_60;
  wire fu_logic_n_61;
  wire fu_logic_n_62;
  wire fu_logic_n_63;
  wire fu_logic_n_7;
  wire fu_logic_n_8;
  wire fu_logic_n_9;
  wire fu_logic_opc_reg0;
  wire fu_lsu_in2_load_reg0;
  wire fu_lsu_n_10;
  wire fu_lsu_n_11;
  wire fu_lsu_n_12;
  wire fu_lsu_n_13;
  wire fu_lsu_n_14;
  wire fu_lsu_n_15;
  wire fu_lsu_n_16;
  wire fu_lsu_n_17;
  wire fu_lsu_n_18;
  wire fu_lsu_n_19;
  wire fu_lsu_n_20;
  wire fu_lsu_n_21;
  wire fu_lsu_n_22;
  wire fu_lsu_n_23;
  wire fu_lsu_n_24;
  wire fu_lsu_n_25;
  wire fu_lsu_n_26;
  wire fu_lsu_n_27;
  wire fu_lsu_n_28;
  wire fu_lsu_n_29;
  wire fu_lsu_n_30;
  wire fu_lsu_n_31;
  wire fu_lsu_n_32;
  wire fu_lsu_n_33;
  wire fu_lsu_n_34;
  wire fu_lsu_n_35;
  wire fu_lsu_n_36;
  wire fu_lsu_n_37;
  wire fu_lsu_n_38;
  wire fu_lsu_n_39;
  wire fu_lsu_n_40;
  wire fu_lsu_n_41;
  wire fu_lsu_n_42;
  wire fu_lsu_n_6;
  wire fu_lsu_n_7;
  wire fu_lsu_n_8;
  wire fu_lsu_n_9;
  wire fu_shifter_in2_load_reg0;
  wire fu_shifter_in2_load_reg_reg;
  wire [0:0]fu_shifter_in2_load_reg_reg_0;
  wire fu_shifter_n_0;
  wire fu_shifter_n_1;
  wire fu_shifter_n_10;
  wire fu_shifter_n_11;
  wire fu_shifter_n_12;
  wire fu_shifter_n_13;
  wire fu_shifter_n_14;
  wire fu_shifter_n_15;
  wire fu_shifter_n_16;
  wire fu_shifter_n_17;
  wire fu_shifter_n_18;
  wire fu_shifter_n_19;
  wire fu_shifter_n_2;
  wire fu_shifter_n_20;
  wire fu_shifter_n_21;
  wire fu_shifter_n_22;
  wire fu_shifter_n_23;
  wire fu_shifter_n_24;
  wire fu_shifter_n_25;
  wire fu_shifter_n_26;
  wire fu_shifter_n_27;
  wire fu_shifter_n_28;
  wire fu_shifter_n_29;
  wire fu_shifter_n_3;
  wire fu_shifter_n_30;
  wire fu_shifter_n_31;
  wire fu_shifter_n_32;
  wire fu_shifter_n_33;
  wire fu_shifter_n_34;
  wire fu_shifter_n_35;
  wire fu_shifter_n_36;
  wire fu_shifter_n_37;
  wire fu_shifter_n_38;
  wire fu_shifter_n_39;
  wire fu_shifter_n_4;
  wire fu_shifter_n_40;
  wire fu_shifter_n_41;
  wire fu_shifter_n_42;
  wire fu_shifter_n_43;
  wire fu_shifter_n_44;
  wire fu_shifter_n_45;
  wire fu_shifter_n_46;
  wire fu_shifter_n_47;
  wire fu_shifter_n_48;
  wire fu_shifter_n_49;
  wire fu_shifter_n_5;
  wire fu_shifter_n_50;
  wire fu_shifter_n_51;
  wire fu_shifter_n_52;
  wire fu_shifter_n_53;
  wire fu_shifter_n_54;
  wire fu_shifter_n_55;
  wire fu_shifter_n_56;
  wire fu_shifter_n_57;
  wire fu_shifter_n_58;
  wire fu_shifter_n_59;
  wire fu_shifter_n_6;
  wire fu_shifter_n_60;
  wire fu_shifter_n_61;
  wire fu_shifter_n_62;
  wire fu_shifter_n_63;
  wire fu_shifter_n_64;
  wire fu_shifter_n_65;
  wire fu_shifter_n_66;
  wire fu_shifter_n_67;
  wire fu_shifter_n_68;
  wire fu_shifter_n_69;
  wire fu_shifter_n_7;
  wire fu_shifter_n_8;
  wire fu_shifter_n_9;
  wire fu_shifter_opc_reg0;
  wire [2:0]inst_decoder_B1_src_sel_wire;
  wire inst_decoder_fu_arith_in2_load_wire;
  wire [2:0]inst_decoder_fu_arith_opc_wire;
  wire inst_decoder_fu_logic_in2_load_wire;
  wire [1:0]inst_decoder_fu_logic_opc_wire;
  wire [2:0]inst_decoder_fu_lsu_opc_wire;
  wire inst_decoder_fu_shifter_in2_load_wire;
  wire [1:0]inst_decoder_fu_shifter_opc_wire;
  wire inst_decoder_n_120;
  wire inst_decoder_n_121;
  wire inst_decoder_n_122;
  wire inst_decoder_n_123;
  wire inst_decoder_n_124;
  wire inst_decoder_n_125;
  wire inst_decoder_n_126;
  wire inst_decoder_n_127;
  wire inst_decoder_n_128;
  wire inst_decoder_n_129;
  wire inst_decoder_n_130;
  wire inst_decoder_n_131;
  wire inst_decoder_n_132;
  wire inst_decoder_n_133;
  wire inst_decoder_n_134;
  wire inst_decoder_n_135;
  wire inst_decoder_n_136;
  wire inst_decoder_n_137;
  wire inst_decoder_n_138;
  wire inst_decoder_n_139;
  wire inst_decoder_n_140;
  wire inst_decoder_n_141;
  wire inst_decoder_n_142;
  wire inst_decoder_n_143;
  wire inst_decoder_n_144;
  wire inst_decoder_n_145;
  wire inst_decoder_n_146;
  wire inst_decoder_n_147;
  wire inst_decoder_n_148;
  wire inst_decoder_n_149;
  wire inst_decoder_n_150;
  wire inst_decoder_n_151;
  wire inst_decoder_n_198;
  wire inst_decoder_n_199;
  wire inst_decoder_n_200;
  wire inst_decoder_n_201;
  wire inst_decoder_n_202;
  wire inst_decoder_n_203;
  wire inst_decoder_n_204;
  wire inst_decoder_n_205;
  wire inst_decoder_n_206;
  wire inst_decoder_n_207;
  wire inst_decoder_n_208;
  wire inst_decoder_n_209;
  wire inst_decoder_n_210;
  wire inst_decoder_n_211;
  wire inst_decoder_n_213;
  wire inst_decoder_n_217;
  wire inst_decoder_n_218;
  wire inst_decoder_n_219;
  wire inst_decoder_n_220;
  wire inst_decoder_n_221;
  wire inst_decoder_n_222;
  wire inst_decoder_n_223;
  wire inst_decoder_n_224;
  wire inst_decoder_n_225;
  wire inst_decoder_n_226;
  wire inst_decoder_n_227;
  wire inst_decoder_n_228;
  wire inst_decoder_n_229;
  wire inst_decoder_n_230;
  wire inst_decoder_n_231;
  wire inst_decoder_n_232;
  wire inst_decoder_n_233;
  wire inst_decoder_n_234;
  wire inst_decoder_n_235;
  wire inst_decoder_n_236;
  wire inst_decoder_n_237;
  wire inst_decoder_n_238;
  wire inst_decoder_n_239;
  wire inst_decoder_n_240;
  wire inst_decoder_n_241;
  wire inst_decoder_n_242;
  wire inst_decoder_n_243;
  wire inst_decoder_n_244;
  wire inst_decoder_n_245;
  wire inst_decoder_n_246;
  wire inst_decoder_n_247;
  wire inst_decoder_n_248;
  wire inst_decoder_n_249;
  wire inst_decoder_n_250;
  wire inst_decoder_n_251;
  wire inst_decoder_n_252;
  wire inst_decoder_n_253;
  wire inst_decoder_n_254;
  wire inst_decoder_n_255;
  wire inst_decoder_n_256;
  wire inst_decoder_n_257;
  wire inst_decoder_n_258;
  wire inst_decoder_n_259;
  wire inst_decoder_n_260;
  wire inst_decoder_n_261;
  wire inst_decoder_n_262;
  wire inst_decoder_n_263;
  wire inst_decoder_n_264;
  wire inst_decoder_n_265;
  wire inst_decoder_n_266;
  wire inst_decoder_n_267;
  wire inst_decoder_n_268;
  wire inst_decoder_n_269;
  wire inst_decoder_n_270;
  wire inst_decoder_n_271;
  wire inst_decoder_n_272;
  wire inst_decoder_n_273;
  wire inst_decoder_n_274;
  wire inst_decoder_n_275;
  wire inst_decoder_n_276;
  wire inst_decoder_n_277;
  wire inst_decoder_n_278;
  wire inst_decoder_n_279;
  wire inst_decoder_n_280;
  wire inst_decoder_n_281;
  wire inst_decoder_n_282;
  wire inst_decoder_n_283;
  wire inst_decoder_n_284;
  wire inst_decoder_n_285;
  wire inst_decoder_n_287;
  wire inst_decoder_n_288;
  wire inst_decoder_n_289;
  wire inst_decoder_n_290;
  wire inst_decoder_n_291;
  wire inst_decoder_n_292;
  wire inst_decoder_n_61;
  wire inst_decoder_n_62;
  wire inst_decoder_n_63;
  wire inst_decoder_n_78;
  wire inst_decoder_n_79;
  wire inst_decoder_n_80;
  wire inst_decoder_n_81;
  wire inst_decoder_n_82;
  wire inst_decoder_n_83;
  wire inst_decoder_n_84;
  wire inst_decoder_n_85;
  wire inst_decoder_n_86;
  wire inst_decoder_n_87;
  wire inst_decoder_pc_opcode_wire;
  wire [2:0]inst_decoder_rf_RF_rd_opc_wire;
  wire inst_decoder_rf_RF_wr_load_wire;
  wire [2:0]inst_decoder_rf_RF_wr_opc_wire;
  wire inst_decoder_rf_bool_rd_opc_wire;
  wire inst_decoder_rf_bool_wr_load_wire;
  wire inst_decoder_rf_bool_wr_opc_wire;
  wire [37:7]inst_fetch_fetchblock_wire;
  wire inst_fetch_n_145;
  wire inst_fetch_n_182;
  wire inst_fetch_n_185;
  wire inst_fetch_n_186;
  wire inst_fetch_n_234;
  wire inst_fetch_n_235;
  wire inst_fetch_n_236;
  wire inst_fetch_n_237;
  wire inst_fetch_n_238;
  wire inst_fetch_n_239;
  wire inst_fetch_n_240;
  wire inst_fetch_n_241;
  wire inst_fetch_n_242;
  wire inst_fetch_n_243;
  wire inst_fetch_n_244;
  wire inst_fetch_n_245;
  wire inst_fetch_n_246;
  wire inst_fetch_n_247;
  wire inst_fetch_n_248;
  wire inst_fetch_n_249;
  wire inst_fetch_n_250;
  wire inst_fetch_n_251;
  wire inst_fetch_n_252;
  wire [13:0]inst_fetch_ra_out_wire;
  wire lockcnt_r;
  wire locked;
  wire [3:0]lockrq_bpcc_reg;
  wire [1:0]lockrq_bpcc_reg_0;
  wire mem_en_lock_r;
  wire mem_en_lock_r0;
  wire [31:0]o1_data_r;
  wire o1reg;
  wire o1reg_0;
  wire \o1temp_reg[12] ;
  wire \o1temp_reg[13] ;
  wire \o1temp_reg[14] ;
  wire \o1temp_reg[15] ;
  wire \o1temp_reg[16] ;
  wire \o1temp_reg[17] ;
  wire \o1temp_reg[18] ;
  wire \o1temp_reg[20] ;
  wire \o1temp_reg[21] ;
  wire \o1temp_reg[22] ;
  wire \o1temp_reg[23] ;
  wire \o1temp_reg[24] ;
  wire \o1temp_reg[26] ;
  wire \o1temp_reg[29] ;
  wire \o1temp_reg[30] ;
  wire \o1temp_reg[31] ;
  wire onchip_mem_data_a_aready_out_wire;
  wire [0:0]opc_reg;
  wire p_0_in;
  wire [31:0]p_0_in_1;
  wire [31:0]p_0_in_2;
  wire p_1_in;
  wire [13:0]p_1_in_3;
  wire [0:0]pc_prev_reg;
  wire [13:0]\pc_update_generate_0.pc_prev_reg_reg[13] ;
  wire \pipeline_r[0][sign_extend]0_out ;
  wire post_decode_merged_glock_r_reg;
  wire [13:1]ra_source;
  wire reset_lock;
  wire return_addr_reg;
  wire [31:0]rf_RF_data_rd_out_wire;
  wire \rf_RF_rd_opc_reg_reg[0] ;
  wire rf_bool_n_0;
  wire rf_bool_n_1;
  wire rf_bool_n_2;
  wire [0:0]rready_r_reg;
  wire rstx;
  wire rstx_0;
  wire simm_B1_reg;
  wire [29:0]\stepn_target_reg[29] ;
  wire t1reg;
  wire tta_reset;
  wire tta_reset_reg;

  toplevel_tta_core_toplevel_0_0_fu_add_eq_gt_gtu_sub_always_1 fu_arith
       (.\B1_src_sel_reg_reg[0] (inst_decoder_n_287),
        .D(p_0_in_2),
        .E(t1reg),
        .Q(opc_reg),
        .\aaddr_r_reg[1] (fu_arith_n_22),
        .\aaddr_r_reg[2] (fu_arith_n_23),
        .\aaddr_r_reg[6] (fu_arith_n_30),
        .\aaddr_r_reg[7] (fu_arith_n_31),
        .\aaddr_r_reg[8] (fu_arith_n_32),
        .\aaddr_r_reg[9] (fu_arith_n_33),
        .\adata_r_reg[19] (fu_arith_n_3),
        .clk(clk),
        .fu_arith_in2_load_reg_reg(fu_arith_in2_load_reg_reg),
        .\fu_arith_opc_reg_reg[2] (inst_decoder_fu_arith_opc_wire),
        .inst_decoder_B1_src_sel_wire(inst_decoder_B1_src_sel_wire[1:0]),
        .\o1_data_r_reg[18] (fu_arith_n_2),
        .\o1_data_r_reg[20] (fu_arith_n_4),
        .\o1_data_r_reg[21] (fu_arith_n_5),
        .\o1_data_r_reg[22] (fu_arith_n_6),
        .\o1_data_r_reg[2] (fu_arith_n_21),
        .\o1_data_r_reg[5] (fu_arith_n_25),
        .\o1_data_r_reg[6] (fu_arith_n_27),
        .\o1_data_r_reg[7] (fu_arith_n_29),
        .\o1reg_reg[25]_0 (fu_arith_n_9),
        .\o1reg_reg[27]_0 (fu_arith_n_11),
        .\o1reg_reg[28]_0 (fu_arith_n_12),
        .\o1reg_reg[31]_0 ({fu_arith_n_37,fu_arith_n_38,fu_arith_n_39,fu_arith_n_40,fu_arith_n_41,fu_arith_n_42,fu_arith_n_43,fu_arith_n_44,fu_arith_n_45,fu_arith_n_46,fu_arith_n_47,fu_arith_n_48,fu_arith_n_49,fu_arith_n_50,fu_arith_n_51,fu_arith_n_52,fu_arith_n_53,fu_arith_n_54,fu_arith_n_55,fu_arith_n_56,fu_arith_n_57,fu_arith_n_58,fu_arith_n_59,fu_arith_n_60,fu_arith_n_61,fu_arith_n_62,fu_arith_n_63,fu_arith_n_64,fu_arith_n_65,fu_arith_n_66,fu_arith_n_67,fu_arith_n_68}),
        .\o1temp_reg[12]_0 (fu_arith_n_34),
        .\o1temp_reg[13]_0 (fu_arith_n_35),
        .\o1temp_reg[14]_0 (fu_arith_n_18),
        .\o1temp_reg[15]_0 (fu_arith_n_17),
        .\o1temp_reg[16]_0 (fu_arith_n_16),
        .\o1temp_reg[17]_0 (fu_arith_n_0),
        .\o1temp_reg[23]_0 (fu_arith_n_7),
        .\o1temp_reg[24]_0 (fu_arith_n_8),
        .\o1temp_reg[26]_0 (fu_arith_n_10),
        .\o1temp_reg[29]_0 (fu_arith_n_13),
        .\o1temp_reg[30]_0 (fu_arith_n_14),
        .\o1temp_reg[31]_0 (fu_arith_n_15),
        .\o1temp_reg[5]_0 (fu_arith_n_24),
        .\o1temp_reg[6]_0 (fu_arith_n_26),
        .\o1temp_reg[7]_0 (fu_arith_n_28),
        .\ra_block.return_addr_reg_reg[1] (fu_arith_n_19),
        .rstx(rstx_0),
        .socket_RF_i1_data({\o1temp_reg[31] ,\o1temp_reg[30] ,\o1temp_reg[29] ,core_db_bustraces_wire[15:14],\o1temp_reg[26] ,core_db_bustraces_wire[13],\o1temp_reg[24] ,\o1temp_reg[23] ,\o1temp_reg[22] ,\o1temp_reg[21] ,\o1temp_reg[20] ,core_db_bustraces_wire[12],\o1temp_reg[18] ,\o1temp_reg[17] ,\o1temp_reg[16] ,\o1temp_reg[15] ,\o1temp_reg[14] ,\o1temp_reg[13] ,\o1temp_reg[12] ,core_db_bustraces_wire[11:0]}),
        .\t1reg_reg[0]_0 (fu_arith_n_36),
        .\t1reg_reg[2]_0 (fu_arith_n_20));
  toplevel_tta_core_toplevel_0_0_fu_and_ior_xor_always_1 fu_logic
       (.D(inst_decoder_fu_logic_opc_wire),
        .E(o1reg),
        .Q({fu_logic_n_32,fu_logic_n_33,fu_logic_n_34,fu_logic_n_35,fu_logic_n_36,fu_logic_n_37,fu_logic_n_38,fu_logic_n_39,fu_logic_n_40,fu_logic_n_41,fu_logic_n_42,fu_logic_n_43,fu_logic_n_44,fu_logic_n_45,fu_logic_n_46,fu_logic_n_47,fu_logic_n_48,fu_logic_n_49,fu_logic_n_50,fu_logic_n_51,fu_logic_n_52,fu_logic_n_53,fu_logic_n_54,fu_logic_n_55,fu_logic_n_56,fu_logic_n_57,fu_logic_n_58,fu_logic_n_59,fu_logic_n_60,fu_logic_n_61,fu_logic_n_62,fu_logic_n_63}),
        .\adata_r_reg[19] (fu_logic_n_24),
        .\adata_r_reg[24] (fu_logic_n_9),
        .clk(clk),
        .fu_logic_in2_load_reg_reg(fu_logic_in2_load_reg_reg_0),
        .fu_logic_in2_load_reg_reg_0(p_0_in_1),
        .inst_decoder_B1_src_sel_wire(inst_decoder_B1_src_sel_wire[1:0]),
        .\o1_data_r_reg[18] (fu_logic_n_23),
        .\o1_data_r_reg[20] (fu_logic_n_25),
        .\o1_data_r_reg[21] (fu_logic_n_26),
        .\o1_data_r_reg[22] (fu_logic_n_27),
        .\o1_data_r_reg[2] (fu_logic_n_10),
        .\o1_data_r_reg[5] (fu_logic_n_13),
        .\o1_data_r_reg[6] (fu_logic_n_14),
        .\o1_data_r_reg[7] (fu_logic_n_15),
        .\o1reg_reg[25]_0 (fu_logic_n_29),
        .\o1reg_reg[27]_0 (fu_logic_n_30),
        .\o1reg_reg[28]_0 (fu_logic_n_31),
        .\o1temp_reg[10]_0 (fu_logic_n_18),
        .\o1temp_reg[11]_0 (fu_logic_n_19),
        .\o1temp_reg[12]_0 (fu_logic_n_20),
        .\o1temp_reg[13]_0 (fu_logic_n_21),
        .\o1temp_reg[14]_0 (fu_logic_n_8),
        .\o1temp_reg[15]_0 (fu_logic_n_7),
        .\o1temp_reg[16]_0 (fu_logic_n_6),
        .\o1temp_reg[17]_0 (fu_logic_n_22),
        .\o1temp_reg[23]_0 (fu_logic_n_28),
        .\o1temp_reg[24]_0 (fu_logic_n_1),
        .\o1temp_reg[26]_0 (fu_logic_n_2),
        .\o1temp_reg[29]_0 (fu_logic_n_3),
        .\o1temp_reg[30]_0 (fu_logic_n_4),
        .\o1temp_reg[31]_0 (fu_logic_n_5),
        .\o1temp_reg[8]_0 (fu_logic_n_16),
        .\o1temp_reg[9]_0 (fu_logic_n_17),
        .rstx(rstx_0),
        .socket_RF_i1_data({\o1temp_reg[31] ,\o1temp_reg[30] ,\o1temp_reg[29] ,core_db_bustraces_wire[15:14],\o1temp_reg[26] ,core_db_bustraces_wire[13],\o1temp_reg[24] ,\o1temp_reg[23] ,\o1temp_reg[22] ,\o1temp_reg[21] ,\o1temp_reg[20] ,core_db_bustraces_wire[12],\o1temp_reg[18] ,\o1temp_reg[17] ,\o1temp_reg[16] ,\o1temp_reg[15] ,\o1temp_reg[14] ,\o1temp_reg[13] ,\o1temp_reg[12] ,core_db_bustraces_wire[11:0]}),
        .\t1reg_reg[0]_0 (fu_logic_n_0),
        .\t1reg_reg[3]_0 (fu_logic_n_11),
        .\t1reg_reg[4]_0 (fu_logic_n_12));
  toplevel_tta_core_toplevel_0_0_fu_lsu_32b fu_lsu
       (.\B1_src_sel_reg_reg[0] ({inst_decoder_n_78,inst_decoder_n_79,inst_decoder_n_80,inst_decoder_n_81,inst_decoder_n_82,inst_decoder_n_83,inst_decoder_n_84,inst_decoder_n_85,inst_decoder_n_86,inst_decoder_n_87}),
        .D(fu_lsu_n_6),
        .E(inst_decoder_n_213),
        .Q(o1_data_r),
        .RAM_ARR_reg(RAM_ARR_reg),
        .RAM_ARR_reg_0(RAM_ARR_reg_0),
        .a_enable(a_enable),
        .\a_rdata_r_reg[31] (\a_rdata_r_reg[31] ),
        .clk(clk),
        .core_fu_lsu_astrb_out_wire(core_fu_lsu_astrb_out_wire),
        .core_fu_lsu_avalid_out_wire(core_fu_lsu_avalid_out_wire),
        .core_fu_lsu_awren_out_wire(core_fu_lsu_awren_out_wire),
        .core_fu_lsu_rready_out_wire(core_fu_lsu_rready_out_wire),
        .fu_lsu_in1t_load_reg_reg(inst_decoder_n_288),
        .fu_lsu_in1t_load_reg_reg_0(inst_decoder_n_289),
        .fu_lsu_in1t_load_reg_reg_1(inst_decoder_n_290),
        .fu_lsu_in1t_load_reg_reg_2(inst_decoder_n_291),
        .fu_lsu_in1t_load_reg_reg_3(inst_decoder_n_292),
        .fu_lsu_in1t_load_reg_reg_4({inst_decoder_n_283,inst_decoder_n_284,inst_decoder_n_285}),
        .fu_lsu_in1t_load_reg_reg_5({inst_decoder_n_218,inst_decoder_n_219,inst_decoder_n_220,inst_decoder_n_221,inst_decoder_n_222,inst_decoder_n_223,inst_decoder_n_224,inst_decoder_n_225,inst_decoder_n_226,inst_decoder_n_227,inst_decoder_n_228,inst_decoder_n_229,inst_decoder_n_230,inst_decoder_n_231,inst_decoder_n_232,inst_decoder_n_233,inst_decoder_n_234,inst_decoder_n_235,inst_decoder_n_236,inst_decoder_n_237,inst_decoder_n_238,inst_decoder_n_239,inst_decoder_n_240,inst_decoder_n_241,inst_decoder_n_242,inst_decoder_n_243,inst_decoder_n_244,inst_decoder_n_245,inst_decoder_n_246,inst_decoder_n_247,inst_decoder_n_248,inst_decoder_n_249}),
        .fu_lsu_in2_load_reg_reg({inst_decoder_n_250,inst_decoder_n_251,inst_decoder_n_252,inst_decoder_n_253,inst_decoder_n_254,inst_decoder_n_255,inst_decoder_n_256,inst_decoder_n_257,inst_decoder_n_258,inst_decoder_n_259,inst_decoder_n_260,inst_decoder_n_261,inst_decoder_n_262,inst_decoder_n_263,inst_decoder_n_264,inst_decoder_n_265,inst_decoder_n_266,inst_decoder_n_267,inst_decoder_n_268,inst_decoder_n_269,inst_decoder_n_270,inst_decoder_n_271,inst_decoder_n_272,inst_decoder_n_273,inst_decoder_n_274,inst_decoder_n_275,inst_decoder_n_276,inst_decoder_n_277,inst_decoder_n_278,inst_decoder_n_279,inst_decoder_n_280,inst_decoder_n_281}),
        .\fu_lsu_opc_reg_reg[1] (inst_decoder_n_63),
        .\fu_lsu_opc_reg_reg[2] ({inst_decoder_n_61,inst_decoder_n_62}),
        .inst_decoder_B1_src_sel_wire(inst_decoder_B1_src_sel_wire[0]),
        .\o1reg_reg[25] (fu_lsu_n_23),
        .\o1reg_reg[27] (fu_lsu_n_21),
        .\o1reg_reg[28] (fu_lsu_n_20),
        .\o1temp_reg[16] (fu_lsu_n_37),
        .\o1temp_reg[17] (fu_lsu_n_36),
        .\o1temp_reg[18] (fu_lsu_n_34),
        .\o1temp_reg[18]_0 (fu_lsu_n_35),
        .\o1temp_reg[19] (fu_lsu_n_32),
        .\o1temp_reg[19]_0 (fu_lsu_n_33),
        .\o1temp_reg[20] (fu_lsu_n_30),
        .\o1temp_reg[20]_0 (fu_lsu_n_31),
        .\o1temp_reg[21] (fu_lsu_n_28),
        .\o1temp_reg[21]_0 (fu_lsu_n_29),
        .\o1temp_reg[22] (fu_lsu_n_26),
        .\o1temp_reg[22]_0 (fu_lsu_n_27),
        .\o1temp_reg[23] (fu_lsu_n_25),
        .\o1temp_reg[24] (fu_lsu_n_24),
        .\o1temp_reg[26] (fu_lsu_n_22),
        .\o1temp_reg[29] (fu_lsu_n_19),
        .\o1temp_reg[30] (fu_lsu_n_18),
        .\o1temp_reg[31] (fu_lsu_n_17),
        .onchip_mem_data_a_aready_out_wire(onchip_mem_data_a_aready_out_wire),
        .\opc_reg_reg[0] (fu_arith_n_12),
        .\opc_reg_reg[0]_0 (fu_arith_n_11),
        .\opc_reg_reg[0]_1 (fu_arith_n_9),
        .\opc_reg_reg[0]_2 (fu_arith_n_6),
        .\opc_reg_reg[0]_3 (fu_arith_n_5),
        .\opc_reg_reg[0]_4 (fu_arith_n_4),
        .\opc_reg_reg[0]_5 (fu_arith_n_3),
        .\opc_reg_reg[0]_6 (fu_arith_n_2),
        .p_1_in(p_1_in),
        .\pipeline_r[0][sign_extend]0_out (\pipeline_r[0][sign_extend]0_out ),
        .\result_r_reg[10]_0 (fu_lsu_n_11),
        .\result_r_reg[11]_0 (fu_lsu_n_10),
        .\result_r_reg[12]_0 (fu_lsu_n_9),
        .\result_r_reg[13]_0 (fu_lsu_n_8),
        .\result_r_reg[14]_0 (fu_lsu_n_39),
        .\result_r_reg[15]_0 (fu_lsu_n_38),
        .\result_r_reg[1]_0 (fu_lsu_n_40),
        .\result_r_reg[2]_0 (fu_lsu_n_41),
        .\result_r_reg[3]_0 (fu_lsu_n_42),
        .\result_r_reg[4]_0 (fu_lsu_n_7),
        .\result_r_reg[5]_0 (fu_lsu_n_16),
        .\result_r_reg[6]_0 (fu_lsu_n_15),
        .\result_r_reg[7]_0 (fu_lsu_n_14),
        .\result_r_reg[8]_0 (fu_lsu_n_13),
        .\result_r_reg[9]_0 (fu_lsu_n_12),
        .rready_r_reg_0(rready_r_reg),
        .rstx(rstx_0));
  toplevel_tta_core_toplevel_0_0_fu_shl_shr_shru_always_1 fu_shifter
       (.\B1_src_sel_reg_reg[0] (fu_logic_n_0),
        .\B1_src_sel_reg_reg[0]_0 (fu_logic_n_5),
        .\B1_src_sel_reg_reg[0]_1 (fu_logic_n_6),
        .\B1_src_sel_reg_reg[0]_2 (fu_logic_n_7),
        .\B1_src_sel_reg_reg[0]_3 (fu_logic_n_10),
        .\B1_src_sel_reg_reg[0]_4 (fu_logic_n_13),
        .\B1_src_sel_reg_reg[0]_5 (fu_logic_n_14),
        .\B1_src_sel_reg_reg[0]_6 (fu_logic_n_15),
        .D({inst_decoder_n_120,inst_decoder_n_121,inst_decoder_n_122,inst_decoder_n_123,inst_decoder_n_124,inst_decoder_n_125,inst_decoder_n_126,inst_decoder_n_127,inst_decoder_n_128,inst_decoder_n_129,inst_decoder_n_130,inst_decoder_n_131,inst_decoder_n_132,inst_decoder_n_133,inst_decoder_n_134,inst_decoder_n_135,inst_decoder_n_136,inst_decoder_n_137,inst_decoder_n_138,inst_decoder_n_139,inst_decoder_n_140,inst_decoder_n_141,inst_decoder_n_142,inst_decoder_n_143,inst_decoder_n_144,inst_decoder_n_145,inst_decoder_n_146,inst_decoder_n_147,inst_decoder_n_148,inst_decoder_n_149,inst_decoder_n_150,inst_decoder_n_151}),
        .E(o1reg_0),
        .Q({fu_shifter_n_38,fu_shifter_n_39,fu_shifter_n_40,fu_shifter_n_41,fu_shifter_n_42,fu_shifter_n_43,fu_shifter_n_44,fu_shifter_n_45,fu_shifter_n_46,fu_shifter_n_47,fu_shifter_n_48,fu_shifter_n_49,fu_shifter_n_50,fu_shifter_n_51,fu_shifter_n_52,fu_shifter_n_53,fu_shifter_n_54,fu_shifter_n_55,fu_shifter_n_56,fu_shifter_n_57,fu_shifter_n_58,fu_shifter_n_59,fu_shifter_n_60,fu_shifter_n_61,fu_shifter_n_62,fu_shifter_n_63,fu_shifter_n_64,fu_shifter_n_65,fu_shifter_n_66,fu_shifter_n_67,fu_shifter_n_68,fu_shifter_n_69}),
        .\T1opc_reg_reg[0] (fu_logic_n_23),
        .\T1opc_reg_reg[0]_0 (fu_logic_n_24),
        .\T1opc_reg_reg[0]_1 (fu_logic_n_25),
        .\T1opc_reg_reg[0]_2 (fu_logic_n_26),
        .\T1opc_reg_reg[0]_3 (fu_logic_n_27),
        .\adata_r_reg[19] (fu_shifter_n_24),
        .\adata_r_reg[24] (fu_shifter_n_27),
        .clk(clk),
        .fu_shifter_in2_load_reg_reg(fu_shifter_in2_load_reg_reg_0),
        .\fu_shifter_opc_reg_reg[1] (inst_decoder_fu_shifter_opc_wire),
        .inst_decoder_B1_src_sel_wire(inst_decoder_B1_src_sel_wire[0]),
        .\o1_data_r_reg[18] (fu_shifter_n_25),
        .\o1_data_r_reg[20] (fu_shifter_n_23),
        .\o1_data_r_reg[21] (fu_shifter_n_22),
        .\o1_data_r_reg[22] (fu_shifter_n_21),
        .\o1_data_r_reg[2] (fu_shifter_n_9),
        .\o1_data_r_reg[5] (fu_shifter_n_10),
        .\o1_data_r_reg[6] (fu_shifter_n_11),
        .\o1_data_r_reg[7] (fu_shifter_n_12),
        .\o1reg_reg[25]_0 (fu_shifter_n_18),
        .\o1reg_reg[27]_0 (fu_shifter_n_16),
        .\o1reg_reg[28]_0 (fu_shifter_n_15),
        .\o1temp_reg[10]_0 (fu_shifter_n_31),
        .\o1temp_reg[11]_0 (fu_shifter_n_32),
        .\o1temp_reg[12]_0 (fu_shifter_n_33),
        .\o1temp_reg[13]_0 (fu_shifter_n_34),
        .\o1temp_reg[14]_0 (fu_shifter_n_35),
        .\o1temp_reg[15]_0 (fu_shifter_n_8),
        .\o1temp_reg[16]_0 (fu_shifter_n_7),
        .\o1temp_reg[17]_0 (fu_shifter_n_26),
        .\o1temp_reg[18]_0 (fu_shifter_n_1),
        .\o1temp_reg[19]_0 (fu_shifter_n_2),
        .\o1temp_reg[20]_0 (fu_shifter_n_3),
        .\o1temp_reg[21]_0 (fu_shifter_n_4),
        .\o1temp_reg[22]_0 (fu_shifter_n_5),
        .\o1temp_reg[23]_0 (fu_shifter_n_20),
        .\o1temp_reg[24]_0 (fu_shifter_n_19),
        .\o1temp_reg[26]_0 (fu_shifter_n_17),
        .\o1temp_reg[29]_0 (fu_shifter_n_14),
        .\o1temp_reg[30]_0 (fu_shifter_n_13),
        .\o1temp_reg[31]_0 (fu_shifter_n_6),
        .\o1temp_reg[8]_0 (fu_shifter_n_36),
        .\o1temp_reg[9]_0 (fu_shifter_n_30),
        .rstx(rstx_0),
        .\simm_B1_reg_reg[31] (fu_shifter_n_0),
        .socket_RF_i1_data({\o1temp_reg[31] ,\o1temp_reg[30] ,\o1temp_reg[29] ,core_db_bustraces_wire[15:14],\o1temp_reg[26] ,core_db_bustraces_wire[13],\o1temp_reg[24] ,\o1temp_reg[23] ,\o1temp_reg[22] ,\o1temp_reg[21] ,\o1temp_reg[20] ,core_db_bustraces_wire[12],\o1temp_reg[18] ,\o1temp_reg[17] ,\o1temp_reg[16] ,\o1temp_reg[15] ,\o1temp_reg[14] ,\o1temp_reg[13] ,\o1temp_reg[12] ,core_db_bustraces_wire[11:0]}),
        .\t1reg_reg[0]_0 (fu_shifter_n_37),
        .\t1reg_reg[3]_0 (fu_shifter_n_28),
        .\t1reg_reg[4]_0 (fu_shifter_n_29));
  toplevel_tta_core_toplevel_0_0_tta_core_decoder inst_decoder
       (.ADDRA(inst_decoder_rf_RF_rd_opc_wire),
        .ADDRD(inst_decoder_rf_RF_wr_opc_wire),
        .\B1_src_sel_reg_reg[0]_0 (inst_fetch_n_236),
        .\B1_src_sel_reg_reg[0]_1 (fu_logic_n_21),
        .\B1_src_sel_reg_reg[0]_10 (fu_lsu_n_34),
        .\B1_src_sel_reg_reg[0]_11 (fu_logic_n_8),
        .\B1_src_sel_reg_reg[0]_12 (fu_logic_n_9),
        .\B1_src_sel_reg_reg[0]_13 (fu_logic_n_12),
        .\B1_src_sel_reg_reg[0]_14 (fu_logic_n_19),
        .\B1_src_sel_reg_reg[0]_15 (fu_logic_n_18),
        .\B1_src_sel_reg_reg[0]_16 (fu_logic_n_17),
        .\B1_src_sel_reg_reg[0]_17 (fu_logic_n_16),
        .\B1_src_sel_reg_reg[0]_18 (fu_logic_n_11),
        .\B1_src_sel_reg_reg[0]_19 (fu_logic_n_0),
        .\B1_src_sel_reg_reg[0]_2 (fu_logic_n_20),
        .\B1_src_sel_reg_reg[0]_20 (fu_shifter_n_15),
        .\B1_src_sel_reg_reg[0]_21 (fu_lsu_n_20),
        .\B1_src_sel_reg_reg[0]_22 (fu_shifter_n_16),
        .\B1_src_sel_reg_reg[0]_23 (fu_lsu_n_21),
        .\B1_src_sel_reg_reg[0]_24 (fu_shifter_n_18),
        .\B1_src_sel_reg_reg[0]_25 (fu_lsu_n_23),
        .\B1_src_sel_reg_reg[0]_26 (fu_lsu_n_32),
        .\B1_src_sel_reg_reg[0]_3 (fu_logic_n_4),
        .\B1_src_sel_reg_reg[0]_4 (fu_logic_n_3),
        .\B1_src_sel_reg_reg[0]_5 (fu_logic_n_2),
        .\B1_src_sel_reg_reg[0]_6 (fu_logic_n_1),
        .\B1_src_sel_reg_reg[0]_7 (fu_lsu_n_26),
        .\B1_src_sel_reg_reg[0]_8 (fu_lsu_n_28),
        .\B1_src_sel_reg_reg[0]_9 (fu_lsu_n_30),
        .\B1_src_sel_reg_reg[1]_0 (inst_fetch_n_235),
        .\B1_src_sel_reg_reg[1]_1 (fu_arith_n_16),
        .\B1_src_sel_reg_reg[1]_2 (fu_arith_n_17),
        .\B1_src_sel_reg_reg[1]_3 (fu_arith_n_28),
        .\B1_src_sel_reg_reg[1]_4 (fu_arith_n_26),
        .\B1_src_sel_reg_reg[1]_5 (fu_arith_n_24),
        .\B1_src_sel_reg_reg[1]_6 (fu_arith_n_20),
        .\B1_src_sel_reg_reg[2]_0 (inst_fetch_n_234),
        .D(inst_decoder_fu_logic_opc_wire),
        .E(return_addr_reg),
        .Q(o1_data_r),
        .\T1opc_reg_reg[0] (fu_logic_n_31),
        .\T1opc_reg_reg[0]_0 (fu_logic_n_30),
        .\T1opc_reg_reg[0]_1 (fu_logic_n_29),
        .\T1opc_reg_reg[0]_2 (fu_logic_n_28),
        .\T1opc_reg_reg[0]_3 (fu_logic_n_27),
        .\T1opc_reg_reg[0]_4 (fu_logic_n_26),
        .\T1opc_reg_reg[0]_5 (fu_logic_n_25),
        .\T1opc_reg_reg[0]_6 (fu_logic_n_24),
        .\T1opc_reg_reg[0]_7 (fu_logic_n_23),
        .\T1opc_reg_reg[0]_8 (fu_logic_n_22),
        .\T1opc_reg_reg[1] (o1reg),
        .\aaddr_r_reg[9] ({inst_decoder_n_78,inst_decoder_n_79,inst_decoder_n_80,inst_decoder_n_81,inst_decoder_n_82,inst_decoder_n_83,inst_decoder_n_84,inst_decoder_n_85,inst_decoder_n_86,inst_decoder_n_87}),
        .\adata_r_reg[31] (inst_decoder_n_213),
        .\adata_r_reg[31]_0 ({inst_decoder_n_218,inst_decoder_n_219,inst_decoder_n_220,inst_decoder_n_221,inst_decoder_n_222,inst_decoder_n_223,inst_decoder_n_224,inst_decoder_n_225,inst_decoder_n_226,inst_decoder_n_227,inst_decoder_n_228,inst_decoder_n_229,inst_decoder_n_230,inst_decoder_n_231,inst_decoder_n_232,inst_decoder_n_233,inst_decoder_n_234,inst_decoder_n_235,inst_decoder_n_236,inst_decoder_n_237,inst_decoder_n_238,inst_decoder_n_239,inst_decoder_n_240,inst_decoder_n_241,inst_decoder_n_242,inst_decoder_n_243,inst_decoder_n_244,inst_decoder_n_245,inst_decoder_n_246,inst_decoder_n_247,inst_decoder_n_248,inst_decoder_n_249}),
        .\astrb_r_reg[0] (inst_decoder_n_292),
        .\astrb_r_reg[1] (inst_decoder_n_291),
        .\astrb_r_reg[2] (inst_decoder_n_290),
        .\astrb_r_reg[3] (inst_decoder_n_289),
        .avalid_r_reg(inst_decoder_n_288),
        .awren_r_reg(inst_decoder_n_63),
        .clk(clk),
        .core_fu_lsu_astrb_out_wire(core_fu_lsu_astrb_out_wire),
        .core_fu_lsu_avalid_out_wire(core_fu_lsu_avalid_out_wire),
        .data_rd_out(rf_RF_data_rd_out_wire[31:1]),
        .decode_fill_lock_reg(decode_fill_lock_reg),
        .decode_fill_lock_reg_reg_0(decode_fill_lock_reg_reg),
        .\dout_reg[13] (\dout_reg[13] ),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] (\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 (\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1 (inst_fetch_n_239),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2 (inst_fetch_n_242),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3 (inst_fetch_n_244),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4 (inst_fetch_n_246),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5 (inst_fetch_n_249),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1] (inst_fetch_n_238),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0 (inst_fetch_n_241),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1 (inst_fetch_n_243),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2 (inst_fetch_n_245),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3 (inst_fetch_n_248),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2] (inst_fetch_n_182),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0 (inst_fetch_n_145),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1 (inst_fetch_n_237),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2 (inst_fetch_n_240),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3 (inst_fetch_n_247),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] ({inst_fetch_fetchblock_wire[37:36],Q[4],inst_fetch_fetchblock_wire[34:7],Q[3]}),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] (simm_B1_reg),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[3] (inst_fetch_n_185),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0 (inst_fetch_n_186),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] (\fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0 (inst_fetch_n_252),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[7] (inst_fetch_n_251),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[8] (inst_fetch_n_250),
        .\fetch_block_registered_generate.fetch_block.reset_lock_reg (\fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ),
        .fu_arith_in2_load_reg0(fu_arith_in2_load_reg0),
        .fu_arith_opc_reg0(fu_arith_opc_reg0),
        .fu_gcu_ra_load_reg0(fu_gcu_ra_load_reg0),
        .fu_logic_in2_load_reg0(fu_logic_in2_load_reg0),
        .fu_logic_opc_reg0(fu_logic_opc_reg0),
        .fu_lsu_in2_load_reg0(fu_lsu_in2_load_reg0),
        .fu_shifter_in2_load_reg0(fu_shifter_in2_load_reg0),
        .fu_shifter_opc_reg0(fu_shifter_opc_reg0),
        .inst_decoder_B1_src_sel_wire(inst_decoder_B1_src_sel_wire),
        .inst_decoder_fu_lsu_opc_wire(inst_decoder_fu_lsu_opc_wire),
        .inst_decoder_pc_opcode_wire(inst_decoder_pc_opcode_wire),
        .inst_decoder_rf_RF_wr_load_wire(inst_decoder_rf_RF_wr_load_wire),
        .inst_decoder_rf_bool_rd_opc_wire(inst_decoder_rf_bool_rd_opc_wire),
        .inst_decoder_rf_bool_wr_load_wire(inst_decoder_rf_bool_wr_load_wire),
        .locked(locked),
        .mem_en_lock_r0(mem_en_lock_r0),
        .\o1_data_r_reg[31] ({inst_decoder_n_250,inst_decoder_n_251,inst_decoder_n_252,inst_decoder_n_253,inst_decoder_n_254,inst_decoder_n_255,inst_decoder_n_256,inst_decoder_n_257,inst_decoder_n_258,inst_decoder_n_259,inst_decoder_n_260,inst_decoder_n_261,inst_decoder_n_262,inst_decoder_n_263,inst_decoder_n_264,inst_decoder_n_265,inst_decoder_n_266,inst_decoder_n_267,inst_decoder_n_268,inst_decoder_n_269,inst_decoder_n_270,inst_decoder_n_271,inst_decoder_n_272,inst_decoder_n_273,inst_decoder_n_274,inst_decoder_n_275,inst_decoder_n_276,inst_decoder_n_277,inst_decoder_n_278,inst_decoder_n_279,inst_decoder_n_280,inst_decoder_n_281}),
        .\o1reg_reg[1] (inst_decoder_fu_arith_in2_load_wire),
        .\o1reg_reg[1]_0 (inst_decoder_fu_logic_in2_load_wire),
        .\o1reg_reg[1]_1 (inst_decoder_fu_shifter_in2_load_wire),
        .\o1reg_reg[31] (p_0_in_2),
        .\o1reg_reg[31]_0 ({inst_decoder_n_120,inst_decoder_n_121,inst_decoder_n_122,inst_decoder_n_123,inst_decoder_n_124,inst_decoder_n_125,inst_decoder_n_126,inst_decoder_n_127,inst_decoder_n_128,inst_decoder_n_129,inst_decoder_n_130,inst_decoder_n_131,inst_decoder_n_132,inst_decoder_n_133,inst_decoder_n_134,inst_decoder_n_135,inst_decoder_n_136,inst_decoder_n_137,inst_decoder_n_138,inst_decoder_n_139,inst_decoder_n_140,inst_decoder_n_141,inst_decoder_n_142,inst_decoder_n_143,inst_decoder_n_144,inst_decoder_n_145,inst_decoder_n_146,inst_decoder_n_147,inst_decoder_n_148,inst_decoder_n_149,inst_decoder_n_150,inst_decoder_n_151}),
        .\o1reg_reg[31]_1 (p_0_in_1),
        .\o1reg_reg[31]_2 (t1reg),
        .\o1reg_reg[31]_3 (o1reg_0),
        .\o1reg_reg[31]_4 (fu_shifter_n_20),
        .\o1reg_reg[31]_5 (fu_shifter_n_26),
        .\o1temp_reg[16] (inst_decoder_n_287),
        .\o1temp_reg[31] ({fu_arith_n_37,fu_arith_n_38,fu_arith_n_39,fu_arith_n_40,fu_arith_n_41,fu_arith_n_42,fu_arith_n_43,fu_arith_n_44,fu_arith_n_45,fu_arith_n_46,fu_arith_n_47,fu_arith_n_48,fu_arith_n_49,fu_arith_n_50,fu_arith_n_51,fu_arith_n_52,fu_arith_n_53,fu_arith_n_54,fu_arith_n_55,fu_arith_n_56,fu_arith_n_57,fu_arith_n_58,fu_arith_n_59,fu_arith_n_60,fu_arith_n_61,fu_arith_n_62,fu_arith_n_63,fu_arith_n_64,fu_arith_n_65,fu_arith_n_66,fu_arith_n_67,fu_arith_n_68}),
        .\o1temp_reg[31]_0 ({fu_shifter_n_38,fu_shifter_n_39,fu_shifter_n_40,fu_shifter_n_41,fu_shifter_n_42,fu_shifter_n_43,fu_shifter_n_44,fu_shifter_n_45,fu_shifter_n_46,fu_shifter_n_47,fu_shifter_n_48,fu_shifter_n_49,fu_shifter_n_50,fu_shifter_n_51,fu_shifter_n_52,fu_shifter_n_53,fu_shifter_n_54,fu_shifter_n_55,fu_shifter_n_56,fu_shifter_n_57,fu_shifter_n_58,fu_shifter_n_59,fu_shifter_n_60,fu_shifter_n_61,fu_shifter_n_62,fu_shifter_n_63,fu_shifter_n_64,fu_shifter_n_65,fu_shifter_n_66,fu_shifter_n_67,fu_shifter_n_68,fu_shifter_n_69}),
        .\o1temp_reg[31]_1 ({fu_logic_n_32,fu_logic_n_33,fu_logic_n_34,fu_logic_n_35,fu_logic_n_36,fu_logic_n_37,fu_logic_n_38,fu_logic_n_39,fu_logic_n_40,fu_logic_n_41,fu_logic_n_42,fu_logic_n_43,fu_logic_n_44,fu_logic_n_45,fu_logic_n_46,fu_logic_n_47,fu_logic_n_48,fu_logic_n_49,fu_logic_n_50,fu_logic_n_51,fu_logic_n_52,fu_logic_n_53,fu_logic_n_54,fu_logic_n_55,fu_logic_n_56,fu_logic_n_57,fu_logic_n_58,fu_logic_n_59,fu_logic_n_60,fu_logic_n_61,fu_logic_n_62,fu_logic_n_63}),
        .onchip_mem_data_a_aready_out_wire(onchip_mem_data_a_aready_out_wire),
        .\opc1reg_reg[1] (inst_decoder_fu_shifter_opc_wire),
        .\opc1reg_reg[1]_0 (fu_shifter_n_13),
        .\opc1reg_reg[1]_1 (fu_shifter_n_19),
        .\opc1reg_reg[1]_10 (fu_shifter_n_0),
        .\opc1reg_reg[1]_11 (fu_shifter_n_37),
        .\opc1reg_reg[1]_12 (fu_shifter_n_12),
        .\opc1reg_reg[1]_13 (fu_shifter_n_11),
        .\opc1reg_reg[1]_14 (fu_shifter_n_10),
        .\opc1reg_reg[1]_15 (fu_shifter_n_6),
        .\opc1reg_reg[1]_16 (fu_shifter_n_2),
        .\opc1reg_reg[1]_17 (fu_shifter_n_9),
        .\opc1reg_reg[1]_2 (fu_shifter_n_5),
        .\opc1reg_reg[1]_3 (fu_shifter_n_4),
        .\opc1reg_reg[1]_4 (fu_shifter_n_3),
        .\opc1reg_reg[1]_5 (fu_shifter_n_1),
        .\opc1reg_reg[1]_6 (fu_shifter_n_7),
        .\opc1reg_reg[1]_7 (fu_shifter_n_8),
        .\opc1reg_reg[1]_8 (fu_shifter_n_35),
        .\opc1reg_reg[1]_9 (fu_shifter_n_36),
        .\opc_reg_reg[0] (fu_arith_n_23),
        .\opc_reg_reg[0]_0 (fu_arith_n_35),
        .\opc_reg_reg[0]_1 (fu_arith_n_34),
        .\opc_reg_reg[0]_10 (fu_arith_n_14),
        .\opc_reg_reg[0]_11 (fu_arith_n_13),
        .\opc_reg_reg[0]_12 (fu_arith_n_10),
        .\opc_reg_reg[0]_13 (fu_arith_n_8),
        .\opc_reg_reg[0]_14 (fu_arith_n_7),
        .\opc_reg_reg[0]_15 (fu_arith_n_6),
        .\opc_reg_reg[0]_16 (fu_arith_n_5),
        .\opc_reg_reg[0]_17 (fu_arith_n_4),
        .\opc_reg_reg[0]_18 (fu_arith_n_3),
        .\opc_reg_reg[0]_19 (fu_arith_n_2),
        .\opc_reg_reg[0]_2 (fu_arith_n_33),
        .\opc_reg_reg[0]_20 (fu_arith_n_0),
        .\opc_reg_reg[0]_21 (fu_arith_n_18),
        .\opc_reg_reg[0]_22 (fu_arith_n_19),
        .\opc_reg_reg[0]_23 (fu_arith_n_21),
        .\opc_reg_reg[0]_24 (fu_arith_n_22),
        .\opc_reg_reg[0]_25 (opc_reg),
        .\opc_reg_reg[0]_3 (fu_arith_n_32),
        .\opc_reg_reg[0]_4 (fu_arith_n_31),
        .\opc_reg_reg[0]_5 (fu_arith_n_30),
        .\opc_reg_reg[0]_6 (fu_arith_n_29),
        .\opc_reg_reg[0]_7 (fu_arith_n_27),
        .\opc_reg_reg[0]_8 (fu_arith_n_25),
        .\opc_reg_reg[0]_9 (fu_arith_n_15),
        .\opc_reg_reg[1] (fu_arith_n_36),
        .\opc_reg_reg[2] (inst_decoder_fu_arith_opc_wire),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .\pc_next_r_reg[13] (D),
        .\pc_update_generate_0.pc_prev_reg_reg[0] (pc_prev_reg),
        .\pc_update_generate_0.pc_reg_reg[0] (ADDRARDADDR[0]),
        .\pc_update_generate_0.pc_reg_reg[0]_0 (\pc_update_generate_0.pc_prev_reg_reg[13] [0]),
        .\pc_update_generate_0.pc_reg_reg[13] (p_1_in_3),
        .\pipeline_r[0][sign_extend]0_out (\pipeline_r[0][sign_extend]0_out ),
        .\pipeline_r_reg[0][addr_low][1] ({inst_decoder_n_61,inst_decoder_n_62}),
        .\pipeline_r_reg[0][operation][2] ({inst_decoder_n_283,inst_decoder_n_284,inst_decoder_n_285}),
        .\pipeline_r_reg[2][operation][0] (fu_lsu_n_38),
        .\pipeline_r_reg[2][operation][0]_0 (fu_lsu_n_6),
        .\pipeline_r_reg[2][operation][0]_1 (fu_lsu_n_8),
        .\pipeline_r_reg[2][operation][0]_10 (fu_lsu_n_41),
        .\pipeline_r_reg[2][operation][0]_11 (fu_lsu_n_42),
        .\pipeline_r_reg[2][operation][0]_2 (fu_lsu_n_9),
        .\pipeline_r_reg[2][operation][0]_3 (fu_lsu_n_10),
        .\pipeline_r_reg[2][operation][0]_4 (fu_lsu_n_11),
        .\pipeline_r_reg[2][operation][0]_5 (fu_lsu_n_12),
        .\pipeline_r_reg[2][operation][0]_6 (fu_lsu_n_13),
        .\pipeline_r_reg[2][operation][0]_7 (fu_lsu_n_14),
        .\pipeline_r_reg[2][operation][0]_8 (fu_lsu_n_39),
        .\pipeline_r_reg[2][operation][0]_9 (fu_lsu_n_40),
        .post_decode_merged_glock_r_reg_0(post_decode_merged_glock_r_reg),
        .\ra_block.return_addr_reg_reg[13] ({inst_decoder_n_198,inst_decoder_n_199,inst_decoder_n_200,inst_decoder_n_201,inst_decoder_n_202,inst_decoder_n_203,inst_decoder_n_204,inst_decoder_n_205,inst_decoder_n_206,inst_decoder_n_207,inst_decoder_n_208,inst_decoder_n_209,inst_decoder_n_210,inst_decoder_n_211}),
        .\ra_block.return_addr_reg_reg[13]_0 (inst_fetch_ra_out_wire),
        .ra_source(ra_source),
        .\rdata_r_reg[6] (fu_lsu_n_15),
        .\reg_reg[0][0] (rf_bool_n_2),
        .\reg_reg[1][0] (inst_decoder_rf_bool_wr_opc_wire),
        .\reg_reg[1][0]_0 (rf_bool_n_0),
        .\reg_reg[1][0]_1 (rf_bool_n_1),
        .\result_r_reg[16] (fu_lsu_n_37),
        .\result_r_reg[17] (fu_lsu_n_36),
        .\result_r_reg[18] (fu_lsu_n_35),
        .\result_r_reg[19] (fu_lsu_n_33),
        .\result_r_reg[20] (fu_lsu_n_31),
        .\result_r_reg[21] (fu_lsu_n_29),
        .\result_r_reg[22] (fu_lsu_n_27),
        .\result_r_reg[23] (fu_lsu_n_25),
        .\result_r_reg[24] (fu_lsu_n_24),
        .\result_r_reg[26] (fu_lsu_n_22),
        .\result_r_reg[29] (fu_lsu_n_19),
        .\result_r_reg[30] (fu_lsu_n_18),
        .\result_r_reg[31] (fu_lsu_n_17),
        .\result_r_reg[4] (fu_lsu_n_7),
        .\result_r_reg[5] (fu_lsu_n_16),
        .rstx(rstx),
        .\simm_B1_reg_reg[31]_0 (inst_decoder_n_217),
        .\simm_B1_reg_reg[31]_1 (inst_decoder_n_282),
        .socket_RF_i1_data({\o1temp_reg[31] ,\o1temp_reg[30] ,\o1temp_reg[29] ,core_db_bustraces_wire[15:14],\o1temp_reg[26] ,core_db_bustraces_wire[13],\o1temp_reg[24] ,\o1temp_reg[23] ,\o1temp_reg[22] ,\o1temp_reg[21] ,\o1temp_reg[20] ,core_db_bustraces_wire[12],\o1temp_reg[18] ,\o1temp_reg[17] ,\o1temp_reg[16] ,\o1temp_reg[15] ,\o1temp_reg[14] ,\o1temp_reg[13] ,\o1temp_reg[12] ,core_db_bustraces_wire[11:0]}),
        .\t1reg_reg[4] (fu_shifter_n_34),
        .\t1reg_reg[4]_0 (fu_shifter_n_33),
        .\t1reg_reg[4]_1 (fu_shifter_n_14),
        .\t1reg_reg[4]_10 (fu_shifter_n_22),
        .\t1reg_reg[4]_11 (fu_shifter_n_23),
        .\t1reg_reg[4]_12 (fu_shifter_n_24),
        .\t1reg_reg[4]_13 (fu_shifter_n_25),
        .\t1reg_reg[4]_2 (fu_shifter_n_17),
        .\t1reg_reg[4]_3 (fu_shifter_n_27),
        .\t1reg_reg[4]_4 (fu_shifter_n_29),
        .\t1reg_reg[4]_5 (fu_shifter_n_32),
        .\t1reg_reg[4]_6 (fu_shifter_n_31),
        .\t1reg_reg[4]_7 (fu_shifter_n_30),
        .\t1reg_reg[4]_8 (fu_shifter_n_28),
        .\t1reg_reg[4]_9 (fu_shifter_n_21),
        .tta_reset(tta_reset));
  toplevel_tta_core_toplevel_0_0_tta_core_ifetch inst_fetch
       (.ADDRA(inst_decoder_rf_RF_rd_opc_wire),
        .ADDRARDADDR(ADDRARDADDR[13:1]),
        .ADDRD(inst_decoder_rf_RF_wr_opc_wire),
        .\B1_src_sel_reg_reg[0] (inst_fetch_n_236),
        .\B1_src_sel_reg_reg[1] (inst_fetch_n_235),
        .\B1_src_sel_reg_reg[2] (inst_fetch_n_234),
        .D(ADDRARDADDR[0]),
        .E(E),
        .Q({inst_fetch_fetchblock_wire[37:36],Q[4],inst_fetch_fetchblock_wire[34:7],Q[3:0]}),
        .S(S),
        .\a_rdata_r_reg[41] (\a_rdata_r_reg[41] ),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire),
        .core_db_lockcnt_wire(core_db_lockcnt_wire),
        .\fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0 (\fetch_block_registered_generate.fetch_block.reset_cntr_reg[0] ),
        .\fetch_block_registered_generate.fetch_block.reset_lock_reg_0 (\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 (\fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ),
        .fu_arith_in2_load_reg0(fu_arith_in2_load_reg0),
        .fu_arith_opc_reg0(fu_arith_opc_reg0),
        .\fu_arith_opc_reg_reg[0] (inst_fetch_n_242),
        .\fu_arith_opc_reg_reg[1] (inst_fetch_n_241),
        .\fu_arith_opc_reg_reg[2] (inst_fetch_n_240),
        .\fu_arith_opc_reg_reg[2]_0 (inst_decoder_fu_arith_opc_wire),
        .fu_gcu_pc_load_reg_reg(inst_fetch_n_182),
        .fu_gcu_pc_load_reg_reg_0(p_1_in_3),
        .fu_gcu_pc_load_reg_reg_1(return_addr_reg),
        .fu_gcu_ra_load_reg0(fu_gcu_ra_load_reg0),
        .fu_gcu_ra_load_reg_reg({inst_decoder_n_198,inst_decoder_n_199,inst_decoder_n_200,inst_decoder_n_201,inst_decoder_n_202,inst_decoder_n_203,inst_decoder_n_204,inst_decoder_n_205,inst_decoder_n_206,inst_decoder_n_207,inst_decoder_n_208,inst_decoder_n_209,inst_decoder_n_210,inst_decoder_n_211}),
        .fu_logic_in2_load_reg0(fu_logic_in2_load_reg0),
        .fu_logic_in2_load_reg_reg(fu_logic_in2_load_reg_reg),
        .fu_logic_opc_reg0(fu_logic_opc_reg0),
        .\fu_logic_opc_reg_reg[0] (inst_fetch_n_244),
        .\fu_logic_opc_reg_reg[1] (inst_fetch_n_243),
        .\fu_logic_opc_reg_reg[1]_0 (inst_decoder_fu_logic_opc_wire),
        .fu_lsu_in1t_load_reg_reg(inst_fetch_n_185),
        .fu_lsu_in2_load_reg0(fu_lsu_in2_load_reg0),
        .\fu_lsu_opc_reg_reg[0] (inst_fetch_n_239),
        .\fu_lsu_opc_reg_reg[1] (inst_fetch_n_238),
        .\fu_lsu_opc_reg_reg[2] (inst_fetch_n_237),
        .fu_shifter_in2_load_reg0(fu_shifter_in2_load_reg0),
        .fu_shifter_in2_load_reg_reg(fu_shifter_in2_load_reg_reg),
        .fu_shifter_opc_reg0(fu_shifter_opc_reg0),
        .\fu_shifter_opc_reg_reg[0] (inst_fetch_n_246),
        .\fu_shifter_opc_reg_reg[1] (inst_fetch_n_245),
        .\fu_shifter_opc_reg_reg[1]_0 (inst_decoder_fu_shifter_opc_wire),
        .inst_decoder_B1_src_sel_wire(inst_decoder_B1_src_sel_wire),
        .inst_decoder_fu_lsu_opc_wire(inst_decoder_fu_lsu_opc_wire),
        .lockcnt_r(lockcnt_r),
        .lockrq_bpcc_reg(lockrq_bpcc_reg),
        .lockrq_bpcc_reg_0(lockrq_bpcc_reg_0),
        .mem_en_lock_r(mem_en_lock_r),
        .mem_en_lock_r0(mem_en_lock_r0),
        .\o1temp_reg[13] (inst_fetch_ra_out_wire),
        .p_0_in(p_0_in),
        .\pc_update_generate_0.pc_prev_reg_reg[0]_0 (pc_prev_reg),
        .\pc_update_generate_0.pc_prev_reg_reg[13]_0 (\pc_update_generate_0.pc_prev_reg_reg[13] ),
        .ra_source(ra_source),
        .reset_lock(reset_lock),
        .\rf_RF_rd_opc_reg_reg[0] (\rf_RF_rd_opc_reg_reg[0] ),
        .\rf_RF_rd_opc_reg_reg[0]_0 (inst_fetch_n_252),
        .\rf_RF_rd_opc_reg_reg[1] (inst_fetch_n_251),
        .\rf_RF_rd_opc_reg_reg[2] (inst_fetch_n_250),
        .rf_RF_wr_load_reg_reg(inst_fetch_n_186),
        .\rf_RF_wr_opc_reg_reg[0] (inst_fetch_n_249),
        .\rf_RF_wr_opc_reg_reg[1] (inst_fetch_n_248),
        .\rf_RF_wr_opc_reg_reg[2] (inst_fetch_n_247),
        .rf_bool_wr_load_reg_reg(inst_fetch_n_145),
        .rf_bool_wr_load_reg_reg_0(inst_decoder_n_217),
        .rf_bool_wr_load_reg_reg_1(inst_decoder_n_282),
        .\simm_B1_reg_reg[31] (simm_B1_reg),
        .\stepn_target_reg[29] (\stepn_target_reg[29] ),
        .tta_reset_reg(tta_reset_reg));
  toplevel_tta_core_toplevel_0_0_s7_rf_1wr_1rd rf_RF
       (.ADDRA(inst_decoder_rf_RF_rd_opc_wire),
        .ADDRD(inst_decoder_rf_RF_wr_opc_wire),
        .clk(clk),
        .data_rd_out(rf_RF_data_rd_out_wire),
        .inst_decoder_rf_RF_wr_load_wire(inst_decoder_rf_RF_wr_load_wire),
        .socket_RF_i1_data({\o1temp_reg[31] ,\o1temp_reg[30] ,\o1temp_reg[29] ,core_db_bustraces_wire[15:14],\o1temp_reg[26] ,core_db_bustraces_wire[13],\o1temp_reg[24] ,\o1temp_reg[23] ,\o1temp_reg[22] ,\o1temp_reg[21] ,\o1temp_reg[20] ,core_db_bustraces_wire[12],\o1temp_reg[18] ,\o1temp_reg[17] ,\o1temp_reg[16] ,\o1temp_reg[15] ,\o1temp_reg[14] ,\o1temp_reg[13] ,\o1temp_reg[12] ,core_db_bustraces_wire[11:0]}));
  toplevel_tta_core_toplevel_0_0_rf_1wr_1rd_always_1_guarded_0 rf_bool
       (.clk(clk),
        .data_rd_out(rf_RF_data_rd_out_wire[0]),
        .inst_decoder_B1_src_sel_wire(inst_decoder_B1_src_sel_wire[0]),
        .inst_decoder_rf_bool_rd_opc_wire(inst_decoder_rf_bool_rd_opc_wire),
        .inst_decoder_rf_bool_wr_load_wire(inst_decoder_rf_bool_wr_load_wire),
        .inst_decoder_rf_bool_wr_opc_wire(inst_decoder_rf_bool_wr_opc_wire),
        .p_1_in(p_1_in),
        .\reg_reg[0][0]_0 (rf_bool_n_2),
        .\reg_reg[1][0]_0 (rf_bool_n_1),
        .rstx(rstx_0),
        .socket_RF_i1_data(core_db_bustraces_wire[0]),
        .\t1reg_reg[0] (rf_bool_n_0));
endmodule

(* ORIG_REF_NAME = "tta_core_decoder" *) 
module toplevel_tta_core_toplevel_0_0_tta_core_decoder
   (\o1reg_reg[1] ,
    \o1reg_reg[1]_0 ,
    \o1reg_reg[1]_1 ,
    inst_decoder_rf_RF_wr_load_wire,
    inst_decoder_rf_bool_wr_load_wire,
    inst_decoder_pc_opcode_wire,
    decode_fill_lock_reg,
    locked,
    \reg_reg[1][0] ,
    inst_decoder_rf_bool_rd_opc_wire,
    inst_decoder_B1_src_sel_wire,
    inst_decoder_fu_lsu_opc_wire,
    \opc_reg_reg[2] ,
    D,
    \opc1reg_reg[1] ,
    ADDRD,
    ADDRA,
    socket_RF_i1_data,
    \pipeline_r_reg[0][addr_low][1] ,
    awren_r_reg,
    \pc_update_generate_0.pc_reg_reg[13] ,
    \aaddr_r_reg[9] ,
    \o1reg_reg[31] ,
    \o1reg_reg[31]_0 ,
    \o1reg_reg[31]_1 ,
    \pc_next_r_reg[13] ,
    \ra_block.return_addr_reg_reg[13] ,
    E,
    \adata_r_reg[31] ,
    \o1reg_reg[31]_2 ,
    \o1reg_reg[31]_3 ,
    \T1opc_reg_reg[1] ,
    \simm_B1_reg_reg[31]_0 ,
    \adata_r_reg[31]_0 ,
    \o1_data_r_reg[31] ,
    \simm_B1_reg_reg[31]_1 ,
    \pipeline_r_reg[0][operation][2] ,
    \pipeline_r[0][sign_extend]0_out ,
    \o1temp_reg[16] ,
    avalid_r_reg,
    \astrb_r_reg[3] ,
    \astrb_r_reg[2] ,
    \astrb_r_reg[1] ,
    \astrb_r_reg[0] ,
    mem_en_lock_r0,
    \fetch_block_registered_generate.fetch_block.reset_lock_reg ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2] ,
    clk,
    fu_gcu_ra_load_reg0,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3] ,
    fu_lsu_in2_load_reg0,
    fu_arith_opc_reg0,
    fu_arith_in2_load_reg0,
    fu_logic_opc_reg0,
    fu_logic_in2_load_reg0,
    fu_shifter_opc_reg0,
    fu_shifter_in2_load_reg0,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ,
    decode_fill_lock_reg_reg_0,
    post_decode_merged_glock_r_reg_0,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ,
    \B1_src_sel_reg_reg[2]_0 ,
    \B1_src_sel_reg_reg[1]_0 ,
    \B1_src_sel_reg_reg[0]_0 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1] ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5 ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[8] ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[7] ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0 ,
    Q,
    \t1reg_reg[4] ,
    \B1_src_sel_reg_reg[0]_1 ,
    \t1reg_reg[4]_0 ,
    \B1_src_sel_reg_reg[0]_2 ,
    data_rd_out,
    \opc1reg_reg[1]_0 ,
    \B1_src_sel_reg_reg[0]_3 ,
    \t1reg_reg[4]_1 ,
    \B1_src_sel_reg_reg[0]_4 ,
    \t1reg_reg[4]_2 ,
    \B1_src_sel_reg_reg[0]_5 ,
    \opc1reg_reg[1]_1 ,
    \B1_src_sel_reg_reg[0]_6 ,
    \opc1reg_reg[1]_2 ,
    \B1_src_sel_reg_reg[0]_7 ,
    \opc1reg_reg[1]_3 ,
    \B1_src_sel_reg_reg[0]_8 ,
    \opc1reg_reg[1]_4 ,
    \B1_src_sel_reg_reg[0]_9 ,
    \opc1reg_reg[1]_5 ,
    \B1_src_sel_reg_reg[0]_10 ,
    \B1_src_sel_reg_reg[1]_1 ,
    \result_r_reg[16] ,
    \opc1reg_reg[1]_6 ,
    \B1_src_sel_reg_reg[1]_2 ,
    \pipeline_r_reg[2][operation][0] ,
    \opc1reg_reg[1]_7 ,
    \opc1reg_reg[1]_8 ,
    \B1_src_sel_reg_reg[0]_11 ,
    \B1_src_sel_reg_reg[0]_12 ,
    \t1reg_reg[4]_3 ,
    \reg_reg[1][0]_0 ,
    \ra_block.return_addr_reg_reg[13]_0 ,
    ra_source,
    rstx,
    tta_reset,
    \dout_reg[13] ,
    \t1reg_reg[4]_4 ,
    \B1_src_sel_reg_reg[0]_13 ,
    \t1reg_reg[4]_5 ,
    \B1_src_sel_reg_reg[0]_14 ,
    \t1reg_reg[4]_6 ,
    \B1_src_sel_reg_reg[0]_15 ,
    \t1reg_reg[4]_7 ,
    \B1_src_sel_reg_reg[0]_16 ,
    \opc1reg_reg[1]_9 ,
    \B1_src_sel_reg_reg[0]_17 ,
    \o1temp_reg[31] ,
    \o1temp_reg[31]_0 ,
    \o1temp_reg[31]_1 ,
    \t1reg_reg[4]_8 ,
    \B1_src_sel_reg_reg[0]_18 ,
    p_0_in,
    \pc_update_generate_0.pc_reg_reg[0] ,
    \pc_update_generate_0.pc_prev_reg_reg[0] ,
    \pc_update_generate_0.pc_reg_reg[0]_0 ,
    p_1_in,
    \opc1reg_reg[1]_10 ,
    \reg_reg[0][0] ,
    \opc_reg_reg[0] ,
    \result_r_reg[4] ,
    \reg_reg[1][0]_1 ,
    \opc1reg_reg[1]_11 ,
    \B1_src_sel_reg_reg[0]_19 ,
    \opc_reg_reg[1] ,
    \pipeline_r_reg[2][operation][0]_0 ,
    \opc_reg_reg[0]_0 ,
    \pipeline_r_reg[2][operation][0]_1 ,
    \opc_reg_reg[0]_1 ,
    \pipeline_r_reg[2][operation][0]_2 ,
    \opc_reg_reg[0]_2 ,
    \pipeline_r_reg[2][operation][0]_3 ,
    \opc_reg_reg[0]_3 ,
    \pipeline_r_reg[2][operation][0]_4 ,
    \opc_reg_reg[0]_4 ,
    \pipeline_r_reg[2][operation][0]_5 ,
    \opc_reg_reg[0]_5 ,
    \pipeline_r_reg[2][operation][0]_6 ,
    \opc1reg_reg[1]_12 ,
    \pipeline_r_reg[2][operation][0]_7 ,
    \B1_src_sel_reg_reg[1]_3 ,
    \opc_reg_reg[0]_6 ,
    \opc1reg_reg[1]_13 ,
    \rdata_r_reg[6] ,
    \B1_src_sel_reg_reg[1]_4 ,
    \opc_reg_reg[0]_7 ,
    \opc1reg_reg[1]_14 ,
    \result_r_reg[5] ,
    \B1_src_sel_reg_reg[1]_5 ,
    \opc_reg_reg[0]_8 ,
    \opc1reg_reg[1]_15 ,
    \result_r_reg[31] ,
    \opc_reg_reg[0]_9 ,
    \opc_reg_reg[0]_10 ,
    \result_r_reg[30] ,
    \opc_reg_reg[0]_11 ,
    \result_r_reg[29] ,
    \B1_src_sel_reg_reg[0]_20 ,
    \T1opc_reg_reg[0] ,
    \B1_src_sel_reg_reg[0]_21 ,
    \B1_src_sel_reg_reg[0]_22 ,
    \T1opc_reg_reg[0]_0 ,
    \B1_src_sel_reg_reg[0]_23 ,
    \opc_reg_reg[0]_12 ,
    \result_r_reg[26] ,
    \B1_src_sel_reg_reg[0]_24 ,
    \T1opc_reg_reg[0]_1 ,
    \B1_src_sel_reg_reg[0]_25 ,
    \opc_reg_reg[0]_13 ,
    \result_r_reg[24] ,
    \o1reg_reg[31]_4 ,
    \T1opc_reg_reg[0]_2 ,
    \result_r_reg[23] ,
    \opc_reg_reg[0]_14 ,
    \t1reg_reg[4]_9 ,
    \T1opc_reg_reg[0]_3 ,
    \result_r_reg[22] ,
    \opc_reg_reg[0]_15 ,
    \t1reg_reg[4]_10 ,
    \T1opc_reg_reg[0]_4 ,
    \result_r_reg[21] ,
    \opc_reg_reg[0]_16 ,
    \t1reg_reg[4]_11 ,
    \T1opc_reg_reg[0]_5 ,
    \result_r_reg[20] ,
    \opc_reg_reg[0]_17 ,
    \opc1reg_reg[1]_16 ,
    \B1_src_sel_reg_reg[0]_26 ,
    \t1reg_reg[4]_12 ,
    \T1opc_reg_reg[0]_6 ,
    \result_r_reg[19] ,
    \opc_reg_reg[0]_18 ,
    \t1reg_reg[4]_13 ,
    \T1opc_reg_reg[0]_7 ,
    \result_r_reg[18] ,
    \opc_reg_reg[0]_19 ,
    \o1reg_reg[31]_5 ,
    \T1opc_reg_reg[0]_8 ,
    \result_r_reg[17] ,
    \opc_reg_reg[0]_20 ,
    \opc_reg_reg[0]_21 ,
    \pipeline_r_reg[2][operation][0]_8 ,
    \opc_reg_reg[0]_22 ,
    \pipeline_r_reg[2][operation][0]_9 ,
    \opc1reg_reg[1]_17 ,
    \pipeline_r_reg[2][operation][0]_10 ,
    \B1_src_sel_reg_reg[1]_6 ,
    \opc_reg_reg[0]_23 ,
    \opc_reg_reg[0]_24 ,
    \pipeline_r_reg[2][operation][0]_11 ,
    \opc_reg_reg[0]_25 ,
    core_fu_lsu_avalid_out_wire,
    onchip_mem_data_a_aready_out_wire,
    core_fu_lsu_astrb_out_wire,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] );
  output \o1reg_reg[1] ;
  output \o1reg_reg[1]_0 ;
  output \o1reg_reg[1]_1 ;
  output inst_decoder_rf_RF_wr_load_wire;
  output inst_decoder_rf_bool_wr_load_wire;
  output inst_decoder_pc_opcode_wire;
  output decode_fill_lock_reg;
  output locked;
  output \reg_reg[1][0] ;
  output inst_decoder_rf_bool_rd_opc_wire;
  output [2:0]inst_decoder_B1_src_sel_wire;
  output [2:0]inst_decoder_fu_lsu_opc_wire;
  output [2:0]\opc_reg_reg[2] ;
  output [1:0]D;
  output [1:0]\opc1reg_reg[1] ;
  output [2:0]ADDRD;
  output [2:0]ADDRA;
  output [31:0]socket_RF_i1_data;
  output [1:0]\pipeline_r_reg[0][addr_low][1] ;
  output awren_r_reg;
  output [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  output [9:0]\aaddr_r_reg[9] ;
  output [31:0]\o1reg_reg[31] ;
  output [31:0]\o1reg_reg[31]_0 ;
  output [31:0]\o1reg_reg[31]_1 ;
  output [13:0]\pc_next_r_reg[13] ;
  output [13:0]\ra_block.return_addr_reg_reg[13] ;
  output [0:0]E;
  output [0:0]\adata_r_reg[31] ;
  output [0:0]\o1reg_reg[31]_2 ;
  output [0:0]\o1reg_reg[31]_3 ;
  output [0:0]\T1opc_reg_reg[1] ;
  output \simm_B1_reg_reg[31]_0 ;
  output [31:0]\adata_r_reg[31]_0 ;
  output [31:0]\o1_data_r_reg[31] ;
  output \simm_B1_reg_reg[31]_1 ;
  output [2:0]\pipeline_r_reg[0][operation][2] ;
  output \pipeline_r[0][sign_extend]0_out ;
  output \o1temp_reg[16] ;
  output avalid_r_reg;
  output \astrb_r_reg[3] ;
  output \astrb_r_reg[2] ;
  output \astrb_r_reg[1] ;
  output \astrb_r_reg[0] ;
  input mem_en_lock_r0;
  input \fetch_block_registered_generate.fetch_block.reset_lock_reg ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2] ;
  input clk;
  input fu_gcu_ra_load_reg0;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3] ;
  input fu_lsu_in2_load_reg0;
  input fu_arith_opc_reg0;
  input fu_arith_in2_load_reg0;
  input fu_logic_opc_reg0;
  input fu_logic_in2_load_reg0;
  input fu_shifter_opc_reg0;
  input fu_shifter_in2_load_reg0;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ;
  input decode_fill_lock_reg_reg_0;
  input post_decode_merged_glock_r_reg_0;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ;
  input \B1_src_sel_reg_reg[2]_0 ;
  input \B1_src_sel_reg_reg[1]_0 ;
  input \B1_src_sel_reg_reg[0]_0 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1] ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5 ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[8] ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[7] ;
  input \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0 ;
  input [31:0]Q;
  input \t1reg_reg[4] ;
  input \B1_src_sel_reg_reg[0]_1 ;
  input \t1reg_reg[4]_0 ;
  input \B1_src_sel_reg_reg[0]_2 ;
  input [30:0]data_rd_out;
  input \opc1reg_reg[1]_0 ;
  input \B1_src_sel_reg_reg[0]_3 ;
  input \t1reg_reg[4]_1 ;
  input \B1_src_sel_reg_reg[0]_4 ;
  input \t1reg_reg[4]_2 ;
  input \B1_src_sel_reg_reg[0]_5 ;
  input \opc1reg_reg[1]_1 ;
  input \B1_src_sel_reg_reg[0]_6 ;
  input \opc1reg_reg[1]_2 ;
  input \B1_src_sel_reg_reg[0]_7 ;
  input \opc1reg_reg[1]_3 ;
  input \B1_src_sel_reg_reg[0]_8 ;
  input \opc1reg_reg[1]_4 ;
  input \B1_src_sel_reg_reg[0]_9 ;
  input \opc1reg_reg[1]_5 ;
  input \B1_src_sel_reg_reg[0]_10 ;
  input \B1_src_sel_reg_reg[1]_1 ;
  input \result_r_reg[16] ;
  input \opc1reg_reg[1]_6 ;
  input \B1_src_sel_reg_reg[1]_2 ;
  input \pipeline_r_reg[2][operation][0] ;
  input \opc1reg_reg[1]_7 ;
  input \opc1reg_reg[1]_8 ;
  input \B1_src_sel_reg_reg[0]_11 ;
  input \B1_src_sel_reg_reg[0]_12 ;
  input \t1reg_reg[4]_3 ;
  input \reg_reg[1][0]_0 ;
  input [13:0]\ra_block.return_addr_reg_reg[13]_0 ;
  input [12:0]ra_source;
  input rstx;
  input tta_reset;
  input [13:0]\dout_reg[13] ;
  input \t1reg_reg[4]_4 ;
  input \B1_src_sel_reg_reg[0]_13 ;
  input \t1reg_reg[4]_5 ;
  input \B1_src_sel_reg_reg[0]_14 ;
  input \t1reg_reg[4]_6 ;
  input \B1_src_sel_reg_reg[0]_15 ;
  input \t1reg_reg[4]_7 ;
  input \B1_src_sel_reg_reg[0]_16 ;
  input \opc1reg_reg[1]_9 ;
  input \B1_src_sel_reg_reg[0]_17 ;
  input [31:0]\o1temp_reg[31] ;
  input [31:0]\o1temp_reg[31]_0 ;
  input [31:0]\o1temp_reg[31]_1 ;
  input \t1reg_reg[4]_8 ;
  input \B1_src_sel_reg_reg[0]_18 ;
  input p_0_in;
  input [0:0]\pc_update_generate_0.pc_reg_reg[0] ;
  input [0:0]\pc_update_generate_0.pc_prev_reg_reg[0] ;
  input [0:0]\pc_update_generate_0.pc_reg_reg[0]_0 ;
  input p_1_in;
  input \opc1reg_reg[1]_10 ;
  input \reg_reg[0][0] ;
  input \opc_reg_reg[0] ;
  input \result_r_reg[4] ;
  input \reg_reg[1][0]_1 ;
  input \opc1reg_reg[1]_11 ;
  input \B1_src_sel_reg_reg[0]_19 ;
  input \opc_reg_reg[1] ;
  input [0:0]\pipeline_r_reg[2][operation][0]_0 ;
  input \opc_reg_reg[0]_0 ;
  input \pipeline_r_reg[2][operation][0]_1 ;
  input \opc_reg_reg[0]_1 ;
  input \pipeline_r_reg[2][operation][0]_2 ;
  input \opc_reg_reg[0]_2 ;
  input \pipeline_r_reg[2][operation][0]_3 ;
  input \opc_reg_reg[0]_3 ;
  input \pipeline_r_reg[2][operation][0]_4 ;
  input \opc_reg_reg[0]_4 ;
  input \pipeline_r_reg[2][operation][0]_5 ;
  input \opc_reg_reg[0]_5 ;
  input \pipeline_r_reg[2][operation][0]_6 ;
  input \opc1reg_reg[1]_12 ;
  input \pipeline_r_reg[2][operation][0]_7 ;
  input \B1_src_sel_reg_reg[1]_3 ;
  input \opc_reg_reg[0]_6 ;
  input \opc1reg_reg[1]_13 ;
  input \rdata_r_reg[6] ;
  input \B1_src_sel_reg_reg[1]_4 ;
  input \opc_reg_reg[0]_7 ;
  input \opc1reg_reg[1]_14 ;
  input \result_r_reg[5] ;
  input \B1_src_sel_reg_reg[1]_5 ;
  input \opc_reg_reg[0]_8 ;
  input \opc1reg_reg[1]_15 ;
  input \result_r_reg[31] ;
  input \opc_reg_reg[0]_9 ;
  input \opc_reg_reg[0]_10 ;
  input \result_r_reg[30] ;
  input \opc_reg_reg[0]_11 ;
  input \result_r_reg[29] ;
  input \B1_src_sel_reg_reg[0]_20 ;
  input \T1opc_reg_reg[0] ;
  input \B1_src_sel_reg_reg[0]_21 ;
  input \B1_src_sel_reg_reg[0]_22 ;
  input \T1opc_reg_reg[0]_0 ;
  input \B1_src_sel_reg_reg[0]_23 ;
  input \opc_reg_reg[0]_12 ;
  input \result_r_reg[26] ;
  input \B1_src_sel_reg_reg[0]_24 ;
  input \T1opc_reg_reg[0]_1 ;
  input \B1_src_sel_reg_reg[0]_25 ;
  input \opc_reg_reg[0]_13 ;
  input \result_r_reg[24] ;
  input \o1reg_reg[31]_4 ;
  input \T1opc_reg_reg[0]_2 ;
  input \result_r_reg[23] ;
  input \opc_reg_reg[0]_14 ;
  input \t1reg_reg[4]_9 ;
  input \T1opc_reg_reg[0]_3 ;
  input \result_r_reg[22] ;
  input \opc_reg_reg[0]_15 ;
  input \t1reg_reg[4]_10 ;
  input \T1opc_reg_reg[0]_4 ;
  input \result_r_reg[21] ;
  input \opc_reg_reg[0]_16 ;
  input \t1reg_reg[4]_11 ;
  input \T1opc_reg_reg[0]_5 ;
  input \result_r_reg[20] ;
  input \opc_reg_reg[0]_17 ;
  input \opc1reg_reg[1]_16 ;
  input \B1_src_sel_reg_reg[0]_26 ;
  input \t1reg_reg[4]_12 ;
  input \T1opc_reg_reg[0]_6 ;
  input \result_r_reg[19] ;
  input \opc_reg_reg[0]_18 ;
  input \t1reg_reg[4]_13 ;
  input \T1opc_reg_reg[0]_7 ;
  input \result_r_reg[18] ;
  input \opc_reg_reg[0]_19 ;
  input \o1reg_reg[31]_5 ;
  input \T1opc_reg_reg[0]_8 ;
  input \result_r_reg[17] ;
  input \opc_reg_reg[0]_20 ;
  input \opc_reg_reg[0]_21 ;
  input \pipeline_r_reg[2][operation][0]_8 ;
  input \opc_reg_reg[0]_22 ;
  input \pipeline_r_reg[2][operation][0]_9 ;
  input \opc1reg_reg[1]_17 ;
  input \pipeline_r_reg[2][operation][0]_10 ;
  input \B1_src_sel_reg_reg[1]_6 ;
  input \opc_reg_reg[0]_23 ;
  input \opc_reg_reg[0]_24 ;
  input \pipeline_r_reg[2][operation][0]_11 ;
  input [0:0]\opc_reg_reg[0]_25 ;
  input core_fu_lsu_avalid_out_wire;
  input onchip_mem_data_a_aready_out_wire;
  input [3:0]core_fu_lsu_astrb_out_wire;
  input [0:0]\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ;
  input [31:0]\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] ;

  wire [2:0]ADDRA;
  wire [2:0]ADDRD;
  wire \B1_src_sel_reg_reg[0]_0 ;
  wire \B1_src_sel_reg_reg[0]_1 ;
  wire \B1_src_sel_reg_reg[0]_10 ;
  wire \B1_src_sel_reg_reg[0]_11 ;
  wire \B1_src_sel_reg_reg[0]_12 ;
  wire \B1_src_sel_reg_reg[0]_13 ;
  wire \B1_src_sel_reg_reg[0]_14 ;
  wire \B1_src_sel_reg_reg[0]_15 ;
  wire \B1_src_sel_reg_reg[0]_16 ;
  wire \B1_src_sel_reg_reg[0]_17 ;
  wire \B1_src_sel_reg_reg[0]_18 ;
  wire \B1_src_sel_reg_reg[0]_19 ;
  wire \B1_src_sel_reg_reg[0]_2 ;
  wire \B1_src_sel_reg_reg[0]_20 ;
  wire \B1_src_sel_reg_reg[0]_21 ;
  wire \B1_src_sel_reg_reg[0]_22 ;
  wire \B1_src_sel_reg_reg[0]_23 ;
  wire \B1_src_sel_reg_reg[0]_24 ;
  wire \B1_src_sel_reg_reg[0]_25 ;
  wire \B1_src_sel_reg_reg[0]_26 ;
  wire \B1_src_sel_reg_reg[0]_3 ;
  wire \B1_src_sel_reg_reg[0]_4 ;
  wire \B1_src_sel_reg_reg[0]_5 ;
  wire \B1_src_sel_reg_reg[0]_6 ;
  wire \B1_src_sel_reg_reg[0]_7 ;
  wire \B1_src_sel_reg_reg[0]_8 ;
  wire \B1_src_sel_reg_reg[0]_9 ;
  wire \B1_src_sel_reg_reg[1]_0 ;
  wire \B1_src_sel_reg_reg[1]_1 ;
  wire \B1_src_sel_reg_reg[1]_2 ;
  wire \B1_src_sel_reg_reg[1]_3 ;
  wire \B1_src_sel_reg_reg[1]_4 ;
  wire \B1_src_sel_reg_reg[1]_5 ;
  wire \B1_src_sel_reg_reg[1]_6 ;
  wire \B1_src_sel_reg_reg[2]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \T1opc_reg_reg[0] ;
  wire \T1opc_reg_reg[0]_0 ;
  wire \T1opc_reg_reg[0]_1 ;
  wire \T1opc_reg_reg[0]_2 ;
  wire \T1opc_reg_reg[0]_3 ;
  wire \T1opc_reg_reg[0]_4 ;
  wire \T1opc_reg_reg[0]_5 ;
  wire \T1opc_reg_reg[0]_6 ;
  wire \T1opc_reg_reg[0]_7 ;
  wire \T1opc_reg_reg[0]_8 ;
  wire [0:0]\T1opc_reg_reg[1] ;
  wire \aaddr_r[0]_i_2_n_0 ;
  wire \aaddr_r[1]_i_2__0_n_0 ;
  wire \aaddr_r[1]_i_3_n_0 ;
  wire \aaddr_r[2]_i_2_n_0 ;
  wire \aaddr_r[2]_i_5_n_0 ;
  wire \aaddr_r[3]_i_2_n_0 ;
  wire \aaddr_r[4]_i_2_n_0 ;
  wire \aaddr_r[5]_i_2_n_0 ;
  wire \aaddr_r[6]_i_2__0_n_0 ;
  wire \aaddr_r[6]_i_3_n_0 ;
  wire \aaddr_r[7]_i_2_n_0 ;
  wire \aaddr_r[7]_i_5_n_0 ;
  wire \aaddr_r[8]_i_2_n_0 ;
  wire \aaddr_r[8]_i_5_n_0 ;
  wire \aaddr_r[9]_i_2_n_0 ;
  wire \aaddr_r[9]_i_5_n_0 ;
  wire [9:0]\aaddr_r_reg[9] ;
  wire \adata_r[15]_i_2_n_0 ;
  wire \adata_r[19]_i_2_n_0 ;
  wire \adata_r[19]_i_3_n_0 ;
  wire \adata_r[1]_i_2_n_0 ;
  wire \adata_r[23]_i_2_n_0 ;
  wire \adata_r[24]_i_2_n_0 ;
  wire \adata_r[24]_i_3_n_0 ;
  wire \adata_r[25]_i_2_n_0 ;
  wire \adata_r[25]_i_3_n_0 ;
  wire \adata_r[26]_i_2_n_0 ;
  wire \adata_r[26]_i_3_n_0 ;
  wire \adata_r[27]_i_2_n_0 ;
  wire \adata_r[27]_i_3_n_0 ;
  wire \adata_r[28]_i_2_n_0 ;
  wire \adata_r[28]_i_3_n_0 ;
  wire \adata_r[28]_i_4_n_0 ;
  wire \adata_r[29]_i_2_n_0 ;
  wire \adata_r[29]_i_3_n_0 ;
  wire \adata_r[30]_i_2_n_0 ;
  wire \adata_r[30]_i_3_n_0 ;
  wire \adata_r[31]_i_3_n_0 ;
  wire \adata_r[31]_i_4_n_0 ;
  wire \adata_r[7]_i_2_n_0 ;
  wire [0:0]\adata_r_reg[31] ;
  wire [31:0]\adata_r_reg[31]_0 ;
  wire \astrb_r[0]_i_2_n_0 ;
  wire \astrb_r[1]_i_2_n_0 ;
  wire \astrb_r[1]_i_3_n_0 ;
  wire \astrb_r[2]_i_2_n_0 ;
  wire \astrb_r[2]_i_3_n_0 ;
  wire \astrb_r[3]_i_3_n_0 ;
  wire \astrb_r[3]_i_4_n_0 ;
  wire \astrb_r_reg[0] ;
  wire \astrb_r_reg[1] ;
  wire \astrb_r_reg[2] ;
  wire \astrb_r_reg[3] ;
  wire avalid_r_reg;
  wire awren_r_reg;
  wire clk;
  wire [3:0]core_fu_lsu_astrb_out_wire;
  wire core_fu_lsu_avalid_out_wire;
  wire [30:0]data_rd_out;
  wire decode_fill_lock_reg;
  wire decode_fill_lock_reg_reg_0;
  wire [13:0]\dout_reg[13] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3 ;
  wire [31:0]\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] ;
  wire [0:0]\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0 ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[7] ;
  wire \fetch_block_registered_generate.fetch_block.instruction_reg_reg[8] ;
  wire \fetch_block_registered_generate.fetch_block.reset_lock_reg ;
  wire fu_arith_in2_load_reg0;
  wire fu_arith_opc_reg0;
  wire fu_gcu_ra_load_reg0;
  wire fu_logic_in2_load_reg0;
  wire fu_logic_opc_reg0;
  wire [3:3]\fu_lsu/astrb_r ;
  wire fu_lsu_in2_load_reg0;
  wire fu_shifter_in2_load_reg0;
  wire fu_shifter_opc_reg0;
  wire [2:0]inst_decoder_B1_src_sel_wire;
  wire inst_decoder_fu_arith_in1t_load_wire;
  wire inst_decoder_fu_logic_in1t_load_wire;
  wire inst_decoder_fu_lsu_in1t_load_wire;
  wire inst_decoder_fu_lsu_in2_load_wire;
  wire [2:0]inst_decoder_fu_lsu_opc_wire;
  wire inst_decoder_fu_shifter_in1t_load_wire;
  wire inst_decoder_pc_load_wire;
  wire inst_decoder_pc_opcode_wire;
  wire inst_decoder_ra_load_wire;
  wire inst_decoder_rf_RF_wr_load_wire;
  wire inst_decoder_rf_bool_rd_opc_wire;
  wire inst_decoder_rf_bool_wr_load_wire;
  wire [31:0]inst_decoder_simm_B1_wire;
  wire locked;
  wire mem_en_lock_r0;
  wire \o1_data_r[17]_i_2_n_0 ;
  wire \o1_data_r[17]_i_3_n_0 ;
  wire \o1_data_r[18]_i_2_n_0 ;
  wire \o1_data_r[18]_i_3_n_0 ;
  wire \o1_data_r[19]_i_2_n_0 ;
  wire \o1_data_r[19]_i_3_n_0 ;
  wire \o1_data_r[1]_i_2_n_0 ;
  wire \o1_data_r[20]_i_2_n_0 ;
  wire \o1_data_r[20]_i_3_n_0 ;
  wire \o1_data_r[21]_i_2_n_0 ;
  wire \o1_data_r[21]_i_3_n_0 ;
  wire \o1_data_r[22]_i_2_n_0 ;
  wire \o1_data_r[22]_i_3_n_0 ;
  wire \o1_data_r[23]_i_2_n_0 ;
  wire \o1_data_r[23]_i_3_n_0 ;
  wire \o1_data_r[25]_i_2_n_0 ;
  wire \o1_data_r[27]_i_2_n_0 ;
  wire \o1_data_r[28]_i_2_n_0 ;
  wire \o1_data_r[2]_i_3_n_0 ;
  wire \o1_data_r[2]_i_4_n_0 ;
  wire \o1_data_r[5]_i_2_n_0 ;
  wire \o1_data_r[5]_i_4_n_0 ;
  wire \o1_data_r[6]_i_3_n_0 ;
  wire \o1_data_r[6]_i_4_n_0 ;
  wire \o1_data_r[7]_i_2_n_0 ;
  wire \o1_data_r[7]_i_4_n_0 ;
  wire [31:0]\o1_data_r_reg[31] ;
  wire \o1reg_reg[1] ;
  wire \o1reg_reg[1]_0 ;
  wire \o1reg_reg[1]_1 ;
  wire [31:0]\o1reg_reg[31] ;
  wire [31:0]\o1reg_reg[31]_0 ;
  wire [31:0]\o1reg_reg[31]_1 ;
  wire [0:0]\o1reg_reg[31]_2 ;
  wire [0:0]\o1reg_reg[31]_3 ;
  wire \o1reg_reg[31]_4 ;
  wire \o1reg_reg[31]_5 ;
  wire \o1temp[0]_i_2_n_0 ;
  wire \o1temp[0]_i_3_n_0 ;
  wire \o1temp[12]_i_2_n_0 ;
  wire \o1temp[12]_i_5_n_0 ;
  wire \o1temp[13]_i_2_n_0 ;
  wire \o1temp[13]_i_3_n_0 ;
  wire \o1temp[14]_i_2_n_0 ;
  wire \o1temp[14]_i_3_n_0 ;
  wire \o1temp[15]_i_2_n_0 ;
  wire \o1temp[16]_i_2_n_0 ;
  wire \o1temp[24]_i_2_n_0 ;
  wire \o1temp[24]_i_3_n_0 ;
  wire \o1temp[25]_i_2_n_0 ;
  wire \o1temp[25]_i_3_n_0 ;
  wire \o1temp[26]_i_2_n_0 ;
  wire \o1temp[26]_i_3_n_0 ;
  wire \o1temp[27]_i_2_n_0 ;
  wire \o1temp[27]_i_3_n_0 ;
  wire \o1temp[28]_i_2_n_0 ;
  wire \o1temp[28]_i_3_n_0 ;
  wire \o1temp[29]_i_2_n_0 ;
  wire \o1temp[29]_i_3_n_0 ;
  wire \o1temp[30]_i_2_n_0 ;
  wire \o1temp[30]_i_3_n_0 ;
  wire \o1temp[31]_i_3_n_0 ;
  wire \o1temp_reg[16] ;
  wire [31:0]\o1temp_reg[31] ;
  wire [31:0]\o1temp_reg[31]_0 ;
  wire [31:0]\o1temp_reg[31]_1 ;
  wire onchip_mem_data_a_aready_out_wire;
  wire [1:0]\opc1reg_reg[1] ;
  wire \opc1reg_reg[1]_0 ;
  wire \opc1reg_reg[1]_1 ;
  wire \opc1reg_reg[1]_10 ;
  wire \opc1reg_reg[1]_11 ;
  wire \opc1reg_reg[1]_12 ;
  wire \opc1reg_reg[1]_13 ;
  wire \opc1reg_reg[1]_14 ;
  wire \opc1reg_reg[1]_15 ;
  wire \opc1reg_reg[1]_16 ;
  wire \opc1reg_reg[1]_17 ;
  wire \opc1reg_reg[1]_2 ;
  wire \opc1reg_reg[1]_3 ;
  wire \opc1reg_reg[1]_4 ;
  wire \opc1reg_reg[1]_5 ;
  wire \opc1reg_reg[1]_6 ;
  wire \opc1reg_reg[1]_7 ;
  wire \opc1reg_reg[1]_8 ;
  wire \opc1reg_reg[1]_9 ;
  wire \opc_reg_reg[0] ;
  wire \opc_reg_reg[0]_0 ;
  wire \opc_reg_reg[0]_1 ;
  wire \opc_reg_reg[0]_10 ;
  wire \opc_reg_reg[0]_11 ;
  wire \opc_reg_reg[0]_12 ;
  wire \opc_reg_reg[0]_13 ;
  wire \opc_reg_reg[0]_14 ;
  wire \opc_reg_reg[0]_15 ;
  wire \opc_reg_reg[0]_16 ;
  wire \opc_reg_reg[0]_17 ;
  wire \opc_reg_reg[0]_18 ;
  wire \opc_reg_reg[0]_19 ;
  wire \opc_reg_reg[0]_2 ;
  wire \opc_reg_reg[0]_20 ;
  wire \opc_reg_reg[0]_21 ;
  wire \opc_reg_reg[0]_22 ;
  wire \opc_reg_reg[0]_23 ;
  wire \opc_reg_reg[0]_24 ;
  wire [0:0]\opc_reg_reg[0]_25 ;
  wire \opc_reg_reg[0]_3 ;
  wire \opc_reg_reg[0]_4 ;
  wire \opc_reg_reg[0]_5 ;
  wire \opc_reg_reg[0]_6 ;
  wire \opc_reg_reg[0]_7 ;
  wire \opc_reg_reg[0]_8 ;
  wire \opc_reg_reg[0]_9 ;
  wire \opc_reg_reg[1] ;
  wire [2:0]\opc_reg_reg[2] ;
  wire p_0_in;
  wire p_1_in;
  wire [13:0]\pc_next_r_reg[13] ;
  wire [0:0]\pc_update_generate_0.pc_prev_reg_reg[0] ;
  wire \pc_update_generate_0.pc_reg[1]_i_2_n_0 ;
  wire \pc_update_generate_0.pc_reg[1]_i_3_n_0 ;
  wire \pc_update_generate_0.pc_reg[1]_i_4_n_0 ;
  wire [0:0]\pc_update_generate_0.pc_reg_reg[0] ;
  wire [0:0]\pc_update_generate_0.pc_reg_reg[0]_0 ;
  wire [13:0]\pc_update_generate_0.pc_reg_reg[13] ;
  wire \pipeline_r[0][sign_extend]0_out ;
  wire [1:0]\pipeline_r_reg[0][addr_low][1] ;
  wire [2:0]\pipeline_r_reg[0][operation][2] ;
  wire \pipeline_r_reg[2][operation][0] ;
  wire [0:0]\pipeline_r_reg[2][operation][0]_0 ;
  wire \pipeline_r_reg[2][operation][0]_1 ;
  wire \pipeline_r_reg[2][operation][0]_10 ;
  wire \pipeline_r_reg[2][operation][0]_11 ;
  wire \pipeline_r_reg[2][operation][0]_2 ;
  wire \pipeline_r_reg[2][operation][0]_3 ;
  wire \pipeline_r_reg[2][operation][0]_4 ;
  wire \pipeline_r_reg[2][operation][0]_5 ;
  wire \pipeline_r_reg[2][operation][0]_6 ;
  wire \pipeline_r_reg[2][operation][0]_7 ;
  wire \pipeline_r_reg[2][operation][0]_8 ;
  wire \pipeline_r_reg[2][operation][0]_9 ;
  wire post_decode_merged_glock_r_reg_0;
  wire [13:0]\ra_block.return_addr_reg_reg[13] ;
  wire [13:0]\ra_block.return_addr_reg_reg[13]_0 ;
  wire [12:0]ra_source;
  wire \rdata_r_reg[6] ;
  wire \reg_reg[0][0] ;
  wire \reg_reg[1][0] ;
  wire \reg_reg[1][0]_0 ;
  wire \reg_reg[1][0]_1 ;
  wire \result_r_reg[16] ;
  wire \result_r_reg[17] ;
  wire \result_r_reg[18] ;
  wire \result_r_reg[19] ;
  wire \result_r_reg[20] ;
  wire \result_r_reg[21] ;
  wire \result_r_reg[22] ;
  wire \result_r_reg[23] ;
  wire \result_r_reg[24] ;
  wire \result_r_reg[26] ;
  wire \result_r_reg[29] ;
  wire \result_r_reg[30] ;
  wire \result_r_reg[31] ;
  wire \result_r_reg[4] ;
  wire \result_r_reg[5] ;
  wire rstx;
  wire \simm_B1_reg_reg[31]_0 ;
  wire \simm_B1_reg_reg[31]_1 ;
  wire [31:0]socket_RF_i1_data;
  wire \t1reg_reg[4] ;
  wire \t1reg_reg[4]_0 ;
  wire \t1reg_reg[4]_1 ;
  wire \t1reg_reg[4]_10 ;
  wire \t1reg_reg[4]_11 ;
  wire \t1reg_reg[4]_12 ;
  wire \t1reg_reg[4]_13 ;
  wire \t1reg_reg[4]_2 ;
  wire \t1reg_reg[4]_3 ;
  wire \t1reg_reg[4]_4 ;
  wire \t1reg_reg[4]_5 ;
  wire \t1reg_reg[4]_6 ;
  wire \t1reg_reg[4]_7 ;
  wire \t1reg_reg[4]_8 ;
  wire \t1reg_reg[4]_9 ;
  wire tta_reset;

  FDRE \B1_src_sel_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\B1_src_sel_reg_reg[0]_0 ),
        .Q(inst_decoder_B1_src_sel_wire[0]),
        .R(1'b0));
  FDRE \B1_src_sel_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\B1_src_sel_reg_reg[1]_0 ),
        .Q(inst_decoder_B1_src_sel_wire[1]),
        .R(1'b0));
  FDRE \B1_src_sel_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\B1_src_sel_reg_reg[2]_0 ),
        .Q(inst_decoder_B1_src_sel_wire[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \T1opc_reg[1]_i_1 
       (.I0(inst_decoder_fu_logic_in1t_load_wire),
        .I1(p_1_in),
        .O(\T1opc_reg_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \aaddr_r[0]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\aaddr_r[0]_i_2_n_0 ),
        .O(\aaddr_r_reg[9] [0]));
  LUT6 #(
    .INIT(64'h4545454455555555)) 
    \aaddr_r[0]_i_2 
       (.I0(\o1_data_r[2]_i_4_n_0 ),
        .I1(inst_decoder_B1_src_sel_wire[2]),
        .I2(\B1_src_sel_reg_reg[1]_6 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_10 ),
        .I5(\opc1reg_reg[1]_17 ),
        .O(\aaddr_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBABAA00000000)) 
    \aaddr_r[1]_i_1__0 
       (.I0(\aaddr_r[1]_i_2__0_n_0 ),
        .I1(\aaddr_r[1]_i_3_n_0 ),
        .I2(\t1reg_reg[4]_8 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_18 ),
        .I5(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\aaddr_r_reg[9] [1]));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \aaddr_r[1]_i_2__0 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[2]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [3]),
        .I4(inst_decoder_simm_B1_wire[3]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\aaddr_r[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \aaddr_r[1]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_24 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_11 ),
        .O(\aaddr_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF551000000000)) 
    \aaddr_r[2]_i_1__0 
       (.I0(\aaddr_r[2]_i_2_n_0 ),
        .I1(\t1reg_reg[4]_4 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\B1_src_sel_reg_reg[0]_13 ),
        .I4(\aaddr_r[2]_i_5_n_0 ),
        .I5(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\aaddr_r_reg[9] [2]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \aaddr_r[2]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0] ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\result_r_reg[4] ),
        .O(\aaddr_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \aaddr_r[2]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[3]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [4]),
        .I4(inst_decoder_simm_B1_wire[4]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\aaddr_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \aaddr_r[3]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\aaddr_r[3]_i_2_n_0 ),
        .O(\aaddr_r_reg[9] [3]));
  LUT6 #(
    .INIT(64'h00000000FFFFBBBA)) 
    \aaddr_r[3]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(\B1_src_sel_reg_reg[1]_5 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\result_r_reg[5] ),
        .I4(\opc1reg_reg[1]_14 ),
        .I5(\o1_data_r[5]_i_2_n_0 ),
        .O(\aaddr_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \aaddr_r[4]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\aaddr_r[4]_i_2_n_0 ),
        .O(\aaddr_r_reg[9] [4]));
  LUT6 #(
    .INIT(64'h4545454455555555)) 
    \aaddr_r[4]_i_2 
       (.I0(\o1_data_r[6]_i_4_n_0 ),
        .I1(inst_decoder_B1_src_sel_wire[2]),
        .I2(\B1_src_sel_reg_reg[1]_4 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\rdata_r_reg[6] ),
        .I5(\opc1reg_reg[1]_13 ),
        .O(\aaddr_r[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \aaddr_r[5]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\aaddr_r[5]_i_2_n_0 ),
        .O(\aaddr_r_reg[9] [5]));
  LUT6 #(
    .INIT(64'h00000000FFFFBBBA)) 
    \aaddr_r[5]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(\B1_src_sel_reg_reg[1]_3 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\pipeline_r_reg[2][operation][0]_7 ),
        .I4(\opc1reg_reg[1]_12 ),
        .I5(\o1_data_r[7]_i_2_n_0 ),
        .O(\aaddr_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBABAA00000000)) 
    \aaddr_r[6]_i_1__0 
       (.I0(\aaddr_r[6]_i_2__0_n_0 ),
        .I1(\aaddr_r[6]_i_3_n_0 ),
        .I2(\opc1reg_reg[1]_9 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_17 ),
        .I5(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\aaddr_r_reg[9] [6]));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \aaddr_r[6]_i_2__0 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[7]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [8]),
        .I4(inst_decoder_simm_B1_wire[8]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\aaddr_r[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \aaddr_r[6]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_5 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_6 ),
        .O(\aaddr_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF551000000000)) 
    \aaddr_r[7]_i_1__0 
       (.I0(\aaddr_r[7]_i_2_n_0 ),
        .I1(\t1reg_reg[4]_7 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\B1_src_sel_reg_reg[0]_16 ),
        .I4(\aaddr_r[7]_i_5_n_0 ),
        .I5(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\aaddr_r_reg[9] [7]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \aaddr_r[7]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_4 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_5 ),
        .O(\aaddr_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \aaddr_r[7]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[8]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [9]),
        .I4(inst_decoder_simm_B1_wire[9]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\aaddr_r[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF551000000000)) 
    \aaddr_r[8]_i_1__0 
       (.I0(\aaddr_r[8]_i_2_n_0 ),
        .I1(\t1reg_reg[4]_6 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\B1_src_sel_reg_reg[0]_15 ),
        .I4(\aaddr_r[8]_i_5_n_0 ),
        .I5(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\aaddr_r_reg[9] [8]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \aaddr_r[8]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_3 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_4 ),
        .O(\aaddr_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \aaddr_r[8]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[9]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [10]),
        .I4(inst_decoder_simm_B1_wire[10]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\aaddr_r[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF551000000000)) 
    \aaddr_r[9]_i_1__0 
       (.I0(\aaddr_r[9]_i_2_n_0 ),
        .I1(\t1reg_reg[4]_5 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\B1_src_sel_reg_reg[0]_14 ),
        .I4(\aaddr_r[9]_i_5_n_0 ),
        .I5(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\aaddr_r_reg[9] [9]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \aaddr_r[9]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_2 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_3 ),
        .O(\aaddr_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \aaddr_r[9]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[10]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [11]),
        .I4(inst_decoder_simm_B1_wire[11]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\aaddr_r[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adata_r[0]_i_1 
       (.I0(\o1_data_r_reg[31] [0]),
        .I1(\adata_r[7]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \adata_r[10]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [10]),
        .I2(\adata_r[15]_i_2_n_0 ),
        .I3(\o1_data_r_reg[31] [2]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[3]_i_4_n_0 ),
        .O(\adata_r_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \adata_r[11]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [11]),
        .I2(\adata_r[15]_i_2_n_0 ),
        .I3(\o1_data_r_reg[31] [3]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[3]_i_4_n_0 ),
        .O(\adata_r_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \adata_r[12]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [12]),
        .I2(\adata_r[15]_i_2_n_0 ),
        .I3(\o1_data_r_reg[31] [4]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[3]_i_4_n_0 ),
        .O(\adata_r_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \adata_r[13]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [13]),
        .I2(\adata_r[15]_i_2_n_0 ),
        .I3(\o1_data_r_reg[31] [5]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[3]_i_4_n_0 ),
        .O(\adata_r_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \adata_r[14]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [14]),
        .I2(\adata_r[15]_i_2_n_0 ),
        .I3(\o1_data_r_reg[31] [6]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[3]_i_4_n_0 ),
        .O(\adata_r_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'h8000AAAA80008000)) 
    \adata_r[15]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\astrb_r[3]_i_4_n_0 ),
        .I2(\o1_data_r_reg[31] [7]),
        .I3(socket_RF_i1_data[0]),
        .I4(\adata_r[15]_i_2_n_0 ),
        .I5(\o1_data_r_reg[31] [15]),
        .O(\adata_r_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \adata_r[15]_i_2 
       (.I0(inst_decoder_fu_lsu_opc_wire[0]),
        .I1(inst_decoder_fu_lsu_opc_wire[1]),
        .I2(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \adata_r[16]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [0]),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .I5(\o1_data_r_reg[31] [16]),
        .O(\adata_r_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'h02AA020202020202)) 
    \adata_r[17]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r[1]_i_2_n_0 ),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .I5(\o1_data_r_reg[31] [17]),
        .O(\adata_r_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \adata_r[18]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [2]),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .I5(\o1_data_r_reg[31] [18]),
        .O(\adata_r_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'h080808AA08080808)) 
    \adata_r[19]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [3]),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(\adata_r[19]_i_2_n_0 ),
        .I4(inst_decoder_fu_lsu_opc_wire[0]),
        .I5(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\adata_r_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'h545400FF)) 
    \adata_r[19]_i_2 
       (.I0(\o1_data_r[19]_i_3_n_0 ),
        .I1(\adata_r[19]_i_3_n_0 ),
        .I2(inst_decoder_B1_src_sel_wire[2]),
        .I3(Q[19]),
        .I4(inst_decoder_fu_lsu_in2_load_wire),
        .O(\adata_r[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202030302F2F3F30)) 
    \adata_r[19]_i_3 
       (.I0(\t1reg_reg[4]_12 ),
        .I1(\T1opc_reg_reg[0]_6 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\result_r_reg[19] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .I5(\opc_reg_reg[0]_18 ),
        .O(\adata_r[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adata_r[1]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\adata_r[1]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFDFDFDF8BDF8BDF)) 
    \adata_r[1]_i_2 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[1]),
        .I3(inst_decoder_fu_lsu_opc_wire[1]),
        .I4(socket_RF_i1_data[0]),
        .I5(inst_decoder_fu_lsu_opc_wire[0]),
        .O(\adata_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \adata_r[20]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [4]),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .I5(\o1_data_r_reg[31] [20]),
        .O(\adata_r_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \adata_r[21]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [5]),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .I5(\o1_data_r_reg[31] [21]),
        .O(\adata_r_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \adata_r[22]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [6]),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .I5(\o1_data_r_reg[31] [22]),
        .O(\adata_r_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \adata_r[23]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [7]),
        .I2(\adata_r[23]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .I5(\o1_data_r_reg[31] [23]),
        .O(\adata_r_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF8FA)) 
    \adata_r[23]_i_2 
       (.I0(inst_decoder_fu_lsu_opc_wire[1]),
        .I1(socket_RF_i1_data[0]),
        .I2(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .O(\adata_r[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA808080AAAAAAAA)) 
    \adata_r[24]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\astrb_r[1]_i_2_n_0 ),
        .I2(\o1_data_r_reg[31] [8]),
        .I3(\adata_r[24]_i_2_n_0 ),
        .I4(\astrb_r[1]_i_3_n_0 ),
        .I5(\adata_r[24]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \adata_r[24]_i_2 
       (.I0(socket_RF_i1_data[0]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[0]),
        .O(\adata_r[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hBBBFFFBF)) 
    \adata_r[24]_i_3 
       (.I0(inst_decoder_fu_lsu_opc_wire[0]),
        .I1(inst_decoder_fu_lsu_opc_wire[1]),
        .I2(Q[24]),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(socket_RF_i1_data[24]),
        .O(\adata_r[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A88AAAA8A888A88)) 
    \adata_r[25]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\adata_r[25]_i_2_n_0 ),
        .I2(\o1_data_r[25]_i_2_n_0 ),
        .I3(\adata_r[28]_i_2_n_0 ),
        .I4(\adata_r[25]_i_3_n_0 ),
        .I5(\astrb_r[1]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adata_r[25]_i_2 
       (.I0(Q[9]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[9]),
        .I3(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h8BFF)) 
    \adata_r[25]_i_3 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[1]),
        .I3(socket_RF_i1_data[0]),
        .O(\adata_r[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \adata_r[26]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\adata_r[26]_i_2_n_0 ),
        .I2(\adata_r[26]_i_3_n_0 ),
        .I3(\o1_data_r_reg[31] [2]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[1]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \adata_r[26]_i_2 
       (.I0(Q[26]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[26]),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\adata_r[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adata_r[26]_i_3 
       (.I0(Q[10]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[10]),
        .I3(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \adata_r[27]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r[27]_i_2_n_0 ),
        .I2(\adata_r[28]_i_2_n_0 ),
        .I3(\adata_r[27]_i_2_n_0 ),
        .I4(\adata_r[27]_i_3_n_0 ),
        .I5(\astrb_r[1]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adata_r[27]_i_2 
       (.I0(Q[11]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[11]),
        .I3(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \adata_r[27]_i_3 
       (.I0(socket_RF_i1_data[0]),
        .I1(Q[3]),
        .I2(inst_decoder_fu_lsu_in2_load_wire),
        .I3(socket_RF_i1_data[3]),
        .O(\adata_r[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \adata_r[28]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r[28]_i_2_n_0 ),
        .I2(\adata_r[28]_i_2_n_0 ),
        .I3(\adata_r[28]_i_3_n_0 ),
        .I4(\adata_r[28]_i_4_n_0 ),
        .I5(\astrb_r[1]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [28]));
  LUT2 #(
    .INIT(4'h2)) 
    \adata_r[28]_i_2 
       (.I0(inst_decoder_fu_lsu_opc_wire[1]),
        .I1(inst_decoder_fu_lsu_opc_wire[0]),
        .O(\adata_r[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adata_r[28]_i_3 
       (.I0(Q[12]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[12]),
        .I3(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \adata_r[28]_i_4 
       (.I0(socket_RF_i1_data[0]),
        .I1(Q[4]),
        .I2(inst_decoder_fu_lsu_in2_load_wire),
        .I3(socket_RF_i1_data[4]),
        .O(\adata_r[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \adata_r[29]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\adata_r[29]_i_2_n_0 ),
        .I2(\adata_r[29]_i_3_n_0 ),
        .I3(\o1_data_r_reg[31] [5]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[1]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adata_r[29]_i_2 
       (.I0(Q[13]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[13]),
        .I3(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \adata_r[29]_i_3 
       (.I0(Q[29]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[29]),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\adata_r[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \adata_r[2]_i_1 
       (.I0(Q[2]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[2]),
        .I3(\adata_r[7]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \adata_r[30]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\adata_r[30]_i_2_n_0 ),
        .I2(\adata_r[30]_i_3_n_0 ),
        .I3(\o1_data_r_reg[31] [6]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[1]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \adata_r[30]_i_2 
       (.I0(Q[30]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[30]),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\adata_r[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adata_r[30]_i_3 
       (.I0(Q[14]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[14]),
        .I3(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h8880AAAA)) 
    \adata_r[31]_i_1 
       (.I0(p_1_in),
        .I1(inst_decoder_fu_lsu_opc_wire[2]),
        .I2(inst_decoder_fu_lsu_opc_wire[0]),
        .I3(inst_decoder_fu_lsu_opc_wire[1]),
        .I4(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\adata_r_reg[31] ));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \adata_r[31]_i_2 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\adata_r[31]_i_3_n_0 ),
        .I2(\adata_r[31]_i_4_n_0 ),
        .I3(\o1_data_r_reg[31] [7]),
        .I4(socket_RF_i1_data[0]),
        .I5(\astrb_r[1]_i_3_n_0 ),
        .O(\adata_r_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \adata_r[31]_i_3 
       (.I0(Q[15]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[15]),
        .I3(\astrb_r[1]_i_2_n_0 ),
        .O(\adata_r[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00E20000)) 
    \adata_r[31]_i_4 
       (.I0(Q[31]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[31]),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .I4(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\adata_r[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adata_r[3]_i_1 
       (.I0(\o1_data_r_reg[31] [3]),
        .I1(\adata_r[7]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adata_r[4]_i_1 
       (.I0(\o1_data_r_reg[31] [4]),
        .I1(\adata_r[7]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \adata_r[5]_i_1 
       (.I0(Q[5]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[5]),
        .I3(\adata_r[7]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \adata_r[6]_i_1 
       (.I0(Q[6]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[6]),
        .I3(\adata_r[7]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \adata_r[7]_i_1 
       (.I0(Q[7]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(socket_RF_i1_data[7]),
        .I3(\adata_r[7]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h80AFFFFF)) 
    \adata_r[7]_i_2 
       (.I0(inst_decoder_fu_lsu_opc_wire[0]),
        .I1(socket_RF_i1_data[0]),
        .I2(inst_decoder_fu_lsu_opc_wire[1]),
        .I3(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I4(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\adata_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \adata_r[8]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [8]),
        .I2(\adata_r[15]_i_2_n_0 ),
        .I3(\astrb_r[3]_i_4_n_0 ),
        .I4(\adata_r[24]_i_2_n_0 ),
        .O(\adata_r_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'h0808AA0808080808)) 
    \adata_r[9]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(\o1_data_r_reg[31] [9]),
        .I2(\adata_r[15]_i_2_n_0 ),
        .I3(socket_RF_i1_data[0]),
        .I4(\o1_data_r[1]_i_2_n_0 ),
        .I5(\astrb_r[3]_i_4_n_0 ),
        .O(\adata_r_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h7F33773340004400)) 
    \astrb_r[0]_i_1 
       (.I0(\astrb_r[1]_i_2_n_0 ),
        .I1(\adata_r_reg[31] ),
        .I2(\astrb_r[0]_i_2_n_0 ),
        .I3(inst_decoder_fu_lsu_in1t_load_wire),
        .I4(\astrb_r[2]_i_2_n_0 ),
        .I5(core_fu_lsu_astrb_out_wire[0]),
        .O(\astrb_r_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \astrb_r[0]_i_2 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(socket_RF_i1_data[0]),
        .O(\astrb_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F333300400000)) 
    \astrb_r[1]_i_1 
       (.I0(\astrb_r[1]_i_2_n_0 ),
        .I1(p_1_in),
        .I2(\astrb_r[3]_i_3_n_0 ),
        .I3(\astrb_r[1]_i_3_n_0 ),
        .I4(inst_decoder_fu_lsu_in1t_load_wire),
        .I5(core_fu_lsu_astrb_out_wire[1]),
        .O(\astrb_r_reg[1] ));
  LUT6 #(
    .INIT(64'h5555555500004454)) 
    \astrb_r[1]_i_2 
       (.I0(inst_decoder_fu_lsu_opc_wire[1]),
        .I1(\B1_src_sel_reg_reg[0]_12 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\t1reg_reg[4]_3 ),
        .I4(\pc_update_generate_0.pc_reg[1]_i_4_n_0 ),
        .I5(\pc_update_generate_0.pc_reg[1]_i_3_n_0 ),
        .O(\astrb_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \astrb_r[1]_i_3 
       (.I0(inst_decoder_fu_lsu_opc_wire[0]),
        .I1(inst_decoder_fu_lsu_opc_wire[1]),
        .I2(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .O(\astrb_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBB08888888)) 
    \astrb_r[2]_i_1 
       (.I0(\fu_lsu/astrb_r ),
        .I1(\adata_r_reg[31] ),
        .I2(inst_decoder_fu_lsu_in1t_load_wire),
        .I3(\astrb_r[2]_i_2_n_0 ),
        .I4(\astrb_r[2]_i_3_n_0 ),
        .I5(core_fu_lsu_astrb_out_wire[2]),
        .O(\astrb_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \astrb_r[2]_i_2 
       (.I0(inst_decoder_fu_lsu_opc_wire[1]),
        .I1(inst_decoder_fu_lsu_opc_wire[0]),
        .O(\astrb_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \astrb_r[2]_i_3 
       (.I0(socket_RF_i1_data[0]),
        .I1(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .O(\astrb_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \astrb_r[3]_i_1 
       (.I0(\fu_lsu/astrb_r ),
        .I1(p_1_in),
        .I2(\astrb_r[3]_i_3_n_0 ),
        .I3(\astrb_r[3]_i_4_n_0 ),
        .I4(inst_decoder_fu_lsu_in1t_load_wire),
        .I5(core_fu_lsu_astrb_out_wire[3]),
        .O(\astrb_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \astrb_r[3]_i_2 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(inst_decoder_fu_lsu_opc_wire[1]),
        .I2(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .O(\fu_lsu/astrb_r ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8AA0)) 
    \astrb_r[3]_i_3 
       (.I0(inst_decoder_fu_lsu_opc_wire[2]),
        .I1(socket_RF_i1_data[0]),
        .I2(inst_decoder_fu_lsu_opc_wire[1]),
        .I3(inst_decoder_fu_lsu_opc_wire[0]),
        .O(\astrb_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \astrb_r[3]_i_4 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(inst_decoder_fu_lsu_opc_wire[0]),
        .I2(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\astrb_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    avalid_r_i_1
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(p_1_in),
        .I2(core_fu_lsu_avalid_out_wire),
        .I3(onchip_mem_data_a_aready_out_wire),
        .O(avalid_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    awren_r_i_1
       (.I0(inst_decoder_fu_lsu_opc_wire[1]),
        .I1(inst_decoder_fu_lsu_opc_wire[0]),
        .I2(inst_decoder_fu_lsu_opc_wire[2]),
        .I3(inst_decoder_fu_lsu_in1t_load_wire),
        .O(awren_r_reg));
  FDRE decode_fill_lock_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(decode_fill_lock_reg_reg_0),
        .Q(decode_fill_lock_reg),
        .R(1'b0));
  FDRE fu_arith_in1t_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_arith_opc_reg0),
        .Q(inst_decoder_fu_arith_in1t_load_wire),
        .R(mem_en_lock_r0));
  FDRE fu_arith_in2_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_arith_in2_load_reg0),
        .Q(\o1reg_reg[1] ),
        .R(mem_en_lock_r0));
  FDRE \fu_arith_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_2 ),
        .Q(\opc_reg_reg[2] [0]),
        .R(mem_en_lock_r0));
  FDRE \fu_arith_opc_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_0 ),
        .Q(\opc_reg_reg[2] [1]),
        .R(mem_en_lock_r0));
  FDRE \fu_arith_opc_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_2 ),
        .Q(\opc_reg_reg[2] [2]),
        .R(mem_en_lock_r0));
  FDRE \fu_gcu_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] ),
        .Q(inst_decoder_pc_opcode_wire),
        .R(mem_en_lock_r0));
  FDRE fu_gcu_pc_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2] ),
        .Q(inst_decoder_pc_load_wire),
        .R(mem_en_lock_r0));
  FDRE fu_gcu_ra_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_gcu_ra_load_reg0),
        .Q(inst_decoder_ra_load_wire),
        .R(mem_en_lock_r0));
  FDRE fu_logic_in1t_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_logic_opc_reg0),
        .Q(inst_decoder_fu_logic_in1t_load_wire),
        .R(mem_en_lock_r0));
  FDRE fu_logic_in2_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_logic_in2_load_reg0),
        .Q(\o1reg_reg[1]_0 ),
        .R(mem_en_lock_r0));
  FDRE \fu_logic_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_3 ),
        .Q(D[0]),
        .R(mem_en_lock_r0));
  FDRE \fu_logic_opc_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_1 ),
        .Q(D[1]),
        .R(mem_en_lock_r0));
  FDRE fu_lsu_in1t_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[3] ),
        .Q(inst_decoder_fu_lsu_in1t_load_wire),
        .R(mem_en_lock_r0));
  FDRE fu_lsu_in2_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_lsu_in2_load_reg0),
        .Q(inst_decoder_fu_lsu_in2_load_wire),
        .R(mem_en_lock_r0));
  FDRE \fu_lsu_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_1 ),
        .Q(inst_decoder_fu_lsu_opc_wire[0]),
        .R(mem_en_lock_r0));
  FDRE \fu_lsu_opc_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1] ),
        .Q(inst_decoder_fu_lsu_opc_wire[1]),
        .R(mem_en_lock_r0));
  FDRE \fu_lsu_opc_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_1 ),
        .Q(inst_decoder_fu_lsu_opc_wire[2]),
        .R(mem_en_lock_r0));
  FDRE fu_shifter_in1t_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_shifter_opc_reg0),
        .Q(inst_decoder_fu_shifter_in1t_load_wire),
        .R(mem_en_lock_r0));
  FDRE fu_shifter_in2_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(fu_shifter_in2_load_reg0),
        .Q(\o1reg_reg[1]_1 ),
        .R(mem_en_lock_r0));
  FDRE \fu_shifter_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_4 ),
        .Q(\opc1reg_reg[1] [0]),
        .R(mem_en_lock_r0));
  FDRE \fu_shifter_opc_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_2 ),
        .Q(\opc1reg_reg[1] [1]),
        .R(mem_en_lock_r0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[0]_i_1 
       (.I0(socket_RF_i1_data[0]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[0]),
        .O(\o1_data_r_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[10]_i_1 
       (.I0(socket_RF_i1_data[10]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[10]),
        .O(\o1_data_r_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[11]_i_1 
       (.I0(socket_RF_i1_data[11]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[11]),
        .O(\o1_data_r_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[12]_i_1 
       (.I0(socket_RF_i1_data[12]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[12]),
        .O(\o1_data_r_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[13]_i_1 
       (.I0(socket_RF_i1_data[13]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[13]),
        .O(\o1_data_r_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[14]_i_1 
       (.I0(socket_RF_i1_data[14]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[14]),
        .O(\o1_data_r_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[15]_i_1 
       (.I0(socket_RF_i1_data[15]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[15]),
        .O(\o1_data_r_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[16]_i_1 
       (.I0(socket_RF_i1_data[16]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[16]),
        .O(\o1_data_r_reg[31] [16]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[17]_i_1 
       (.I0(\o1_data_r[17]_i_2_n_0 ),
        .I1(\o1_data_r[17]_i_3_n_0 ),
        .I2(inst_decoder_B1_src_sel_wire[2]),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[17]),
        .O(\o1_data_r_reg[31] [17]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1_data_r[17]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[16]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[17]),
        .O(\o1_data_r[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202030302F2F3F30)) 
    \o1_data_r[17]_i_3 
       (.I0(\o1reg_reg[31]_5 ),
        .I1(\T1opc_reg_reg[0]_8 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\result_r_reg[17] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .I5(\opc_reg_reg[0]_20 ),
        .O(\o1_data_r[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[18]_i_1 
       (.I0(\o1_data_r[18]_i_2_n_0 ),
        .I1(\o1_data_r[18]_i_3_n_0 ),
        .I2(inst_decoder_B1_src_sel_wire[2]),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[18]),
        .O(\o1_data_r_reg[31] [18]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1_data_r[18]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[17]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[18]),
        .O(\o1_data_r[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202030302F2F3F30)) 
    \o1_data_r[18]_i_3 
       (.I0(\t1reg_reg[4]_13 ),
        .I1(\T1opc_reg_reg[0]_7 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\result_r_reg[18] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .I5(\opc_reg_reg[0]_19 ),
        .O(\o1_data_r[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h4E)) 
    \o1_data_r[19]_i_1 
       (.I0(inst_decoder_fu_lsu_in2_load_wire),
        .I1(Q[19]),
        .I2(\o1_data_r[19]_i_2_n_0 ),
        .O(\o1_data_r_reg[31] [19]));
  LUT5 #(
    .INIT(32'h55554540)) 
    \o1_data_r[19]_i_2 
       (.I0(\o1_data_r[19]_i_3_n_0 ),
        .I1(\opc1reg_reg[1]_16 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\B1_src_sel_reg_reg[0]_26 ),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1_data_r[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1_data_r[19]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[18]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[19]),
        .O(\o1_data_r[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o1_data_r[1]_i_1 
       (.I0(\o1_data_r[1]_i_2_n_0 ),
        .O(\o1_data_r_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \o1_data_r[1]_i_2 
       (.I0(Q[1]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .O(\o1_data_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[20]_i_1 
       (.I0(\o1_data_r[20]_i_2_n_0 ),
        .I1(\o1_data_r[20]_i_3_n_0 ),
        .I2(inst_decoder_B1_src_sel_wire[2]),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[20]),
        .O(\o1_data_r_reg[31] [20]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1_data_r[20]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[19]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[20]),
        .O(\o1_data_r[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202030302F2F3F30)) 
    \o1_data_r[20]_i_3 
       (.I0(\t1reg_reg[4]_11 ),
        .I1(\T1opc_reg_reg[0]_5 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\result_r_reg[20] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .I5(\opc_reg_reg[0]_17 ),
        .O(\o1_data_r[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[21]_i_1 
       (.I0(\o1_data_r[21]_i_2_n_0 ),
        .I1(\o1_data_r[21]_i_3_n_0 ),
        .I2(inst_decoder_B1_src_sel_wire[2]),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[21]),
        .O(\o1_data_r_reg[31] [21]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1_data_r[21]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[20]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[21]),
        .O(\o1_data_r[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202030302F2F3F30)) 
    \o1_data_r[21]_i_3 
       (.I0(\t1reg_reg[4]_10 ),
        .I1(\T1opc_reg_reg[0]_4 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\result_r_reg[21] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .I5(\opc_reg_reg[0]_16 ),
        .O(\o1_data_r[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[22]_i_1 
       (.I0(\o1_data_r[22]_i_2_n_0 ),
        .I1(\o1_data_r[22]_i_3_n_0 ),
        .I2(inst_decoder_B1_src_sel_wire[2]),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[22]),
        .O(\o1_data_r_reg[31] [22]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1_data_r[22]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[21]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[22]),
        .O(\o1_data_r[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202030302F2F3F30)) 
    \o1_data_r[22]_i_3 
       (.I0(\t1reg_reg[4]_9 ),
        .I1(\T1opc_reg_reg[0]_3 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\result_r_reg[22] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .I5(\opc_reg_reg[0]_15 ),
        .O(\o1_data_r[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[23]_i_1 
       (.I0(\o1_data_r[23]_i_2_n_0 ),
        .I1(\o1_data_r[23]_i_3_n_0 ),
        .I2(inst_decoder_B1_src_sel_wire[2]),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[23]),
        .O(\o1_data_r_reg[31] [23]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1_data_r[23]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[22]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[23]),
        .O(\o1_data_r[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h202030302F2F3F30)) 
    \o1_data_r[23]_i_3 
       (.I0(\o1reg_reg[31]_4 ),
        .I1(\T1opc_reg_reg[0]_2 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\result_r_reg[23] ),
        .I4(inst_decoder_B1_src_sel_wire[0]),
        .I5(\opc_reg_reg[0]_14 ),
        .O(\o1_data_r[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[24]_i_1 
       (.I0(socket_RF_i1_data[24]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[24]),
        .O(\o1_data_r_reg[31] [24]));
  LUT1 #(
    .INIT(2'h1)) 
    \o1_data_r[25]_i_1 
       (.I0(\o1_data_r[25]_i_2_n_0 ),
        .O(\o1_data_r_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \o1_data_r[25]_i_2 
       (.I0(\o1temp[25]_i_2_n_0 ),
        .I1(Q[25]),
        .I2(inst_decoder_fu_lsu_in2_load_wire),
        .O(\o1_data_r[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[26]_i_1 
       (.I0(socket_RF_i1_data[26]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[26]),
        .O(\o1_data_r_reg[31] [26]));
  LUT1 #(
    .INIT(2'h1)) 
    \o1_data_r[27]_i_1 
       (.I0(\o1_data_r[27]_i_2_n_0 ),
        .O(\o1_data_r_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \o1_data_r[27]_i_2 
       (.I0(\o1temp[27]_i_2_n_0 ),
        .I1(Q[27]),
        .I2(inst_decoder_fu_lsu_in2_load_wire),
        .O(\o1_data_r[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o1_data_r[28]_i_1 
       (.I0(\o1_data_r[28]_i_2_n_0 ),
        .O(\o1_data_r_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \o1_data_r[28]_i_2 
       (.I0(\o1temp[28]_i_2_n_0 ),
        .I1(Q[28]),
        .I2(inst_decoder_fu_lsu_in2_load_wire),
        .O(\o1_data_r[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[29]_i_1 
       (.I0(socket_RF_i1_data[29]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[29]),
        .O(\o1_data_r_reg[31] [29]));
  LUT5 #(
    .INIT(32'hF2FFF200)) 
    \o1_data_r[2]_i_1 
       (.I0(\opc1reg_reg[1]_17 ),
        .I1(\o1_data_r[2]_i_3_n_0 ),
        .I2(\o1_data_r[2]_i_4_n_0 ),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[2]),
        .O(\o1_data_r_reg[31] [2]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1_data_r[2]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_23 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_10 ),
        .O(\o1_data_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \o1_data_r[2]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[1]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [2]),
        .I4(inst_decoder_simm_B1_wire[2]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1_data_r[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[30]_i_1 
       (.I0(socket_RF_i1_data[30]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[30]),
        .O(\o1_data_r_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[31]_i_1 
       (.I0(socket_RF_i1_data[31]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[31]),
        .O(\o1_data_r_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[3]_i_1 
       (.I0(socket_RF_i1_data[3]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[3]),
        .O(\o1_data_r_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[4]_i_1 
       (.I0(socket_RF_i1_data[4]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[4]),
        .O(\o1_data_r_reg[31] [4]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[5]_i_1 
       (.I0(\o1_data_r[5]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_14 ),
        .I2(\o1_data_r[5]_i_4_n_0 ),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[5]),
        .O(\o1_data_r_reg[31] [5]));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \o1_data_r[5]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[4]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [5]),
        .I4(inst_decoder_simm_B1_wire[5]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1_data_r[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1_data_r[5]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_8 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\result_r_reg[5] ),
        .O(\o1_data_r[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF2FFF200)) 
    \o1_data_r[6]_i_1 
       (.I0(\opc1reg_reg[1]_13 ),
        .I1(\o1_data_r[6]_i_3_n_0 ),
        .I2(\o1_data_r[6]_i_4_n_0 ),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[6]),
        .O(\o1_data_r_reg[31] [6]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1_data_r[6]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_7 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\rdata_r_reg[6] ),
        .O(\o1_data_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \o1_data_r[6]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[5]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [6]),
        .I4(inst_decoder_simm_B1_wire[6]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1_data_r[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \o1_data_r[7]_i_1 
       (.I0(\o1_data_r[7]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_12 ),
        .I2(\o1_data_r[7]_i_4_n_0 ),
        .I3(inst_decoder_fu_lsu_in2_load_wire),
        .I4(Q[7]),
        .O(\o1_data_r_reg[31] [7]));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \o1_data_r[7]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[6]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [7]),
        .I4(inst_decoder_simm_B1_wire[7]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1_data_r[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1_data_r[7]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_6 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_7 ),
        .O(\o1_data_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[8]_i_1 
       (.I0(socket_RF_i1_data[8]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[8]),
        .O(\o1_data_r_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1_data_r[9]_i_1 
       (.I0(socket_RF_i1_data[9]),
        .I1(inst_decoder_fu_lsu_in2_load_wire),
        .I2(Q[9]),
        .O(\o1_data_r_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[0]_i_1 
       (.I0(socket_RF_i1_data[0]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [0]),
        .O(\o1reg_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[0]_i_1__0 
       (.I0(socket_RF_i1_data[0]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [0]),
        .O(\o1reg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[0]_i_1__1 
       (.I0(socket_RF_i1_data[0]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [0]),
        .O(\o1reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[10]_i_1 
       (.I0(socket_RF_i1_data[10]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [10]),
        .O(\o1reg_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[10]_i_1__0 
       (.I0(socket_RF_i1_data[10]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [10]),
        .O(\o1reg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[10]_i_1__1 
       (.I0(socket_RF_i1_data[10]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [10]),
        .O(\o1reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[11]_i_1 
       (.I0(socket_RF_i1_data[11]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [11]),
        .O(\o1reg_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[11]_i_1__0 
       (.I0(socket_RF_i1_data[11]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [11]),
        .O(\o1reg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[11]_i_1__1 
       (.I0(socket_RF_i1_data[11]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [11]),
        .O(\o1reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[12]_i_1 
       (.I0(socket_RF_i1_data[12]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [12]),
        .O(\o1reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[12]_i_1__0 
       (.I0(socket_RF_i1_data[12]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [12]),
        .O(\o1reg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[12]_i_1__1 
       (.I0(socket_RF_i1_data[12]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [12]),
        .O(\o1reg_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[13]_i_1 
       (.I0(socket_RF_i1_data[13]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [13]),
        .O(\o1reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[13]_i_1__0 
       (.I0(socket_RF_i1_data[13]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [13]),
        .O(\o1reg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[13]_i_1__1 
       (.I0(socket_RF_i1_data[13]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [13]),
        .O(\o1reg_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[14]_i_1 
       (.I0(socket_RF_i1_data[14]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [14]),
        .O(\o1reg_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[14]_i_1__0 
       (.I0(socket_RF_i1_data[14]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [14]),
        .O(\o1reg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[14]_i_1__1 
       (.I0(socket_RF_i1_data[14]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [14]),
        .O(\o1reg_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[15]_i_1 
       (.I0(socket_RF_i1_data[15]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [15]),
        .O(\o1reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[15]_i_1__0 
       (.I0(socket_RF_i1_data[15]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [15]),
        .O(\o1reg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[15]_i_1__1 
       (.I0(socket_RF_i1_data[15]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [15]),
        .O(\o1reg_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[16]_i_1 
       (.I0(socket_RF_i1_data[16]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [16]),
        .O(\o1reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[16]_i_1__0 
       (.I0(socket_RF_i1_data[16]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [16]),
        .O(\o1reg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[16]_i_1__1 
       (.I0(socket_RF_i1_data[16]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [16]),
        .O(\o1reg_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[17]_i_1 
       (.I0(socket_RF_i1_data[17]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [17]),
        .O(\o1reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[17]_i_1__0 
       (.I0(socket_RF_i1_data[17]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [17]),
        .O(\o1reg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[17]_i_1__1 
       (.I0(socket_RF_i1_data[17]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [17]),
        .O(\o1reg_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[18]_i_1 
       (.I0(socket_RF_i1_data[18]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [18]),
        .O(\o1reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[18]_i_1__0 
       (.I0(socket_RF_i1_data[18]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [18]),
        .O(\o1reg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[18]_i_1__1 
       (.I0(socket_RF_i1_data[18]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [18]),
        .O(\o1reg_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[19]_i_1 
       (.I0(\o1_data_r[19]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [19]),
        .O(\o1reg_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[19]_i_1__0 
       (.I0(\o1_data_r[19]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [19]),
        .O(\o1reg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[19]_i_1__1 
       (.I0(\o1_data_r[19]_i_2_n_0 ),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [19]),
        .O(\o1reg_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[1]_i_1 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [1]),
        .O(\o1reg_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[1]_i_1__0 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [1]),
        .O(\o1reg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[1]_i_1__1 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [1]),
        .O(\o1reg_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[20]_i_1 
       (.I0(socket_RF_i1_data[20]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [20]),
        .O(\o1reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[20]_i_1__0 
       (.I0(socket_RF_i1_data[20]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [20]),
        .O(\o1reg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[20]_i_1__1 
       (.I0(socket_RF_i1_data[20]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [20]),
        .O(\o1reg_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[21]_i_1 
       (.I0(socket_RF_i1_data[21]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [21]),
        .O(\o1reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[21]_i_1__0 
       (.I0(socket_RF_i1_data[21]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [21]),
        .O(\o1reg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[21]_i_1__1 
       (.I0(socket_RF_i1_data[21]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [21]),
        .O(\o1reg_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[22]_i_1 
       (.I0(socket_RF_i1_data[22]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [22]),
        .O(\o1reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[22]_i_1__0 
       (.I0(socket_RF_i1_data[22]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [22]),
        .O(\o1reg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[22]_i_1__1 
       (.I0(socket_RF_i1_data[22]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [22]),
        .O(\o1reg_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[23]_i_1 
       (.I0(socket_RF_i1_data[23]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [23]),
        .O(\o1reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[23]_i_1__0 
       (.I0(socket_RF_i1_data[23]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [23]),
        .O(\o1reg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[23]_i_1__1 
       (.I0(socket_RF_i1_data[23]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [23]),
        .O(\o1reg_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[24]_i_1 
       (.I0(socket_RF_i1_data[24]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [24]),
        .O(\o1reg_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[24]_i_1__0 
       (.I0(socket_RF_i1_data[24]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [24]),
        .O(\o1reg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[24]_i_1__1 
       (.I0(socket_RF_i1_data[24]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [24]),
        .O(\o1reg_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[25]_i_1 
       (.I0(\o1temp[25]_i_2_n_0 ),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [25]),
        .O(\o1reg_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[25]_i_1__0 
       (.I0(\o1temp[25]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [25]),
        .O(\o1reg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[25]_i_1__1 
       (.I0(\o1temp[25]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [25]),
        .O(\o1reg_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[26]_i_1 
       (.I0(socket_RF_i1_data[26]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [26]),
        .O(\o1reg_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[26]_i_1__0 
       (.I0(socket_RF_i1_data[26]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [26]),
        .O(\o1reg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[26]_i_1__1 
       (.I0(socket_RF_i1_data[26]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [26]),
        .O(\o1reg_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[27]_i_1 
       (.I0(\o1temp[27]_i_2_n_0 ),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [27]),
        .O(\o1reg_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[27]_i_1__0 
       (.I0(\o1temp[27]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [27]),
        .O(\o1reg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[27]_i_1__1 
       (.I0(\o1temp[27]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [27]),
        .O(\o1reg_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[28]_i_1 
       (.I0(\o1temp[28]_i_2_n_0 ),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [28]),
        .O(\o1reg_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[28]_i_1__0 
       (.I0(\o1temp[28]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [28]),
        .O(\o1reg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \o1reg[28]_i_1__1 
       (.I0(\o1temp[28]_i_2_n_0 ),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [28]),
        .O(\o1reg_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[29]_i_1 
       (.I0(socket_RF_i1_data[29]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [29]),
        .O(\o1reg_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[29]_i_1__0 
       (.I0(socket_RF_i1_data[29]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [29]),
        .O(\o1reg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[29]_i_1__1 
       (.I0(socket_RF_i1_data[29]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [29]),
        .O(\o1reg_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[2]_i_1 
       (.I0(socket_RF_i1_data[2]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [2]),
        .O(\o1reg_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[2]_i_1__0 
       (.I0(socket_RF_i1_data[2]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [2]),
        .O(\o1reg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[2]_i_1__1 
       (.I0(socket_RF_i1_data[2]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [2]),
        .O(\o1reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[30]_i_1 
       (.I0(socket_RF_i1_data[30]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [30]),
        .O(\o1reg_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[30]_i_1__0 
       (.I0(socket_RF_i1_data[30]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [30]),
        .O(\o1reg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[30]_i_1__1 
       (.I0(socket_RF_i1_data[30]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [30]),
        .O(\o1reg_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o1reg[31]_i_1 
       (.I0(inst_decoder_fu_arith_in1t_load_wire),
        .I1(p_1_in),
        .O(\o1reg_reg[31]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \o1reg[31]_i_1__0 
       (.I0(inst_decoder_fu_shifter_in1t_load_wire),
        .I1(p_1_in),
        .O(\o1reg_reg[31]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[31]_i_1__1 
       (.I0(socket_RF_i1_data[31]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [31]),
        .O(\o1reg_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[31]_i_2 
       (.I0(socket_RF_i1_data[31]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [31]),
        .O(\o1reg_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[31]_i_2__0 
       (.I0(socket_RF_i1_data[31]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [31]),
        .O(\o1reg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[3]_i_1 
       (.I0(socket_RF_i1_data[3]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [3]),
        .O(\o1reg_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[3]_i_1__0 
       (.I0(socket_RF_i1_data[3]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [3]),
        .O(\o1reg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[3]_i_1__1 
       (.I0(socket_RF_i1_data[3]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [3]),
        .O(\o1reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[4]_i_1 
       (.I0(socket_RF_i1_data[4]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [4]),
        .O(\o1reg_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[4]_i_1__0 
       (.I0(socket_RF_i1_data[4]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [4]),
        .O(\o1reg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[4]_i_1__1 
       (.I0(socket_RF_i1_data[4]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [4]),
        .O(\o1reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[5]_i_1 
       (.I0(socket_RF_i1_data[5]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [5]),
        .O(\o1reg_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[5]_i_1__0 
       (.I0(socket_RF_i1_data[5]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [5]),
        .O(\o1reg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[5]_i_1__1 
       (.I0(socket_RF_i1_data[5]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [5]),
        .O(\o1reg_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[6]_i_1 
       (.I0(socket_RF_i1_data[6]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [6]),
        .O(\o1reg_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[6]_i_1__0 
       (.I0(socket_RF_i1_data[6]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [6]),
        .O(\o1reg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[6]_i_1__1 
       (.I0(socket_RF_i1_data[6]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [6]),
        .O(\o1reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[7]_i_1 
       (.I0(socket_RF_i1_data[7]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [7]),
        .O(\o1reg_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[7]_i_1__0 
       (.I0(socket_RF_i1_data[7]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [7]),
        .O(\o1reg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[7]_i_1__1 
       (.I0(socket_RF_i1_data[7]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [7]),
        .O(\o1reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[8]_i_1 
       (.I0(socket_RF_i1_data[8]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [8]),
        .O(\o1reg_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[8]_i_1__0 
       (.I0(socket_RF_i1_data[8]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [8]),
        .O(\o1reg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[8]_i_1__1 
       (.I0(socket_RF_i1_data[8]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [8]),
        .O(\o1reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[9]_i_1 
       (.I0(socket_RF_i1_data[9]),
        .I1(\o1reg_reg[1]_0 ),
        .I2(\o1temp_reg[31]_1 [9]),
        .O(\o1reg_reg[31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[9]_i_1__0 
       (.I0(socket_RF_i1_data[9]),
        .I1(\o1reg_reg[1]_1 ),
        .I2(\o1temp_reg[31]_0 [9]),
        .O(\o1reg_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o1reg[9]_i_1__1 
       (.I0(socket_RF_i1_data[9]),
        .I1(\o1reg_reg[1] ),
        .I2(\o1temp_reg[31] [9]),
        .O(\o1reg_reg[31] [9]));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \o1temp[0]_i_1 
       (.I0(\o1temp[0]_i_2_n_0 ),
        .I1(\o1temp[0]_i_3_n_0 ),
        .I2(\opc1reg_reg[1]_11 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_19 ),
        .O(socket_RF_i1_data[0]));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \o1temp[0]_i_2 
       (.I0(\reg_reg[1][0]_0 ),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\ra_block.return_addr_reg_reg[13]_0 [0]),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(inst_decoder_simm_B1_wire[0]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1temp[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \o1temp[0]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(\opc_reg_reg[1] ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\pipeline_r_reg[2][operation][0]_0 ),
        .I4(inst_decoder_B1_src_sel_wire[1]),
        .O(\o1temp[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEEFE)) 
    \o1temp[10]_i_1 
       (.I0(\aaddr_r[8]_i_5_n_0 ),
        .I1(\B1_src_sel_reg_reg[0]_15 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\t1reg_reg[4]_6 ),
        .I4(\aaddr_r[8]_i_2_n_0 ),
        .O(socket_RF_i1_data[10]));
  LUT5 #(
    .INIT(32'hAAAAEEFE)) 
    \o1temp[11]_i_1 
       (.I0(\aaddr_r[9]_i_5_n_0 ),
        .I1(\B1_src_sel_reg_reg[0]_14 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\t1reg_reg[4]_5 ),
        .I4(\aaddr_r[9]_i_2_n_0 ),
        .O(socket_RF_i1_data[11]));
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    \o1temp[12]_i_1 
       (.I0(\o1temp[12]_i_2_n_0 ),
        .I1(\t1reg_reg[4]_0 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\B1_src_sel_reg_reg[0]_2 ),
        .I4(\o1temp[12]_i_5_n_0 ),
        .O(socket_RF_i1_data[12]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1temp[12]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_1 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_2 ),
        .O(\o1temp[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \o1temp[12]_i_5 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[11]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [12]),
        .I4(inst_decoder_simm_B1_wire[12]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1temp[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \o1temp[13]_i_1 
       (.I0(\o1temp[13]_i_2_n_0 ),
        .I1(\o1temp[13]_i_3_n_0 ),
        .I2(\t1reg_reg[4] ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_1 ),
        .O(socket_RF_i1_data[13]));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \o1temp[13]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[12]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [13]),
        .I4(inst_decoder_simm_B1_wire[13]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1temp[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1temp[13]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_0 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_1 ),
        .O(\o1temp[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \o1temp[14]_i_1 
       (.I0(\o1temp[14]_i_2_n_0 ),
        .I1(\o1temp[14]_i_3_n_0 ),
        .I2(\opc1reg_reg[1]_8 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_11 ),
        .O(socket_RF_i1_data[14]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[14]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[13]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[14]),
        .O(\o1temp[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1temp[14]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_21 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_8 ),
        .O(\o1temp[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABBAAAAAAAA)) 
    \o1temp[15]_i_1 
       (.I0(\o1temp[15]_i_2_n_0 ),
        .I1(inst_decoder_B1_src_sel_wire[2]),
        .I2(\B1_src_sel_reg_reg[1]_2 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0] ),
        .I5(\opc1reg_reg[1]_7 ),
        .O(socket_RF_i1_data[15]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[15]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[14]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[15]),
        .O(\o1temp[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABBAAAAAAAA)) 
    \o1temp[16]_i_1 
       (.I0(\o1temp[16]_i_2_n_0 ),
        .I1(inst_decoder_B1_src_sel_wire[2]),
        .I2(\B1_src_sel_reg_reg[1]_1 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\result_r_reg[16] ),
        .I5(\opc1reg_reg[1]_6 ),
        .O(socket_RF_i1_data[16]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[16]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[15]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[16]),
        .O(\o1temp[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o1temp[16]_i_6 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(\opc_reg_reg[0]_25 ),
        .O(\o1temp_reg[16] ));
  LUT6 #(
    .INIT(64'h838083800000FFFF)) 
    \o1temp[17]_i_1 
       (.I0(inst_decoder_simm_B1_wire[17]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(data_rd_out[16]),
        .I4(\o1_data_r[17]_i_3_n_0 ),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[17]));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \o1temp[18]_i_1 
       (.I0(\o1_data_r[18]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_5 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\B1_src_sel_reg_reg[0]_10 ),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \o1temp[19]_i_1 
       (.I0(\o1_data_r[19]_i_2_n_0 ),
        .O(socket_RF_i1_data[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \o1temp[1]_i_1 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .O(socket_RF_i1_data[1]));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \o1temp[20]_i_1 
       (.I0(\o1_data_r[20]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_4 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\B1_src_sel_reg_reg[0]_9 ),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[20]));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \o1temp[21]_i_1 
       (.I0(\o1_data_r[21]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_3 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\B1_src_sel_reg_reg[0]_8 ),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[21]));
  LUT5 #(
    .INIT(32'hAAAABABF)) 
    \o1temp[22]_i_1 
       (.I0(\o1_data_r[22]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_2 ),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\B1_src_sel_reg_reg[0]_7 ),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[22]));
  LUT6 #(
    .INIT(64'h838083800000FFFF)) 
    \o1temp[23]_i_1 
       (.I0(inst_decoder_simm_B1_wire[23]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(data_rd_out[22]),
        .I4(\o1_data_r[23]_i_3_n_0 ),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[23]));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \o1temp[24]_i_1 
       (.I0(\o1temp[24]_i_2_n_0 ),
        .I1(\o1temp[24]_i_3_n_0 ),
        .I2(\opc1reg_reg[1]_1 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_6 ),
        .O(socket_RF_i1_data[24]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[24]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[23]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[24]),
        .O(\o1temp[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1temp[24]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_13 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\result_r_reg[24] ),
        .O(\o1temp[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o1temp[25]_i_1 
       (.I0(\o1temp[25]_i_2_n_0 ),
        .O(socket_RF_i1_data[25]));
  LUT6 #(
    .INIT(64'h5555555501550100)) 
    \o1temp[25]_i_2 
       (.I0(\o1temp[25]_i_3_n_0 ),
        .I1(\B1_src_sel_reg_reg[0]_24 ),
        .I2(\T1opc_reg_reg[0]_1 ),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(\B1_src_sel_reg_reg[0]_25 ),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1temp[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[25]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[24]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[25]),
        .O(\o1temp[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \o1temp[26]_i_1 
       (.I0(\o1temp[26]_i_2_n_0 ),
        .I1(\o1temp[26]_i_3_n_0 ),
        .I2(\t1reg_reg[4]_2 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_5 ),
        .O(socket_RF_i1_data[26]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[26]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[25]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[26]),
        .O(\o1temp[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1temp[26]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_12 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\result_r_reg[26] ),
        .O(\o1temp[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o1temp[27]_i_1 
       (.I0(\o1temp[27]_i_2_n_0 ),
        .O(socket_RF_i1_data[27]));
  LUT6 #(
    .INIT(64'h5555555501550100)) 
    \o1temp[27]_i_2 
       (.I0(\o1temp[27]_i_3_n_0 ),
        .I1(\B1_src_sel_reg_reg[0]_22 ),
        .I2(\T1opc_reg_reg[0]_0 ),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(\B1_src_sel_reg_reg[0]_23 ),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1temp[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[27]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[26]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[27]),
        .O(\o1temp[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o1temp[28]_i_1 
       (.I0(\o1temp[28]_i_2_n_0 ),
        .O(socket_RF_i1_data[28]));
  LUT6 #(
    .INIT(64'h5555555501550100)) 
    \o1temp[28]_i_2 
       (.I0(\o1temp[28]_i_3_n_0 ),
        .I1(\B1_src_sel_reg_reg[0]_20 ),
        .I2(\T1opc_reg_reg[0] ),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(\B1_src_sel_reg_reg[0]_21 ),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1temp[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[28]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[27]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[28]),
        .O(\o1temp[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \o1temp[29]_i_1 
       (.I0(\o1temp[29]_i_2_n_0 ),
        .I1(\o1temp[29]_i_3_n_0 ),
        .I2(\t1reg_reg[4]_1 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_4 ),
        .O(socket_RF_i1_data[29]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[29]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[28]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[29]),
        .O(\o1temp[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1temp[29]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_11 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\result_r_reg[29] ),
        .O(\o1temp[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000AA02)) 
    \o1temp[2]_i_1 
       (.I0(\opc1reg_reg[1]_17 ),
        .I1(\pipeline_r_reg[2][operation][0]_10 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\B1_src_sel_reg_reg[1]_6 ),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .I5(\o1_data_r[2]_i_4_n_0 ),
        .O(socket_RF_i1_data[2]));
  LUT5 #(
    .INIT(32'hBBBBABAA)) 
    \o1temp[30]_i_1 
       (.I0(\o1temp[30]_i_2_n_0 ),
        .I1(\o1temp[30]_i_3_n_0 ),
        .I2(\opc1reg_reg[1]_0 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_3 ),
        .O(socket_RF_i1_data[30]));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \o1temp[30]_i_2 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(data_rd_out[29]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(inst_decoder_B1_src_sel_wire[1]),
        .I4(inst_decoder_simm_B1_wire[30]),
        .O(\o1temp[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \o1temp[30]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_10 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\result_r_reg[30] ),
        .O(\o1temp[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF83800000)) 
    \o1temp[31]_i_2 
       (.I0(inst_decoder_simm_B1_wire[31]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(data_rd_out[30]),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .I5(\o1temp[31]_i_3_n_0 ),
        .O(socket_RF_i1_data[31]));
  LUT6 #(
    .INIT(64'h00000000AAAAAA02)) 
    \o1temp[31]_i_3 
       (.I0(\opc1reg_reg[1]_15 ),
        .I1(\result_r_reg[31] ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\opc_reg_reg[0]_9 ),
        .I4(inst_decoder_B1_src_sel_wire[1]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\o1temp[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00AE)) 
    \o1temp[3]_i_1 
       (.I0(\B1_src_sel_reg_reg[0]_18 ),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(\t1reg_reg[4]_8 ),
        .I3(\aaddr_r[1]_i_3_n_0 ),
        .I4(\aaddr_r[1]_i_2__0_n_0 ),
        .O(socket_RF_i1_data[3]));
  LUT5 #(
    .INIT(32'hAAAAEEFE)) 
    \o1temp[4]_i_1 
       (.I0(\aaddr_r[2]_i_5_n_0 ),
        .I1(\B1_src_sel_reg_reg[0]_13 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\t1reg_reg[4]_4 ),
        .I4(\aaddr_r[2]_i_2_n_0 ),
        .O(socket_RF_i1_data[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBAAAB)) 
    \o1temp[5]_i_1 
       (.I0(\o1_data_r[5]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_14 ),
        .I2(\result_r_reg[5] ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[1]_5 ),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000AA02)) 
    \o1temp[6]_i_1 
       (.I0(\opc1reg_reg[1]_13 ),
        .I1(\rdata_r_reg[6] ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\B1_src_sel_reg_reg[1]_4 ),
        .I4(inst_decoder_B1_src_sel_wire[2]),
        .I5(\o1_data_r[6]_i_4_n_0 ),
        .O(socket_RF_i1_data[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBAAAB)) 
    \o1temp[7]_i_1 
       (.I0(\o1_data_r[7]_i_2_n_0 ),
        .I1(\opc1reg_reg[1]_12 ),
        .I2(\pipeline_r_reg[2][operation][0]_7 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[1]_3 ),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(socket_RF_i1_data[7]));
  LUT5 #(
    .INIT(32'hFFFF00AE)) 
    \o1temp[8]_i_1 
       (.I0(\B1_src_sel_reg_reg[0]_17 ),
        .I1(inst_decoder_B1_src_sel_wire[0]),
        .I2(\opc1reg_reg[1]_9 ),
        .I3(\aaddr_r[6]_i_3_n_0 ),
        .I4(\aaddr_r[6]_i_2__0_n_0 ),
        .O(socket_RF_i1_data[8]));
  LUT5 #(
    .INIT(32'hAAAAEEFE)) 
    \o1temp[9]_i_1 
       (.I0(\aaddr_r[7]_i_5_n_0 ),
        .I1(\B1_src_sel_reg_reg[0]_16 ),
        .I2(inst_decoder_B1_src_sel_wire[0]),
        .I3(\t1reg_reg[4]_7 ),
        .I4(\aaddr_r[7]_i_2_n_0 ),
        .O(socket_RF_i1_data[9]));
  LUT5 #(
    .INIT(32'h888BBB8B)) 
    \pc_next_r[0]_i_1 
       (.I0(socket_RF_i1_data[0]),
        .I1(inst_decoder_pc_load_wire),
        .I2(\pc_update_generate_0.pc_prev_reg_reg[0] ),
        .I3(p_0_in),
        .I4(\pc_update_generate_0.pc_reg_reg[0]_0 ),
        .O(\pc_next_r_reg[13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[10]_i_1 
       (.I0(socket_RF_i1_data[10]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[9]),
        .O(\pc_next_r_reg[13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[11]_i_1 
       (.I0(socket_RF_i1_data[11]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[10]),
        .O(\pc_next_r_reg[13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[12]_i_1 
       (.I0(socket_RF_i1_data[12]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[11]),
        .O(\pc_next_r_reg[13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[13]_i_1 
       (.I0(socket_RF_i1_data[13]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[12]),
        .O(\pc_next_r_reg[13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \pc_next_r[1]_i_1 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[0]),
        .O(\pc_next_r_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[2]_i_1 
       (.I0(socket_RF_i1_data[2]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[1]),
        .O(\pc_next_r_reg[13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[3]_i_1 
       (.I0(socket_RF_i1_data[3]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[2]),
        .O(\pc_next_r_reg[13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[4]_i_1 
       (.I0(socket_RF_i1_data[4]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[3]),
        .O(\pc_next_r_reg[13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[5]_i_1 
       (.I0(socket_RF_i1_data[5]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[4]),
        .O(\pc_next_r_reg[13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[6]_i_1 
       (.I0(socket_RF_i1_data[6]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[5]),
        .O(\pc_next_r_reg[13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[7]_i_1 
       (.I0(socket_RF_i1_data[7]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[6]),
        .O(\pc_next_r_reg[13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[8]_i_1 
       (.I0(socket_RF_i1_data[8]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[7]),
        .O(\pc_next_r_reg[13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_next_r[9]_i_1 
       (.I0(socket_RF_i1_data[9]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[8]),
        .O(\pc_next_r_reg[13] [9]));
  LUT6 #(
    .INIT(64'hFFFF8BFF00008B00)) 
    \pc_update_generate_0.pc_reg[0]_i_1 
       (.I0(socket_RF_i1_data[0]),
        .I1(inst_decoder_pc_load_wire),
        .I2(\pc_update_generate_0.pc_reg_reg[0] ),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [0]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[10]_i_1 
       (.I0(socket_RF_i1_data[10]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[9]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [10]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [10]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[11]_i_1 
       (.I0(socket_RF_i1_data[11]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[10]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [11]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [11]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[12]_i_1 
       (.I0(socket_RF_i1_data[12]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[11]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [12]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [12]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[13]_i_2 
       (.I0(socket_RF_i1_data[13]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[12]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [13]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [13]));
  LUT6 #(
    .INIT(64'hFFFF74FF00007400)) 
    \pc_update_generate_0.pc_reg[1]_i_1 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[0]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [1]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [1]));
  LUT5 #(
    .INIT(32'h44445455)) 
    \pc_update_generate_0.pc_reg[1]_i_2 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_3_n_0 ),
        .I1(\pc_update_generate_0.pc_reg[1]_i_4_n_0 ),
        .I2(\t1reg_reg[4]_3 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\B1_src_sel_reg_reg[0]_12 ),
        .O(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \pc_update_generate_0.pc_reg[1]_i_3 
       (.I0(inst_decoder_B1_src_sel_wire[0]),
        .I1(data_rd_out[0]),
        .I2(inst_decoder_B1_src_sel_wire[1]),
        .I3(\ra_block.return_addr_reg_reg[13]_0 [1]),
        .I4(inst_decoder_simm_B1_wire[1]),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\pc_update_generate_0.pc_reg[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \pc_update_generate_0.pc_reg[1]_i_4 
       (.I0(inst_decoder_B1_src_sel_wire[2]),
        .I1(inst_decoder_B1_src_sel_wire[1]),
        .I2(\opc_reg_reg[0]_22 ),
        .I3(inst_decoder_B1_src_sel_wire[0]),
        .I4(\pipeline_r_reg[2][operation][0]_9 ),
        .O(\pc_update_generate_0.pc_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[2]_i_1 
       (.I0(socket_RF_i1_data[2]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[1]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [2]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[3]_i_1 
       (.I0(socket_RF_i1_data[3]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[2]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [3]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [3]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[4]_i_1 
       (.I0(socket_RF_i1_data[4]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[3]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [4]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [4]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[5]_i_1 
       (.I0(socket_RF_i1_data[5]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[4]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [5]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [5]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[6]_i_1 
       (.I0(socket_RF_i1_data[6]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[5]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [6]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [6]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[7]_i_1 
       (.I0(socket_RF_i1_data[7]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[6]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [7]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[8]_i_1 
       (.I0(socket_RF_i1_data[8]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[7]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [8]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [8]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \pc_update_generate_0.pc_reg[9]_i_1 
       (.I0(socket_RF_i1_data[9]),
        .I1(inst_decoder_pc_load_wire),
        .I2(ra_source[8]),
        .I3(rstx),
        .I4(tta_reset),
        .I5(\dout_reg[13] [9]),
        .O(\pc_update_generate_0.pc_reg_reg[13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h57000000)) 
    \pipeline_r[0][addr_low][0]_i_1 
       (.I0(inst_decoder_fu_lsu_opc_wire[2]),
        .I1(inst_decoder_fu_lsu_opc_wire[0]),
        .I2(inst_decoder_fu_lsu_opc_wire[1]),
        .I3(inst_decoder_fu_lsu_in1t_load_wire),
        .I4(socket_RF_i1_data[0]),
        .O(\pipeline_r_reg[0][addr_low][1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00005700)) 
    \pipeline_r[0][addr_low][1]_i_1 
       (.I0(inst_decoder_fu_lsu_opc_wire[2]),
        .I1(inst_decoder_fu_lsu_opc_wire[0]),
        .I2(inst_decoder_fu_lsu_opc_wire[1]),
        .I3(inst_decoder_fu_lsu_in1t_load_wire),
        .I4(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .O(\pipeline_r_reg[0][addr_low][1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hE090)) 
    \pipeline_r[0][operation][0]_i_1 
       (.I0(inst_decoder_fu_lsu_opc_wire[1]),
        .I1(inst_decoder_fu_lsu_opc_wire[0]),
        .I2(inst_decoder_fu_lsu_in1t_load_wire),
        .I3(inst_decoder_fu_lsu_opc_wire[2]),
        .O(\pipeline_r_reg[0][operation][2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \pipeline_r[0][operation][1]_i_1 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .I1(inst_decoder_fu_lsu_opc_wire[1]),
        .I2(inst_decoder_fu_lsu_opc_wire[0]),
        .I3(inst_decoder_fu_lsu_opc_wire[2]),
        .O(\pipeline_r_reg[0][operation][2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pipeline_r[0][operation][2]_i_2 
       (.I0(inst_decoder_fu_lsu_in1t_load_wire),
        .O(\pipeline_r_reg[0][operation][2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \pipeline_r[0][sign_extend]_i_1 
       (.I0(inst_decoder_fu_lsu_opc_wire[2]),
        .I1(inst_decoder_fu_lsu_in1t_load_wire),
        .I2(inst_decoder_fu_lsu_opc_wire[0]),
        .I3(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\pipeline_r[0][sign_extend]0_out ));
  FDRE post_decode_merged_glock_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(post_decode_merged_glock_r_reg_0),
        .Q(locked),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \ra_block.return_addr_reg[0]_i_1 
       (.I0(socket_RF_i1_data[0]),
        .I1(inst_decoder_ra_load_wire),
        .I2(\pc_update_generate_0.pc_reg_reg[0]_0 ),
        .O(\ra_block.return_addr_reg_reg[13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[10]_i_1 
       (.I0(socket_RF_i1_data[10]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[9]),
        .O(\ra_block.return_addr_reg_reg[13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[11]_i_1 
       (.I0(socket_RF_i1_data[11]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[10]),
        .O(\ra_block.return_addr_reg_reg[13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[12]_i_1 
       (.I0(socket_RF_i1_data[12]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[11]),
        .O(\ra_block.return_addr_reg_reg[13] [12]));
  LUT4 #(
    .INIT(16'hF200)) 
    \ra_block.return_addr_reg[13]_i_1 
       (.I0(inst_decoder_pc_load_wire),
        .I1(inst_decoder_pc_opcode_wire),
        .I2(inst_decoder_ra_load_wire),
        .I3(p_0_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[13]_i_2 
       (.I0(socket_RF_i1_data[13]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[12]),
        .O(\ra_block.return_addr_reg_reg[13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ra_block.return_addr_reg[1]_i_1 
       (.I0(\pc_update_generate_0.pc_reg[1]_i_2_n_0 ),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[0]),
        .O(\ra_block.return_addr_reg_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[2]_i_1 
       (.I0(socket_RF_i1_data[2]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[1]),
        .O(\ra_block.return_addr_reg_reg[13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[3]_i_1 
       (.I0(socket_RF_i1_data[3]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[2]),
        .O(\ra_block.return_addr_reg_reg[13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[4]_i_1 
       (.I0(socket_RF_i1_data[4]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[3]),
        .O(\ra_block.return_addr_reg_reg[13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[5]_i_1 
       (.I0(socket_RF_i1_data[5]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[4]),
        .O(\ra_block.return_addr_reg_reg[13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[6]_i_1 
       (.I0(socket_RF_i1_data[6]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[5]),
        .O(\ra_block.return_addr_reg_reg[13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[7]_i_1 
       (.I0(socket_RF_i1_data[7]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[6]),
        .O(\ra_block.return_addr_reg_reg[13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[8]_i_1 
       (.I0(socket_RF_i1_data[8]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[7]),
        .O(\ra_block.return_addr_reg_reg[13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ra_block.return_addr_reg[9]_i_1 
       (.I0(socket_RF_i1_data[9]),
        .I1(inst_decoder_ra_load_wire),
        .I2(ra_source[8]),
        .O(\ra_block.return_addr_reg_reg[13] [9]));
  FDRE \rf_RF_rd_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[6]_0 ),
        .Q(ADDRA[0]),
        .R(mem_en_lock_r0));
  FDRE \rf_RF_rd_opc_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[7] ),
        .Q(ADDRA[1]),
        .R(mem_en_lock_r0));
  FDRE \rf_RF_rd_opc_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[8] ),
        .Q(ADDRA[2]),
        .R(mem_en_lock_r0));
  FDRE rf_RF_wr_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[3]_0 ),
        .Q(inst_decoder_rf_RF_wr_load_wire),
        .R(mem_en_lock_r0));
  FDRE \rf_RF_wr_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_5 ),
        .Q(ADDRD[0]),
        .R(mem_en_lock_r0));
  FDRE \rf_RF_wr_opc_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[1]_3 ),
        .Q(ADDRD[1]),
        .R(mem_en_lock_r0));
  FDRE \rf_RF_wr_opc_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_3 ),
        .Q(ADDRD[2]),
        .R(mem_en_lock_r0));
  FDRE \rf_bool_rd_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] ),
        .Q(inst_decoder_rf_bool_rd_opc_wire),
        .R(mem_en_lock_r0));
  FDRE rf_bool_wr_load_reg_reg
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.reset_lock_reg ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[2]_0 ),
        .Q(inst_decoder_rf_bool_wr_load_wire),
        .R(mem_en_lock_r0));
  FDRE \rf_bool_wr_opc_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 ),
        .Q(\reg_reg[1][0] ),
        .R(mem_en_lock_r0));
  LUT6 #(
    .INIT(64'h00000D00FFFF0DFF)) 
    \simm_B1_reg[31]_i_3 
       (.I0(\opc1reg_reg[1]_10 ),
        .I1(\o1temp[0]_i_3_n_0 ),
        .I2(\o1temp[0]_i_2_n_0 ),
        .I3(inst_decoder_rf_bool_wr_load_wire),
        .I4(\reg_reg[1][0] ),
        .I5(\reg_reg[0][0] ),
        .O(\simm_B1_reg_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hBAFFFFFFBA000000)) 
    \simm_B1_reg[31]_i_4 
       (.I0(\o1temp[0]_i_2_n_0 ),
        .I1(\o1temp[0]_i_3_n_0 ),
        .I2(\opc1reg_reg[1]_10 ),
        .I3(inst_decoder_rf_bool_wr_load_wire),
        .I4(\reg_reg[1][0] ),
        .I5(\reg_reg[1][0]_1 ),
        .O(\simm_B1_reg_reg[31]_1 ));
  FDRE \simm_B1_reg_reg[0] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [0]),
        .Q(inst_decoder_simm_B1_wire[0]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[10] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [10]),
        .Q(inst_decoder_simm_B1_wire[10]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[11] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [11]),
        .Q(inst_decoder_simm_B1_wire[11]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[12] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [12]),
        .Q(inst_decoder_simm_B1_wire[12]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[13] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [13]),
        .Q(inst_decoder_simm_B1_wire[13]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[14] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [14]),
        .Q(inst_decoder_simm_B1_wire[14]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[15] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [15]),
        .Q(inst_decoder_simm_B1_wire[15]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[16] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [16]),
        .Q(inst_decoder_simm_B1_wire[16]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[17] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [17]),
        .Q(inst_decoder_simm_B1_wire[17]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[18] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [18]),
        .Q(inst_decoder_simm_B1_wire[18]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[19] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [19]),
        .Q(inst_decoder_simm_B1_wire[19]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[1] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [1]),
        .Q(inst_decoder_simm_B1_wire[1]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[20] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [20]),
        .Q(inst_decoder_simm_B1_wire[20]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[21] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [21]),
        .Q(inst_decoder_simm_B1_wire[21]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[22] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [22]),
        .Q(inst_decoder_simm_B1_wire[22]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[23] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [23]),
        .Q(inst_decoder_simm_B1_wire[23]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[24] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [24]),
        .Q(inst_decoder_simm_B1_wire[24]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[25] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [25]),
        .Q(inst_decoder_simm_B1_wire[25]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[26] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [26]),
        .Q(inst_decoder_simm_B1_wire[26]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[27] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [27]),
        .Q(inst_decoder_simm_B1_wire[27]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[28] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [28]),
        .Q(inst_decoder_simm_B1_wire[28]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[29] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [29]),
        .Q(inst_decoder_simm_B1_wire[29]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[2] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [2]),
        .Q(inst_decoder_simm_B1_wire[2]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[30] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [30]),
        .Q(inst_decoder_simm_B1_wire[30]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[31] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [31]),
        .Q(inst_decoder_simm_B1_wire[31]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[3] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [3]),
        .Q(inst_decoder_simm_B1_wire[3]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[4] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [4]),
        .Q(inst_decoder_simm_B1_wire[4]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[5] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [5]),
        .Q(inst_decoder_simm_B1_wire[5]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[6] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [6]),
        .Q(inst_decoder_simm_B1_wire[6]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[7] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [7]),
        .Q(inst_decoder_simm_B1_wire[7]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[8] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [8]),
        .Q(inst_decoder_simm_B1_wire[8]),
        .R(mem_en_lock_r0));
  FDRE \simm_B1_reg_reg[9] 
       (.C(clk),
        .CE(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] ),
        .D(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] [9]),
        .Q(inst_decoder_simm_B1_wire[9]),
        .R(mem_en_lock_r0));
endmodule

(* ORIG_REF_NAME = "tta_core_ifetch" *) 
module toplevel_tta_core_toplevel_0_0_tta_core_ifetch
   (mem_en_lock_r,
    core_db_cyclecnt_wire,
    core_db_lockcnt_wire,
    ra_source,
    D,
    \fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ,
    reset_lock,
    rf_bool_wr_load_reg_reg,
    Q,
    fu_logic_in2_load_reg_reg,
    fu_gcu_pc_load_reg_reg,
    fu_shifter_in2_load_reg_reg,
    \rf_RF_rd_opc_reg_reg[0] ,
    fu_lsu_in1t_load_reg_reg,
    rf_RF_wr_load_reg_reg,
    \simm_B1_reg_reg[31] ,
    ADDRARDADDR,
    \pc_update_generate_0.pc_prev_reg_reg[13]_0 ,
    \pc_update_generate_0.pc_prev_reg_reg[0]_0 ,
    fu_lsu_in2_load_reg0,
    fu_gcu_ra_load_reg0,
    fu_logic_in2_load_reg0,
    fu_arith_in2_load_reg0,
    fu_shifter_in2_load_reg0,
    fu_arith_opc_reg0,
    fu_shifter_opc_reg0,
    fu_logic_opc_reg0,
    S,
    lockrq_bpcc_reg,
    lockrq_bpcc_reg_0,
    \B1_src_sel_reg_reg[2] ,
    \B1_src_sel_reg_reg[1] ,
    \B1_src_sel_reg_reg[0] ,
    \fu_lsu_opc_reg_reg[2] ,
    \fu_lsu_opc_reg_reg[1] ,
    \fu_lsu_opc_reg_reg[0] ,
    \fu_arith_opc_reg_reg[2] ,
    \fu_arith_opc_reg_reg[1] ,
    \fu_arith_opc_reg_reg[0] ,
    \fu_logic_opc_reg_reg[1] ,
    \fu_logic_opc_reg_reg[0] ,
    \fu_shifter_opc_reg_reg[1] ,
    \fu_shifter_opc_reg_reg[0] ,
    \rf_RF_wr_opc_reg_reg[2] ,
    \rf_RF_wr_opc_reg_reg[1] ,
    \rf_RF_wr_opc_reg_reg[0] ,
    \rf_RF_rd_opc_reg_reg[2] ,
    \rf_RF_rd_opc_reg_reg[1] ,
    \rf_RF_rd_opc_reg_reg[0]_0 ,
    \o1temp_reg[13] ,
    mem_en_lock_r0,
    clk,
    p_0_in,
    lockcnt_r,
    \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0 ,
    \fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ,
    tta_reset_reg,
    rf_bool_wr_load_reg_reg_0,
    rf_bool_wr_load_reg_reg_1,
    \stepn_target_reg[29] ,
    inst_decoder_B1_src_sel_wire,
    inst_decoder_fu_lsu_opc_wire,
    \fu_arith_opc_reg_reg[2]_0 ,
    \fu_logic_opc_reg_reg[1]_0 ,
    \fu_shifter_opc_reg_reg[1]_0 ,
    ADDRD,
    ADDRA,
    E,
    fu_gcu_pc_load_reg_reg_0,
    fu_gcu_pc_load_reg_reg_1,
    fu_gcu_ra_load_reg_reg,
    \a_rdata_r_reg[41] );
  output mem_en_lock_r;
  output [63:0]core_db_cyclecnt_wire;
  output [63:0]core_db_lockcnt_wire;
  output [12:0]ra_source;
  output [0:0]D;
  output \fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ;
  output reset_lock;
  output rf_bool_wr_load_reg_reg;
  output [34:0]Q;
  output fu_logic_in2_load_reg_reg;
  output fu_gcu_pc_load_reg_reg;
  output fu_shifter_in2_load_reg_reg;
  output \rf_RF_rd_opc_reg_reg[0] ;
  output fu_lsu_in1t_load_reg_reg;
  output rf_RF_wr_load_reg_reg;
  output [0:0]\simm_B1_reg_reg[31] ;
  output [12:0]ADDRARDADDR;
  output [13:0]\pc_update_generate_0.pc_prev_reg_reg[13]_0 ;
  output [0:0]\pc_update_generate_0.pc_prev_reg_reg[0]_0 ;
  output fu_lsu_in2_load_reg0;
  output fu_gcu_ra_load_reg0;
  output fu_logic_in2_load_reg0;
  output fu_arith_in2_load_reg0;
  output fu_shifter_in2_load_reg0;
  output fu_arith_opc_reg0;
  output fu_shifter_opc_reg0;
  output fu_logic_opc_reg0;
  output [3:0]S;
  output [3:0]lockrq_bpcc_reg;
  output [1:0]lockrq_bpcc_reg_0;
  output \B1_src_sel_reg_reg[2] ;
  output \B1_src_sel_reg_reg[1] ;
  output \B1_src_sel_reg_reg[0] ;
  output \fu_lsu_opc_reg_reg[2] ;
  output \fu_lsu_opc_reg_reg[1] ;
  output \fu_lsu_opc_reg_reg[0] ;
  output \fu_arith_opc_reg_reg[2] ;
  output \fu_arith_opc_reg_reg[1] ;
  output \fu_arith_opc_reg_reg[0] ;
  output \fu_logic_opc_reg_reg[1] ;
  output \fu_logic_opc_reg_reg[0] ;
  output \fu_shifter_opc_reg_reg[1] ;
  output \fu_shifter_opc_reg_reg[0] ;
  output \rf_RF_wr_opc_reg_reg[2] ;
  output \rf_RF_wr_opc_reg_reg[1] ;
  output \rf_RF_wr_opc_reg_reg[0] ;
  output \rf_RF_rd_opc_reg_reg[2] ;
  output \rf_RF_rd_opc_reg_reg[1] ;
  output \rf_RF_rd_opc_reg_reg[0]_0 ;
  output [13:0]\o1temp_reg[13] ;
  input mem_en_lock_r0;
  input clk;
  input p_0_in;
  input lockcnt_r;
  input \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0 ;
  input \fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ;
  input tta_reset_reg;
  input rf_bool_wr_load_reg_reg_0;
  input rf_bool_wr_load_reg_reg_1;
  input [29:0]\stepn_target_reg[29] ;
  input [2:0]inst_decoder_B1_src_sel_wire;
  input [2:0]inst_decoder_fu_lsu_opc_wire;
  input [2:0]\fu_arith_opc_reg_reg[2]_0 ;
  input [1:0]\fu_logic_opc_reg_reg[1]_0 ;
  input [1:0]\fu_shifter_opc_reg_reg[1]_0 ;
  input [2:0]ADDRD;
  input [2:0]ADDRA;
  input [0:0]E;
  input [13:0]fu_gcu_pc_load_reg_reg_0;
  input [0:0]fu_gcu_pc_load_reg_reg_1;
  input [13:0]fu_gcu_ra_load_reg_reg;
  input [41:0]\a_rdata_r_reg[41] ;

  wire [2:0]ADDRA;
  wire [12:0]ADDRARDADDR;
  wire [2:0]ADDRD;
  wire \B1_src_sel_reg[0]_i_2_n_0 ;
  wire \B1_src_sel_reg[1]_i_2_n_0 ;
  wire \B1_src_sel_reg[2]_i_2_n_0 ;
  wire \B1_src_sel_reg[2]_i_3_n_0 ;
  wire \B1_src_sel_reg[2]_i_4_n_0 ;
  wire \B1_src_sel_reg_reg[0] ;
  wire \B1_src_sel_reg_reg[1] ;
  wire \B1_src_sel_reg_reg[2] ;
  wire [0:0]D;
  wire [0:0]E;
  wire [34:0]Q;
  wire [3:0]S;
  wire [41:0]\a_rdata_r_reg[41] ;
  wire clk;
  wire [63:0]core_db_cyclecnt_wire;
  wire [63:0]core_db_lockcnt_wire;
  wire \debug_counters.cyclecnt_r[0]_i_2_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[0]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[12]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[16]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[20]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[24]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[28]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[32]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[36]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[40]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[44]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[48]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[4]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[52]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[56]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[60]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[60]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[60]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[60]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[60]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[60]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[60]_i_1_n_7 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_0 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_1 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_2 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_3 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_4 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_5 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_6 ;
  wire \debug_counters.cyclecnt_r_reg[8]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r[0]_i_3_n_0 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_0 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_1 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_2 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_3 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_4 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_5 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_6 ;
  wire \debug_counters.lockcnt_r_reg[0]_i_2_n_7 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[12]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[16]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[20]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[24]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[28]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[32]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[36]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[40]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[44]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[48]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[4]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[52]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[56]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[60]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[60]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[60]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[60]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[60]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[60]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[60]_i_1_n_7 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_0 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_1 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_2 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_3 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_4 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_5 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_6 ;
  wire \debug_counters.lockcnt_r_reg[8]_i_1_n_7 ;
  wire \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0 ;
  wire \fetch_block_registered_generate.fetch_block.reset_lock_i_1_n_0 ;
  wire \fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ;
  wire \fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ;
  wire fu_arith_in2_load_reg0;
  wire fu_arith_opc_reg0;
  wire \fu_arith_opc_reg_reg[0] ;
  wire \fu_arith_opc_reg_reg[1] ;
  wire \fu_arith_opc_reg_reg[2] ;
  wire [2:0]\fu_arith_opc_reg_reg[2]_0 ;
  wire fu_gcu_pc_load_reg_reg;
  wire [13:0]fu_gcu_pc_load_reg_reg_0;
  wire [0:0]fu_gcu_pc_load_reg_reg_1;
  wire fu_gcu_ra_load_reg0;
  wire [13:0]fu_gcu_ra_load_reg_reg;
  wire fu_logic_in2_load_reg0;
  wire fu_logic_in2_load_reg_reg;
  wire fu_logic_opc_reg0;
  wire \fu_logic_opc_reg[1]_i_2_n_0 ;
  wire \fu_logic_opc_reg_reg[0] ;
  wire \fu_logic_opc_reg_reg[1] ;
  wire [1:0]\fu_logic_opc_reg_reg[1]_0 ;
  wire fu_lsu_in1t_load_reg_i_2_n_0;
  wire fu_lsu_in1t_load_reg_reg;
  wire fu_lsu_in2_load_reg0;
  wire \fu_lsu_opc_reg_reg[0] ;
  wire \fu_lsu_opc_reg_reg[1] ;
  wire \fu_lsu_opc_reg_reg[2] ;
  wire fu_shifter_in2_load_reg0;
  wire fu_shifter_in2_load_reg_reg;
  wire fu_shifter_opc_reg0;
  wire \fu_shifter_opc_reg[1]_i_2_n_0 ;
  wire \fu_shifter_opc_reg_reg[0] ;
  wire \fu_shifter_opc_reg_reg[1] ;
  wire [1:0]\fu_shifter_opc_reg_reg[1]_0 ;
  wire [2:0]inst_decoder_B1_src_sel_wire;
  wire [2:0]inst_decoder_fu_lsu_opc_wire;
  wire [41:1]inst_fetch_fetchblock_wire;
  wire lockcnt_r;
  wire [3:0]lockrq_bpcc_reg;
  wire [1:0]lockrq_bpcc_reg_0;
  wire mem_en_lock_r;
  wire mem_en_lock_r0;
  wire [13:0]\o1temp_reg[13] ;
  wire p_0_in;
  wire [13:1]pc_prev_reg;
  wire [0:0]\pc_update_generate_0.pc_prev_reg_reg[0]_0 ;
  wire [13:0]\pc_update_generate_0.pc_prev_reg_reg[13]_0 ;
  wire plusOp_carry__0_i_1_n_0;
  wire plusOp_carry__0_i_2_n_0;
  wire plusOp_carry__0_i_3_n_0;
  wire plusOp_carry__0_i_4_n_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__1_i_1_n_0;
  wire plusOp_carry__1_i_2_n_0;
  wire plusOp_carry__1_i_3_n_0;
  wire plusOp_carry__1_i_4_n_0;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_i_1_n_0;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_i_2_n_0;
  wire plusOp_carry_i_3_n_0;
  wire plusOp_carry_i_4_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire [12:0]ra_source;
  wire reset_lock;
  wire \rf_RF_rd_opc_reg_reg[0] ;
  wire \rf_RF_rd_opc_reg_reg[0]_0 ;
  wire \rf_RF_rd_opc_reg_reg[1] ;
  wire \rf_RF_rd_opc_reg_reg[2] ;
  wire rf_RF_wr_load_reg_reg;
  wire \rf_RF_wr_opc_reg_reg[0] ;
  wire \rf_RF_wr_opc_reg_reg[1] ;
  wire \rf_RF_wr_opc_reg_reg[2] ;
  wire rf_bool_wr_load_reg_reg;
  wire rf_bool_wr_load_reg_reg_0;
  wire rf_bool_wr_load_reg_reg_1;
  wire \simm_B1_reg[31]_i_2_n_0 ;
  wire [0:0]\simm_B1_reg_reg[31] ;
  wire [29:0]\stepn_target_reg[29] ;
  wire tta_reset_reg;
  wire [3:3]\NLW_debug_counters.cyclecnt_r_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_debug_counters.lockcnt_r_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEAFFAAAA2A00AAAA)) 
    \B1_src_sel_reg[0]_i_1 
       (.I0(\B1_src_sel_reg[0]_i_2_n_0 ),
        .I1(\B1_src_sel_reg[2]_i_3_n_0 ),
        .I2(\B1_src_sel_reg[2]_i_4_n_0 ),
        .I3(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I4(tta_reset_reg),
        .I5(inst_decoder_B1_src_sel_wire[0]),
        .O(\B1_src_sel_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00A080A080A080A0)) 
    \B1_src_sel_reg[0]_i_2 
       (.I0(tta_reset_reg),
        .I1(Q[32]),
        .I2(\simm_B1_reg[31]_i_2_n_0 ),
        .I3(inst_fetch_fetchblock_wire[38]),
        .I4(Q[33]),
        .I5(Q[34]),
        .O(\B1_src_sel_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFAAAA2A00AAAA)) 
    \B1_src_sel_reg[1]_i_1 
       (.I0(\B1_src_sel_reg[1]_i_2_n_0 ),
        .I1(\B1_src_sel_reg[2]_i_3_n_0 ),
        .I2(\B1_src_sel_reg[2]_i_4_n_0 ),
        .I3(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I4(tta_reset_reg),
        .I5(inst_decoder_B1_src_sel_wire[1]),
        .O(\B1_src_sel_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \B1_src_sel_reg[1]_i_2 
       (.I0(tta_reset_reg),
        .I1(\simm_B1_reg[31]_i_2_n_0 ),
        .I2(inst_fetch_fetchblock_wire[38]),
        .I3(Q[34]),
        .I4(Q[33]),
        .I5(Q[32]),
        .O(\B1_src_sel_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFAAAA2A00AAAA)) 
    \B1_src_sel_reg[2]_i_1 
       (.I0(\B1_src_sel_reg[2]_i_2_n_0 ),
        .I1(\B1_src_sel_reg[2]_i_3_n_0 ),
        .I2(\B1_src_sel_reg[2]_i_4_n_0 ),
        .I3(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I4(tta_reset_reg),
        .I5(inst_decoder_B1_src_sel_wire[2]),
        .O(\B1_src_sel_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h4C0C0CCC00000000)) 
    \B1_src_sel_reg[2]_i_2 
       (.I0(Q[32]),
        .I1(tta_reset_reg),
        .I2(inst_fetch_fetchblock_wire[38]),
        .I3(Q[34]),
        .I4(Q[33]),
        .I5(\simm_B1_reg[31]_i_2_n_0 ),
        .O(\B1_src_sel_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hDF55FF55)) 
    \B1_src_sel_reg[2]_i_3 
       (.I0(\simm_B1_reg[31]_i_2_n_0 ),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(inst_fetch_fetchblock_wire[38]),
        .I4(Q[34]),
        .O(\B1_src_sel_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    \B1_src_sel_reg[2]_i_4 
       (.I0(Q[34]),
        .I1(Q[33]),
        .I2(inst_fetch_fetchblock_wire[38]),
        .I3(\simm_B1_reg[31]_i_2_n_0 ),
        .O(\B1_src_sel_reg[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_10
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [6]),
        .I1(p_0_in),
        .I2(pc_prev_reg[6]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_11
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [5]),
        .I1(p_0_in),
        .I2(pc_prev_reg[5]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_12
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [4]),
        .I1(p_0_in),
        .I2(pc_prev_reg[4]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_13
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [3]),
        .I1(p_0_in),
        .I2(pc_prev_reg[3]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_14
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [2]),
        .I1(p_0_in),
        .I2(pc_prev_reg[2]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_15
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [1]),
        .I1(p_0_in),
        .I2(pc_prev_reg[1]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_3
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [13]),
        .I1(p_0_in),
        .I2(pc_prev_reg[13]),
        .O(ADDRARDADDR[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_4
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [12]),
        .I1(p_0_in),
        .I2(pc_prev_reg[12]),
        .O(ADDRARDADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_5
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [11]),
        .I1(p_0_in),
        .I2(pc_prev_reg[11]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_6
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [10]),
        .I1(p_0_in),
        .I2(pc_prev_reg[10]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_7
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [9]),
        .I1(p_0_in),
        .I2(pc_prev_reg[9]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_8
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [8]),
        .I1(p_0_in),
        .I2(pc_prev_reg[8]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    RAM_ARR_reg_0_0_i_9
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [7]),
        .I1(p_0_in),
        .I2(pc_prev_reg[7]),
        .O(ADDRARDADDR[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_counters.cyclecnt_r[0]_i_2 
       (.I0(core_db_cyclecnt_wire[0]),
        .O(\debug_counters.cyclecnt_r[0]_i_2_n_0 ));
  FDRE \debug_counters.cyclecnt_r_reg[0] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[0]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[0]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\debug_counters.cyclecnt_r_reg[0]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[0]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[0]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\debug_counters.cyclecnt_r_reg[0]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[0]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[0]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[0]_i_1_n_7 }),
        .S({core_db_cyclecnt_wire[3:1],\debug_counters.cyclecnt_r[0]_i_2_n_0 }));
  FDRE \debug_counters.cyclecnt_r_reg[10] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[8]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[10]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[11] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[8]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[11]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[12] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[12]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[12]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[12]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[8]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[12]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[12]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[12]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[12]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[12]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[12]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[12]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[15:12]));
  FDRE \debug_counters.cyclecnt_r_reg[13] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[12]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[13]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[14] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[12]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[14]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[15] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[12]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[15]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[16] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[16]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[16]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[16]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[12]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[16]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[16]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[16]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[16]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[16]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[16]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[16]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[19:16]));
  FDRE \debug_counters.cyclecnt_r_reg[17] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[16]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[17]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[18] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[16]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[18]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[19] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[16]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[19]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[0]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[1]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[20] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[20]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[20]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[20]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[16]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[20]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[20]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[20]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[20]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[20]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[20]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[20]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[23:20]));
  FDRE \debug_counters.cyclecnt_r_reg[21] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[20]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[21]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[22] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[20]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[22]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[23] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[20]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[23]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[24] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[24]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[24]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[24]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[20]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[24]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[24]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[24]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[24]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[24]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[24]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[24]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[27:24]));
  FDRE \debug_counters.cyclecnt_r_reg[25] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[24]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[25]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[26] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[24]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[26]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[27] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[24]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[27]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[28] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[28]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[28]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[28]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[24]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[28]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[28]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[28]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[28]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[28]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[28]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[28]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[31:28]));
  FDRE \debug_counters.cyclecnt_r_reg[29] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[28]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[29]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[0]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[2]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[30] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[28]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[30]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[31] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[28]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[31]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[32] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[32]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[32]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[32]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[28]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[32]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[32]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[32]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[32]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[32]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[32]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[32]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[35:32]));
  FDRE \debug_counters.cyclecnt_r_reg[33] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[32]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[33]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[34] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[32]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[34]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[35] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[32]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[35]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[36] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[36]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[36]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[36]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[32]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[36]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[36]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[36]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[36]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[36]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[36]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[36]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[39:36]));
  FDRE \debug_counters.cyclecnt_r_reg[37] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[36]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[37]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[38] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[36]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[38]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[39] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[36]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[39]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[0]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[3]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[40] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[40]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[40]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[40]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[36]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[40]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[40]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[40]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[40]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[40]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[40]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[40]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[43:40]));
  FDRE \debug_counters.cyclecnt_r_reg[41] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[40]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[41]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[42] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[40]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[42]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[43] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[40]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[43]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[44] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[44]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[44]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[44]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[40]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[44]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[44]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[44]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[44]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[44]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[44]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[44]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[47:44]));
  FDRE \debug_counters.cyclecnt_r_reg[45] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[44]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[45]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[46] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[44]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[46]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[47] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[44]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[47]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[48] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[48]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[48]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[48]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[44]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[48]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[48]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[48]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[48]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[48]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[48]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[48]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[51:48]));
  FDRE \debug_counters.cyclecnt_r_reg[49] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[48]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[49]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[4] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[4]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[4]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[4]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[0]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[4]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[4]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[4]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[4]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[4]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[4]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[4]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[7:4]));
  FDRE \debug_counters.cyclecnt_r_reg[50] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[48]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[50]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[51] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[48]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[51]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[52] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[52]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[52]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[52]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[48]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[52]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[52]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[52]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[52]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[52]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[52]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[52]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[55:52]));
  FDRE \debug_counters.cyclecnt_r_reg[53] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[52]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[53]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[54] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[52]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[54]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[55] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[52]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[55]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[56] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[56]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[56]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[56]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[52]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[56]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[56]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[56]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[56]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[56]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[56]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[56]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[59:56]));
  FDRE \debug_counters.cyclecnt_r_reg[57] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[56]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[57]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[58] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[56]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[58]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[59] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[56]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[59]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[5] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[4]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[5]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[60] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[60]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[60]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[60]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[56]_i_1_n_0 ),
        .CO({\NLW_debug_counters.cyclecnt_r_reg[60]_i_1_CO_UNCONNECTED [3],\debug_counters.cyclecnt_r_reg[60]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[60]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[60]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[60]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[60]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[60]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[63:60]));
  FDRE \debug_counters.cyclecnt_r_reg[61] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[60]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[61]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[62] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[60]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[62]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[63] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[60]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[63]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[6] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[4]_i_1_n_5 ),
        .Q(core_db_cyclecnt_wire[6]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[7] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[4]_i_1_n_4 ),
        .Q(core_db_cyclecnt_wire[7]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.cyclecnt_r_reg[8] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[8]_i_1_n_7 ),
        .Q(core_db_cyclecnt_wire[8]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.cyclecnt_r_reg[8]_i_1 
       (.CI(\debug_counters.cyclecnt_r_reg[4]_i_1_n_0 ),
        .CO({\debug_counters.cyclecnt_r_reg[8]_i_1_n_0 ,\debug_counters.cyclecnt_r_reg[8]_i_1_n_1 ,\debug_counters.cyclecnt_r_reg[8]_i_1_n_2 ,\debug_counters.cyclecnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.cyclecnt_r_reg[8]_i_1_n_4 ,\debug_counters.cyclecnt_r_reg[8]_i_1_n_5 ,\debug_counters.cyclecnt_r_reg[8]_i_1_n_6 ,\debug_counters.cyclecnt_r_reg[8]_i_1_n_7 }),
        .S(core_db_cyclecnt_wire[11:8]));
  FDRE \debug_counters.cyclecnt_r_reg[9] 
       (.C(clk),
        .CE(p_0_in),
        .D(\debug_counters.cyclecnt_r_reg[8]_i_1_n_6 ),
        .Q(core_db_cyclecnt_wire[9]),
        .R(mem_en_lock_r0));
  LUT1 #(
    .INIT(2'h1)) 
    \debug_counters.lockcnt_r[0]_i_3 
       (.I0(core_db_lockcnt_wire[0]),
        .O(\debug_counters.lockcnt_r[0]_i_3_n_0 ));
  FDRE \debug_counters.lockcnt_r_reg[0] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[0]_i_2_n_7 ),
        .Q(core_db_lockcnt_wire[0]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\debug_counters.lockcnt_r_reg[0]_i_2_n_0 ,\debug_counters.lockcnt_r_reg[0]_i_2_n_1 ,\debug_counters.lockcnt_r_reg[0]_i_2_n_2 ,\debug_counters.lockcnt_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\debug_counters.lockcnt_r_reg[0]_i_2_n_4 ,\debug_counters.lockcnt_r_reg[0]_i_2_n_5 ,\debug_counters.lockcnt_r_reg[0]_i_2_n_6 ,\debug_counters.lockcnt_r_reg[0]_i_2_n_7 }),
        .S({core_db_lockcnt_wire[3:1],\debug_counters.lockcnt_r[0]_i_3_n_0 }));
  FDRE \debug_counters.lockcnt_r_reg[10] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[8]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[10]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[11] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[8]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[11]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[12] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[12]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[12]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[12]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[8]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[12]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[12]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[12]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[12]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[12]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[12]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[12]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[15:12]));
  FDRE \debug_counters.lockcnt_r_reg[13] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[12]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[13]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[14] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[12]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[14]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[15] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[12]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[15]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[16] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[16]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[16]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[16]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[12]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[16]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[16]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[16]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[16]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[16]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[16]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[16]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[19:16]));
  FDRE \debug_counters.lockcnt_r_reg[17] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[16]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[17]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[18] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[16]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[18]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[19] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[16]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[19]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[1] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[0]_i_2_n_6 ),
        .Q(core_db_lockcnt_wire[1]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[20] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[20]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[20]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[20]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[16]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[20]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[20]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[20]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[20]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[20]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[20]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[20]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[23:20]));
  FDRE \debug_counters.lockcnt_r_reg[21] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[20]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[21]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[22] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[20]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[22]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[23] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[20]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[23]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[24] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[24]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[24]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[24]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[20]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[24]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[24]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[24]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[24]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[24]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[24]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[24]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[27:24]));
  FDRE \debug_counters.lockcnt_r_reg[25] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[24]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[25]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[26] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[24]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[26]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[27] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[24]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[27]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[28] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[28]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[28]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[28]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[24]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[28]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[28]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[28]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[28]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[28]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[28]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[28]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[31:28]));
  FDRE \debug_counters.lockcnt_r_reg[29] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[28]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[29]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[2] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[0]_i_2_n_5 ),
        .Q(core_db_lockcnt_wire[2]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[30] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[28]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[30]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[31] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[28]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[31]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[32] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[32]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[32]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[32]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[28]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[32]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[32]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[32]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[32]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[32]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[32]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[32]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[35:32]));
  FDRE \debug_counters.lockcnt_r_reg[33] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[32]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[33]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[34] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[32]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[34]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[35] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[32]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[35]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[36] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[36]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[36]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[36]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[32]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[36]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[36]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[36]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[36]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[36]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[36]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[36]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[39:36]));
  FDRE \debug_counters.lockcnt_r_reg[37] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[36]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[37]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[38] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[36]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[38]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[39] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[36]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[39]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[3] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[0]_i_2_n_4 ),
        .Q(core_db_lockcnt_wire[3]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[40] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[40]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[40]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[40]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[36]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[40]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[40]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[40]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[40]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[40]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[40]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[40]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[43:40]));
  FDRE \debug_counters.lockcnt_r_reg[41] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[40]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[41]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[42] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[40]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[42]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[43] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[40]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[43]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[44] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[44]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[44]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[44]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[40]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[44]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[44]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[44]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[44]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[44]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[44]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[44]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[47:44]));
  FDRE \debug_counters.lockcnt_r_reg[45] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[44]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[45]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[46] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[44]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[46]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[47] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[44]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[47]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[48] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[48]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[48]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[48]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[44]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[48]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[48]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[48]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[48]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[48]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[48]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[48]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[51:48]));
  FDRE \debug_counters.lockcnt_r_reg[49] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[48]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[49]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[4] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[4]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[4]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[4]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[0]_i_2_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[4]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[4]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[4]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[4]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[4]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[4]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[4]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[7:4]));
  FDRE \debug_counters.lockcnt_r_reg[50] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[48]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[50]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[51] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[48]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[51]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[52] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[52]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[52]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[52]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[48]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[52]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[52]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[52]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[52]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[52]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[52]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[52]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[55:52]));
  FDRE \debug_counters.lockcnt_r_reg[53] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[52]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[53]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[54] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[52]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[54]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[55] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[52]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[55]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[56] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[56]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[56]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[56]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[52]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[56]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[56]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[56]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[56]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[56]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[56]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[56]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[59:56]));
  FDRE \debug_counters.lockcnt_r_reg[57] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[56]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[57]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[58] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[56]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[58]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[59] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[56]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[59]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[5] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[4]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[5]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[60] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[60]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[60]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[60]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[56]_i_1_n_0 ),
        .CO({\NLW_debug_counters.lockcnt_r_reg[60]_i_1_CO_UNCONNECTED [3],\debug_counters.lockcnt_r_reg[60]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[60]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[60]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[60]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[60]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[60]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[63:60]));
  FDRE \debug_counters.lockcnt_r_reg[61] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[60]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[61]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[62] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[60]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[62]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[63] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[60]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[63]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[6] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[4]_i_1_n_5 ),
        .Q(core_db_lockcnt_wire[6]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[7] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[4]_i_1_n_4 ),
        .Q(core_db_lockcnt_wire[7]),
        .R(mem_en_lock_r0));
  FDRE \debug_counters.lockcnt_r_reg[8] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[8]_i_1_n_7 ),
        .Q(core_db_lockcnt_wire[8]),
        .R(mem_en_lock_r0));
  CARRY4 \debug_counters.lockcnt_r_reg[8]_i_1 
       (.CI(\debug_counters.lockcnt_r_reg[4]_i_1_n_0 ),
        .CO({\debug_counters.lockcnt_r_reg[8]_i_1_n_0 ,\debug_counters.lockcnt_r_reg[8]_i_1_n_1 ,\debug_counters.lockcnt_r_reg[8]_i_1_n_2 ,\debug_counters.lockcnt_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\debug_counters.lockcnt_r_reg[8]_i_1_n_4 ,\debug_counters.lockcnt_r_reg[8]_i_1_n_5 ,\debug_counters.lockcnt_r_reg[8]_i_1_n_6 ,\debug_counters.lockcnt_r_reg[8]_i_1_n_7 }),
        .S(core_db_lockcnt_wire[11:8]));
  FDRE \debug_counters.lockcnt_r_reg[9] 
       (.C(clk),
        .CE(lockcnt_r),
        .D(\debug_counters.lockcnt_r_reg[8]_i_1_n_6 ),
        .Q(core_db_lockcnt_wire[9]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [0]),
        .Q(Q[0]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[10] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [10]),
        .Q(Q[7]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[11] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [11]),
        .Q(Q[8]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[12] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [12]),
        .Q(Q[9]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[13] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [13]),
        .Q(Q[10]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[14] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [14]),
        .Q(Q[11]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[15] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [15]),
        .Q(Q[12]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[16] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [16]),
        .Q(Q[13]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[17] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [17]),
        .Q(Q[14]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[18] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [18]),
        .Q(Q[15]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[19] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [19]),
        .Q(Q[16]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [1]),
        .Q(inst_fetch_fetchblock_wire[1]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[20] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [20]),
        .Q(Q[17]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[21] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [21]),
        .Q(Q[18]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[22] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [22]),
        .Q(Q[19]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[23] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [23]),
        .Q(Q[20]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[24] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [24]),
        .Q(Q[21]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[25] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [25]),
        .Q(Q[22]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[26] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [26]),
        .Q(Q[23]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[27] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [27]),
        .Q(Q[24]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[28] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [28]),
        .Q(Q[25]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[29] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [29]),
        .Q(Q[26]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [2]),
        .Q(Q[1]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[30] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [30]),
        .Q(Q[27]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[31] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [31]),
        .Q(Q[28]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[32] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [32]),
        .Q(Q[29]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[33] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [33]),
        .Q(Q[30]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[34] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [34]),
        .Q(Q[31]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[35] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [35]),
        .Q(Q[32]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[36] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [36]),
        .Q(Q[33]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[37] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [37]),
        .Q(Q[34]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[38] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [38]),
        .Q(inst_fetch_fetchblock_wire[38]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[39] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [39]),
        .Q(inst_fetch_fetchblock_wire[39]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [3]),
        .Q(Q[2]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[40] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [40]),
        .Q(inst_fetch_fetchblock_wire[40]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [41]),
        .Q(inst_fetch_fetchblock_wire[41]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[4] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [4]),
        .Q(inst_fetch_fetchblock_wire[4]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[5] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [5]),
        .Q(inst_fetch_fetchblock_wire[5]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [6]),
        .Q(Q[3]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[7] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [7]),
        .Q(Q[4]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[8] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [8]),
        .Q(Q[5]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.instruction_reg_reg[9] 
       (.C(clk),
        .CE(p_0_in),
        .D(\a_rdata_r_reg[41] [9]),
        .Q(Q[6]),
        .R(mem_en_lock_r0));
  FDRE \fetch_block_registered_generate.fetch_block.reset_cntr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.reset_cntr_reg[0]_0 ),
        .Q(\fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ),
        .R(mem_en_lock_r0));
  LUT3 #(
    .INIT(8'h2A)) 
    \fetch_block_registered_generate.fetch_block.reset_lock_i_1 
       (.I0(reset_lock),
        .I1(p_0_in),
        .I2(\fetch_block_registered_generate.fetch_block.reset_lock_reg_0 ),
        .O(\fetch_block_registered_generate.fetch_block.reset_lock_i_1_n_0 ));
  FDSE \fetch_block_registered_generate.fetch_block.reset_lock_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_block_registered_generate.fetch_block.reset_lock_i_1_n_0 ),
        .Q(reset_lock),
        .S(mem_en_lock_r0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h02)) 
    fu_arith_in1t_load_reg_i_1
       (.I0(Q[2]),
        .I1(fu_lsu_in1t_load_reg_i_2_n_0),
        .I2(inst_fetch_fetchblock_wire[4]),
        .O(fu_arith_opc_reg0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fu_arith_in2_load_reg_i_1
       (.I0(Q[1]),
        .I1(fu_shifter_in2_load_reg_reg),
        .I2(Q[2]),
        .O(fu_arith_in2_load_reg0));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \fu_arith_opc_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .I4(Q[2]),
        .I5(\fu_arith_opc_reg_reg[2]_0 [0]),
        .O(\fu_arith_opc_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \fu_arith_opc_reg[1]_i_1 
       (.I0(inst_fetch_fetchblock_wire[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .I4(Q[2]),
        .I5(\fu_arith_opc_reg_reg[2]_0 [1]),
        .O(\fu_arith_opc_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \fu_arith_opc_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .I4(Q[2]),
        .I5(\fu_arith_opc_reg_reg[2]_0 [2]),
        .O(\fu_arith_opc_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h04)) 
    fu_gcu_pc_load_reg_i_2
       (.I0(Q[1]),
        .I1(fu_shifter_in2_load_reg_reg),
        .I2(Q[2]),
        .O(fu_gcu_pc_load_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    fu_gcu_pc_load_reg_i_3
       (.I0(\simm_B1_reg[31]_i_2_n_0 ),
        .I1(inst_fetch_fetchblock_wire[5]),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(inst_fetch_fetchblock_wire[1]),
        .O(fu_shifter_in2_load_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fu_gcu_ra_load_reg_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(fu_logic_in2_load_reg_reg),
        .O(fu_gcu_ra_load_reg0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    fu_gcu_ra_load_reg_i_2
       (.I0(inst_fetch_fetchblock_wire[5]),
        .I1(inst_fetch_fetchblock_wire[4]),
        .I2(inst_fetch_fetchblock_wire[1]),
        .I3(\simm_B1_reg[31]_i_2_n_0 ),
        .O(fu_logic_in2_load_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    fu_logic_in1t_load_reg_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .O(fu_logic_opc_reg0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h04)) 
    fu_logic_in2_load_reg_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(fu_logic_in2_load_reg_reg),
        .O(fu_logic_in2_load_reg0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \fu_logic_opc_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .I3(inst_fetch_fetchblock_wire[4]),
        .I4(\fu_logic_opc_reg[1]_i_2_n_0 ),
        .I5(\fu_logic_opc_reg_reg[1]_0 [0]),
        .O(\fu_logic_opc_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \fu_logic_opc_reg[1]_i_1 
       (.I0(inst_fetch_fetchblock_wire[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .I3(inst_fetch_fetchblock_wire[4]),
        .I4(\fu_logic_opc_reg[1]_i_2_n_0 ),
        .I5(\fu_logic_opc_reg_reg[1]_0 [1]),
        .O(\fu_logic_opc_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fu_logic_opc_reg[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\fu_logic_opc_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h01)) 
    fu_lsu_in1t_load_reg_i_1
       (.I0(Q[2]),
        .I1(fu_lsu_in1t_load_reg_i_2_n_0),
        .I2(inst_fetch_fetchblock_wire[4]),
        .O(fu_lsu_in1t_load_reg_reg));
  LUT2 #(
    .INIT(4'hB)) 
    fu_lsu_in1t_load_reg_i_2
       (.I0(inst_fetch_fetchblock_wire[5]),
        .I1(\simm_B1_reg[31]_i_2_n_0 ),
        .O(fu_lsu_in1t_load_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h02)) 
    fu_lsu_in2_load_reg_i_1
       (.I0(Q[1]),
        .I1(fu_logic_in2_load_reg_reg),
        .I2(Q[2]),
        .O(fu_lsu_in2_load_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \fu_lsu_opc_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .I4(Q[2]),
        .I5(inst_decoder_fu_lsu_opc_wire[0]),
        .O(\fu_lsu_opc_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \fu_lsu_opc_reg[1]_i_1 
       (.I0(inst_fetch_fetchblock_wire[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .I4(Q[2]),
        .I5(inst_decoder_fu_lsu_opc_wire[1]),
        .O(\fu_lsu_opc_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \fu_lsu_opc_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .I4(Q[2]),
        .I5(inst_decoder_fu_lsu_opc_wire[2]),
        .O(\fu_lsu_opc_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    fu_shifter_in1t_load_reg_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(inst_fetch_fetchblock_wire[4]),
        .I3(fu_lsu_in1t_load_reg_i_2_n_0),
        .O(fu_shifter_opc_reg0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h20)) 
    fu_shifter_in2_load_reg_i_1
       (.I0(fu_shifter_in2_load_reg_reg),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(fu_shifter_in2_load_reg0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \fu_shifter_opc_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .I3(inst_fetch_fetchblock_wire[4]),
        .I4(\fu_shifter_opc_reg[1]_i_2_n_0 ),
        .I5(\fu_shifter_opc_reg_reg[1]_0 [0]),
        .O(\fu_shifter_opc_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \fu_shifter_opc_reg[1]_i_1 
       (.I0(inst_fetch_fetchblock_wire[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .I3(inst_fetch_fetchblock_wire[4]),
        .I4(\fu_shifter_opc_reg[1]_i_2_n_0 ),
        .I5(\fu_shifter_opc_reg_reg[1]_0 [1]),
        .O(\fu_shifter_opc_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fu_shifter_opc_reg[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\fu_shifter_opc_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__0
       (.I0(core_db_cyclecnt_wire[21]),
        .I1(\stepn_target_reg[29] [21]),
        .I2(core_db_cyclecnt_wire[22]),
        .I3(\stepn_target_reg[29] [22]),
        .I4(\stepn_target_reg[29] [23]),
        .I5(core_db_cyclecnt_wire[23]),
        .O(lockrq_bpcc_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(core_db_cyclecnt_wire[18]),
        .I1(\stepn_target_reg[29] [18]),
        .I2(core_db_cyclecnt_wire[19]),
        .I3(\stepn_target_reg[29] [19]),
        .I4(\stepn_target_reg[29] [20]),
        .I5(core_db_cyclecnt_wire[20]),
        .O(lockrq_bpcc_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3__0
       (.I0(core_db_cyclecnt_wire[15]),
        .I1(\stepn_target_reg[29] [15]),
        .I2(core_db_cyclecnt_wire[16]),
        .I3(\stepn_target_reg[29] [16]),
        .I4(\stepn_target_reg[29] [17]),
        .I5(core_db_cyclecnt_wire[17]),
        .O(lockrq_bpcc_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4__0
       (.I0(core_db_cyclecnt_wire[14]),
        .I1(\stepn_target_reg[29] [14]),
        .I2(core_db_cyclecnt_wire[12]),
        .I3(\stepn_target_reg[29] [12]),
        .I4(\stepn_target_reg[29] [13]),
        .I5(core_db_cyclecnt_wire[13]),
        .O(lockrq_bpcc_reg[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2__0
       (.I0(core_db_cyclecnt_wire[28]),
        .I1(\stepn_target_reg[29] [28]),
        .I2(core_db_cyclecnt_wire[27]),
        .I3(\stepn_target_reg[29] [27]),
        .I4(\stepn_target_reg[29] [29]),
        .I5(core_db_cyclecnt_wire[29]),
        .O(lockrq_bpcc_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3__0
       (.I0(core_db_cyclecnt_wire[24]),
        .I1(\stepn_target_reg[29] [24]),
        .I2(core_db_cyclecnt_wire[25]),
        .I3(\stepn_target_reg[29] [25]),
        .I4(\stepn_target_reg[29] [26]),
        .I5(core_db_cyclecnt_wire[26]),
        .O(lockrq_bpcc_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(core_db_cyclecnt_wire[11]),
        .I1(\stepn_target_reg[29] [11]),
        .I2(core_db_cyclecnt_wire[9]),
        .I3(\stepn_target_reg[29] [9]),
        .I4(\stepn_target_reg[29] [10]),
        .I5(core_db_cyclecnt_wire[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(core_db_cyclecnt_wire[6]),
        .I1(\stepn_target_reg[29] [6]),
        .I2(core_db_cyclecnt_wire[7]),
        .I3(\stepn_target_reg[29] [7]),
        .I4(\stepn_target_reg[29] [8]),
        .I5(core_db_cyclecnt_wire[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(core_db_cyclecnt_wire[3]),
        .I1(\stepn_target_reg[29] [3]),
        .I2(core_db_cyclecnt_wire[4]),
        .I3(\stepn_target_reg[29] [4]),
        .I4(\stepn_target_reg[29] [5]),
        .I5(core_db_cyclecnt_wire[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(core_db_cyclecnt_wire[2]),
        .I1(\stepn_target_reg[29] [2]),
        .I2(core_db_cyclecnt_wire[0]),
        .I3(\stepn_target_reg[29] [0]),
        .I4(\stepn_target_reg[29] [1]),
        .I5(core_db_cyclecnt_wire[1]),
        .O(S[0]));
  FDRE mem_en_lock_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_en_lock_r0),
        .Q(mem_en_lock_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \pc_update_generate_0.pc_prev_reg[0]_i_1 
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [0]),
        .I1(p_0_in),
        .I2(\pc_update_generate_0.pc_prev_reg_reg[0]_0 ),
        .O(D));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[0]_0 ),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[10] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [10]),
        .Q(pc_prev_reg[10]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[11] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [11]),
        .Q(pc_prev_reg[11]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[12] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [12]),
        .Q(pc_prev_reg[12]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[13] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [13]),
        .Q(pc_prev_reg[13]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [1]),
        .Q(pc_prev_reg[1]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [2]),
        .Q(pc_prev_reg[2]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [3]),
        .Q(pc_prev_reg[3]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[4] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [4]),
        .Q(pc_prev_reg[4]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[5] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [5]),
        .Q(pc_prev_reg[5]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[6] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [6]),
        .Q(pc_prev_reg[6]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[7] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [7]),
        .Q(pc_prev_reg[7]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[8] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [8]),
        .Q(pc_prev_reg[8]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_prev_reg_reg[9] 
       (.C(clk),
        .CE(p_0_in),
        .D(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [9]),
        .Q(pc_prev_reg[9]),
        .R(mem_en_lock_r0));
  FDRE \pc_update_generate_0.pc_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[0]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[10]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[11]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[12]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[13]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[1]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[2]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[3]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[4]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[5]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[6]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[7]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[8]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \pc_update_generate_0.pc_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(fu_gcu_pc_load_reg_reg_0[9]),
        .Q(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [9]),
        .R(1'b0));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(D),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ra_source[3:0]),
        .S({plusOp_carry_i_1_n_0,plusOp_carry_i_2_n_0,plusOp_carry_i_3_n_0,plusOp_carry_i_4_n_0}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ra_source[7:4]),
        .S({plusOp_carry__0_i_1_n_0,plusOp_carry__0_i_2_n_0,plusOp_carry__0_i_3_n_0,plusOp_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__0_i_1
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [8]),
        .I1(p_0_in),
        .I2(pc_prev_reg[8]),
        .O(plusOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__0_i_2
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [7]),
        .I1(p_0_in),
        .I2(pc_prev_reg[7]),
        .O(plusOp_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__0_i_3
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [6]),
        .I1(p_0_in),
        .I2(pc_prev_reg[6]),
        .O(plusOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__0_i_4
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [5]),
        .I1(p_0_in),
        .I2(pc_prev_reg[5]),
        .O(plusOp_carry__0_i_4_n_0));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ra_source[11:8]),
        .S({plusOp_carry__1_i_1_n_0,plusOp_carry__1_i_2_n_0,plusOp_carry__1_i_3_n_0,plusOp_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__1_i_1
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [12]),
        .I1(p_0_in),
        .I2(pc_prev_reg[12]),
        .O(plusOp_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__1_i_2
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [11]),
        .I1(p_0_in),
        .I2(pc_prev_reg[11]),
        .O(plusOp_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__1_i_3
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [10]),
        .I1(p_0_in),
        .I2(pc_prev_reg[10]),
        .O(plusOp_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__1_i_4
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [9]),
        .I1(p_0_in),
        .I2(pc_prev_reg[9]),
        .O(plusOp_carry__1_i_4_n_0));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO(NLW_plusOp_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3:1],ra_source[12]}),
        .S({1'b0,1'b0,1'b0,plusOp_carry__2_i_1_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry__2_i_1
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [13]),
        .I1(p_0_in),
        .I2(pc_prev_reg[13]),
        .O(plusOp_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry_i_1
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [4]),
        .I1(p_0_in),
        .I2(pc_prev_reg[4]),
        .O(plusOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry_i_2
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [3]),
        .I1(p_0_in),
        .I2(pc_prev_reg[3]),
        .O(plusOp_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry_i_3
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [2]),
        .I1(p_0_in),
        .I2(pc_prev_reg[2]),
        .O(plusOp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    plusOp_carry_i_4
       (.I0(\pc_update_generate_0.pc_prev_reg_reg[13]_0 [1]),
        .I1(p_0_in),
        .I2(pc_prev_reg[1]),
        .O(plusOp_carry_i_4_n_0));
  FDRE \ra_block.return_addr_reg_reg[0] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[0]),
        .Q(\o1temp_reg[13] [0]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[10] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[10]),
        .Q(\o1temp_reg[13] [10]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[11] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[11]),
        .Q(\o1temp_reg[13] [11]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[12] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[12]),
        .Q(\o1temp_reg[13] [12]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[13] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[13]),
        .Q(\o1temp_reg[13] [13]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[1] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[1]),
        .Q(\o1temp_reg[13] [1]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[2] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[2]),
        .Q(\o1temp_reg[13] [2]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[3] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[3]),
        .Q(\o1temp_reg[13] [3]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[4] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[4]),
        .Q(\o1temp_reg[13] [4]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[5] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[5]),
        .Q(\o1temp_reg[13] [5]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[6] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[6]),
        .Q(\o1temp_reg[13] [6]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[7] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[7]),
        .Q(\o1temp_reg[13] [7]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[8] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[8]),
        .Q(\o1temp_reg[13] [8]),
        .R(mem_en_lock_r0));
  FDRE \ra_block.return_addr_reg_reg[9] 
       (.C(clk),
        .CE(fu_gcu_pc_load_reg_reg_1),
        .D(fu_gcu_ra_load_reg_reg[9]),
        .Q(\o1temp_reg[13] [9]),
        .R(mem_en_lock_r0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \rf_RF_rd_opc_reg[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[32]),
        .I2(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I3(\rf_RF_rd_opc_reg_reg[0] ),
        .I4(ADDRA[0]),
        .O(\rf_RF_rd_opc_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \rf_RF_rd_opc_reg[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[32]),
        .I2(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I3(\rf_RF_rd_opc_reg_reg[0] ),
        .I4(ADDRA[1]),
        .O(\rf_RF_rd_opc_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \rf_RF_rd_opc_reg[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[32]),
        .I2(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I3(\rf_RF_rd_opc_reg_reg[0] ),
        .I4(ADDRA[2]),
        .O(\rf_RF_rd_opc_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \rf_RF_rd_opc_reg[2]_i_2 
       (.I0(Q[33]),
        .I1(inst_fetch_fetchblock_wire[38]),
        .I2(Q[34]),
        .I3(\simm_B1_reg[31]_i_2_n_0 ),
        .O(\rf_RF_rd_opc_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rf_RF_wr_load_reg_i_1
       (.I0(Q[2]),
        .I1(inst_fetch_fetchblock_wire[4]),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .O(rf_RF_wr_load_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \rf_RF_wr_opc_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .I3(inst_fetch_fetchblock_wire[4]),
        .I4(Q[2]),
        .I5(ADDRD[0]),
        .O(\rf_RF_wr_opc_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \rf_RF_wr_opc_reg[1]_i_1 
       (.I0(inst_fetch_fetchblock_wire[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .I3(inst_fetch_fetchblock_wire[4]),
        .I4(Q[2]),
        .I5(ADDRD[1]),
        .O(\rf_RF_wr_opc_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \rf_RF_wr_opc_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .I2(fu_lsu_in1t_load_reg_i_2_n_0),
        .I3(inst_fetch_fetchblock_wire[4]),
        .I4(Q[2]),
        .I5(ADDRD[2]),
        .O(\rf_RF_wr_opc_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h01)) 
    rf_bool_wr_load_reg_i_1
       (.I0(Q[1]),
        .I1(fu_logic_in2_load_reg_reg),
        .I2(Q[2]),
        .O(rf_bool_wr_load_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \simm_B1_reg[31]_i_1 
       (.I0(inst_fetch_fetchblock_wire[38]),
        .I1(\simm_B1_reg[31]_i_2_n_0 ),
        .I2(\fetch_block_registered_generate.fetch_block.reset_lock_reg_1 ),
        .O(\simm_B1_reg_reg[31] ));
  LUT5 #(
    .INIT(32'hFF03E277)) 
    \simm_B1_reg[31]_i_2 
       (.I0(rf_bool_wr_load_reg_reg_0),
        .I1(inst_fetch_fetchblock_wire[39]),
        .I2(rf_bool_wr_load_reg_reg_1),
        .I3(inst_fetch_fetchblock_wire[40]),
        .I4(inst_fetch_fetchblock_wire[41]),
        .O(\simm_B1_reg[31]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "tta_core_toplevel" *) 
module toplevel_tta_core_toplevel_0_0_tta_core_toplevel
   (s_axi_wready,
    s_axi_rvalid,
    locked,
    s_axi_bid,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rlast,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    rstx,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_rready,
    s_axi_awsize,
    s_axi_arsize,
    clk,
    s_axi_wstrb,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_awlen,
    s_axi_wdata,
    s_axi_awburst,
    s_axi_arburst,
    s_axi_awid,
    s_axi_arid,
    s_axi_bready);
  output s_axi_wready;
  output s_axi_rvalid;
  output locked;
  output [11:0]s_axi_bid;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output s_axi_rlast;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  input rstx;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_rready;
  input [2:0]s_axi_awsize;
  input [2:0]s_axi_arsize;
  input clk;
  input [3:0]s_axi_wstrb;
  input [18:0]s_axi_awaddr;
  input [18:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_wdata;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_arburst;
  input [11:0]s_axi_awid;
  input [11:0]s_axi_arid;
  input s_axi_bready;

  wire a_enable;
  wire avalid_r_i_1__0_n_0;
  wire awren_r_i_1__0_n_0;
  wire [16:15]axi_aaddr;
  wire axi_avalid;
  wire axi_rready;
  wire b_enable;
  wire b_enable_1;
  wire b_live_read_r;
  wire b_live_read_r_0;
  wire b_rdata_valid_r;
  wire b_rdata_valid_r_2;
  wire clk;
  wire [28:0]core_db_bustraces_wire;
  wire [63:0]core_db_cyclecnt_wire;
  wire [63:0]core_db_lockcnt_wire;
  wire [13:0]core_db_pc_next_wire;
  wire [13:0]core_db_pc_wire;
  wire [9:0]core_fu_lsu_aaddr_out_wire;
  wire [31:0]core_fu_lsu_adata_out_wire;
  wire [3:0]core_fu_lsu_astrb_out_wire;
  wire core_fu_lsu_avalid_out_wire;
  wire core_fu_lsu_awren_out_wire;
  wire core_fu_lsu_rready_out_wire;
  wire [13:0]core_imem_addr_wire;
  wire core_n_147;
  wire core_n_159;
  wire core_n_160;
  wire core_n_161;
  wire core_n_178;
  wire core_n_179;
  wire core_n_180;
  wire core_n_181;
  wire core_n_182;
  wire core_n_183;
  wire core_n_184;
  wire core_n_185;
  wire core_n_186;
  wire core_n_187;
  wire core_n_188;
  wire core_n_189;
  wire core_n_190;
  wire core_n_191;
  wire core_n_192;
  wire core_n_193;
  wire core_n_222;
  wire core_n_223;
  wire core_n_224;
  wire core_n_225;
  wire core_n_226;
  wire core_n_227;
  wire core_n_228;
  wire core_n_229;
  wire core_n_230;
  wire core_n_231;
  wire [29:0]\dbg_gen[0].debugger_i/stepn_target ;
  wire \dbg_gen[0].debugger_i/tta_reset ;
  wire \fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1_n_0 ;
  wire \fifo_data_r[0][0]_i_1_n_0 ;
  wire \fifo_data_r[1][0]_i_1_n_0 ;
  wire \fifo_data_r[2][0]_i_1_n_0 ;
  wire \fifo_data_r[3][0]_i_1_n_0 ;
  wire \fu_gcu_opc_reg[0]_i_1_n_0 ;
  wire \fu_lsu/p_1_in ;
  wire \fu_lsu/rdata_r0 ;
  wire \imem_expander/fifo_data_r_reg[0]_3 ;
  wire [1:0]\imem_expander/fifo_iter_r ;
  wire \inst_decoder/decode_fill_lock_reg ;
  wire inst_decoder_fu_arith_in2_load_wire;
  wire inst_decoder_fu_logic_in2_load_wire;
  wire inst_decoder_fu_shifter_in2_load_wire;
  wire inst_decoder_pc_opcode_wire;
  wire inst_decoder_rf_bool_rd_opc_wire;
  wire inst_decoder_rf_bool_wr_opc_wire;
  wire \inst_fetch/lockcnt_r ;
  wire \inst_fetch/mem_en_lock_r ;
  wire \inst_fetch/mem_en_lock_r0 ;
  wire \inst_fetch/p_0_in ;
  wire \inst_fetch/reset_lock ;
  wire [35:0]inst_fetch_fetchblock_wire;
  wire locked;
  wire [41:0]onchip_mem_INSTR_a_rdata_out_wire;
  wire onchip_mem_INSTR_b_aready_out_wire;
  wire onchip_mem_INSTR_b_rvalid_out_wire;
  wire onchip_mem_INSTR_n_10;
  wire onchip_mem_INSTR_n_11;
  wire onchip_mem_INSTR_n_12;
  wire onchip_mem_INSTR_n_13;
  wire onchip_mem_INSTR_n_14;
  wire onchip_mem_INSTR_n_15;
  wire onchip_mem_INSTR_n_16;
  wire onchip_mem_INSTR_n_17;
  wire onchip_mem_INSTR_n_18;
  wire onchip_mem_INSTR_n_19;
  wire onchip_mem_INSTR_n_2;
  wire onchip_mem_INSTR_n_20;
  wire onchip_mem_INSTR_n_21;
  wire onchip_mem_INSTR_n_22;
  wire onchip_mem_INSTR_n_23;
  wire onchip_mem_INSTR_n_24;
  wire onchip_mem_INSTR_n_25;
  wire onchip_mem_INSTR_n_26;
  wire onchip_mem_INSTR_n_27;
  wire onchip_mem_INSTR_n_28;
  wire onchip_mem_INSTR_n_29;
  wire onchip_mem_INSTR_n_3;
  wire onchip_mem_INSTR_n_30;
  wire onchip_mem_INSTR_n_31;
  wire onchip_mem_INSTR_n_32;
  wire onchip_mem_INSTR_n_33;
  wire onchip_mem_INSTR_n_34;
  wire onchip_mem_INSTR_n_35;
  wire onchip_mem_INSTR_n_36;
  wire onchip_mem_INSTR_n_37;
  wire onchip_mem_INSTR_n_38;
  wire onchip_mem_INSTR_n_39;
  wire onchip_mem_INSTR_n_40;
  wire onchip_mem_INSTR_n_41;
  wire onchip_mem_INSTR_n_42;
  wire onchip_mem_INSTR_n_43;
  wire onchip_mem_INSTR_n_5;
  wire onchip_mem_INSTR_n_7;
  wire onchip_mem_INSTR_n_8;
  wire onchip_mem_INSTR_n_9;
  wire onchip_mem_data_a_aready_out_wire;
  wire [31:0]onchip_mem_data_a_rdata_out_wire;
  wire onchip_mem_data_b_aready_out_wire;
  wire onchip_mem_data_b_rvalid_out_wire;
  wire onchip_mem_data_n_10;
  wire onchip_mem_data_n_11;
  wire onchip_mem_data_n_12;
  wire onchip_mem_data_n_13;
  wire onchip_mem_data_n_14;
  wire onchip_mem_data_n_15;
  wire onchip_mem_data_n_16;
  wire onchip_mem_data_n_17;
  wire onchip_mem_data_n_18;
  wire onchip_mem_data_n_19;
  wire onchip_mem_data_n_20;
  wire onchip_mem_data_n_21;
  wire onchip_mem_data_n_22;
  wire onchip_mem_data_n_23;
  wire onchip_mem_data_n_24;
  wire onchip_mem_data_n_25;
  wire onchip_mem_data_n_26;
  wire onchip_mem_data_n_27;
  wire onchip_mem_data_n_28;
  wire onchip_mem_data_n_29;
  wire onchip_mem_data_n_3;
  wire onchip_mem_data_n_30;
  wire onchip_mem_data_n_31;
  wire onchip_mem_data_n_32;
  wire onchip_mem_data_n_33;
  wire onchip_mem_data_n_34;
  wire onchip_mem_data_n_35;
  wire onchip_mem_data_n_36;
  wire onchip_mem_data_n_37;
  wire onchip_mem_data_n_4;
  wire onchip_mem_data_n_6;
  wire onchip_mem_data_n_7;
  wire onchip_mem_data_n_8;
  wire onchip_mem_data_n_9;
  wire post_decode_merged_glock_r_i_1_n_0;
  wire \rf_bool_rd_opc_reg[0]_i_1_n_0 ;
  wire \rf_bool_wr_opc_reg[0]_i_1_n_0 ;
  wire rstx;
  wire [18:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arready_r_i_1_n_0;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [18:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awready_r_i_2_n_0;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_r_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_r_i_1_n_0;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire stall_data_valid_r_i_1_n_0;
  wire [13:9]tta_accel_0_INSTR_b_aaddr_out_wire;
  wire tta_accel_0_core_db_lockrq_wire;
  wire [13:0]tta_accel_0_core_db_pc_start_wire;
  wire [9:0]tta_accel_0_data_b_aaddr_out_wire;
  wire [31:0]tta_accel_0_data_b_adata_out_wire;
  wire [3:0]tta_accel_0_data_b_astrb_out_wire;
  wire tta_accel_0_data_b_awren_out_wire;
  wire tta_accel_0_n_0;
  wire tta_accel_0_n_1;
  wire tta_accel_0_n_139;
  wire tta_accel_0_n_142;
  wire tta_accel_0_n_146;
  wire tta_accel_0_n_147;
  wire tta_accel_0_n_15;
  wire tta_accel_0_n_16;
  wire tta_accel_0_n_17;
  wire tta_accel_0_n_19;
  wire tta_accel_0_n_2;
  wire tta_accel_0_n_20;
  wire tta_accel_0_n_38;
  wire tta_accel_0_n_39;
  wire tta_accel_0_n_4;
  wire tta_accel_0_n_42;
  wire tta_accel_0_n_43;
  wire tta_accel_0_n_44;
  wire tta_accel_0_n_45;
  wire tta_accel_0_n_46;
  wire tta_accel_0_n_49;
  wire tta_accel_0_n_50;
  wire tta_accel_0_n_51;
  wire tta_accel_0_n_52;
  wire tta_accel_0_n_53;
  wire tta_accel_0_n_54;
  wire tta_accel_0_n_88;
  wire tta_accel_0_n_9;
  wire tta_accel_0_n_91;
  wire tta_accel_0_n_92;
  wire tta_accel_0_n_93;
  wire tta_accel_0_n_94;
  wire \tta_axislave_1/awren_r ;
  wire \tta_axislave_1/s_axi_bvalid_r ;
  wire \tta_axislave_1/stall_data_valid_r ;

  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    avalid_r_i_1__0
       (.I0(s_axi_arvalid),
        .I1(tta_accel_0_n_2),
        .I2(tta_accel_0_n_38),
        .I3(tta_accel_0_n_50),
        .I4(tta_accel_0_n_19),
        .I5(axi_avalid),
        .O(avalid_r_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    awren_r_i_1__0
       (.I0(\tta_axislave_1/awren_r ),
        .I1(tta_accel_0_n_51),
        .I2(tta_accel_0_n_20),
        .I3(tta_accel_0_n_2),
        .I4(tta_accel_0_n_0),
        .I5(tta_accel_0_data_b_awren_out_wire),
        .O(awren_r_i_1__0_n_0));
  toplevel_tta_core_toplevel_0_0_tta_core core
       (.ADDRARDADDR(core_imem_addr_wire),
        .D(core_db_pc_next_wire),
        .E(onchip_mem_INSTR_n_3),
        .Q({inst_fetch_fetchblock_wire[35],inst_fetch_fetchblock_wire[6],inst_fetch_fetchblock_wire[3:2],inst_fetch_fetchblock_wire[0]}),
        .RAM_ARR_reg(core_fu_lsu_aaddr_out_wire),
        .RAM_ARR_reg_0(core_fu_lsu_adata_out_wire),
        .S({core_n_222,core_n_223,core_n_224,core_n_225}),
        .a_enable(a_enable),
        .\a_rdata_r_reg[31] (onchip_mem_data_a_rdata_out_wire),
        .\a_rdata_r_reg[41] (onchip_mem_INSTR_a_rdata_out_wire),
        .clk(clk),
        .core_db_bustraces_wire({core_db_bustraces_wire[28:27],core_db_bustraces_wire[25],core_db_bustraces_wire[19],core_db_bustraces_wire[11:0]}),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire),
        .core_db_lockcnt_wire(core_db_lockcnt_wire),
        .core_fu_lsu_astrb_out_wire(core_fu_lsu_astrb_out_wire),
        .core_fu_lsu_avalid_out_wire(core_fu_lsu_avalid_out_wire),
        .core_fu_lsu_awren_out_wire(core_fu_lsu_awren_out_wire),
        .core_fu_lsu_rready_out_wire(core_fu_lsu_rready_out_wire),
        .decode_fill_lock_reg(\inst_decoder/decode_fill_lock_reg ),
        .decode_fill_lock_reg_reg(onchip_mem_INSTR_n_9),
        .\dout_reg[13] (tta_accel_0_core_db_pc_start_wire),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0] (\fu_gcu_opc_reg[0]_i_1_n_0 ),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[0]_0 (\rf_bool_wr_opc_reg[0]_i_1_n_0 ),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[6] (\rf_bool_rd_opc_reg[0]_i_1_n_0 ),
        .\fetch_block_registered_generate.fetch_block.reset_cntr_reg[0] (\fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1_n_0 ),
        .\fetch_block_registered_generate.fetch_block.reset_lock_reg (core_n_147),
        .\fetch_block_registered_generate.fetch_block.reset_lock_reg_0 (onchip_mem_INSTR_n_10),
        .fu_arith_in2_load_reg_reg(onchip_mem_INSTR_n_8),
        .fu_logic_in2_load_reg_reg(core_n_159),
        .fu_logic_in2_load_reg_reg_0(onchip_mem_INSTR_n_5),
        .fu_shifter_in2_load_reg_reg(core_n_160),
        .fu_shifter_in2_load_reg_reg_0(onchip_mem_INSTR_n_7),
        .inst_decoder_fu_arith_in2_load_wire(inst_decoder_fu_arith_in2_load_wire),
        .inst_decoder_fu_logic_in2_load_wire(inst_decoder_fu_logic_in2_load_wire),
        .inst_decoder_fu_shifter_in2_load_wire(inst_decoder_fu_shifter_in2_load_wire),
        .inst_decoder_pc_opcode_wire(inst_decoder_pc_opcode_wire),
        .inst_decoder_rf_bool_rd_opc_wire(inst_decoder_rf_bool_rd_opc_wire),
        .inst_decoder_rf_bool_wr_opc_wire(inst_decoder_rf_bool_wr_opc_wire),
        .lockcnt_r(\inst_fetch/lockcnt_r ),
        .locked(locked),
        .lockrq_bpcc_reg({core_n_226,core_n_227,core_n_228,core_n_229}),
        .lockrq_bpcc_reg_0({core_n_230,core_n_231}),
        .mem_en_lock_r(\inst_fetch/mem_en_lock_r ),
        .mem_en_lock_r0(\inst_fetch/mem_en_lock_r0 ),
        .\o1temp_reg[12] (core_n_179),
        .\o1temp_reg[13] (core_n_178),
        .\o1temp_reg[14] (core_n_193),
        .\o1temp_reg[15] (core_n_192),
        .\o1temp_reg[16] (core_n_191),
        .\o1temp_reg[17] (core_n_190),
        .\o1temp_reg[18] (core_n_189),
        .\o1temp_reg[20] (core_n_188),
        .\o1temp_reg[21] (core_n_187),
        .\o1temp_reg[22] (core_n_186),
        .\o1temp_reg[23] (core_n_185),
        .\o1temp_reg[24] (core_n_184),
        .\o1temp_reg[26] (core_n_183),
        .\o1temp_reg[29] (core_n_182),
        .\o1temp_reg[30] (core_n_181),
        .\o1temp_reg[31] (core_n_180),
        .onchip_mem_data_a_aready_out_wire(onchip_mem_data_a_aready_out_wire),
        .p_0_in(\inst_fetch/p_0_in ),
        .p_1_in(\fu_lsu/p_1_in ),
        .\pc_update_generate_0.pc_prev_reg_reg[13] (core_db_pc_wire),
        .post_decode_merged_glock_r_reg(post_decode_merged_glock_r_i_1_n_0),
        .reset_lock(\inst_fetch/reset_lock ),
        .\rf_RF_rd_opc_reg_reg[0] (core_n_161),
        .rready_r_reg(\fu_lsu/rdata_r0 ),
        .rstx(rstx),
        .rstx_0(tta_accel_0_n_4),
        .\stepn_target_reg[29] (\dbg_gen[0].debugger_i/stepn_target ),
        .tta_reset(\dbg_gen[0].debugger_i/tta_reset ),
        .tta_reset_reg(tta_accel_0_n_46));
  LUT2 #(
    .INIT(4'hE)) 
    \fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1 
       (.I0(\inst_fetch/p_0_in ),
        .I1(core_n_147),
        .O(\fetch_block_registered_generate.fetch_block.reset_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFFBAAA80008)) 
    \fifo_data_r[0][0]_i_1 
       (.I0(tta_accel_0_n_91),
        .I1(tta_accel_0_n_92),
        .I2(\imem_expander/fifo_iter_r [1]),
        .I3(\imem_expander/fifo_iter_r [0]),
        .I4(tta_accel_0_n_44),
        .I5(\imem_expander/fifo_data_r_reg[0]_3 ),
        .O(\fifo_data_r[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \fifo_data_r[1][0]_i_1 
       (.I0(tta_accel_0_data_b_aaddr_out_wire[0]),
        .I1(tta_accel_0_n_16),
        .I2(tta_accel_0_n_93),
        .I3(tta_accel_0_n_43),
        .I4(tta_accel_0_n_17),
        .O(\fifo_data_r[1][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \fifo_data_r[2][0]_i_1 
       (.I0(tta_accel_0_data_b_aaddr_out_wire[0]),
        .I1(tta_accel_0_n_15),
        .I2(tta_accel_0_n_94),
        .I3(tta_accel_0_n_43),
        .I4(tta_accel_0_n_16),
        .O(\fifo_data_r[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B0F0FFF08000000)) 
    \fifo_data_r[3][0]_i_1 
       (.I0(tta_accel_0_data_b_aaddr_out_wire[0]),
        .I1(tta_accel_0_n_92),
        .I2(tta_accel_0_n_44),
        .I3(\imem_expander/fifo_iter_r [1]),
        .I4(\imem_expander/fifo_iter_r [0]),
        .I5(tta_accel_0_n_15),
        .O(\fifo_data_r[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \fu_gcu_opc_reg[0]_i_1 
       (.I0(inst_fetch_fetchblock_wire[0]),
        .I1(inst_fetch_fetchblock_wire[3]),
        .I2(core_n_160),
        .I3(inst_fetch_fetchblock_wire[2]),
        .I4(onchip_mem_INSTR_n_10),
        .I5(inst_decoder_pc_opcode_wire),
        .O(\fu_gcu_opc_reg[0]_i_1_n_0 ));
  toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram onchip_mem_INSTR
       (.ADDRARDADDR(core_imem_addr_wire),
        .E(onchip_mem_INSTR_n_3),
        .Q({axi_aaddr,tta_accel_0_INSTR_b_aaddr_out_wire,tta_accel_0_data_b_aaddr_out_wire}),
        .a_aready_r_reg_0(onchip_mem_data_n_4),
        .\aaddr_r_reg[16] (tta_accel_0_n_42),
        .\aaddr_r_reg[1]_rep (tta_accel_0_n_88),
        .\adata_r_reg[31] (tta_accel_0_data_b_adata_out_wire),
        .\astrb_r_reg[3] (tta_accel_0_data_b_astrb_out_wire),
        .axi_rready(axi_rready),
        .b_enable(b_enable_1),
        .b_live_read_r(b_live_read_r),
        .b_live_read_r_reg_0(onchip_mem_INSTR_n_2),
        .b_live_read_r_reg_1(tta_accel_0_n_146),
        .b_live_read_r_reg_2(b_rdata_valid_r_2),
        .b_rdata_valid_r_reg_0(tta_accel_0_n_142),
        .clk(clk),
        .decode_fill_lock_reg(\inst_decoder/decode_fill_lock_reg ),
        .decode_fill_lock_reg_reg(onchip_mem_INSTR_n_9),
        .\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] (onchip_mem_INSTR_a_rdata_out_wire),
        .\fifo_data_r_reg[0]_3 (\imem_expander/fifo_data_r_reg[0]_3 ),
        .fu_shifter_in2_load_reg_reg(onchip_mem_INSTR_n_10),
        .inst_decoder_fu_arith_in2_load_wire(inst_decoder_fu_arith_in2_load_wire),
        .inst_decoder_fu_logic_in2_load_wire(inst_decoder_fu_logic_in2_load_wire),
        .inst_decoder_fu_shifter_in2_load_wire(inst_decoder_fu_shifter_in2_load_wire),
        .\lockrq_bppc_reg[1] (onchip_mem_INSTR_n_33),
        .mem_en_lock_r(\inst_fetch/mem_en_lock_r ),
        .\o1temp_reg[31] (onchip_mem_INSTR_n_5),
        .\o1temp_reg[31]_0 (onchip_mem_INSTR_n_7),
        .\o1temp_reg[31]_1 (onchip_mem_INSTR_n_8),
        .onchip_mem_INSTR_b_aready_out_wire(onchip_mem_INSTR_b_aready_out_wire),
        .onchip_mem_INSTR_b_rvalid_out_wire(onchip_mem_INSTR_b_rvalid_out_wire),
        .p_0_in(\inst_fetch/p_0_in ),
        .p_1_in(\fu_lsu/p_1_in ),
        .reset_lock(\inst_fetch/reset_lock ),
        .rstx(rstx),
        .rstx_0(tta_accel_0_n_4),
        .\s_axi_rdata_r_reg[0] (onchip_mem_INSTR_n_43),
        .\s_axi_rdata_r_reg[10] (onchip_mem_INSTR_n_11),
        .\s_axi_rdata_r_reg[11] (onchip_mem_INSTR_n_12),
        .\s_axi_rdata_r_reg[12] (onchip_mem_INSTR_n_13),
        .\s_axi_rdata_r_reg[13] (onchip_mem_INSTR_n_14),
        .\s_axi_rdata_r_reg[14] (onchip_mem_INSTR_n_15),
        .\s_axi_rdata_r_reg[15] (onchip_mem_INSTR_n_16),
        .\s_axi_rdata_r_reg[16] (onchip_mem_INSTR_n_17),
        .\s_axi_rdata_r_reg[17] (onchip_mem_INSTR_n_18),
        .\s_axi_rdata_r_reg[18] (onchip_mem_INSTR_n_19),
        .\s_axi_rdata_r_reg[19] (onchip_mem_INSTR_n_20),
        .\s_axi_rdata_r_reg[1] (onchip_mem_INSTR_n_42),
        .\s_axi_rdata_r_reg[20] (onchip_mem_INSTR_n_21),
        .\s_axi_rdata_r_reg[21] (onchip_mem_INSTR_n_22),
        .\s_axi_rdata_r_reg[22] (onchip_mem_INSTR_n_23),
        .\s_axi_rdata_r_reg[23] (onchip_mem_INSTR_n_24),
        .\s_axi_rdata_r_reg[24] (onchip_mem_INSTR_n_25),
        .\s_axi_rdata_r_reg[25] (onchip_mem_INSTR_n_26),
        .\s_axi_rdata_r_reg[26] (onchip_mem_INSTR_n_27),
        .\s_axi_rdata_r_reg[27] (onchip_mem_INSTR_n_28),
        .\s_axi_rdata_r_reg[28] (onchip_mem_INSTR_n_29),
        .\s_axi_rdata_r_reg[29] (onchip_mem_INSTR_n_30),
        .\s_axi_rdata_r_reg[2] (onchip_mem_INSTR_n_41),
        .\s_axi_rdata_r_reg[30] (onchip_mem_INSTR_n_31),
        .\s_axi_rdata_r_reg[31] (onchip_mem_INSTR_n_32),
        .\s_axi_rdata_r_reg[3] (onchip_mem_INSTR_n_40),
        .\s_axi_rdata_r_reg[4] (onchip_mem_INSTR_n_39),
        .\s_axi_rdata_r_reg[5] (onchip_mem_INSTR_n_38),
        .\s_axi_rdata_r_reg[6] (onchip_mem_INSTR_n_37),
        .\s_axi_rdata_r_reg[7] (onchip_mem_INSTR_n_36),
        .\s_axi_rdata_r_reg[8] (onchip_mem_INSTR_n_35),
        .\s_axi_rdata_r_reg[9] (onchip_mem_INSTR_n_34),
        .tta_accel_0_data_b_awren_out_wire(tta_accel_0_data_b_awren_out_wire),
        .tta_reset(\dbg_gen[0].debugger_i/tta_reset ));
  toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram__parameterized1 onchip_mem_data
       (.E(b_rdata_valid_r),
        .Q({axi_aaddr,tta_accel_0_data_b_aaddr_out_wire[9:2],tta_accel_0_data_b_aaddr_out_wire[0]}),
        .a_enable(a_enable),
        .\aaddr_r_reg[15] (tta_accel_0_n_45),
        .\aaddr_r_reg[15]_0 (tta_accel_0_n_139),
        .\aaddr_r_reg[1]_rep (tta_accel_0_n_88),
        .\aaddr_r_reg[9] (core_fu_lsu_aaddr_out_wire),
        .\adata_r_reg[31] (core_fu_lsu_adata_out_wire),
        .\adata_r_reg[31]_0 (tta_accel_0_data_b_adata_out_wire),
        .\astrb_r_reg[3] (tta_accel_0_data_b_astrb_out_wire),
        .axi_avalid(axi_avalid),
        .axi_rready(axi_rready),
        .b_enable(b_enable),
        .b_live_read_r(b_live_read_r_0),
        .b_live_read_r_reg_0(onchip_mem_data_n_3),
        .b_live_read_r_reg_1(tta_accel_0_n_147),
        .\b_rdata_r_reg[32] (onchip_mem_INSTR_n_43),
        .\b_rdata_r_reg[33] (onchip_mem_INSTR_n_42),
        .\b_rdata_r_reg[34] (onchip_mem_INSTR_n_41),
        .\b_rdata_r_reg[35] (onchip_mem_INSTR_n_40),
        .\b_rdata_r_reg[36] (onchip_mem_INSTR_n_39),
        .\b_rdata_r_reg[37] (onchip_mem_INSTR_n_38),
        .\b_rdata_r_reg[38] (onchip_mem_INSTR_n_37),
        .\b_rdata_r_reg[39] (onchip_mem_INSTR_n_36),
        .\b_rdata_r_reg[40] (onchip_mem_INSTR_n_35),
        .\b_rdata_r_reg[41] (onchip_mem_INSTR_n_34),
        .b_rdata_valid_r_reg_0(onchip_mem_INSTR_n_11),
        .b_rdata_valid_r_reg_1(onchip_mem_INSTR_n_12),
        .b_rdata_valid_r_reg_10(onchip_mem_INSTR_n_21),
        .b_rdata_valid_r_reg_11(onchip_mem_INSTR_n_22),
        .b_rdata_valid_r_reg_12(onchip_mem_INSTR_n_23),
        .b_rdata_valid_r_reg_13(onchip_mem_INSTR_n_24),
        .b_rdata_valid_r_reg_14(onchip_mem_INSTR_n_25),
        .b_rdata_valid_r_reg_15(onchip_mem_INSTR_n_26),
        .b_rdata_valid_r_reg_16(onchip_mem_INSTR_n_27),
        .b_rdata_valid_r_reg_17(onchip_mem_INSTR_n_28),
        .b_rdata_valid_r_reg_18(onchip_mem_INSTR_n_29),
        .b_rdata_valid_r_reg_19(onchip_mem_INSTR_n_30),
        .b_rdata_valid_r_reg_2(onchip_mem_INSTR_n_13),
        .b_rdata_valid_r_reg_20(onchip_mem_INSTR_n_31),
        .b_rdata_valid_r_reg_21(onchip_mem_INSTR_n_32),
        .b_rdata_valid_r_reg_3(onchip_mem_INSTR_n_14),
        .b_rdata_valid_r_reg_4(onchip_mem_INSTR_n_15),
        .b_rdata_valid_r_reg_5(onchip_mem_INSTR_n_16),
        .b_rdata_valid_r_reg_6(onchip_mem_INSTR_n_17),
        .b_rdata_valid_r_reg_7(onchip_mem_INSTR_n_18),
        .b_rdata_valid_r_reg_8(onchip_mem_INSTR_n_19),
        .b_rdata_valid_r_reg_9(onchip_mem_INSTR_n_20),
        .clk(clk),
        .core_fu_lsu_astrb_out_wire(core_fu_lsu_astrb_out_wire),
        .core_fu_lsu_avalid_out_wire(core_fu_lsu_avalid_out_wire),
        .core_fu_lsu_awren_out_wire(core_fu_lsu_awren_out_wire),
        .core_fu_lsu_rready_out_wire(core_fu_lsu_rready_out_wire),
        .\debug_counters.cyclecnt_r_reg[0] (onchip_mem_data_n_4),
        .onchip_mem_data_a_aready_out_wire(onchip_mem_data_a_aready_out_wire),
        .onchip_mem_data_b_aready_out_wire(onchip_mem_data_b_aready_out_wire),
        .onchip_mem_data_b_rvalid_out_wire(onchip_mem_data_b_rvalid_out_wire),
        .\rdata_r_reg[0] (\fu_lsu/rdata_r0 ),
        .\rdata_r_reg[31] (onchip_mem_data_a_rdata_out_wire),
        .rstx(tta_accel_0_n_4),
        .\s_axi_rdata_r_reg[0] (onchip_mem_data_n_6),
        .\s_axi_rdata_r_reg[10] (onchip_mem_data_n_16),
        .\s_axi_rdata_r_reg[11] (onchip_mem_data_n_17),
        .\s_axi_rdata_r_reg[12] (onchip_mem_data_n_18),
        .\s_axi_rdata_r_reg[13] (onchip_mem_data_n_19),
        .\s_axi_rdata_r_reg[14] (onchip_mem_data_n_20),
        .\s_axi_rdata_r_reg[15] (onchip_mem_data_n_21),
        .\s_axi_rdata_r_reg[16] (onchip_mem_data_n_22),
        .\s_axi_rdata_r_reg[17] (onchip_mem_data_n_23),
        .\s_axi_rdata_r_reg[18] (onchip_mem_data_n_24),
        .\s_axi_rdata_r_reg[19] (onchip_mem_data_n_25),
        .\s_axi_rdata_r_reg[1] (onchip_mem_data_n_7),
        .\s_axi_rdata_r_reg[20] (onchip_mem_data_n_26),
        .\s_axi_rdata_r_reg[21] (onchip_mem_data_n_27),
        .\s_axi_rdata_r_reg[22] (onchip_mem_data_n_28),
        .\s_axi_rdata_r_reg[23] (onchip_mem_data_n_29),
        .\s_axi_rdata_r_reg[24] (onchip_mem_data_n_30),
        .\s_axi_rdata_r_reg[25] (onchip_mem_data_n_31),
        .\s_axi_rdata_r_reg[26] (onchip_mem_data_n_32),
        .\s_axi_rdata_r_reg[27] (onchip_mem_data_n_33),
        .\s_axi_rdata_r_reg[28] (onchip_mem_data_n_34),
        .\s_axi_rdata_r_reg[29] (onchip_mem_data_n_35),
        .\s_axi_rdata_r_reg[2] (onchip_mem_data_n_8),
        .\s_axi_rdata_r_reg[30] (onchip_mem_data_n_36),
        .\s_axi_rdata_r_reg[31] (onchip_mem_data_n_37),
        .\s_axi_rdata_r_reg[3] (onchip_mem_data_n_9),
        .\s_axi_rdata_r_reg[4] (onchip_mem_data_n_10),
        .\s_axi_rdata_r_reg[5] (onchip_mem_data_n_11),
        .\s_axi_rdata_r_reg[6] (onchip_mem_data_n_12),
        .\s_axi_rdata_r_reg[7] (onchip_mem_data_n_13),
        .\s_axi_rdata_r_reg[8] (onchip_mem_data_n_14),
        .\s_axi_rdata_r_reg[9] (onchip_mem_data_n_15),
        .tta_accel_0_core_db_lockrq_wire(tta_accel_0_core_db_lockrq_wire),
        .tta_accel_0_data_b_awren_out_wire(tta_accel_0_data_b_awren_out_wire));
  LUT3 #(
    .INIT(8'h74)) 
    post_decode_merged_glock_r_i_1
       (.I0(\fu_lsu/p_1_in ),
        .I1(rstx),
        .I2(locked),
        .O(post_decode_merged_glock_r_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rf_bool_rd_opc_reg[0]_i_1 
       (.I0(inst_fetch_fetchblock_wire[6]),
        .I1(inst_fetch_fetchblock_wire[35]),
        .I2(onchip_mem_INSTR_n_10),
        .I3(core_n_161),
        .I4(inst_decoder_rf_bool_rd_opc_wire),
        .O(\rf_bool_rd_opc_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \rf_bool_wr_opc_reg[0]_i_1 
       (.I0(inst_fetch_fetchblock_wire[0]),
        .I1(onchip_mem_INSTR_n_10),
        .I2(inst_fetch_fetchblock_wire[3]),
        .I3(core_n_159),
        .I4(inst_fetch_fetchblock_wire[2]),
        .I5(inst_decoder_rf_bool_wr_opc_wire),
        .O(\rf_bool_wr_opc_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCC444444444E)) 
    s_axi_arready_r_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_arready),
        .I2(s_axi_awvalid),
        .I3(tta_accel_0_n_1),
        .I4(tta_accel_0_n_2),
        .I5(tta_accel_0_n_0),
        .O(s_axi_arready_r_i_1_n_0));
  LUT5 #(
    .INIT(32'hA9FF0100)) 
    s_axi_awready_r_i_2
       (.I0(tta_accel_0_n_0),
        .I1(tta_accel_0_n_2),
        .I2(tta_accel_0_n_1),
        .I3(s_axi_awvalid),
        .I4(s_axi_awready),
        .O(s_axi_awready_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    s_axi_bvalid_r_i_1
       (.I0(\tta_axislave_1/s_axi_bvalid_r ),
        .I1(tta_accel_0_n_39),
        .I2(tta_accel_0_n_49),
        .I3(tta_accel_0_n_1),
        .I4(s_axi_bready),
        .I5(s_axi_bvalid),
        .O(s_axi_bvalid_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    s_axi_rvalid_r_i_1
       (.I0(tta_accel_0_n_52),
        .I1(tta_accel_0_n_0),
        .I2(tta_accel_0_n_53),
        .I3(s_axi_rvalid),
        .O(s_axi_rvalid_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hBF00AAAABF00FF00)) 
    stall_data_valid_r_i_1
       (.I0(\tta_axislave_1/stall_data_valid_r ),
        .I1(s_axi_rready),
        .I2(s_axi_rvalid),
        .I3(tta_accel_0_n_9),
        .I4(tta_accel_0_n_0),
        .I5(tta_accel_0_n_54),
        .O(stall_data_valid_r_i_1_n_0));
  toplevel_tta_core_toplevel_0_0_tta_accel tta_accel_0
       (.\B1_src_sel_reg_reg[0] (tta_accel_0_n_46),
        .D(core_db_pc_wire),
        .E(tta_accel_0_n_39),
        .\FSM_sequential_state_reg[0] (avalid_r_i_1__0_n_0),
        .\FSM_sequential_state_reg[0]_0 (awren_r_i_1__0_n_0),
        .\FSM_sequential_state_reg[1] (s_axi_bvalid_r_i_1_n_0),
        .\FSM_sequential_state_reg[2] (s_axi_awready_r_i_2_n_0),
        .\FSM_sequential_state_reg[2]_0 (s_axi_rvalid_r_i_1_n_0),
        .Q({axi_aaddr,tta_accel_0_INSTR_b_aaddr_out_wire,tta_accel_0_data_b_aaddr_out_wire}),
        .RAM_ARR_reg(tta_accel_0_n_88),
        .RAM_ARR_reg_0(tta_accel_0_data_b_astrb_out_wire),
        .S({core_n_222,core_n_223,core_n_224,core_n_225}),
        .a_rdata_valid_r_reg(onchip_mem_INSTR_n_33),
        .\aaddr_r_reg[0] (\fifo_data_r[3][0]_i_1_n_0 ),
        .\aaddr_r_reg[0]_0 (\fifo_data_r[2][0]_i_1_n_0 ),
        .\aaddr_r_reg[0]_1 (\fifo_data_r[1][0]_i_1_n_0 ),
        .\aaddr_r_reg[12] (tta_accel_0_n_38),
        .\aaddr_r_reg[12]_0 (tta_accel_0_n_50),
        .\aaddr_r_reg[15] (onchip_mem_data_n_6),
        .\aaddr_r_reg[15]_0 (onchip_mem_data_n_7),
        .\aaddr_r_reg[15]_1 (onchip_mem_data_n_8),
        .\aaddr_r_reg[15]_10 (onchip_mem_data_n_17),
        .\aaddr_r_reg[15]_11 (onchip_mem_data_n_18),
        .\aaddr_r_reg[15]_12 (onchip_mem_data_n_19),
        .\aaddr_r_reg[15]_13 (onchip_mem_data_n_20),
        .\aaddr_r_reg[15]_14 (onchip_mem_data_n_21),
        .\aaddr_r_reg[15]_15 (onchip_mem_data_n_22),
        .\aaddr_r_reg[15]_16 (onchip_mem_data_n_23),
        .\aaddr_r_reg[15]_17 (onchip_mem_data_n_24),
        .\aaddr_r_reg[15]_18 (onchip_mem_data_n_25),
        .\aaddr_r_reg[15]_19 (onchip_mem_data_n_26),
        .\aaddr_r_reg[15]_2 (onchip_mem_data_n_9),
        .\aaddr_r_reg[15]_20 (onchip_mem_data_n_27),
        .\aaddr_r_reg[15]_21 (onchip_mem_data_n_28),
        .\aaddr_r_reg[15]_22 (onchip_mem_data_n_29),
        .\aaddr_r_reg[15]_23 (onchip_mem_data_n_30),
        .\aaddr_r_reg[15]_24 (onchip_mem_data_n_31),
        .\aaddr_r_reg[15]_25 (onchip_mem_data_n_32),
        .\aaddr_r_reg[15]_26 (onchip_mem_data_n_33),
        .\aaddr_r_reg[15]_27 (onchip_mem_data_n_34),
        .\aaddr_r_reg[15]_28 (onchip_mem_data_n_35),
        .\aaddr_r_reg[15]_29 (onchip_mem_data_n_36),
        .\aaddr_r_reg[15]_3 (onchip_mem_data_n_10),
        .\aaddr_r_reg[15]_30 (onchip_mem_data_n_37),
        .\aaddr_r_reg[15]_4 (onchip_mem_data_n_11),
        .\aaddr_r_reg[15]_5 (onchip_mem_data_n_12),
        .\aaddr_r_reg[15]_6 (onchip_mem_data_n_13),
        .\aaddr_r_reg[15]_7 (onchip_mem_data_n_14),
        .\aaddr_r_reg[15]_8 (onchip_mem_data_n_15),
        .\aaddr_r_reg[15]_9 (onchip_mem_data_n_16),
        .avalid_r_reg(tta_accel_0_n_19),
        .awren_r(\tta_axislave_1/awren_r ),
        .awren_r_reg(tta_accel_0_n_20),
        .awren_r_reg_0(tta_accel_0_n_51),
        .axi_avalid(axi_avalid),
        .axi_rready(axi_rready),
        .b_aready_r_reg(tta_accel_0_n_45),
        .b_aready_r_reg_0(tta_accel_0_n_142),
        .b_enable(b_enable_1),
        .b_enable_0(b_enable),
        .b_live_read_r(b_live_read_r),
        .b_live_read_r_1(b_live_read_r_0),
        .b_live_read_r_reg(tta_accel_0_n_139),
        .\b_rdata_r_reg[0] (b_rdata_valid_r_2),
        .\b_rdata_r_reg[0]_0 (b_rdata_valid_r),
        .b_rdata_valid_r_reg(tta_accel_0_n_146),
        .b_rdata_valid_r_reg_0(tta_accel_0_n_147),
        .b_rdata_valid_r_reg_1(onchip_mem_INSTR_n_2),
        .b_rdata_valid_r_reg_2(onchip_mem_data_n_3),
        .clk(clk),
        .core_db_cyclecnt_wire(core_db_cyclecnt_wire),
        .core_db_lockcnt_wire(core_db_lockcnt_wire),
        .\debug_counters.cyclecnt_r_reg[21] ({core_n_226,core_n_227,core_n_228,core_n_229}),
        .\debug_counters.cyclecnt_r_reg[28] ({core_n_230,core_n_231}),
        .\dout_reg[0] (tta_accel_0_n_4),
        .\dout_reg[31] (tta_accel_0_data_b_adata_out_wire),
        .\fifo_data_r_reg[0][0] (tta_accel_0_n_44),
        .\fifo_data_r_reg[0][0]_0 (tta_accel_0_n_91),
        .\fifo_data_r_reg[0]_3 (\imem_expander/fifo_data_r_reg[0]_3 ),
        .\fifo_data_r_reg[1][0] (tta_accel_0_n_16),
        .\fifo_data_r_reg[1][0]_0 (tta_accel_0_n_17),
        .\fifo_data_r_reg[1][0]_1 (tta_accel_0_n_93),
        .\fifo_data_r_reg[2][0] (tta_accel_0_n_15),
        .\fifo_data_r_reg[2][0]_0 (tta_accel_0_n_94),
        .\fifo_iter_r_reg[0] (tta_accel_0_n_42),
        .\fifo_iter_r_reg[1] (\imem_expander/fifo_iter_r ),
        .\fifo_iter_r_reg[1]_0 (tta_accel_0_n_43),
        .\fifo_iter_r_reg[1]_1 (tta_accel_0_n_92),
        .\fifo_iter_r_reg[1]_2 (\fifo_data_r[0][0]_i_1_n_0 ),
        .fu_gcu_pc_load_reg_reg(core_db_pc_next_wire),
        .lockcnt_r(\inst_fetch/lockcnt_r ),
        .lockrq_bpcc_reg(\dbg_gen[0].debugger_i/stepn_target ),
        .mem_en_lock_r0(\inst_fetch/mem_en_lock_r0 ),
        .onchip_mem_INSTR_b_aready_out_wire(onchip_mem_INSTR_b_aready_out_wire),
        .onchip_mem_INSTR_b_rvalid_out_wire(onchip_mem_INSTR_b_rvalid_out_wire),
        .onchip_mem_data_b_aready_out_wire(onchip_mem_data_b_aready_out_wire),
        .onchip_mem_data_b_rvalid_out_wire(onchip_mem_data_b_rvalid_out_wire),
        .out({tta_accel_0_n_0,tta_accel_0_n_1,tta_accel_0_n_2}),
        .p_0_in(\inst_fetch/p_0_in ),
        .\pc_update_generate_0.pc_reg_reg[13] (tta_accel_0_core_db_pc_start_wire),
        .\read_cnt_r_reg[0] (tta_accel_0_n_49),
        .rstx(rstx),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_r_reg(s_axi_arready_r_i_1_n_0),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_r(\tta_axislave_1/s_axi_bvalid_r ),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .\s_axi_rid_r_reg[0] (tta_accel_0_n_52),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_r_reg(tta_accel_0_n_53),
        .s_axi_rvalid_r_reg_0(stall_data_valid_r_i_1_n_0),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_r_reg(tta_accel_0_n_9),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .\simm_B1_reg_reg[31] ({core_n_180,core_n_181,core_n_182,core_db_bustraces_wire[28:27],core_n_183,core_db_bustraces_wire[25],core_n_184,core_n_185,core_n_186,core_n_187,core_n_188,core_db_bustraces_wire[19],core_n_189,core_n_190,core_n_191,core_n_192,core_n_193,core_n_178,core_n_179,core_db_bustraces_wire[11:0]}),
        .\stall_data_r_reg[0] (\tta_axislave_1/stall_data_valid_r ),
        .stall_data_valid_r_reg(tta_accel_0_n_54),
        .tta_accel_0_core_db_lockrq_wire(tta_accel_0_core_db_lockrq_wire),
        .tta_accel_0_data_b_awren_out_wire(tta_accel_0_data_b_awren_out_wire),
        .tta_reset(\dbg_gen[0].debugger_i/tta_reset ));
endmodule

(* ORIG_REF_NAME = "xilinx_dp_blockram" *) 
module toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram
   (b_live_read_r,
    onchip_mem_INSTR_b_aready_out_wire,
    b_live_read_r_reg_0,
    E,
    p_0_in,
    \o1temp_reg[31] ,
    p_1_in,
    \o1temp_reg[31]_0 ,
    \o1temp_reg[31]_1 ,
    decode_fill_lock_reg_reg,
    fu_shifter_in2_load_reg_reg,
    \s_axi_rdata_r_reg[10] ,
    \s_axi_rdata_r_reg[11] ,
    \s_axi_rdata_r_reg[12] ,
    \s_axi_rdata_r_reg[13] ,
    \s_axi_rdata_r_reg[14] ,
    \s_axi_rdata_r_reg[15] ,
    \s_axi_rdata_r_reg[16] ,
    \s_axi_rdata_r_reg[17] ,
    \s_axi_rdata_r_reg[18] ,
    \s_axi_rdata_r_reg[19] ,
    \s_axi_rdata_r_reg[20] ,
    \s_axi_rdata_r_reg[21] ,
    \s_axi_rdata_r_reg[22] ,
    \s_axi_rdata_r_reg[23] ,
    \s_axi_rdata_r_reg[24] ,
    \s_axi_rdata_r_reg[25] ,
    \s_axi_rdata_r_reg[26] ,
    \s_axi_rdata_r_reg[27] ,
    \s_axi_rdata_r_reg[28] ,
    \s_axi_rdata_r_reg[29] ,
    \s_axi_rdata_r_reg[30] ,
    \s_axi_rdata_r_reg[31] ,
    \lockrq_bppc_reg[1] ,
    \s_axi_rdata_r_reg[9] ,
    \s_axi_rdata_r_reg[8] ,
    \s_axi_rdata_r_reg[7] ,
    \s_axi_rdata_r_reg[6] ,
    \s_axi_rdata_r_reg[5] ,
    \s_axi_rdata_r_reg[4] ,
    \s_axi_rdata_r_reg[3] ,
    \s_axi_rdata_r_reg[2] ,
    \s_axi_rdata_r_reg[1] ,
    \s_axi_rdata_r_reg[0] ,
    onchip_mem_INSTR_b_rvalid_out_wire,
    \fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] ,
    tta_reset,
    a_aready_r_reg_0,
    mem_en_lock_r,
    clk,
    rstx_0,
    b_rdata_valid_r_reg_0,
    tta_accel_0_data_b_awren_out_wire,
    b_enable,
    \aaddr_r_reg[16] ,
    axi_rready,
    b_live_read_r_reg_1,
    rstx,
    inst_decoder_fu_logic_in2_load_wire,
    inst_decoder_fu_shifter_in2_load_wire,
    inst_decoder_fu_arith_in2_load_wire,
    decode_fill_lock_reg,
    reset_lock,
    Q,
    \fifo_data_r_reg[0]_3 ,
    ADDRARDADDR,
    \aaddr_r_reg[1]_rep ,
    \adata_r_reg[31] ,
    b_live_read_r_reg_2,
    \astrb_r_reg[3] );
  output b_live_read_r;
  output onchip_mem_INSTR_b_aready_out_wire;
  output b_live_read_r_reg_0;
  output [0:0]E;
  output p_0_in;
  output [0:0]\o1temp_reg[31] ;
  output p_1_in;
  output [0:0]\o1temp_reg[31]_0 ;
  output [0:0]\o1temp_reg[31]_1 ;
  output decode_fill_lock_reg_reg;
  output fu_shifter_in2_load_reg_reg;
  output \s_axi_rdata_r_reg[10] ;
  output \s_axi_rdata_r_reg[11] ;
  output \s_axi_rdata_r_reg[12] ;
  output \s_axi_rdata_r_reg[13] ;
  output \s_axi_rdata_r_reg[14] ;
  output \s_axi_rdata_r_reg[15] ;
  output \s_axi_rdata_r_reg[16] ;
  output \s_axi_rdata_r_reg[17] ;
  output \s_axi_rdata_r_reg[18] ;
  output \s_axi_rdata_r_reg[19] ;
  output \s_axi_rdata_r_reg[20] ;
  output \s_axi_rdata_r_reg[21] ;
  output \s_axi_rdata_r_reg[22] ;
  output \s_axi_rdata_r_reg[23] ;
  output \s_axi_rdata_r_reg[24] ;
  output \s_axi_rdata_r_reg[25] ;
  output \s_axi_rdata_r_reg[26] ;
  output \s_axi_rdata_r_reg[27] ;
  output \s_axi_rdata_r_reg[28] ;
  output \s_axi_rdata_r_reg[29] ;
  output \s_axi_rdata_r_reg[30] ;
  output \s_axi_rdata_r_reg[31] ;
  output \lockrq_bppc_reg[1] ;
  output \s_axi_rdata_r_reg[9] ;
  output \s_axi_rdata_r_reg[8] ;
  output \s_axi_rdata_r_reg[7] ;
  output \s_axi_rdata_r_reg[6] ;
  output \s_axi_rdata_r_reg[5] ;
  output \s_axi_rdata_r_reg[4] ;
  output \s_axi_rdata_r_reg[3] ;
  output \s_axi_rdata_r_reg[2] ;
  output \s_axi_rdata_r_reg[1] ;
  output \s_axi_rdata_r_reg[0] ;
  output onchip_mem_INSTR_b_rvalid_out_wire;
  output [41:0]\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] ;
  input tta_reset;
  input a_aready_r_reg_0;
  input mem_en_lock_r;
  input clk;
  input rstx_0;
  input b_rdata_valid_r_reg_0;
  input tta_accel_0_data_b_awren_out_wire;
  input b_enable;
  input \aaddr_r_reg[16] ;
  input axi_rready;
  input b_live_read_r_reg_1;
  input rstx;
  input inst_decoder_fu_logic_in2_load_wire;
  input inst_decoder_fu_shifter_in2_load_wire;
  input inst_decoder_fu_arith_in2_load_wire;
  input decode_fill_lock_reg;
  input reset_lock;
  input [16:0]Q;
  input \fifo_data_r_reg[0]_3 ;
  input [13:0]ADDRARDADDR;
  input \aaddr_r_reg[1]_rep ;
  input [31:0]\adata_r_reg[31] ;
  input [0:0]b_live_read_r_reg_2;
  input [3:0]\astrb_r_reg[3] ;

  wire [13:0]ADDRARDADDR;
  wire [0:0]E;
  wire [16:0]Q;
  wire RAM_ARR_reg_0_0_i_1_n_0;
  wire a_aready_r_i_1__0_n_0;
  wire a_aready_r_reg_0;
  wire a_live_read_r;
  wire a_live_read_r3_out;
  wire [41:0]a_ram_rdata_r;
  wire \a_rdata_r_reg_n_0_[0] ;
  wire \a_rdata_r_reg_n_0_[10] ;
  wire \a_rdata_r_reg_n_0_[11] ;
  wire \a_rdata_r_reg_n_0_[12] ;
  wire \a_rdata_r_reg_n_0_[13] ;
  wire \a_rdata_r_reg_n_0_[14] ;
  wire \a_rdata_r_reg_n_0_[15] ;
  wire \a_rdata_r_reg_n_0_[16] ;
  wire \a_rdata_r_reg_n_0_[17] ;
  wire \a_rdata_r_reg_n_0_[18] ;
  wire \a_rdata_r_reg_n_0_[19] ;
  wire \a_rdata_r_reg_n_0_[1] ;
  wire \a_rdata_r_reg_n_0_[20] ;
  wire \a_rdata_r_reg_n_0_[21] ;
  wire \a_rdata_r_reg_n_0_[22] ;
  wire \a_rdata_r_reg_n_0_[23] ;
  wire \a_rdata_r_reg_n_0_[24] ;
  wire \a_rdata_r_reg_n_0_[25] ;
  wire \a_rdata_r_reg_n_0_[26] ;
  wire \a_rdata_r_reg_n_0_[27] ;
  wire \a_rdata_r_reg_n_0_[28] ;
  wire \a_rdata_r_reg_n_0_[29] ;
  wire \a_rdata_r_reg_n_0_[2] ;
  wire \a_rdata_r_reg_n_0_[30] ;
  wire \a_rdata_r_reg_n_0_[31] ;
  wire \a_rdata_r_reg_n_0_[32] ;
  wire \a_rdata_r_reg_n_0_[33] ;
  wire \a_rdata_r_reg_n_0_[34] ;
  wire \a_rdata_r_reg_n_0_[35] ;
  wire \a_rdata_r_reg_n_0_[36] ;
  wire \a_rdata_r_reg_n_0_[37] ;
  wire \a_rdata_r_reg_n_0_[38] ;
  wire \a_rdata_r_reg_n_0_[39] ;
  wire \a_rdata_r_reg_n_0_[3] ;
  wire \a_rdata_r_reg_n_0_[40] ;
  wire \a_rdata_r_reg_n_0_[41] ;
  wire \a_rdata_r_reg_n_0_[4] ;
  wire \a_rdata_r_reg_n_0_[5] ;
  wire \a_rdata_r_reg_n_0_[6] ;
  wire \a_rdata_r_reg_n_0_[7] ;
  wire \a_rdata_r_reg_n_0_[8] ;
  wire \a_rdata_r_reg_n_0_[9] ;
  wire a_rdata_valid_r;
  wire a_rdata_valid_r_i_1__0_n_0;
  wire a_rdata_valid_r_reg_n_0;
  wire \aaddr_r_reg[16] ;
  wire \aaddr_r_reg[1]_rep ;
  wire [31:0]\adata_r_reg[31] ;
  wire [3:0]\astrb_r_reg[3] ;
  wire axi_rready;
  wire b_enable;
  wire b_live_read_r;
  wire b_live_read_r1_out;
  wire b_live_read_r_reg_0;
  wire b_live_read_r_reg_1;
  wire [0:0]b_live_read_r_reg_2;
  wire [41:0]b_ram_rdata_r;
  wire \b_rdata_r_reg_n_0_[0] ;
  wire \b_rdata_r_reg_n_0_[10] ;
  wire \b_rdata_r_reg_n_0_[11] ;
  wire \b_rdata_r_reg_n_0_[12] ;
  wire \b_rdata_r_reg_n_0_[13] ;
  wire \b_rdata_r_reg_n_0_[14] ;
  wire \b_rdata_r_reg_n_0_[15] ;
  wire \b_rdata_r_reg_n_0_[16] ;
  wire \b_rdata_r_reg_n_0_[17] ;
  wire \b_rdata_r_reg_n_0_[18] ;
  wire \b_rdata_r_reg_n_0_[19] ;
  wire \b_rdata_r_reg_n_0_[1] ;
  wire \b_rdata_r_reg_n_0_[20] ;
  wire \b_rdata_r_reg_n_0_[21] ;
  wire \b_rdata_r_reg_n_0_[22] ;
  wire \b_rdata_r_reg_n_0_[23] ;
  wire \b_rdata_r_reg_n_0_[24] ;
  wire \b_rdata_r_reg_n_0_[25] ;
  wire \b_rdata_r_reg_n_0_[26] ;
  wire \b_rdata_r_reg_n_0_[27] ;
  wire \b_rdata_r_reg_n_0_[28] ;
  wire \b_rdata_r_reg_n_0_[29] ;
  wire \b_rdata_r_reg_n_0_[2] ;
  wire \b_rdata_r_reg_n_0_[30] ;
  wire \b_rdata_r_reg_n_0_[31] ;
  wire \b_rdata_r_reg_n_0_[32] ;
  wire \b_rdata_r_reg_n_0_[33] ;
  wire \b_rdata_r_reg_n_0_[34] ;
  wire \b_rdata_r_reg_n_0_[35] ;
  wire \b_rdata_r_reg_n_0_[36] ;
  wire \b_rdata_r_reg_n_0_[37] ;
  wire \b_rdata_r_reg_n_0_[38] ;
  wire \b_rdata_r_reg_n_0_[39] ;
  wire \b_rdata_r_reg_n_0_[3] ;
  wire \b_rdata_r_reg_n_0_[40] ;
  wire \b_rdata_r_reg_n_0_[41] ;
  wire \b_rdata_r_reg_n_0_[4] ;
  wire \b_rdata_r_reg_n_0_[5] ;
  wire \b_rdata_r_reg_n_0_[6] ;
  wire \b_rdata_r_reg_n_0_[7] ;
  wire \b_rdata_r_reg_n_0_[8] ;
  wire \b_rdata_r_reg_n_0_[9] ;
  wire b_rdata_valid_r_reg_0;
  wire [5:0]b_strb;
  wire clk;
  wire decode_fill_lock_reg;
  wire decode_fill_lock_reg_reg;
  wire [41:0]\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] ;
  wire \fifo_data_r_reg[0]_3 ;
  wire fu_shifter_in2_load_reg_reg;
  wire inst_decoder_fu_arith_in2_load_wire;
  wire inst_decoder_fu_logic_in2_load_wire;
  wire inst_decoder_fu_shifter_in2_load_wire;
  wire \lockrq_bppc_reg[1] ;
  wire mem_en_lock_r;
  wire [0:0]\o1temp_reg[31] ;
  wire [0:0]\o1temp_reg[31]_0 ;
  wire [0:0]\o1temp_reg[31]_1 ;
  wire onchip_mem_INSTR_a_aready_out_wire;
  wire onchip_mem_INSTR_b_aready_out_wire;
  wire onchip_mem_INSTR_b_rvalid_out_wire;
  wire p_0_in;
  wire p_1_in;
  wire reset_lock;
  wire rstx;
  wire rstx_0;
  wire \s_axi_rdata_r_reg[0] ;
  wire \s_axi_rdata_r_reg[10] ;
  wire \s_axi_rdata_r_reg[11] ;
  wire \s_axi_rdata_r_reg[12] ;
  wire \s_axi_rdata_r_reg[13] ;
  wire \s_axi_rdata_r_reg[14] ;
  wire \s_axi_rdata_r_reg[15] ;
  wire \s_axi_rdata_r_reg[16] ;
  wire \s_axi_rdata_r_reg[17] ;
  wire \s_axi_rdata_r_reg[18] ;
  wire \s_axi_rdata_r_reg[19] ;
  wire \s_axi_rdata_r_reg[1] ;
  wire \s_axi_rdata_r_reg[20] ;
  wire \s_axi_rdata_r_reg[21] ;
  wire \s_axi_rdata_r_reg[22] ;
  wire \s_axi_rdata_r_reg[23] ;
  wire \s_axi_rdata_r_reg[24] ;
  wire \s_axi_rdata_r_reg[25] ;
  wire \s_axi_rdata_r_reg[26] ;
  wire \s_axi_rdata_r_reg[27] ;
  wire \s_axi_rdata_r_reg[28] ;
  wire \s_axi_rdata_r_reg[29] ;
  wire \s_axi_rdata_r_reg[2] ;
  wire \s_axi_rdata_r_reg[30] ;
  wire \s_axi_rdata_r_reg[31] ;
  wire \s_axi_rdata_r_reg[3] ;
  wire \s_axi_rdata_r_reg[4] ;
  wire \s_axi_rdata_r_reg[5] ;
  wire \s_axi_rdata_r_reg[6] ;
  wire \s_axi_rdata_r_reg[7] ;
  wire \s_axi_rdata_r_reg[8] ;
  wire \s_axi_rdata_r_reg[9] ;
  wire tta_accel_0_data_b_awren_out_wire;
  wire tta_reset;
  wire NLW_RAM_ARR_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_1_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_2_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_2_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_2_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_2_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_2_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_2_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_2_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_2_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_2_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_2_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_2_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_3_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_3_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_3_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_3_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_3_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_3_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_3_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_3_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_3_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_3_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_3_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_4_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_4_0_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_1_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_4_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_4_1_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_2_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_4_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_4_2_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_3_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_4_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_4_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_4_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_4_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_4_3_RDADDRECC_UNCONNECTED;
  wire NLW_RAM_ARR_reg_5_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_5_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_5_0_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_5_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_5_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_5_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_5_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_RAM_ARR_reg_5_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_5_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_5_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_5_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_5_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_0_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [1:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_0_0_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[1:0]}),
        .DOBDO({NLW_RAM_ARR_reg_0_0_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[1:0]}),
        .DOPADOP(NLW_RAM_ARR_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[0],b_strb[0],b_strb[0],b_strb[0]}));
  LUT3 #(
    .INIT(8'h02)) 
    RAM_ARR_reg_0_0_i_1
       (.I0(onchip_mem_INSTR_a_aready_out_wire),
        .I1(a_aready_r_reg_0),
        .I2(mem_en_lock_r),
        .O(RAM_ARR_reg_0_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    RAM_ARR_reg_0_0_i_16
       (.I0(b_enable),
        .I1(\astrb_r_reg[3] [0]),
        .I2(Q[0]),
        .I3(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_0_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [3:2]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_0_1_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[3:2]}),
        .DOBDO({NLW_RAM_ARR_reg_0_1_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[3:2]}),
        .DOPADOP(NLW_RAM_ARR_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[0],b_strb[0],b_strb[0],b_strb[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_0_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:1],1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [5:4]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_0_2_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[5:4]}),
        .DOBDO({NLW_RAM_ARR_reg_0_2_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[5:4]}),
        .DOPADOP(NLW_RAM_ARR_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[0],b_strb[0],b_strb[0],b_strb[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_0_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:1],1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [7:6]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_0_3_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[7:6]}),
        .DOBDO({NLW_RAM_ARR_reg_0_3_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[7:6]}),
        .DOPADOP(NLW_RAM_ARR_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[0],b_strb[0],b_strb[0],b_strb[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_1_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:1],1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [9:8]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_1_0_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[9:8]}),
        .DOBDO({NLW_RAM_ARR_reg_1_0_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[9:8]}),
        .DOPADOP(NLW_RAM_ARR_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[1],b_strb[1],b_strb[1],b_strb[1]}));
  LUT4 #(
    .INIT(16'h0800)) 
    RAM_ARR_reg_1_0_i_1
       (.I0(b_enable),
        .I1(\astrb_r_reg[3] [1]),
        .I2(Q[0]),
        .I3(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_1_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [11:10]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_1_1_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[11:10]}),
        .DOBDO({NLW_RAM_ARR_reg_1_1_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[11:10]}),
        .DOPADOP(NLW_RAM_ARR_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[1],b_strb[1],b_strb[1],b_strb[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_1_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [13:12]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_1_2_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[13:12]}),
        .DOBDO({NLW_RAM_ARR_reg_1_2_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[13:12]}),
        .DOPADOP(NLW_RAM_ARR_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[1],b_strb[1],b_strb[1],b_strb[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_1_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [15:14]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_1_3_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[15:14]}),
        .DOBDO({NLW_RAM_ARR_reg_1_3_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[15:14]}),
        .DOPADOP(NLW_RAM_ARR_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[1],b_strb[1],b_strb[1],b_strb[1]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_2_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_2_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_2_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_2_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [17:16]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_2_0_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[17:16]}),
        .DOBDO({NLW_RAM_ARR_reg_2_0_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[17:16]}),
        .DOPADOP(NLW_RAM_ARR_reg_2_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_2_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_2_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_2_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_2_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_2_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_2_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[2],b_strb[2],b_strb[2],b_strb[2]}));
  LUT4 #(
    .INIT(16'h0800)) 
    RAM_ARR_reg_2_0_i_1
       (.I0(b_enable),
        .I1(\astrb_r_reg[3] [2]),
        .I2(Q[0]),
        .I3(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_2_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_2_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_2_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_2_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [19:18]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_2_1_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[19:18]}),
        .DOBDO({NLW_RAM_ARR_reg_2_1_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[19:18]}),
        .DOPADOP(NLW_RAM_ARR_reg_2_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_2_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_2_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_2_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_2_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_2_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_2_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[2],b_strb[2],b_strb[2],b_strb[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_2_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_2_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_2_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_2_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [21:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_2_2_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[21:20]}),
        .DOBDO({NLW_RAM_ARR_reg_2_2_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[21:20]}),
        .DOPADOP(NLW_RAM_ARR_reg_2_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_2_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_2_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_2_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_2_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_2_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_2_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[2],b_strb[2],b_strb[2],b_strb[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_2_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_2_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_2_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_2_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [23:22]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_2_3_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[23:22]}),
        .DOBDO({NLW_RAM_ARR_reg_2_3_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[23:22]}),
        .DOPADOP(NLW_RAM_ARR_reg_2_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_2_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_2_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_2_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_2_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_2_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_2_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[2],b_strb[2],b_strb[2],b_strb[2]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_3_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_3_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_3_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_3_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [25:24]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_3_0_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[25:24]}),
        .DOBDO({NLW_RAM_ARR_reg_3_0_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[25:24]}),
        .DOPADOP(NLW_RAM_ARR_reg_3_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_3_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_3_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_3_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_3_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_3_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_3_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[3],b_strb[3],b_strb[3],b_strb[3]}));
  LUT4 #(
    .INIT(16'h0800)) 
    RAM_ARR_reg_3_0_i_1
       (.I0(b_enable),
        .I1(\astrb_r_reg[3] [3]),
        .I2(Q[0]),
        .I3(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_3_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_3_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_3_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_3_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [27:26]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_3_1_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[27:26]}),
        .DOBDO({NLW_RAM_ARR_reg_3_1_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[27:26]}),
        .DOPADOP(NLW_RAM_ARR_reg_3_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_3_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_3_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_3_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_3_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_3_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_3_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[3],b_strb[3],b_strb[3],b_strb[3]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_3_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_3_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_3_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_3_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [29:28]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_3_2_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[29:28]}),
        .DOBDO({NLW_RAM_ARR_reg_3_2_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[29:28]}),
        .DOPADOP(NLW_RAM_ARR_reg_3_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_3_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_3_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_3_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_3_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_3_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_3_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[3],b_strb[3],b_strb[3],b_strb[3]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_3_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_3_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_3_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_3_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [31:30]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_3_3_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[31:30]}),
        .DOBDO({NLW_RAM_ARR_reg_3_3_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[31:30]}),
        .DOPADOP(NLW_RAM_ARR_reg_3_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_3_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_3_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_3_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_3_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_3_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_3_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[3],b_strb[3],b_strb[3],b_strb[3]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_4_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_4_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_4_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_4_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [1:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_4_0_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[33:32]}),
        .DOBDO({NLW_RAM_ARR_reg_4_0_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[33:32]}),
        .DOPADOP(NLW_RAM_ARR_reg_4_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_4_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_4_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_4_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_4_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_4_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_4_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[4],b_strb[4],b_strb[4],b_strb[4]}));
  LUT4 #(
    .INIT(16'h8000)) 
    RAM_ARR_reg_4_0_i_1
       (.I0(b_enable),
        .I1(Q[0]),
        .I2(\astrb_r_reg[3] [0]),
        .I3(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[4]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_4_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:2],\aaddr_r_reg[1]_rep ,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_4_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_4_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_4_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [3:2]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_4_1_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[35:34]}),
        .DOBDO({NLW_RAM_ARR_reg_4_1_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[35:34]}),
        .DOPADOP(NLW_RAM_ARR_reg_4_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_4_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_4_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_4_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_4_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_4_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_4_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[4],b_strb[4],b_strb[4],b_strb[4]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_4_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:1],1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_4_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_4_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_4_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [5:4]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_4_2_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[37:36]}),
        .DOBDO({NLW_RAM_ARR_reg_4_2_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[37:36]}),
        .DOPADOP(NLW_RAM_ARR_reg_4_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_4_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_4_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_4_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_4_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_4_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_4_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[4],b_strb[4],b_strb[4],b_strb[4]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_4_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:1],1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_4_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_4_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_4_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [7:6]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_4_3_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[39:38]}),
        .DOBDO({NLW_RAM_ARR_reg_4_3_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[39:38]}),
        .DOPADOP(NLW_RAM_ARR_reg_4_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_4_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_4_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_4_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_4_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_4_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_4_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[4],b_strb[4],b_strb[4],b_strb[4]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "786432" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    RAM_ARR_reg_5_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,Q[14:1],1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_5_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_5_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_5_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\adata_r_reg[31] [9:8]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_ARR_reg_5_0_DOADO_UNCONNECTED[31:2],a_ram_rdata_r[41:40]}),
        .DOBDO({NLW_RAM_ARR_reg_5_0_DOBDO_UNCONNECTED[31:2],b_ram_rdata_r[41:40]}),
        .DOPADOP(NLW_RAM_ARR_reg_5_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_5_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_5_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(RAM_ARR_reg_0_0_i_1_n_0),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_5_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_5_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_5_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_5_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb[5],b_strb[5],b_strb[5],b_strb[5]}));
  LUT4 #(
    .INIT(16'h8000)) 
    RAM_ARR_reg_5_0_i_1
       (.I0(b_enable),
        .I1(Q[0]),
        .I2(\astrb_r_reg[3] [1]),
        .I3(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hABABABFF)) 
    a_aready_r_i_1__0
       (.I0(tta_reset),
        .I1(a_aready_r_reg_0),
        .I2(mem_en_lock_r),
        .I3(a_rdata_valid_r_reg_n_0),
        .I4(a_live_read_r),
        .O(a_aready_r_i_1__0_n_0));
  FDCE a_aready_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx_0),
        .D(a_aready_r_i_1__0_n_0),
        .Q(onchip_mem_INSTR_a_aready_out_wire));
  LUT6 #(
    .INIT(64'h5754030003000300)) 
    a_live_read_r0
       (.I0(tta_reset),
        .I1(a_aready_r_reg_0),
        .I2(mem_en_lock_r),
        .I3(onchip_mem_INSTR_a_aready_out_wire),
        .I4(a_live_read_r),
        .I5(a_rdata_valid_r_reg_n_0),
        .O(a_live_read_r3_out));
  FDCE a_live_read_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx_0),
        .D(a_live_read_r3_out),
        .Q(a_live_read_r));
  LUT5 #(
    .INIT(32'hAB005400)) 
    \a_rdata_r[41]_i_1 
       (.I0(tta_reset),
        .I1(a_aready_r_reg_0),
        .I2(mem_en_lock_r),
        .I3(a_live_read_r),
        .I4(a_rdata_valid_r_reg_n_0),
        .O(a_rdata_valid_r));
  FDCE \a_rdata_r_reg[0] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[0]),
        .Q(\a_rdata_r_reg_n_0_[0] ));
  FDCE \a_rdata_r_reg[10] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[10]),
        .Q(\a_rdata_r_reg_n_0_[10] ));
  FDCE \a_rdata_r_reg[11] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[11]),
        .Q(\a_rdata_r_reg_n_0_[11] ));
  FDCE \a_rdata_r_reg[12] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[12]),
        .Q(\a_rdata_r_reg_n_0_[12] ));
  FDCE \a_rdata_r_reg[13] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[13]),
        .Q(\a_rdata_r_reg_n_0_[13] ));
  FDCE \a_rdata_r_reg[14] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[14]),
        .Q(\a_rdata_r_reg_n_0_[14] ));
  FDCE \a_rdata_r_reg[15] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[15]),
        .Q(\a_rdata_r_reg_n_0_[15] ));
  FDCE \a_rdata_r_reg[16] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[16]),
        .Q(\a_rdata_r_reg_n_0_[16] ));
  FDCE \a_rdata_r_reg[17] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[17]),
        .Q(\a_rdata_r_reg_n_0_[17] ));
  FDCE \a_rdata_r_reg[18] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[18]),
        .Q(\a_rdata_r_reg_n_0_[18] ));
  FDCE \a_rdata_r_reg[19] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[19]),
        .Q(\a_rdata_r_reg_n_0_[19] ));
  FDCE \a_rdata_r_reg[1] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[1]),
        .Q(\a_rdata_r_reg_n_0_[1] ));
  FDCE \a_rdata_r_reg[20] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[20]),
        .Q(\a_rdata_r_reg_n_0_[20] ));
  FDCE \a_rdata_r_reg[21] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[21]),
        .Q(\a_rdata_r_reg_n_0_[21] ));
  FDCE \a_rdata_r_reg[22] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[22]),
        .Q(\a_rdata_r_reg_n_0_[22] ));
  FDCE \a_rdata_r_reg[23] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[23]),
        .Q(\a_rdata_r_reg_n_0_[23] ));
  FDCE \a_rdata_r_reg[24] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[24]),
        .Q(\a_rdata_r_reg_n_0_[24] ));
  FDCE \a_rdata_r_reg[25] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[25]),
        .Q(\a_rdata_r_reg_n_0_[25] ));
  FDCE \a_rdata_r_reg[26] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[26]),
        .Q(\a_rdata_r_reg_n_0_[26] ));
  FDCE \a_rdata_r_reg[27] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[27]),
        .Q(\a_rdata_r_reg_n_0_[27] ));
  FDCE \a_rdata_r_reg[28] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[28]),
        .Q(\a_rdata_r_reg_n_0_[28] ));
  FDCE \a_rdata_r_reg[29] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[29]),
        .Q(\a_rdata_r_reg_n_0_[29] ));
  FDCE \a_rdata_r_reg[2] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[2]),
        .Q(\a_rdata_r_reg_n_0_[2] ));
  FDCE \a_rdata_r_reg[30] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[30]),
        .Q(\a_rdata_r_reg_n_0_[30] ));
  FDCE \a_rdata_r_reg[31] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[31]),
        .Q(\a_rdata_r_reg_n_0_[31] ));
  FDCE \a_rdata_r_reg[32] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[32]),
        .Q(\a_rdata_r_reg_n_0_[32] ));
  FDCE \a_rdata_r_reg[33] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[33]),
        .Q(\a_rdata_r_reg_n_0_[33] ));
  FDCE \a_rdata_r_reg[34] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[34]),
        .Q(\a_rdata_r_reg_n_0_[34] ));
  FDCE \a_rdata_r_reg[35] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[35]),
        .Q(\a_rdata_r_reg_n_0_[35] ));
  FDCE \a_rdata_r_reg[36] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[36]),
        .Q(\a_rdata_r_reg_n_0_[36] ));
  FDCE \a_rdata_r_reg[37] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[37]),
        .Q(\a_rdata_r_reg_n_0_[37] ));
  FDCE \a_rdata_r_reg[38] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[38]),
        .Q(\a_rdata_r_reg_n_0_[38] ));
  FDCE \a_rdata_r_reg[39] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[39]),
        .Q(\a_rdata_r_reg_n_0_[39] ));
  FDCE \a_rdata_r_reg[3] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[3]),
        .Q(\a_rdata_r_reg_n_0_[3] ));
  FDCE \a_rdata_r_reg[40] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[40]),
        .Q(\a_rdata_r_reg_n_0_[40] ));
  FDCE \a_rdata_r_reg[41] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[41]),
        .Q(\a_rdata_r_reg_n_0_[41] ));
  FDCE \a_rdata_r_reg[4] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[4]),
        .Q(\a_rdata_r_reg_n_0_[4] ));
  FDCE \a_rdata_r_reg[5] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[5]),
        .Q(\a_rdata_r_reg_n_0_[5] ));
  FDCE \a_rdata_r_reg[6] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[6]),
        .Q(\a_rdata_r_reg_n_0_[6] ));
  FDCE \a_rdata_r_reg[7] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[7]),
        .Q(\a_rdata_r_reg_n_0_[7] ));
  FDCE \a_rdata_r_reg[8] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[8]),
        .Q(\a_rdata_r_reg_n_0_[8] ));
  FDCE \a_rdata_r_reg[9] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx_0),
        .D(a_ram_rdata_r[9]),
        .Q(\a_rdata_r_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFF545400)) 
    a_rdata_valid_r_i_1__0
       (.I0(tta_reset),
        .I1(a_aready_r_reg_0),
        .I2(mem_en_lock_r),
        .I3(a_live_read_r),
        .I4(a_rdata_valid_r_reg_n_0),
        .O(a_rdata_valid_r_i_1__0_n_0));
  FDCE a_rdata_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx_0),
        .D(a_rdata_valid_r_i_1__0_n_0),
        .Q(a_rdata_valid_r_reg_n_0));
  FDCE b_aready_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx_0),
        .D(b_rdata_valid_r_reg_0),
        .Q(onchip_mem_INSTR_b_aready_out_wire));
  LUT6 #(
    .INIT(64'hF4444444F444F444)) 
    b_live_read_r0
       (.I0(tta_accel_0_data_b_awren_out_wire),
        .I1(b_enable),
        .I2(b_live_read_r),
        .I3(b_live_read_r_reg_0),
        .I4(\aaddr_r_reg[16] ),
        .I5(axi_rready),
        .O(b_live_read_r1_out));
  FDCE b_live_read_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx_0),
        .D(b_live_read_r1_out),
        .Q(b_live_read_r));
  FDCE \b_rdata_r_reg[0] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[0]),
        .Q(\b_rdata_r_reg_n_0_[0] ));
  FDCE \b_rdata_r_reg[10] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[10]),
        .Q(\b_rdata_r_reg_n_0_[10] ));
  FDCE \b_rdata_r_reg[11] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[11]),
        .Q(\b_rdata_r_reg_n_0_[11] ));
  FDCE \b_rdata_r_reg[12] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[12]),
        .Q(\b_rdata_r_reg_n_0_[12] ));
  FDCE \b_rdata_r_reg[13] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[13]),
        .Q(\b_rdata_r_reg_n_0_[13] ));
  FDCE \b_rdata_r_reg[14] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[14]),
        .Q(\b_rdata_r_reg_n_0_[14] ));
  FDCE \b_rdata_r_reg[15] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[15]),
        .Q(\b_rdata_r_reg_n_0_[15] ));
  FDCE \b_rdata_r_reg[16] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[16]),
        .Q(\b_rdata_r_reg_n_0_[16] ));
  FDCE \b_rdata_r_reg[17] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[17]),
        .Q(\b_rdata_r_reg_n_0_[17] ));
  FDCE \b_rdata_r_reg[18] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[18]),
        .Q(\b_rdata_r_reg_n_0_[18] ));
  FDCE \b_rdata_r_reg[19] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[19]),
        .Q(\b_rdata_r_reg_n_0_[19] ));
  FDCE \b_rdata_r_reg[1] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[1]),
        .Q(\b_rdata_r_reg_n_0_[1] ));
  FDCE \b_rdata_r_reg[20] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[20]),
        .Q(\b_rdata_r_reg_n_0_[20] ));
  FDCE \b_rdata_r_reg[21] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[21]),
        .Q(\b_rdata_r_reg_n_0_[21] ));
  FDCE \b_rdata_r_reg[22] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[22]),
        .Q(\b_rdata_r_reg_n_0_[22] ));
  FDCE \b_rdata_r_reg[23] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[23]),
        .Q(\b_rdata_r_reg_n_0_[23] ));
  FDCE \b_rdata_r_reg[24] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[24]),
        .Q(\b_rdata_r_reg_n_0_[24] ));
  FDCE \b_rdata_r_reg[25] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[25]),
        .Q(\b_rdata_r_reg_n_0_[25] ));
  FDCE \b_rdata_r_reg[26] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[26]),
        .Q(\b_rdata_r_reg_n_0_[26] ));
  FDCE \b_rdata_r_reg[27] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[27]),
        .Q(\b_rdata_r_reg_n_0_[27] ));
  FDCE \b_rdata_r_reg[28] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[28]),
        .Q(\b_rdata_r_reg_n_0_[28] ));
  FDCE \b_rdata_r_reg[29] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[29]),
        .Q(\b_rdata_r_reg_n_0_[29] ));
  FDCE \b_rdata_r_reg[2] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[2]),
        .Q(\b_rdata_r_reg_n_0_[2] ));
  FDCE \b_rdata_r_reg[30] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[30]),
        .Q(\b_rdata_r_reg_n_0_[30] ));
  FDCE \b_rdata_r_reg[31] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[31]),
        .Q(\b_rdata_r_reg_n_0_[31] ));
  FDCE \b_rdata_r_reg[32] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[32]),
        .Q(\b_rdata_r_reg_n_0_[32] ));
  FDCE \b_rdata_r_reg[33] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[33]),
        .Q(\b_rdata_r_reg_n_0_[33] ));
  FDCE \b_rdata_r_reg[34] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[34]),
        .Q(\b_rdata_r_reg_n_0_[34] ));
  FDCE \b_rdata_r_reg[35] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[35]),
        .Q(\b_rdata_r_reg_n_0_[35] ));
  FDCE \b_rdata_r_reg[36] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[36]),
        .Q(\b_rdata_r_reg_n_0_[36] ));
  FDCE \b_rdata_r_reg[37] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[37]),
        .Q(\b_rdata_r_reg_n_0_[37] ));
  FDCE \b_rdata_r_reg[38] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[38]),
        .Q(\b_rdata_r_reg_n_0_[38] ));
  FDCE \b_rdata_r_reg[39] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[39]),
        .Q(\b_rdata_r_reg_n_0_[39] ));
  FDCE \b_rdata_r_reg[3] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[3]),
        .Q(\b_rdata_r_reg_n_0_[3] ));
  FDCE \b_rdata_r_reg[40] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[40]),
        .Q(\b_rdata_r_reg_n_0_[40] ));
  FDCE \b_rdata_r_reg[41] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[41]),
        .Q(\b_rdata_r_reg_n_0_[41] ));
  FDCE \b_rdata_r_reg[4] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[4]),
        .Q(\b_rdata_r_reg_n_0_[4] ));
  FDCE \b_rdata_r_reg[5] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[5]),
        .Q(\b_rdata_r_reg_n_0_[5] ));
  FDCE \b_rdata_r_reg[6] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[6]),
        .Q(\b_rdata_r_reg_n_0_[6] ));
  FDCE \b_rdata_r_reg[7] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[7]),
        .Q(\b_rdata_r_reg_n_0_[7] ));
  FDCE \b_rdata_r_reg[8] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[8]),
        .Q(\b_rdata_r_reg_n_0_[8] ));
  FDCE \b_rdata_r_reg[9] 
       (.C(clk),
        .CE(b_live_read_r_reg_2),
        .CLR(rstx_0),
        .D(b_ram_rdata_r[9]),
        .Q(\b_rdata_r_reg_n_0_[9] ));
  FDCE b_rdata_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx_0),
        .D(b_live_read_r_reg_1),
        .Q(b_live_read_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    decode_fill_lock_reg_i_1
       (.I0(fu_shifter_in2_load_reg_reg),
        .I1(decode_fill_lock_reg),
        .I2(rstx),
        .O(decode_fill_lock_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[0]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[0] ),
        .I1(a_ram_rdata_r[0]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[10]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[10] ),
        .I1(a_ram_rdata_r[10]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[11]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[11] ),
        .I1(a_ram_rdata_r[11]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [11]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[12]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[12] ),
        .I1(a_ram_rdata_r[12]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [12]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[13]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[13] ),
        .I1(a_ram_rdata_r[13]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[14]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[14] ),
        .I1(a_ram_rdata_r[14]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [14]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[15]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[15] ),
        .I1(a_ram_rdata_r[15]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [15]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[16]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[16] ),
        .I1(a_ram_rdata_r[16]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [16]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[17]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[17] ),
        .I1(a_ram_rdata_r[17]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [17]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[18]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[18] ),
        .I1(a_ram_rdata_r[18]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [18]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[19]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[19] ),
        .I1(a_ram_rdata_r[19]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [19]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[1]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[1] ),
        .I1(a_ram_rdata_r[1]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[20]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[20] ),
        .I1(a_ram_rdata_r[20]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [20]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[21]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[21] ),
        .I1(a_ram_rdata_r[21]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [21]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[22]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[22] ),
        .I1(a_ram_rdata_r[22]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [22]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[23]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[23] ),
        .I1(a_ram_rdata_r[23]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [23]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[24]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[24] ),
        .I1(a_ram_rdata_r[24]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [24]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[25]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[25] ),
        .I1(a_ram_rdata_r[25]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [25]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[26]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[26] ),
        .I1(a_ram_rdata_r[26]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [26]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[27]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[27] ),
        .I1(a_ram_rdata_r[27]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [27]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[28]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[28] ),
        .I1(a_ram_rdata_r[28]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [28]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[29]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[29] ),
        .I1(a_ram_rdata_r[29]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [29]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[2]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[2] ),
        .I1(a_ram_rdata_r[2]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[30]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[30] ),
        .I1(a_ram_rdata_r[30]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [30]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[31]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[31] ),
        .I1(a_ram_rdata_r[31]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [31]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[32]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[32] ),
        .I1(a_ram_rdata_r[32]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [32]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[33]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[33] ),
        .I1(a_ram_rdata_r[33]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [33]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[34]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[34] ),
        .I1(a_ram_rdata_r[34]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [34]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[35]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[35] ),
        .I1(a_ram_rdata_r[35]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [35]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[36]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[36] ),
        .I1(a_ram_rdata_r[36]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [36]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[37]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[37] ),
        .I1(a_ram_rdata_r[37]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [37]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[38]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[38] ),
        .I1(a_ram_rdata_r[38]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [38]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[39]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[39] ),
        .I1(a_ram_rdata_r[39]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [39]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[3]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[3] ),
        .I1(a_ram_rdata_r[3]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[40]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[40] ),
        .I1(a_ram_rdata_r[40]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [40]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[41]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[41] ),
        .I1(a_ram_rdata_r[41]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [41]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[4]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[4] ),
        .I1(a_ram_rdata_r[4]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[5]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[5] ),
        .I1(a_ram_rdata_r[5]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[6]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[6] ),
        .I1(a_ram_rdata_r[6]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[7]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[7] ),
        .I1(a_ram_rdata_r[7]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[8]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[8] ),
        .I1(a_ram_rdata_r[8]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fetch_block_registered_generate.fetch_block.instruction_reg[9]_i_1 
       (.I0(\a_rdata_r_reg_n_0_[9] ),
        .I1(a_ram_rdata_r[9]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\fetch_block_registered_generate.fetch_block.instruction_reg_reg[41] [9]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00005400)) 
    fu_gcu_pc_load_reg_i_1
       (.I0(reset_lock),
        .I1(a_rdata_valid_r_reg_n_0),
        .I2(a_live_read_r),
        .I3(onchip_mem_INSTR_a_aready_out_wire),
        .I4(a_aready_r_reg_0),
        .O(fu_shifter_in2_load_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \lockrq_bppc[1]_i_2 
       (.I0(a_rdata_valid_r_reg_n_0),
        .I1(a_live_read_r),
        .I2(onchip_mem_INSTR_a_aready_out_wire),
        .O(\lockrq_bppc_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o1temp[31]_i_1 
       (.I0(p_1_in),
        .I1(inst_decoder_fu_logic_in2_load_wire),
        .O(\o1temp_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o1temp[31]_i_1__0 
       (.I0(p_1_in),
        .I1(inst_decoder_fu_shifter_in2_load_wire),
        .O(\o1temp_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \o1temp[31]_i_1__1 
       (.I0(p_1_in),
        .I1(inst_decoder_fu_arith_in2_load_wire),
        .O(\o1temp_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h00005400)) 
    \pc_update_generate_0.pc_prev_reg[13]_i_1 
       (.I0(mem_en_lock_r),
        .I1(a_rdata_valid_r_reg_n_0),
        .I2(a_live_read_r),
        .I3(onchip_mem_INSTR_a_aready_out_wire),
        .I4(a_aready_r_reg_0),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hEF)) 
    \pc_update_generate_0.pc_reg[13]_i_1 
       (.I0(p_0_in),
        .I1(tta_reset),
        .I2(rstx),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipeline_r[0][operation][2]_i_1 
       (.I0(fu_shifter_in2_load_reg_reg),
        .I1(decode_fill_lock_reg),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[0]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[32] ),
        .I1(b_ram_rdata_r[32]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[0] ),
        .I4(b_ram_rdata_r[0]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[10]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[10]),
        .I2(\b_rdata_r_reg_n_0_[10] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[11]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[11]),
        .I2(\b_rdata_r_reg_n_0_[11] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[12]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[12]),
        .I2(\b_rdata_r_reg_n_0_[12] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[13]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[13]),
        .I2(\b_rdata_r_reg_n_0_[13] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[14]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[14]),
        .I2(\b_rdata_r_reg_n_0_[14] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[14] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[15]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[15]),
        .I2(\b_rdata_r_reg_n_0_[15] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[15] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[16]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[16]),
        .I2(\b_rdata_r_reg_n_0_[16] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[17]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[17]),
        .I2(\b_rdata_r_reg_n_0_[17] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[17] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[18]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[18]),
        .I2(\b_rdata_r_reg_n_0_[18] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[19]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[19]),
        .I2(\b_rdata_r_reg_n_0_[19] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[1]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[33] ),
        .I1(b_ram_rdata_r[33]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[1] ),
        .I4(b_ram_rdata_r[1]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[20]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[20]),
        .I2(\b_rdata_r_reg_n_0_[20] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[20] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[21]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[21]),
        .I2(\b_rdata_r_reg_n_0_[21] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[21] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[22]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[22]),
        .I2(\b_rdata_r_reg_n_0_[22] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[22] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[23]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[23]),
        .I2(\b_rdata_r_reg_n_0_[23] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[23] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[24]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[24]),
        .I2(\b_rdata_r_reg_n_0_[24] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[24] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[25]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[25]),
        .I2(\b_rdata_r_reg_n_0_[25] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[25] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[26]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[26]),
        .I2(\b_rdata_r_reg_n_0_[26] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[26] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[27]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[27]),
        .I2(\b_rdata_r_reg_n_0_[27] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[27] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[28]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[28]),
        .I2(\b_rdata_r_reg_n_0_[28] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[28] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[29]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[29]),
        .I2(\b_rdata_r_reg_n_0_[29] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[29] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[2]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[34] ),
        .I1(b_ram_rdata_r[34]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[2] ),
        .I4(b_ram_rdata_r[2]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[30]_i_4 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[30]),
        .I2(\b_rdata_r_reg_n_0_[30] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[30] ));
  LUT6 #(
    .INIT(64'h0000000000E40000)) 
    \s_axi_rdata_r[31]_i_12 
       (.I0(b_live_read_r_reg_0),
        .I1(b_ram_rdata_r[31]),
        .I2(\b_rdata_r_reg_n_0_[31] ),
        .I3(Q[16]),
        .I4(Q[15]),
        .I5(\fifo_data_r_reg[0]_3 ),
        .O(\s_axi_rdata_r_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_r[31]_i_8 
       (.I0(b_live_read_r),
        .I1(b_live_read_r_reg_0),
        .O(onchip_mem_INSTR_b_rvalid_out_wire));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[3]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[35] ),
        .I1(b_ram_rdata_r[35]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[3] ),
        .I4(b_ram_rdata_r[3]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[4]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[36] ),
        .I1(b_ram_rdata_r[36]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[4] ),
        .I4(b_ram_rdata_r[4]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[5]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[37] ),
        .I1(b_ram_rdata_r[37]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[5] ),
        .I4(b_ram_rdata_r[5]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[6]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[38] ),
        .I1(b_ram_rdata_r[38]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[6] ),
        .I4(b_ram_rdata_r[6]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[7]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[39] ),
        .I1(b_ram_rdata_r[39]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[7] ),
        .I4(b_ram_rdata_r[7]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[8]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[40] ),
        .I1(b_ram_rdata_r[40]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[8] ),
        .I4(b_ram_rdata_r[8]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \s_axi_rdata_r[9]_i_4 
       (.I0(\b_rdata_r_reg_n_0_[41] ),
        .I1(b_ram_rdata_r[41]),
        .I2(\fifo_data_r_reg[0]_3 ),
        .I3(\b_rdata_r_reg_n_0_[9] ),
        .I4(b_ram_rdata_r[9]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[9] ));
endmodule

(* ORIG_REF_NAME = "xilinx_dp_blockram" *) 
module toplevel_tta_core_toplevel_0_0_xilinx_dp_blockram__parameterized1
   (onchip_mem_data_a_aready_out_wire,
    b_live_read_r,
    onchip_mem_data_b_aready_out_wire,
    b_live_read_r_reg_0,
    \debug_counters.cyclecnt_r_reg[0] ,
    \rdata_r_reg[0] ,
    \s_axi_rdata_r_reg[0] ,
    \s_axi_rdata_r_reg[1] ,
    \s_axi_rdata_r_reg[2] ,
    \s_axi_rdata_r_reg[3] ,
    \s_axi_rdata_r_reg[4] ,
    \s_axi_rdata_r_reg[5] ,
    \s_axi_rdata_r_reg[6] ,
    \s_axi_rdata_r_reg[7] ,
    \s_axi_rdata_r_reg[8] ,
    \s_axi_rdata_r_reg[9] ,
    \s_axi_rdata_r_reg[10] ,
    \s_axi_rdata_r_reg[11] ,
    \s_axi_rdata_r_reg[12] ,
    \s_axi_rdata_r_reg[13] ,
    \s_axi_rdata_r_reg[14] ,
    \s_axi_rdata_r_reg[15] ,
    \s_axi_rdata_r_reg[16] ,
    \s_axi_rdata_r_reg[17] ,
    \s_axi_rdata_r_reg[18] ,
    \s_axi_rdata_r_reg[19] ,
    \s_axi_rdata_r_reg[20] ,
    \s_axi_rdata_r_reg[21] ,
    \s_axi_rdata_r_reg[22] ,
    \s_axi_rdata_r_reg[23] ,
    \s_axi_rdata_r_reg[24] ,
    \s_axi_rdata_r_reg[25] ,
    \s_axi_rdata_r_reg[26] ,
    \s_axi_rdata_r_reg[27] ,
    \s_axi_rdata_r_reg[28] ,
    \s_axi_rdata_r_reg[29] ,
    \s_axi_rdata_r_reg[30] ,
    \s_axi_rdata_r_reg[31] ,
    onchip_mem_data_b_rvalid_out_wire,
    \rdata_r_reg[31] ,
    clk,
    a_enable,
    b_enable,
    \aaddr_r_reg[9] ,
    Q,
    \aaddr_r_reg[1]_rep ,
    \adata_r_reg[31] ,
    \adata_r_reg[31]_0 ,
    rstx,
    \aaddr_r_reg[15] ,
    tta_accel_0_data_b_awren_out_wire,
    axi_rready,
    \aaddr_r_reg[15]_0 ,
    core_fu_lsu_awren_out_wire,
    core_fu_lsu_avalid_out_wire,
    core_fu_lsu_rready_out_wire,
    b_live_read_r_reg_1,
    tta_accel_0_core_db_lockrq_wire,
    \b_rdata_r_reg[32] ,
    \b_rdata_r_reg[33] ,
    \b_rdata_r_reg[34] ,
    \b_rdata_r_reg[35] ,
    \b_rdata_r_reg[36] ,
    \b_rdata_r_reg[37] ,
    \b_rdata_r_reg[38] ,
    \b_rdata_r_reg[39] ,
    \b_rdata_r_reg[40] ,
    \b_rdata_r_reg[41] ,
    b_rdata_valid_r_reg_0,
    b_rdata_valid_r_reg_1,
    b_rdata_valid_r_reg_2,
    b_rdata_valid_r_reg_3,
    b_rdata_valid_r_reg_4,
    b_rdata_valid_r_reg_5,
    b_rdata_valid_r_reg_6,
    b_rdata_valid_r_reg_7,
    b_rdata_valid_r_reg_8,
    b_rdata_valid_r_reg_9,
    b_rdata_valid_r_reg_10,
    b_rdata_valid_r_reg_11,
    b_rdata_valid_r_reg_12,
    b_rdata_valid_r_reg_13,
    b_rdata_valid_r_reg_14,
    b_rdata_valid_r_reg_15,
    b_rdata_valid_r_reg_16,
    b_rdata_valid_r_reg_17,
    b_rdata_valid_r_reg_18,
    b_rdata_valid_r_reg_19,
    b_rdata_valid_r_reg_20,
    b_rdata_valid_r_reg_21,
    E,
    axi_avalid,
    \astrb_r_reg[3] ,
    core_fu_lsu_astrb_out_wire);
  output onchip_mem_data_a_aready_out_wire;
  output b_live_read_r;
  output onchip_mem_data_b_aready_out_wire;
  output b_live_read_r_reg_0;
  output \debug_counters.cyclecnt_r_reg[0] ;
  output [0:0]\rdata_r_reg[0] ;
  output \s_axi_rdata_r_reg[0] ;
  output \s_axi_rdata_r_reg[1] ;
  output \s_axi_rdata_r_reg[2] ;
  output \s_axi_rdata_r_reg[3] ;
  output \s_axi_rdata_r_reg[4] ;
  output \s_axi_rdata_r_reg[5] ;
  output \s_axi_rdata_r_reg[6] ;
  output \s_axi_rdata_r_reg[7] ;
  output \s_axi_rdata_r_reg[8] ;
  output \s_axi_rdata_r_reg[9] ;
  output \s_axi_rdata_r_reg[10] ;
  output \s_axi_rdata_r_reg[11] ;
  output \s_axi_rdata_r_reg[12] ;
  output \s_axi_rdata_r_reg[13] ;
  output \s_axi_rdata_r_reg[14] ;
  output \s_axi_rdata_r_reg[15] ;
  output \s_axi_rdata_r_reg[16] ;
  output \s_axi_rdata_r_reg[17] ;
  output \s_axi_rdata_r_reg[18] ;
  output \s_axi_rdata_r_reg[19] ;
  output \s_axi_rdata_r_reg[20] ;
  output \s_axi_rdata_r_reg[21] ;
  output \s_axi_rdata_r_reg[22] ;
  output \s_axi_rdata_r_reg[23] ;
  output \s_axi_rdata_r_reg[24] ;
  output \s_axi_rdata_r_reg[25] ;
  output \s_axi_rdata_r_reg[26] ;
  output \s_axi_rdata_r_reg[27] ;
  output \s_axi_rdata_r_reg[28] ;
  output \s_axi_rdata_r_reg[29] ;
  output \s_axi_rdata_r_reg[30] ;
  output \s_axi_rdata_r_reg[31] ;
  output onchip_mem_data_b_rvalid_out_wire;
  output [31:0]\rdata_r_reg[31] ;
  input clk;
  input a_enable;
  input b_enable;
  input [9:0]\aaddr_r_reg[9] ;
  input [10:0]Q;
  input \aaddr_r_reg[1]_rep ;
  input [31:0]\adata_r_reg[31] ;
  input [31:0]\adata_r_reg[31]_0 ;
  input rstx;
  input \aaddr_r_reg[15] ;
  input tta_accel_0_data_b_awren_out_wire;
  input axi_rready;
  input \aaddr_r_reg[15]_0 ;
  input core_fu_lsu_awren_out_wire;
  input core_fu_lsu_avalid_out_wire;
  input core_fu_lsu_rready_out_wire;
  input b_live_read_r_reg_1;
  input tta_accel_0_core_db_lockrq_wire;
  input \b_rdata_r_reg[32] ;
  input \b_rdata_r_reg[33] ;
  input \b_rdata_r_reg[34] ;
  input \b_rdata_r_reg[35] ;
  input \b_rdata_r_reg[36] ;
  input \b_rdata_r_reg[37] ;
  input \b_rdata_r_reg[38] ;
  input \b_rdata_r_reg[39] ;
  input \b_rdata_r_reg[40] ;
  input \b_rdata_r_reg[41] ;
  input b_rdata_valid_r_reg_0;
  input b_rdata_valid_r_reg_1;
  input b_rdata_valid_r_reg_2;
  input b_rdata_valid_r_reg_3;
  input b_rdata_valid_r_reg_4;
  input b_rdata_valid_r_reg_5;
  input b_rdata_valid_r_reg_6;
  input b_rdata_valid_r_reg_7;
  input b_rdata_valid_r_reg_8;
  input b_rdata_valid_r_reg_9;
  input b_rdata_valid_r_reg_10;
  input b_rdata_valid_r_reg_11;
  input b_rdata_valid_r_reg_12;
  input b_rdata_valid_r_reg_13;
  input b_rdata_valid_r_reg_14;
  input b_rdata_valid_r_reg_15;
  input b_rdata_valid_r_reg_16;
  input b_rdata_valid_r_reg_17;
  input b_rdata_valid_r_reg_18;
  input b_rdata_valid_r_reg_19;
  input b_rdata_valid_r_reg_20;
  input b_rdata_valid_r_reg_21;
  input [0:0]E;
  input axi_avalid;
  input [3:0]\astrb_r_reg[3] ;
  input [3:0]core_fu_lsu_astrb_out_wire;

  wire [0:0]E;
  wire [10:0]Q;
  wire RAM_ARR_reg_i_6_n_0;
  wire a_aready_r_i_1_n_0;
  wire a_enable;
  wire a_live_read_r;
  wire a_live_read_r3_out;
  wire [31:0]a_ram_rdata_r;
  wire [31:0]a_rdata_r;
  wire a_rdata_valid_r;
  wire a_rdata_valid_r_i_1_n_0;
  wire a_rdata_valid_r_reg_n_0;
  wire \aaddr_r_reg[15] ;
  wire \aaddr_r_reg[15]_0 ;
  wire \aaddr_r_reg[1]_rep ;
  wire [9:0]\aaddr_r_reg[9] ;
  wire [31:0]\adata_r_reg[31] ;
  wire [31:0]\adata_r_reg[31]_0 ;
  wire [3:0]\astrb_r_reg[3] ;
  wire axi_avalid;
  wire axi_rready;
  wire b_enable;
  wire b_live_read_r;
  wire b_live_read_r1_out;
  wire b_live_read_r_reg_0;
  wire b_live_read_r_reg_1;
  wire [31:0]b_ram_rdata_r;
  wire [31:0]b_rdata_r;
  wire \b_rdata_r_reg[32] ;
  wire \b_rdata_r_reg[33] ;
  wire \b_rdata_r_reg[34] ;
  wire \b_rdata_r_reg[35] ;
  wire \b_rdata_r_reg[36] ;
  wire \b_rdata_r_reg[37] ;
  wire \b_rdata_r_reg[38] ;
  wire \b_rdata_r_reg[39] ;
  wire \b_rdata_r_reg[40] ;
  wire \b_rdata_r_reg[41] ;
  wire b_rdata_valid_r_reg_0;
  wire b_rdata_valid_r_reg_1;
  wire b_rdata_valid_r_reg_10;
  wire b_rdata_valid_r_reg_11;
  wire b_rdata_valid_r_reg_12;
  wire b_rdata_valid_r_reg_13;
  wire b_rdata_valid_r_reg_14;
  wire b_rdata_valid_r_reg_15;
  wire b_rdata_valid_r_reg_16;
  wire b_rdata_valid_r_reg_17;
  wire b_rdata_valid_r_reg_18;
  wire b_rdata_valid_r_reg_19;
  wire b_rdata_valid_r_reg_2;
  wire b_rdata_valid_r_reg_20;
  wire b_rdata_valid_r_reg_21;
  wire b_rdata_valid_r_reg_3;
  wire b_rdata_valid_r_reg_4;
  wire b_rdata_valid_r_reg_5;
  wire b_rdata_valid_r_reg_6;
  wire b_rdata_valid_r_reg_7;
  wire b_rdata_valid_r_reg_8;
  wire b_rdata_valid_r_reg_9;
  wire [3:0]b_strb;
  wire clk;
  wire [3:0]core_fu_lsu_astrb_out_wire;
  wire core_fu_lsu_avalid_out_wire;
  wire core_fu_lsu_awren_out_wire;
  wire core_fu_lsu_rready_out_wire;
  wire \debug_counters.cyclecnt_r_reg[0] ;
  wire onchip_mem_data_a_aready_out_wire;
  wire onchip_mem_data_b_aready_out_wire;
  wire onchip_mem_data_b_rvalid_out_wire;
  wire p_2_in;
  wire p_4_in;
  wire p_6_in;
  wire [0:0]\rdata_r_reg[0] ;
  wire [31:0]\rdata_r_reg[31] ;
  wire rstx;
  wire \s_axi_rdata_r_reg[0] ;
  wire \s_axi_rdata_r_reg[10] ;
  wire \s_axi_rdata_r_reg[11] ;
  wire \s_axi_rdata_r_reg[12] ;
  wire \s_axi_rdata_r_reg[13] ;
  wire \s_axi_rdata_r_reg[14] ;
  wire \s_axi_rdata_r_reg[15] ;
  wire \s_axi_rdata_r_reg[16] ;
  wire \s_axi_rdata_r_reg[17] ;
  wire \s_axi_rdata_r_reg[18] ;
  wire \s_axi_rdata_r_reg[19] ;
  wire \s_axi_rdata_r_reg[1] ;
  wire \s_axi_rdata_r_reg[20] ;
  wire \s_axi_rdata_r_reg[21] ;
  wire \s_axi_rdata_r_reg[22] ;
  wire \s_axi_rdata_r_reg[23] ;
  wire \s_axi_rdata_r_reg[24] ;
  wire \s_axi_rdata_r_reg[25] ;
  wire \s_axi_rdata_r_reg[26] ;
  wire \s_axi_rdata_r_reg[27] ;
  wire \s_axi_rdata_r_reg[28] ;
  wire \s_axi_rdata_r_reg[29] ;
  wire \s_axi_rdata_r_reg[2] ;
  wire \s_axi_rdata_r_reg[30] ;
  wire \s_axi_rdata_r_reg[31] ;
  wire \s_axi_rdata_r_reg[3] ;
  wire \s_axi_rdata_r_reg[4] ;
  wire \s_axi_rdata_r_reg[5] ;
  wire \s_axi_rdata_r_reg[6] ;
  wire \s_axi_rdata_r_reg[7] ;
  wire \s_axi_rdata_r_reg[8] ;
  wire \s_axi_rdata_r_reg[9] ;
  wire tta_accel_0_core_db_lockrq_wire;
  wire tta_accel_0_data_b_awren_out_wire;
  wire NLW_RAM_ARR_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_ARR_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_ARR_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_ARR_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_ARR_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_ARR_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_ARR_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "RAM_ARR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    RAM_ARR_reg
       (.ADDRARDADDR({1'b1,\aaddr_r_reg[9] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q[8:1],\aaddr_r_reg[1]_rep ,Q[0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_ARR_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_ARR_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_RAM_ARR_reg_DBITERR_UNCONNECTED),
        .DIADI(\adata_r_reg[31] ),
        .DIBDI(\adata_r_reg[31]_0 ),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(a_ram_rdata_r),
        .DOBDO(b_ram_rdata_r),
        .DOPADOP(NLW_RAM_ARR_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_ARR_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_ARR_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(a_enable),
        .ENBWREN(b_enable),
        .INJECTDBITERR(NLW_RAM_ARR_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_ARR_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_ARR_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_ARR_reg_SBITERR_UNCONNECTED),
        .WEA({p_2_in,p_6_in,p_4_in,RAM_ARR_reg_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,b_strb}));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    RAM_ARR_reg_i_10
       (.I0(onchip_mem_data_b_aready_out_wire),
        .I1(axi_avalid),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\astrb_r_reg[3] [0]),
        .I5(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[0]));
  LUT4 #(
    .INIT(16'h8000)) 
    RAM_ARR_reg_i_3
       (.I0(onchip_mem_data_a_aready_out_wire),
        .I1(core_fu_lsu_avalid_out_wire),
        .I2(core_fu_lsu_astrb_out_wire[3]),
        .I3(core_fu_lsu_awren_out_wire),
        .O(p_2_in));
  LUT4 #(
    .INIT(16'h8000)) 
    RAM_ARR_reg_i_4
       (.I0(onchip_mem_data_a_aready_out_wire),
        .I1(core_fu_lsu_avalid_out_wire),
        .I2(core_fu_lsu_astrb_out_wire[2]),
        .I3(core_fu_lsu_awren_out_wire),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h8000)) 
    RAM_ARR_reg_i_5
       (.I0(onchip_mem_data_a_aready_out_wire),
        .I1(core_fu_lsu_avalid_out_wire),
        .I2(core_fu_lsu_astrb_out_wire[1]),
        .I3(core_fu_lsu_awren_out_wire),
        .O(p_4_in));
  LUT4 #(
    .INIT(16'h8000)) 
    RAM_ARR_reg_i_6
       (.I0(onchip_mem_data_a_aready_out_wire),
        .I1(core_fu_lsu_avalid_out_wire),
        .I2(core_fu_lsu_astrb_out_wire[0]),
        .I3(core_fu_lsu_awren_out_wire),
        .O(RAM_ARR_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    RAM_ARR_reg_i_7
       (.I0(onchip_mem_data_b_aready_out_wire),
        .I1(axi_avalid),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\astrb_r_reg[3] [3]),
        .I5(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[3]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    RAM_ARR_reg_i_8
       (.I0(onchip_mem_data_b_aready_out_wire),
        .I1(axi_avalid),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\astrb_r_reg[3] [2]),
        .I5(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[2]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    RAM_ARR_reg_i_9
       (.I0(onchip_mem_data_b_aready_out_wire),
        .I1(axi_avalid),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\astrb_r_reg[3] [1]),
        .I5(tta_accel_0_data_b_awren_out_wire),
        .O(b_strb[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    a_aready_r_i_1
       (.I0(core_fu_lsu_rready_out_wire),
        .I1(a_rdata_valid_r_reg_n_0),
        .I2(a_live_read_r),
        .O(a_aready_r_i_1_n_0));
  FDCE a_aready_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(a_aready_r_i_1_n_0),
        .Q(onchip_mem_data_a_aready_out_wire));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    a_live_read_r0
       (.I0(core_fu_lsu_awren_out_wire),
        .I1(core_fu_lsu_avalid_out_wire),
        .I2(onchip_mem_data_a_aready_out_wire),
        .I3(a_live_read_r),
        .I4(a_rdata_valid_r_reg_n_0),
        .I5(core_fu_lsu_rready_out_wire),
        .O(a_live_read_r3_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    a_live_read_r0_i_1
       (.I0(onchip_mem_data_a_aready_out_wire),
        .I1(core_fu_lsu_avalid_out_wire),
        .I2(core_fu_lsu_rready_out_wire),
        .I3(a_rdata_valid_r_reg_n_0),
        .I4(a_live_read_r),
        .I5(tta_accel_0_core_db_lockrq_wire),
        .O(\debug_counters.cyclecnt_r_reg[0] ));
  FDCE a_live_read_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(a_live_read_r3_out),
        .Q(a_live_read_r));
  LUT3 #(
    .INIT(8'h82)) 
    \a_rdata_r[31]_i_1 
       (.I0(a_live_read_r),
        .I1(core_fu_lsu_rready_out_wire),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(a_rdata_valid_r));
  FDCE \a_rdata_r_reg[0] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[0]),
        .Q(a_rdata_r[0]));
  FDCE \a_rdata_r_reg[10] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[10]),
        .Q(a_rdata_r[10]));
  FDCE \a_rdata_r_reg[11] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[11]),
        .Q(a_rdata_r[11]));
  FDCE \a_rdata_r_reg[12] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[12]),
        .Q(a_rdata_r[12]));
  FDCE \a_rdata_r_reg[13] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[13]),
        .Q(a_rdata_r[13]));
  FDCE \a_rdata_r_reg[14] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[14]),
        .Q(a_rdata_r[14]));
  FDCE \a_rdata_r_reg[15] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[15]),
        .Q(a_rdata_r[15]));
  FDCE \a_rdata_r_reg[16] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[16]),
        .Q(a_rdata_r[16]));
  FDCE \a_rdata_r_reg[17] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[17]),
        .Q(a_rdata_r[17]));
  FDCE \a_rdata_r_reg[18] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[18]),
        .Q(a_rdata_r[18]));
  FDCE \a_rdata_r_reg[19] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[19]),
        .Q(a_rdata_r[19]));
  FDCE \a_rdata_r_reg[1] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[1]),
        .Q(a_rdata_r[1]));
  FDCE \a_rdata_r_reg[20] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[20]),
        .Q(a_rdata_r[20]));
  FDCE \a_rdata_r_reg[21] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[21]),
        .Q(a_rdata_r[21]));
  FDCE \a_rdata_r_reg[22] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[22]),
        .Q(a_rdata_r[22]));
  FDCE \a_rdata_r_reg[23] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[23]),
        .Q(a_rdata_r[23]));
  FDCE \a_rdata_r_reg[24] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[24]),
        .Q(a_rdata_r[24]));
  FDCE \a_rdata_r_reg[25] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[25]),
        .Q(a_rdata_r[25]));
  FDCE \a_rdata_r_reg[26] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[26]),
        .Q(a_rdata_r[26]));
  FDCE \a_rdata_r_reg[27] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[27]),
        .Q(a_rdata_r[27]));
  FDCE \a_rdata_r_reg[28] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[28]),
        .Q(a_rdata_r[28]));
  FDCE \a_rdata_r_reg[29] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[29]),
        .Q(a_rdata_r[29]));
  FDCE \a_rdata_r_reg[2] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[2]),
        .Q(a_rdata_r[2]));
  FDCE \a_rdata_r_reg[30] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[30]),
        .Q(a_rdata_r[30]));
  FDCE \a_rdata_r_reg[31] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[31]),
        .Q(a_rdata_r[31]));
  FDCE \a_rdata_r_reg[3] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[3]),
        .Q(a_rdata_r[3]));
  FDCE \a_rdata_r_reg[4] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[4]),
        .Q(a_rdata_r[4]));
  FDCE \a_rdata_r_reg[5] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[5]),
        .Q(a_rdata_r[5]));
  FDCE \a_rdata_r_reg[6] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[6]),
        .Q(a_rdata_r[6]));
  FDCE \a_rdata_r_reg[7] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[7]),
        .Q(a_rdata_r[7]));
  FDCE \a_rdata_r_reg[8] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[8]),
        .Q(a_rdata_r[8]));
  FDCE \a_rdata_r_reg[9] 
       (.C(clk),
        .CE(a_rdata_valid_r),
        .CLR(rstx),
        .D(a_ram_rdata_r[9]),
        .Q(a_rdata_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    a_rdata_valid_r_i_1
       (.I0(a_live_read_r),
        .I1(a_rdata_valid_r_reg_n_0),
        .I2(core_fu_lsu_rready_out_wire),
        .O(a_rdata_valid_r_i_1_n_0));
  FDCE a_rdata_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(a_rdata_valid_r_i_1_n_0),
        .Q(a_rdata_valid_r_reg_n_0));
  FDCE b_aready_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(\aaddr_r_reg[15] ),
        .Q(onchip_mem_data_b_aready_out_wire));
  LUT6 #(
    .INIT(64'hF444F4444444F444)) 
    b_live_read_r0
       (.I0(tta_accel_0_data_b_awren_out_wire),
        .I1(b_enable),
        .I2(b_live_read_r),
        .I3(b_live_read_r_reg_0),
        .I4(axi_rready),
        .I5(\aaddr_r_reg[15]_0 ),
        .O(b_live_read_r1_out));
  FDCE b_live_read_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(b_live_read_r1_out),
        .Q(b_live_read_r));
  FDCE \b_rdata_r_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[0]),
        .Q(b_rdata_r[0]));
  FDCE \b_rdata_r_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[10]),
        .Q(b_rdata_r[10]));
  FDCE \b_rdata_r_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[11]),
        .Q(b_rdata_r[11]));
  FDCE \b_rdata_r_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[12]),
        .Q(b_rdata_r[12]));
  FDCE \b_rdata_r_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[13]),
        .Q(b_rdata_r[13]));
  FDCE \b_rdata_r_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[14]),
        .Q(b_rdata_r[14]));
  FDCE \b_rdata_r_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[15]),
        .Q(b_rdata_r[15]));
  FDCE \b_rdata_r_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[16]),
        .Q(b_rdata_r[16]));
  FDCE \b_rdata_r_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[17]),
        .Q(b_rdata_r[17]));
  FDCE \b_rdata_r_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[18]),
        .Q(b_rdata_r[18]));
  FDCE \b_rdata_r_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[19]),
        .Q(b_rdata_r[19]));
  FDCE \b_rdata_r_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[1]),
        .Q(b_rdata_r[1]));
  FDCE \b_rdata_r_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[20]),
        .Q(b_rdata_r[20]));
  FDCE \b_rdata_r_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[21]),
        .Q(b_rdata_r[21]));
  FDCE \b_rdata_r_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[22]),
        .Q(b_rdata_r[22]));
  FDCE \b_rdata_r_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[23]),
        .Q(b_rdata_r[23]));
  FDCE \b_rdata_r_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[24]),
        .Q(b_rdata_r[24]));
  FDCE \b_rdata_r_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[25]),
        .Q(b_rdata_r[25]));
  FDCE \b_rdata_r_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[26]),
        .Q(b_rdata_r[26]));
  FDCE \b_rdata_r_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[27]),
        .Q(b_rdata_r[27]));
  FDCE \b_rdata_r_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[28]),
        .Q(b_rdata_r[28]));
  FDCE \b_rdata_r_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[29]),
        .Q(b_rdata_r[29]));
  FDCE \b_rdata_r_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[2]),
        .Q(b_rdata_r[2]));
  FDCE \b_rdata_r_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[30]),
        .Q(b_rdata_r[30]));
  FDCE \b_rdata_r_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[31]),
        .Q(b_rdata_r[31]));
  FDCE \b_rdata_r_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[3]),
        .Q(b_rdata_r[3]));
  FDCE \b_rdata_r_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[4]),
        .Q(b_rdata_r[4]));
  FDCE \b_rdata_r_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[5]),
        .Q(b_rdata_r[5]));
  FDCE \b_rdata_r_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[6]),
        .Q(b_rdata_r[6]));
  FDCE \b_rdata_r_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[7]),
        .Q(b_rdata_r[7]));
  FDCE \b_rdata_r_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[8]),
        .Q(b_rdata_r[8]));
  FDCE \b_rdata_r_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstx),
        .D(b_ram_rdata_r[9]),
        .Q(b_rdata_r[9]));
  FDCE b_rdata_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstx),
        .D(b_live_read_r_reg_1),
        .Q(b_live_read_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[0]_i_1 
       (.I0(a_rdata_r[0]),
        .I1(a_ram_rdata_r[0]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[10]_i_1 
       (.I0(a_rdata_r[10]),
        .I1(a_ram_rdata_r[10]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[11]_i_1 
       (.I0(a_rdata_r[11]),
        .I1(a_ram_rdata_r[11]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[12]_i_1 
       (.I0(a_rdata_r[12]),
        .I1(a_ram_rdata_r[12]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[13]_i_1 
       (.I0(a_rdata_r[13]),
        .I1(a_ram_rdata_r[13]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[14]_i_1 
       (.I0(a_rdata_r[14]),
        .I1(a_ram_rdata_r[14]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[15]_i_1 
       (.I0(a_rdata_r[15]),
        .I1(a_ram_rdata_r[15]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[16]_i_1 
       (.I0(a_rdata_r[16]),
        .I1(a_ram_rdata_r[16]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[17]_i_1 
       (.I0(a_rdata_r[17]),
        .I1(a_ram_rdata_r[17]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[18]_i_1 
       (.I0(a_rdata_r[18]),
        .I1(a_ram_rdata_r[18]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[19]_i_1 
       (.I0(a_rdata_r[19]),
        .I1(a_ram_rdata_r[19]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[1]_i_1 
       (.I0(a_rdata_r[1]),
        .I1(a_ram_rdata_r[1]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[20]_i_1 
       (.I0(a_rdata_r[20]),
        .I1(a_ram_rdata_r[20]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[21]_i_1 
       (.I0(a_rdata_r[21]),
        .I1(a_ram_rdata_r[21]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[22]_i_1 
       (.I0(a_rdata_r[22]),
        .I1(a_ram_rdata_r[22]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[23]_i_1 
       (.I0(a_rdata_r[23]),
        .I1(a_ram_rdata_r[23]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[24]_i_1 
       (.I0(a_rdata_r[24]),
        .I1(a_ram_rdata_r[24]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[25]_i_1 
       (.I0(a_rdata_r[25]),
        .I1(a_ram_rdata_r[25]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[26]_i_1 
       (.I0(a_rdata_r[26]),
        .I1(a_ram_rdata_r[26]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[27]_i_1 
       (.I0(a_rdata_r[27]),
        .I1(a_ram_rdata_r[27]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[28]_i_1 
       (.I0(a_rdata_r[28]),
        .I1(a_ram_rdata_r[28]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[29]_i_1 
       (.I0(a_rdata_r[29]),
        .I1(a_ram_rdata_r[29]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[2]_i_1 
       (.I0(a_rdata_r[2]),
        .I1(a_ram_rdata_r[2]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[30]_i_1 
       (.I0(a_rdata_r[30]),
        .I1(a_ram_rdata_r[30]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rdata_r[31]_i_1 
       (.I0(core_fu_lsu_rready_out_wire),
        .I1(a_rdata_valid_r_reg_n_0),
        .I2(a_live_read_r),
        .O(\rdata_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[31]_i_2 
       (.I0(a_rdata_r[31]),
        .I1(a_ram_rdata_r[31]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[3]_i_1 
       (.I0(a_rdata_r[3]),
        .I1(a_ram_rdata_r[3]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[4]_i_1 
       (.I0(a_rdata_r[4]),
        .I1(a_ram_rdata_r[4]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[5]_i_1 
       (.I0(a_rdata_r[5]),
        .I1(a_ram_rdata_r[5]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[6]_i_1 
       (.I0(a_rdata_r[6]),
        .I1(a_ram_rdata_r[6]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[7]_i_1 
       (.I0(a_rdata_r[7]),
        .I1(a_ram_rdata_r[7]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[8]_i_1 
       (.I0(a_rdata_r[8]),
        .I1(a_ram_rdata_r[8]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rdata_r[9]_i_1 
       (.I0(a_rdata_r[9]),
        .I1(a_ram_rdata_r[9]),
        .I2(a_rdata_valid_r_reg_n_0),
        .O(\rdata_r_reg[31] [9]));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[0]_i_3 
       (.I0(\b_rdata_r_reg[32] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[0]),
        .I4(b_ram_rdata_r[0]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[0] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[10]_i_3 
       (.I0(b_rdata_valid_r_reg_0),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[10]),
        .I4(b_ram_rdata_r[10]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[10] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[11]_i_3 
       (.I0(b_rdata_valid_r_reg_1),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[11]),
        .I4(b_ram_rdata_r[11]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[11] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[12]_i_3 
       (.I0(b_rdata_valid_r_reg_2),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[12]),
        .I4(b_ram_rdata_r[12]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[12] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[13]_i_3 
       (.I0(b_rdata_valid_r_reg_3),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[13]),
        .I4(b_ram_rdata_r[13]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[13] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[14]_i_3 
       (.I0(b_rdata_valid_r_reg_4),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[14]),
        .I4(b_ram_rdata_r[14]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[14] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[15]_i_3 
       (.I0(b_rdata_valid_r_reg_5),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[15]),
        .I4(b_ram_rdata_r[15]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[15] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[16]_i_3 
       (.I0(b_rdata_valid_r_reg_6),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[16]),
        .I4(b_ram_rdata_r[16]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[16] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[17]_i_3 
       (.I0(b_rdata_valid_r_reg_7),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[17]),
        .I4(b_ram_rdata_r[17]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[17] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[18]_i_3 
       (.I0(b_rdata_valid_r_reg_8),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[18]),
        .I4(b_ram_rdata_r[18]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[18] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[19]_i_3 
       (.I0(b_rdata_valid_r_reg_9),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[19]),
        .I4(b_ram_rdata_r[19]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[19] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[1]_i_3 
       (.I0(\b_rdata_r_reg[33] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[1]),
        .I4(b_ram_rdata_r[1]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[1] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[20]_i_3 
       (.I0(b_rdata_valid_r_reg_10),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[20]),
        .I4(b_ram_rdata_r[20]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[20] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[21]_i_3 
       (.I0(b_rdata_valid_r_reg_11),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[21]),
        .I4(b_ram_rdata_r[21]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[21] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[22]_i_3 
       (.I0(b_rdata_valid_r_reg_12),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[22]),
        .I4(b_ram_rdata_r[22]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[22] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[23]_i_3 
       (.I0(b_rdata_valid_r_reg_13),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[23]),
        .I4(b_ram_rdata_r[23]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[23] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[24]_i_3 
       (.I0(b_rdata_valid_r_reg_14),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[24]),
        .I4(b_ram_rdata_r[24]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[24] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[25]_i_3 
       (.I0(b_rdata_valid_r_reg_15),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[25]),
        .I4(b_ram_rdata_r[25]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[25] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[26]_i_3 
       (.I0(b_rdata_valid_r_reg_16),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[26]),
        .I4(b_ram_rdata_r[26]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[26] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[27]_i_3 
       (.I0(b_rdata_valid_r_reg_17),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[27]),
        .I4(b_ram_rdata_r[27]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[27] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[28]_i_3 
       (.I0(b_rdata_valid_r_reg_18),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[28]),
        .I4(b_ram_rdata_r[28]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[28] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[29]_i_3 
       (.I0(b_rdata_valid_r_reg_19),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[29]),
        .I4(b_ram_rdata_r[29]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[29] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[2]_i_3 
       (.I0(\b_rdata_r_reg[34] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[2]),
        .I4(b_ram_rdata_r[2]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[2] ));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[30]_i_3 
       (.I0(b_rdata_valid_r_reg_20),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[30]),
        .I4(b_ram_rdata_r[30]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[30] ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata_r[31]_i_7 
       (.I0(b_live_read_r),
        .I1(b_live_read_r_reg_0),
        .O(onchip_mem_data_b_rvalid_out_wire));
  LUT6 #(
    .INIT(64'hBAAABAAABABAAAAA)) 
    \s_axi_rdata_r[31]_i_9 
       (.I0(b_rdata_valid_r_reg_21),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[31]),
        .I4(b_ram_rdata_r[31]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[31] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[3]_i_3 
       (.I0(\b_rdata_r_reg[35] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[3]),
        .I4(b_ram_rdata_r[3]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[3] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[4]_i_3 
       (.I0(\b_rdata_r_reg[36] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[4]),
        .I4(b_ram_rdata_r[4]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[4] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[5]_i_3 
       (.I0(\b_rdata_r_reg[37] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[5]),
        .I4(b_ram_rdata_r[5]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[5] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[6]_i_3 
       (.I0(\b_rdata_r_reg[38] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[6]),
        .I4(b_ram_rdata_r[6]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[6] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[7]_i_3 
       (.I0(\b_rdata_r_reg[39] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[7]),
        .I4(b_ram_rdata_r[7]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[7] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[8]_i_3 
       (.I0(\b_rdata_r_reg[40] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[8]),
        .I4(b_ram_rdata_r[8]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[8] ));
  LUT6 #(
    .INIT(64'h3808380838380808)) 
    \s_axi_rdata_r[9]_i_3 
       (.I0(\b_rdata_r_reg[41] ),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(b_rdata_r[9]),
        .I4(b_ram_rdata_r[9]),
        .I5(b_live_read_r_reg_0),
        .O(\s_axi_rdata_r_reg[9] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
