	component exponent_accelerator is
		port (
			clk_clk                 : in  std_logic                     := 'X';             -- clk
			export_conduit_readdata : out std_logic_vector(31 downto 0);                    -- readdata
			hex0_export             : out std_logic_vector(6 downto 0);                     -- export
			hex1_export             : out std_logic_vector(6 downto 0);                     -- export
			hex2_export             : out std_logic_vector(6 downto 0);                     -- export
			hex3_export             : out std_logic_vector(6 downto 0);                     -- export
			hex4_export             : out std_logic_vector(6 downto 0);                     -- export
			hex5_export             : out std_logic_vector(6 downto 0);                     -- export
			ledr_export             : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n           : in  std_logic                     := 'X';             -- reset_n
			switch_export           : in  std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component exponent_accelerator;

