#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016433b1b4d0 .scope module, "fsml_behavioral_tb" "fsml_behavioral_tb" 2 47;
 .timescale 0 0;
P_0000016433b0c750 .param/l "CLK_PERIOD" 0 2 49, +C4<00000000000000000000000000001010>;
v0000016433ae2d80_0 .var "Din", 0 0;
v0000016433ae2e20_0 .net "Dout", 0 0, v0000016433b173e0_0;  1 drivers
v0000016433ae2ec0_0 .var "Reset", 0 0;
v0000016433ae2f60_0 .var "clk", 0 0;
S_0000016433b17250 .scope module, "DUT" "fsml_behavioral" 2 56, 2 1 0, S_0000016433b1b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /INPUT 1 "Din";
P_0000016433a5b130 .param/l "DONE" 0 2 9, C4<100>;
P_0000016433a5b168 .param/l "IDLE" 0 2 7, C4<001>;
P_0000016433a5b1a0 .param/l "MIDWAY" 0 2 8, C4<010>;
v0000016433ae35f0_0 .net "Din", 0 0, v0000016433ae2d80_0;  1 drivers
v0000016433b173e0_0 .var "Dout", 0 0;
v0000016433b17480_0 .net "Reset", 0 0, v0000016433ae2ec0_0;  1 drivers
v0000016433b17520_0 .net "clk", 0 0, v0000016433ae2f60_0;  1 drivers
v0000016433b175c0_0 .var "next_state", 2 0;
v0000016433ae2ce0_0 .var "state", 2 0;
E_0000016433b0c390 .event anyedge, v0000016433ae2ce0_0, v0000016433ae35f0_0;
E_0000016433b0c650 .event posedge, v0000016433b17480_0, v0000016433b17520_0;
S_0000016433b1b660 .scope module, "fsml_behavioral_wb" "fsml_behavioral_wb" 2 82;
 .timescale 0 0;
v0000016433b12e50_0 .var "Din", 0 0;
v0000016433b12ef0_0 .net "Dout", 0 0, v0000016433b12c70_0;  1 drivers
v0000016433b13530_0 .var "Reset", 0 0;
v0000016433b138f0_0 .var "clk", 0 0;
S_0000016433ae3000 .scope module, "DUT" "fsml_behavioral" 2 89, 2 1 0, S_0000016433b1b660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /INPUT 1 "Din";
P_0000016433b0cb60 .param/l "DONE" 0 2 9, C4<100>;
P_0000016433b0cb98 .param/l "IDLE" 0 2 7, C4<001>;
P_0000016433b0cbd0 .param/l "MIDWAY" 0 2 8, C4<010>;
v0000016433b0cc10_0 .net "Din", 0 0, v0000016433b12e50_0;  1 drivers
v0000016433b12c70_0 .var "Dout", 0 0;
v0000016433b135d0_0 .net "Reset", 0 0, v0000016433b13530_0;  1 drivers
v0000016433b137b0_0 .net "clk", 0 0, v0000016433b138f0_0;  1 drivers
v0000016433b13210_0 .var "next_state", 2 0;
v0000016433b13850_0 .var "state", 2 0;
E_0000016433b0bb10 .event anyedge, v0000016433b13850_0, v0000016433b0cc10_0;
E_0000016433b0c190 .event posedge, v0000016433b135d0_0, v0000016433b137b0_0;
    .scope S_0000016433b17250;
T_0 ;
    %wait E_0000016433b0c650;
    %load/vec4 v0000016433b17480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000016433ae2ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016433b173e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016433b175c0_0;
    %assign/vec4 v0000016433ae2ce0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016433b17250;
T_1 ;
    %wait E_0000016433b0c390;
    %load/vec4 v0000016433ae2ce0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016433b175c0_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000016433ae35f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016433b175c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b173e0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016433b175c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b173e0_0, 0, 1;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016433b175c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b173e0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016433b175c0_0, 0, 3;
    %load/vec4 v0000016433ae35f0_0;
    %store/vec4 v0000016433b173e0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000016433b1b4d0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000016433ae2f60_0;
    %inv;
    %assign/vec4 v0000016433ae2f60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016433b1b4d0;
T_3 ;
    %vpi_call 2 66 "$dumpfile", "fsml_behavioral_tb.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016433b1b4d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016433ae2ec0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433ae2ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433ae2d80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016433ae2d80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433ae2d80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016433ae2d80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433ae2d80_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000016433ae3000;
T_4 ;
    %wait E_0000016433b0c190;
    %load/vec4 v0000016433b135d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000016433b13850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016433b12c70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016433b13210_0;
    %assign/vec4 v0000016433b13850_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016433ae3000;
T_5 ;
    %wait E_0000016433b0bb10;
    %load/vec4 v0000016433b13850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016433b13210_0, 0, 3;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000016433b0cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016433b13210_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b12c70_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016433b13210_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b12c70_0, 0, 1;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016433b13210_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b12c70_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016433b13210_0, 0, 3;
    %load/vec4 v0000016433b0cc10_0;
    %store/vec4 v0000016433b12c70_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000016433b1b660;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b138f0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000016433b1b660;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000016433b138f0_0;
    %inv;
    %assign/vec4 v0000016433b138f0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016433b1b660;
T_8 ;
    %vpi_call 2 103 "$monitor", "Time %0t, Reset: %b, Din: %b, Dout: %b, clk: %b, current_state: %b", $time, v0000016433b13530_0, v0000016433b12e50_0, v0000016433b12ef0_0, v0000016433b138f0_0, v0000016433b13850_0 {0 0 0};
    %vpi_call 2 104 "$dumpfile", "fsml_behavioral_wb.vcd" {0 0 0};
    %vpi_call 2 105 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016433b1b660 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016433b13530_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b13530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b12e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016433b12e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b12e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016433b12e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b12e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016433b12e50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016433b12e50_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "8_2_2.v";
