/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
 * All rights reserved.</center></h2>
 *
 * This software component is licensed by ST under BSD 3-Clause license,
 * the "License"; You may not use this file except in compliance with the
 * License. You may obtain a copy of the License at:
 *                        opensource.org/licenses/BSD-3-Clause
 *
 ******************************************************************************
 */

#include <stdint.h>

#define IPR_0_ADDR 0xE000E400
#define IPR_1_ADDR 0xE000E404
#define IPR_2_ADDR 0xE000E408
#define IPR_3_ADDR 0xE000E40C
#define IPR_4_ADDR 0xE000E410
#define IPR_5_ADDR 0xE000E414
#define IPR_6_ADDR 0xE000E418
#define IPR_7_ADDR 0xE000E41C
#define IPR_8_ADDR 0xE000E420
#define IPR_9_ADDR 0xE000E424
#define IPR_10_ADDR 0xE000E428
#define IPR_11_ADDR 0xE000E42C
#define IPR_12_ADDR 0xE000E430
#define IPR_13_ADDR 0xE000E434
#define IPR_14_ADDR 0xE000E438
#define IPR_15_ADDR 0xE000E43C
#define IPR_16_ADDR 0xE000E440
#define IPR_17_ADDR 0xE000E444
#define IPR_18_ADDR 0xE000E448
#define IPR_19_ADDR 0xE000E44C
#define IPR_20_ADDR 0xE000E450
#define IPR_21_ADDR 0xE000E454
#define IPR_22_ADDR 0xE000E458
#define IPR_23_ADDR 0xE000E45C
#define IPR_24_ADDR 0xE000E460
#define IPR_25_ADDR 0xE000E464
#define IPR_26_ADDR 0xE000E468
#define IPR_27_ADDR 0xE000E46C
#define IPR_28_ADDR 0xE000E470
#define IPR_29_ADDR 0xE000E474
#define IPR_30_ADDR 0xE000E478
#define IPR_31_ADDR 0xE000E47C
#define IPR_32_ADDR 0xE000E480
#define IPR_33_ADDR 0xE000E484
#define IPR_34_ADDR 0xE000E488
#define IPR_35_ADDR 0xE000E48C
#define IPR_36_ADDR 0xE000E490
#define IPR_37_ADDR 0xE000E494
#define IPR_38_ADDR 0xE000E498
#define IPR_39_ADDR 0xE000E49C
#define IPR_40_ADDR 0xE000E4A0
#define IPR_41_ADDR 0xE000E4A4
#define IPR_42_ADDR 0xE000E4A8
#define IPR_43_ADDR 0xE000E4AC
#define IPR_44_ADDR 0xE000E4B0
#define IPR_45_ADDR 0xE000E4B4
#define IPR_46_ADDR 0xE000E4B8
#define IPR_47_ADDR 0xE000E4BC
#define IPR_48_ADDR 0xE000E4C0
#define IPR_49_ADDR 0xE000E4C4
#define IPR_50_ADDR 0xE000E4C8
#define IPR_51_ADDR 0xE000E4CC
#define IPR_52_ADDR 0xE000E4D0
#define IPR_53_ADDR 0xE000E4D4
#define IPR_54_ADDR 0xE000E4D8
#define IPR_55_ADDR 0xE000E4DC
#define IPR_56_ADDR 0xE000E4E0
#define IPR_57_ADDR 0xE000E4E4
#define IPR_58_ADDR 0xE000E4E8
#define IPR_59_ADDR 0xE000E4EC

#define INR_0_ADDR   IPR_0_ADDR
#define INR_1_ADDR   IPR_0_ADDR
#define INR_2_ADDR   IPR_0_ADDR
#define INR_3_ADDR   IPR_0_ADDR
#define INR_4_ADDR   IPR_1_ADDR
#define INR_5_ADDR   IPR_1_ADDR
#define INR_6_ADDR   IPR_1_ADDR
#define INR_7_ADDR   IPR_1_ADDR
#define INR_8_ADDR   IPR_2_ADDR
#define INR_9_ADDR   IPR_2_ADDR
#define INR_10_ADDR  IPR_2_ADDR
#define INR_11_ADDR  IPR_2_ADDR
#define INR_12_ADDR  IPR_3_ADDR
#define INR_13_ADDR  IPR_3_ADDR
#define INR_14_ADDR  IPR_3_ADDR
#define INR_15_ADDR  IPR_3_ADDR
#define INR_16_ADDR  IPR_4_ADDR
#define INR_17_ADDR  IPR_4_ADDR
#define INR_18_ADDR  IPR_4_ADDR
#define INR_19_ADDR  IPR_4_ADDR
#define INR_20_ADDR  IPR_5_ADDR
#define INR_21_ADDR  IPR_5_ADDR
#define INR_22_ADDR  IPR_5_ADDR
#define INR_23_ADDR  IPR_5_ADDR
#define INR_24_ADDR  IPR_6_ADDR
#define INR_25_ADDR  IPR_6_ADDR
#define INR_26_ADDR  IPR_6_ADDR
#define INR_27_ADDR  IPR_6_ADDR
#define INR_28_ADDR  IPR_7_ADDR
#define INR_29_ADDR  IPR_7_ADDR
#define INR_30_ADDR  IPR_7_ADDR
#define INR_31_ADDR  IPR_7_ADDR
#define INR_32_ADDR  IPR_8_ADDR
#define INR_33_ADDR  IPR_8_ADDR
#define INR_34_ADDR  IPR_8_ADDR
#define INR_35_ADDR  IPR_8_ADDR
#define INR_36_ADDR  IPR_9_ADDR
#define INR_37_ADDR  IPR_9_ADDR
#define INR_38_ADDR  IPR_9_ADDR
#define INR_39_ADDR  IPR_9_ADDR
#define INR_40_ADDR  IPR_10_ADDR
#define INR_41_ADDR  IPR_10_ADDR
#define INR_42_ADDR  IPR_10_ADDR
#define INR_43_ADDR  IPR_10_ADDR
#define INR_44_ADDR  IPR_11_ADDR
#define INR_45_ADDR  IPR_11_ADDR
#define INR_46_ADDR  IPR_11_ADDR
#define INR_47_ADDR  IPR_11_ADDR
#define INR_48_ADDR  IPR_12_ADDR
#define INR_49_ADDR  IPR_12_ADDR
#define INR_50_ADDR  IPR_12_ADDR
#define INR_51_ADDR  IPR_12_ADDR
#define INR_52_ADDR  IPR_13_ADDR
#define INR_53_ADDR  IPR_13_ADDR
#define INR_54_ADDR  IPR_13_ADDR
#define INR_55_ADDR  IPR_13_ADDR
#define INR_56_ADDR  IPR_14_ADDR
#define INR_57_ADDR  IPR_14_ADDR
#define INR_58_ADDR  IPR_14_ADDR
#define INR_59_ADDR  IPR_14_ADDR
#define INR_60_ADDR  IPR_15_ADDR
#define INR_61_ADDR  IPR_15_ADDR
#define INR_62_ADDR  IPR_15_ADDR
#define INR_63_ADDR  IPR_15_ADDR
#define INR_64_ADDR  IPR_16_ADDR
#define INR_65_ADDR  IPR_16_ADDR
#define INR_66_ADDR  IPR_16_ADDR
#define INR_67_ADDR  IPR_16_ADDR
#define INR_68_ADDR  IPR_17_ADDR
#define INR_69_ADDR  IPR_17_ADDR
#define INR_70_ADDR  IPR_17_ADDR
#define INR_71_ADDR  IPR_17_ADDR
#define INR_72_ADDR  IPR_18_ADDR
#define INR_73_ADDR  IPR_18_ADDR
#define INR_74_ADDR  IPR_18_ADDR
#define INR_75_ADDR  IPR_18_ADDR
#define INR_76_ADDR  IPR_19_ADDR
#define INR_77_ADDR  IPR_19_ADDR
#define INR_78_ADDR  IPR_19_ADDR
#define INR_79_ADDR  IPR_19_ADDR
#define INR_80_ADDR  IPR_20_ADDR
#define INR_81_ADDR  IPR_20_ADDR
#define INR_82_ADDR  IPR_20_ADDR
#define INR_83_ADDR  IPR_20_ADDR
#define INR_84_ADDR  IPR_21_ADDR
#define INR_85_ADDR  IPR_21_ADDR
#define INR_86_ADDR  IPR_21_ADDR
#define INR_87_ADDR  IPR_21_ADDR
#define INR_88_ADDR  IPR_22_ADDR
#define INR_89_ADDR  IPR_22_ADDR
#define INR_90_ADDR  IPR_22_ADDR
#define INR_91_ADDR  IPR_22_ADDR
#define INR_92_ADDR  IPR_23_ADDR
#define INR_93_ADDR  IPR_23_ADDR
#define INR_94_ADDR  IPR_23_ADDR
#define INR_95_ADDR  IPR_23_ADDR
#define INR_96_ADDR  IPR_24_ADDR
#define INR_97_ADDR  IPR_24_ADDR
#define INR_98_ADDR  IPR_24_ADDR
#define INR_99_ADDR  IPR_24_ADDR
#define INR_100_ADDR IPR_25_ADDR
#define INR_101_ADDR IPR_25_ADDR
#define INR_102_ADDR IPR_25_ADDR
#define INR_103_ADDR IPR_25_ADDR
#define INR_104_ADDR IPR_26_ADDR
#define INR_105_ADDR IPR_26_ADDR
#define INR_106_ADDR IPR_26_ADDR
#define INR_107_ADDR IPR_26_ADDR
#define INR_108_ADDR IPR_27_ADDR
#define INR_109_ADDR IPR_27_ADDR
#define INR_110_ADDR IPR_27_ADDR
#define INR_111_ADDR IPR_27_ADDR
#define INR_112_ADDR IPR_28_ADDR
#define INR_113_ADDR IPR_28_ADDR
#define INR_114_ADDR IPR_28_ADDR
#define INR_115_ADDR IPR_28_ADDR
#define INR_116_ADDR IPR_29_ADDR
#define INR_117_ADDR IPR_29_ADDR
#define INR_118_ADDR IPR_29_ADDR
#define INR_119_ADDR IPR_29_ADDR
#define INR_120_ADDR IPR_30_ADDR
#define INR_121_ADDR IPR_30_ADDR
#define INR_122_ADDR IPR_30_ADDR
#define INR_123_ADDR IPR_30_ADDR
#define INR_124_ADDR IPR_31_ADDR
#define INR_125_ADDR IPR_31_ADDR
#define INR_126_ADDR IPR_31_ADDR
#define INR_127_ADDR IPR_31_ADDR
#define INR_128_ADDR IPR_32_ADDR
#define INR_129_ADDR IPR_32_ADDR
#define INR_130_ADDR IPR_32_ADDR
#define INR_131_ADDR IPR_32_ADDR
#define INR_132_ADDR IPR_33_ADDR
#define INR_133_ADDR IPR_33_ADDR
#define INR_134_ADDR IPR_33_ADDR
#define INR_135_ADDR IPR_33_ADDR
#define INR_136_ADDR IPR_34_ADDR
#define INR_137_ADDR IPR_34_ADDR
#define INR_138_ADDR IPR_34_ADDR
#define INR_139_ADDR IPR_34_ADDR
#define INR_140_ADDR IPR_35_ADDR
#define INR_141_ADDR IPR_35_ADDR
#define INR_142_ADDR IPR_35_ADDR
#define INR_143_ADDR IPR_35_ADDR
#define INR_144_ADDR IPR_36_ADDR
#define INR_145_ADDR IPR_36_ADDR
#define INR_146_ADDR IPR_36_ADDR
#define INR_147_ADDR IPR_36_ADDR
#define INR_148_ADDR IPR_37_ADDR
#define INR_149_ADDR IPR_37_ADDR
#define INR_151_ADDR IPR_37_ADDR
#define INR_151_ADDR IPR_37_ADDR
#define INR_152_ADDR IPR_38_ADDR
#define INR_153_ADDR IPR_38_ADDR
#define INR_154_ADDR IPR_38_ADDR
#define INR_155_ADDR IPR_38_ADDR
#define INR_156_ADDR IPR_39_ADDR
#define INR_157_ADDR IPR_39_ADDR
#define INR_158_ADDR IPR_39_ADDR
#define INR_159_ADDR IPR_39_ADDR
#define INR_160_ADDR IPR_40_ADDR
#define INR_161_ADDR IPR_40_ADDR
#define INR_162_ADDR IPR_40_ADDR
#define INR_163_ADDR IPR_40_ADDR
#define INR_164_ADDR IPR_41_ADDR
#define INR_165_ADDR IPR_41_ADDR
#define INR_166_ADDR IPR_41_ADDR
#define INR_167_ADDR IPR_41_ADDR
#define INR_168_ADDR IPR_42_ADDR
#define INR_169_ADDR IPR_42_ADDR
#define INR_170_ADDR IPR_42_ADDR
#define INR_171_ADDR IPR_42_ADDR
#define INR_172_ADDR IPR_43_ADDR
#define INR_173_ADDR IPR_43_ADDR
#define INR_174_ADDR IPR_43_ADDR
#define INR_175_ADDR IPR_43_ADDR
#define INR_176_ADDR IPR_44_ADDR
#define INR_177_ADDR IPR_44_ADDR
#define INR_178_ADDR IPR_44_ADDR
#define INR_179_ADDR IPR_44_ADDR
#define INR_180_ADDR IPR_45_ADDR
#define INR_181_ADDR IPR_45_ADDR
#define INR_182_ADDR IPR_45_ADDR
#define INR_183_ADDR IPR_45_ADDR
#define INR_184_ADDR IPR_46_ADDR
#define INR_185_ADDR IPR_46_ADDR
#define INR_186_ADDR IPR_46_ADDR
#define INR_187_ADDR IPR_46_ADDR
#define INR_188_ADDR IPR_47_ADDR
#define INR_189_ADDR IPR_47_ADDR
#define INR_190_ADDR IPR_47_ADDR
#define INR_191_ADDR IPR_47_ADDR
#define INR_192_ADDR IPR_48_ADDR
#define INR_193_ADDR IPR_48_ADDR
#define INR_194_ADDR IPR_48_ADDR
#define INR_195_ADDR IPR_48_ADDR
#define INR_196_ADDR IPR_49_ADDR
#define INR_197_ADDR IPR_49_ADDR
#define INR_198_ADDR IPR_49_ADDR
#define INR_199_ADDR IPR_49_ADDR
#define INR_201_ADDR IPR_50_ADDR
#define INR_201_ADDR IPR_50_ADDR
#define INR_202_ADDR IPR_50_ADDR
#define INR_203_ADDR IPR_50_ADDR
#define INR_204_ADDR IPR_51_ADDR
#define INR_205_ADDR IPR_51_ADDR
#define INR_206_ADDR IPR_51_ADDR
#define INR_207_ADDR IPR_51_ADDR
#define INR_208_ADDR IPR_52_ADDR
#define INR_209_ADDR IPR_52_ADDR
#define INR_210_ADDR IPR_52_ADDR
#define INR_211_ADDR IPR_52_ADDR
#define INR_212_ADDR IPR_53_ADDR
#define INR_213_ADDR IPR_53_ADDR
#define INR_214_ADDR IPR_53_ADDR
#define INR_215_ADDR IPR_53_ADDR
#define INR_216_ADDR IPR_54_ADDR
#define INR_217_ADDR IPR_54_ADDR
#define INR_218_ADDR IPR_54_ADDR
#define INR_219_ADDR IPR_54_ADDR
#define INR_220_ADDR IPR_55_ADDR
#define INR_221_ADDR IPR_55_ADDR
#define INR_222_ADDR IPR_55_ADDR
#define INR_223_ADDR IPR_55_ADDR
#define INR_224_ADDR IPR_56_ADDR
#define INR_225_ADDR IPR_56_ADDR
#define INR_226_ADDR IPR_56_ADDR
#define INR_227_ADDR IPR_56_ADDR
#define INR_228_ADDR IPR_57_ADDR
#define INR_229_ADDR IPR_57_ADDR
#define INR_231_ADDR IPR_57_ADDR
#define INR_231_ADDR IPR_57_ADDR
#define INR_232_ADDR IPR_58_ADDR
#define INR_233_ADDR IPR_58_ADDR
#define INR_234_ADDR IPR_58_ADDR
#define INR_235_ADDR IPR_58_ADDR
#define INR_236_ADDR IPR_59_ADDR
#define INR_237_ADDR IPR_59_ADDR
#define INR_238_ADDR IPR_59_ADDR
#define INR_239_ADDR IPR_59_ADDR


#define PRI_0_SHIFT 0x0
#define PRI_1_SHIFT 0x8
#define PRI_2_SHIFT 0x10
#define PRI_3_SHIFT 0x18
#define PRI_4_SHIFT 0x0
#define PRI_5_SHIFT 0x8
#define PRI_6_SHIFT 0x10
#define PRI_7_SHIFT 0x18
#define PRI_8_SHIFT 0x0
#define PRI_9_SHIFT 0x8
#define PRI_10_SHIFT 0x10
#define PRI_11_SHIFT 0x18
#define PRI_12_SHIFT 0x0
#define PRI_13_SHIFT 0x8
#define PRI_14_SHIFT 0x10
#define PRI_15_SHIFT 0x18
#define PRI_16_SHIFT 0x0
#define PRI_17_SHIFT 0x8
#define PRI_18_SHIFT 0x10
#define PRI_19_SHIFT 0x18
#define PRI_20_SHIFT 0x0
#define PRI_21_SHIFT 0x10
#define PRI_22_SHIFT 0x0
#define PRI_23_SHIFT 0x8
#define PRI_24_SHIFT 0x10
#define PRI_25_SHIFT 0x18
#define PRI_26_SHIFT 0x0
#define PRI_27_SHIFT 0x8
#define PRI_28_SHIFT 0x10
#define PRI_29_SHIFT 0x18
#define PRI_30_SHIFT 0x0
#define PRI_31_SHIFT 0x10
#define PRI_32_SHIFT 0x0
#define PRI_33_SHIFT 0x8
#define PRI_34_SHIFT 0x10
#define PRI_35_SHIFT 0x18
#define PRI_36_SHIFT 0x0
#define PRI_37_SHIFT 0x8
#define PRI_38_SHIFT 0x10
#define PRI_39_SHIFT 0x18
#define PRI_40_SHIFT 0x0
#define PRI_41_SHIFT 0x10
#define PRI_42_SHIFT 0x0
#define PRI_43_SHIFT 0x8
#define PRI_44_SHIFT 0x10
#define PRI_45_SHIFT 0x18
#define PRI_46_SHIFT 0x0
#define PRI_47_SHIFT 0x8
#define PRI_48_SHIFT 0x10
#define PRI_49_SHIFT 0x18
#define PRI_50_SHIFT 0x0
#define PRI_51_SHIFT 0x10
#define PRI_52_SHIFT 0x0
#define PRI_53_SHIFT 0x8
#define PRI_54_SHIFT 0x10
#define PRI_55_SHIFT 0x18
#define PRI_56_SHIFT 0x0
#define PRI_57_SHIFT 0x8
#define PRI_58_SHIFT 0x10
#define PRI_59_SHIFT 0x18
#define PRI_60_SHIFT 0x0
#define PRI_61_SHIFT 0x10
#define PRI_62_SHIFT 0x0
#define PRI_63_SHIFT 0x8
#define PRI_64_SHIFT 0x10
#define PRI_65_SHIFT 0x18
#define PRI_66_SHIFT 0x0
#define PRI_67_SHIFT 0x8
#define PRI_68_SHIFT 0x10
#define PRI_69_SHIFT 0x18
#define PRI_70_SHIFT 0x0
#define PRI_71_SHIFT 0x10
#define PRI_72_SHIFT 0x0
#define PRI_73_SHIFT 0x8
#define PRI_74_SHIFT 0x10
#define PRI_75_SHIFT 0x18
#define PRI_76_SHIFT 0x0
#define PRI_77_SHIFT 0x8
#define PRI_78_SHIFT 0x10
#define PRI_79_SHIFT 0x18
#define PRI_80_SHIFT 0x0
#define PRI_81_SHIFT 0x10
#define PRI_82_SHIFT 0x0
#define PRI_83_SHIFT 0x8
#define PRI_84_SHIFT 0x10
#define PRI_85_SHIFT 0x18
#define PRI_86_SHIFT 0x0
#define PRI_87_SHIFT 0x8
#define PRI_88_SHIFT 0x10
#define PRI_89_SHIFT 0x18
#define PRI_90_SHIFT 0x0
#define PRI_91_SHIFT 0x10
#define PRI_92_SHIFT 0x0
#define PRI_93_SHIFT 0x8
#define PRI_94_SHIFT 0x10
#define PRI_95_SHIFT 0x18
#define PRI_96_SHIFT 0x0
#define PRI_97_SHIFT 0x8
#define PRI_98_SHIFT 0x10
#define PRI_99_SHIFT 0x18
#define PRI_100_SHIFT 0x0
#define PRI_101_SHIFT 0x10
#define PRI_102_SHIFT 0x0
#define PRI_103_SHIFT 0x8
#define PRI_104_SHIFT 0x10
#define PRI_105_SHIFT 0x18
#define PRI_106_SHIFT 0x0
#define PRI_107_SHIFT 0x8
#define PRI_108_SHIFT 0x10
#define PRI_109_SHIFT 0x18
#define PRI_110_SHIFT 0x0
#define PRI_111_SHIFT 0x10
#define PRI_112_SHIFT 0x0
#define PRI_113_SHIFT 0x8
#define PRI_114_SHIFT 0x10
#define PRI_115_SHIFT 0x18
#define PRI_116_SHIFT 0x0
#define PRI_117_SHIFT 0x8
#define PRI_118_SHIFT 0x10
#define PRI_119_SHIFT 0x18
#define PRI_120_SHIFT 0x0
#define PRI_121_SHIFT 0x10
#define PRI_122_SHIFT 0x0
#define PRI_123_SHIFT 0x8
#define PRI_124_SHIFT 0x10
#define PRI_125_SHIFT 0x18
#define PRI_126_SHIFT 0x0
#define PRI_127_SHIFT 0x8
#define PRI_128_SHIFT 0x10
#define PRI_129_SHIFT 0x18
#define PRI_130_SHIFT 0x0
#define PRI_131_SHIFT 0x10
#define PRI_132_SHIFT 0x0
#define PRI_133_SHIFT 0x8
#define PRI_134_SHIFT 0x10
#define PRI_135_SHIFT 0x18
#define PRI_136_SHIFT 0x0
#define PRI_137_SHIFT 0x8
#define PRI_138_SHIFT 0x10
#define PRI_139_SHIFT 0x18
#define PRI_140_SHIFT 0x0
#define PRI_141_SHIFT 0x10
#define PRI_142_SHIFT 0x0
#define PRI_143_SHIFT 0x8
#define PRI_144_SHIFT 0x10
#define PRI_145_SHIFT 0x18
#define PRI_146_SHIFT 0x0
#define PRI_147_SHIFT 0x8
#define PRI_148_SHIFT 0x10
#define PRI_149_SHIFT 0x18
#define PRI_150_SHIFT 0x0
#define PRI_151_SHIFT 0x10
#define PRI_152_SHIFT 0x0
#define PRI_153_SHIFT 0x8
#define PRI_154_SHIFT 0x10
#define PRI_155_SHIFT 0x18
#define PRI_156_SHIFT 0x0
#define PRI_157_SHIFT 0x8
#define PRI_158_SHIFT 0x10
#define PRI_159_SHIFT 0x18
#define PRI_160_SHIFT 0x0
#define PRI_161_SHIFT 0x10
#define PRI_162_SHIFT 0x0
#define PRI_163_SHIFT 0x8
#define PRI_164_SHIFT 0x10
#define PRI_165_SHIFT 0x18
#define PRI_166_SHIFT 0x0
#define PRI_167_SHIFT 0x8
#define PRI_168_SHIFT 0x10
#define PRI_169_SHIFT 0x18
#define PRI_170_SHIFT 0x0
#define PRI_171_SHIFT 0x10
#define PRI_172_SHIFT 0x0
#define PRI_173_SHIFT 0x8
#define PRI_174_SHIFT 0x10
#define PRI_175_SHIFT 0x18
#define PRI_176_SHIFT 0x0
#define PRI_177_SHIFT 0x8
#define PRI_178_SHIFT 0x10
#define PRI_179_SHIFT 0x18
#define PRI_180_SHIFT 0x0
#define PRI_181_SHIFT 0x10
#define PRI_182_SHIFT 0x0
#define PRI_183_SHIFT 0x8
#define PRI_184_SHIFT 0x10
#define PRI_185_SHIFT 0x18
#define PRI_186_SHIFT 0x0
#define PRI_187_SHIFT 0x8
#define PRI_188_SHIFT 0x10
#define PRI_189_SHIFT 0x18
#define PRI_190_SHIFT 0x0
#define PRI_191_SHIFT 0x10
#define PRI_192_SHIFT 0x0
#define PRI_193_SHIFT 0x8
#define PRI_194_SHIFT 0x10
#define PRI_195_SHIFT 0x18
#define PRI_196_SHIFT 0x0
#define PRI_197_SHIFT 0x8
#define PRI_198_SHIFT 0x10
#define PRI_199_SHIFT 0x18
#define PRI_200_SHIFT 0x0
#define PRI_201_SHIFT 0x10
#define PRI_202_SHIFT 0x0
#define PRI_203_SHIFT 0x8
#define PRI_204_SHIFT 0x10
#define PRI_205_SHIFT 0x18
#define PRI_206_SHIFT 0x0
#define PRI_207_SHIFT 0x8
#define PRI_208_SHIFT 0x10
#define PRI_209_SHIFT 0x18
#define PRI_210_SHIFT 0x0
#define PRI_211_SHIFT 0x10
#define PRI_212_SHIFT 0x0
#define PRI_213_SHIFT 0x8
#define PRI_214_SHIFT 0x10
#define PRI_215_SHIFT 0x18
#define PRI_216_SHIFT 0x0
#define PRI_217_SHIFT 0x8
#define PRI_218_SHIFT 0x10
#define PRI_219_SHIFT 0x18
#define PRI_220_SHIFT 0x0
#define PRI_221_SHIFT 0x10
#define PRI_222_SHIFT 0x0
#define PRI_223_SHIFT 0x8
#define PRI_224_SHIFT 0x10
#define PRI_225_SHIFT 0x18
#define PRI_226_SHIFT 0x0
#define PRI_227_SHIFT 0x8
#define PRI_228_SHIFT 0x10
#define PRI_229_SHIFT 0x18
#define PRI_230_SHIFT 0x0
#define PRI_231_SHIFT 0x10
#define PRI_232_SHIFT 0x0
#define PRI_233_SHIFT 0x8
#define PRI_234_SHIFT 0x10
#define PRI_235_SHIFT 0x18
#define PRI_236_SHIFT 0x0
#define PRI_237_SHIFT 0x8
#define PRI_238_SHIFT 0x10
#define PRI_239_SHIFT 0x18


#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif
//Problem statement
//Write a Micro to simplify setting the interrupt priority of the 240 interrupts accessible via IPR registers.
#define SET_PRIO(INT_NUM,PRIO_VAL)  pIntr= (uint32_t *)INR_##INT_NUM##_ADDR;\
							   	   *pIntr |= (uint32_t)(((uint8_t) PRIO_VAL) << PRI_##INT_NUM##_SHIFT);
int main(void)
{
	uint32_t *pIntr;
	SET_PRIO(39,10);
	SET_PRIO(38,10);
    /* Loop forever */

	for(;;);
}
