Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 19 00:17:43 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    521         
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (521)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1463)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (521)
--------------------------
 There are 521 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1463)
---------------------------------------------------
 There are 1463 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.211        0.000                      0                   42        0.254        0.000                      0                   42        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          7.211        0.000                      0                   42        0.254        0.000                      0                   42        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysclk_pin                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.828ns (29.640%)  route 1.966ns (70.360%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  sevenseg/counter_reg[15]/Q
                         net (fo=2, routed)           0.828     6.372    sevenseg/counter_reg[15]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.496 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.715     7.211    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X48Y10         LUT5 (Prop_lut5_I0_O)        0.124     7.335 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.423     7.758    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.882 r  sevenseg/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     7.882    sevenseg/digit_sel[0]_i_1_n_0
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.450    14.791    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X50Y10         FDRE (Setup_fdre_C_D)        0.077    15.093    sevenseg/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.820ns (29.438%)  route 1.966ns (70.562%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  sevenseg/counter_reg[15]/Q
                         net (fo=2, routed)           0.828     6.372    sevenseg/counter_reg[15]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.496 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.715     7.211    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X48Y10         LUT5 (Prop_lut5_I0_O)        0.124     7.335 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.423     7.758    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X50Y10         LUT3 (Prop_lut3_I1_O)        0.116     7.874 r  sevenseg/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     7.874    sevenseg/digit_sel[1]_i_1_n_0
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.450    14.791    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X50Y10         FDRE (Setup_fdre_C_D)        0.118    15.134    sevenseg/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.806ns (75.237%)  route 0.594ns (24.763%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.594     6.141    sevenseg/counter_reg[1]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.491 r  sevenseg/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.491    sevenseg/counter_reg[16]_i_1__0_n_6
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.447    14.788    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[17]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.062    15.089    sevenseg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.785ns (75.019%)  route 0.594ns (24.981%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.594     6.141    sevenseg/counter_reg[1]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.470 r  sevenseg/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.470    sevenseg/counter_reg[16]_i_1__0_n_4
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.447    14.788    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[19]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.062    15.089    sevenseg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 r  div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.474    div/counter_reg[16]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.711ns (74.217%)  route 0.594ns (25.783%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.594     6.141    sevenseg/counter_reg[1]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.396 r  sevenseg/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.396    sevenseg/counter_reg[16]_i_1__0_n_5
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.447    14.788    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[18]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.062    15.089    sevenseg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.695ns (74.037%)  route 0.594ns (25.963%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.594     6.141    sevenseg/counter_reg[1]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.380 r  sevenseg/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.380    sevenseg/counter_reg[16]_i_1__0_n_7
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.447    14.788    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[16]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.062    15.089    sevenseg/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.692ns (74.003%)  route 0.594ns (25.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.594     6.141    sevenseg/counter_reg[1]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.377 r  sevenseg/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.377    sevenseg/counter_reg[12]_i_1__0_n_6
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.448    14.789    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)        0.062    15.090    sevenseg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.734ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.671ns (73.762%)  route 0.594ns (26.238%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.594     6.141    sevenseg/counter_reg[1]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.356 r  sevenseg/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.356    sevenseg/counter_reg[12]_i_1__0_n_4
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.448    14.789    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)        0.062    15.090    sevenseg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  7.734    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.390 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.390    div/counter_reg[16]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[10]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    div/counter_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[14]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    div/counter_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[6]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  div/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    div/counter_reg[4]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.723    div/counter_reg_n_0_[2]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  div/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    div/counter_reg[0]_i_1_n_5
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  sevenseg/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sevenseg/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.705    sevenseg/counter_reg[11]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  sevenseg/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    sevenseg/counter_reg[8]_i_1__0_n_4
    SLICE_X49Y10         FDRE                                         r  sevenseg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.834     1.961    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  sevenseg/counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    sevenseg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sevenseg/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    sevenseg/counter_reg[19]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  sevenseg/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    sevenseg/counter_reg[16]_i_1__0_n_4
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  sevenseg/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    sevenseg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y9          FDRE                                         r  sevenseg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sevenseg/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.706    sevenseg/counter_reg[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  sevenseg/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    sevenseg/counter_reg[4]_i_1__0_n_4
    SLICE_X49Y9          FDRE                                         r  sevenseg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.835     1.962    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y9          FDRE                                         r  sevenseg/counter_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    sevenseg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sevenseg/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    sevenseg/counter_reg[15]
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  sevenseg/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.816    sevenseg/counter_reg[12]_i_1__0_n_4
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.834     1.961    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    sevenseg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sevenseg/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.709    sevenseg/counter_reg[3]
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  sevenseg/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.817    sevenseg/counter_reg[0]_i_1__0_n_4
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.835     1.962    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  sevenseg/counter_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.105     1.553    sevenseg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[18]/Q
                         net (fo=2, routed)           0.126     1.735    div/counter_reg[18]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    div/counter_reg[16]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1486 Endpoints
Min Delay          1486 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.029ns  (logic 9.161ns (41.586%)  route 12.868ns (58.414%))
  Logic Levels:           29  (CARRY4=18 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.187     2.705    u_diex/EXC[4]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.829 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     3.105    u_diex/i___7_carry_i_9_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.229 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.968     4.197    u_diex/OUTC_reg[7]_1[1]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.150     4.347 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.530     4.877    u_alu/OUTB[5]_i_13[1]
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751     5.628 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.882 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.327     7.208    u_diex/OUTB_reg[5]_2[1]
    SLICE_X57Y9          LUT3 (Prop_lut3_I0_O)        0.367     7.575 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     7.575    u_diex/OUTB[5]_i_14_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.501     9.783    u_diex/data6[5]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    10.112 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000    10.112    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.645 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.645    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.762 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.762    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.919 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.096    12.014    u_diex/data6[4]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    12.346 r  u_diex/OUTB[3]_i_9/O
                         net (fo=1, routed)           0.000    12.346    u_diex/OUTB[3]_i_9_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.896 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.896    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.053 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.065    14.118    u_diex/data6[3]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.903 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.903    u_diex/i___211_carry_i_10_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.017    u_diex/i___211_carry_i_7_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.174 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.673    16.847    u_diex/data6[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.176 r  u_diex/i___211_carry_i_11/O
                         net (fo=1, routed)           0.000    17.176    u_diex/i___211_carry_i_11_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.577 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.577    u_diex/i___211_carry_i_2_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.691 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.691    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.848 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.026    18.873    u_diex/OUTC_reg[7]_1[0]
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.329    19.202 r  u_diex/i___211_carry_i_6/O
                         net (fo=1, routed)           0.000    19.202    u_alu/S0_inferred__1/i___211_carry__0_1[0]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.715 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.715    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.832 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.832    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.086 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.744    20.830    u_diex/OUTB_reg[5]_2[0]
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.393    21.223 r  u_diex/OUTB[0]_i_3__0/O
                         net (fo=1, routed)           0.478    21.701    u_diex/OUTB[0]_i_3__0_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I2_O)        0.328    22.029 r  u_diex/OUTB[0]_i_1__0/O
                         net (fo=1, routed)           0.000    22.029    u_exmem/OUTB_reg[0]_1
    SLICE_X56Y7          FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.951ns  (logic 7.556ns (39.871%)  route 11.395ns (60.129%))
  Logic Levels:           24  (CARRY4=15 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.187     2.705    u_diex/EXC[4]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.829 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     3.105    u_diex/i___7_carry_i_9_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.229 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.968     4.197    u_diex/OUTC_reg[7]_1[1]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.150     4.347 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.530     4.877    u_alu/OUTB[5]_i_13[1]
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751     5.628 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.882 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.327     7.208    u_diex/OUTB_reg[5]_2[1]
    SLICE_X57Y9          LUT3 (Prop_lut3_I0_O)        0.367     7.575 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     7.575    u_diex/OUTB[5]_i_14_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.501     9.783    u_diex/data6[5]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    10.112 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000    10.112    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.645 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.645    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.762 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.762    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.919 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.096    12.014    u_diex/data6[4]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    12.346 r  u_diex/OUTB[3]_i_9/O
                         net (fo=1, routed)           0.000    12.346    u_diex/OUTB[3]_i_9_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.896 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.896    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.053 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.065    14.118    u_diex/data6[3]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.903 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.903    u_diex/i___211_carry_i_10_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.017    u_diex/i___211_carry_i_7_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.174 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.673    16.847    u_diex/data6[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.329    17.176 r  u_diex/i___211_carry_i_11/O
                         net (fo=1, routed)           0.000    17.176    u_diex/i___211_carry_i_11_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.577 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.577    u_diex/i___211_carry_i_2_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.691 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.691    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.848 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.774    18.622    u_diex/OUTC_reg[7]_1[0]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.329    18.951 r  u_diex/OUTB[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.951    u_exmem/OUTB_reg[1]_0
    SLICE_X56Y6          FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.524ns  (logic 6.555ns (39.670%)  route 9.969ns (60.330%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.187     2.705    u_diex/EXC[4]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.829 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     3.105    u_diex/i___7_carry_i_9_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.229 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.968     4.197    u_diex/OUTC_reg[7]_1[1]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.150     4.347 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.530     4.877    u_alu/OUTB[5]_i_13[1]
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751     5.628 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.882 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.327     7.208    u_diex/OUTB_reg[5]_2[1]
    SLICE_X57Y9          LUT3 (Prop_lut3_I0_O)        0.367     7.575 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     7.575    u_diex/OUTB[5]_i_14_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.501     9.783    u_diex/data6[5]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    10.112 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000    10.112    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.645 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.645    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.762 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.762    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.919 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.096    12.014    u_diex/data6[4]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    12.346 r  u_diex/OUTB[3]_i_9/O
                         net (fo=1, routed)           0.000    12.346    u_diex/OUTB[3]_i_9_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.896 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.896    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.053 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.065    14.118    u_diex/data6[3]
    SLICE_X55Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    14.903 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.903    u_diex/i___211_carry_i_10_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.017    u_diex/i___211_carry_i_7_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.174 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.021    16.195    u_diex/data6[2]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.329    16.524 r  u_diex/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.524    u_exmem/OUTB_reg[2]_0
    SLICE_X56Y6          FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.441ns  (logic 5.499ns (38.080%)  route 8.942ns (61.920%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.187     2.705    u_diex/EXC[4]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.829 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     3.105    u_diex/i___7_carry_i_9_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.229 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.968     4.197    u_diex/OUTC_reg[7]_1[1]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.150     4.347 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.530     4.877    u_alu/OUTB[5]_i_13[1]
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751     5.628 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.882 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.327     7.208    u_diex/OUTB_reg[5]_2[1]
    SLICE_X57Y9          LUT3 (Prop_lut3_I0_O)        0.367     7.575 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     7.575    u_diex/OUTB[5]_i_14_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.501     9.783    u_diex/data6[5]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    10.112 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000    10.112    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.645 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.645    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.762 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.762    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.919 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.096    12.014    u_diex/data6[4]
    SLICE_X53Y9          LUT3 (Prop_lut3_I0_O)        0.332    12.346 r  u_diex/OUTB[3]_i_9/O
                         net (fo=1, routed)           0.000    12.346    u_diex/OUTB[3]_i_9_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.896 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.896    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.053 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.058    14.112    u_diex/data6[3]
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.329    14.441 r  u_diex/OUTB[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.441    u_exmem/OUTB_reg[3]_0
    SLICE_X54Y9          FDRE                                         r  u_exmem/OUTB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.573ns  (logic 4.463ns (35.498%)  route 8.110ns (64.502%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.187     2.705    u_diex/EXC[4]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.829 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     3.105    u_diex/i___7_carry_i_9_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.229 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.968     4.197    u_diex/OUTC_reg[7]_1[1]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.150     4.347 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.530     4.877    u_alu/OUTB[5]_i_13[1]
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751     5.628 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.882 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.327     7.208    u_diex/OUTB_reg[5]_2[1]
    SLICE_X57Y9          LUT3 (Prop_lut3_I0_O)        0.367     7.575 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     7.575    u_diex/OUTB[5]_i_14_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.501     9.783    u_diex/data6[5]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    10.112 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000    10.112    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.645 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.645    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.762 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.762    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.919 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.322    12.241    u_diex/data6[4]
    SLICE_X54Y9          LUT6 (Prop_lut6_I2_O)        0.332    12.573 r  u_diex/OUTB[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.573    u_exmem/OUTB_reg[4]_0
    SLICE_X54Y9          FDRE                                         r  u_exmem/OUTB_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 3.324ns (35.221%)  route 6.114ns (64.779%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.187     2.705    u_diex/EXC[4]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124     2.829 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.276     3.105    u_diex/i___7_carry_i_9_n_0
    SLICE_X59Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.229 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.968     4.197    u_diex/OUTC_reg[7]_1[1]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.150     4.347 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.530     4.877    u_alu/OUTB[5]_i_13[1]
    SLICE_X56Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751     5.628 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.882 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.327     7.208    u_diex/OUTB_reg[5]_2[1]
    SLICE_X57Y9          LUT3 (Prop_lut3_I0_O)        0.367     7.575 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     7.575    u_diex/OUTB[5]_i_14_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.282 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          0.826     9.109    u_diex/data6[5]
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.329     9.438 r  u_diex/OUTB[5]_i_1/O
                         net (fo=1, routed)           0.000     9.438    u_exmem/OUTB_reg[5]_0
    SLICE_X54Y10         FDRE                                         r  u_exmem/OUTB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/output1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 4.469ns (51.696%)  route 4.176ns (48.304%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE                         0.000     0.000 r  stdout/output1_reg[0]/C
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  stdout/output1_reg[0]/Q
                         net (fo=1, routed)           0.955     1.414    stdout/output1[0]
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.124     1.538 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.837     2.375    stdout/sel0[0]
    SLICE_X53Y11         LUT4 (Prop_lut4_I2_O)        0.154     2.529 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.384     4.913    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     8.645 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.645    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/output2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 4.479ns (52.169%)  route 4.106ns (47.831%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE                         0.000     0.000 r  stdout/output2_reg[5]/C
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  stdout/output2_reg[5]/Q
                         net (fo=1, routed)           0.656     1.115    stdout/output2[5]
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.239 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.979     2.218    stdout/sel0[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I3_O)        0.152     2.370 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471     4.841    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.585 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.585    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/mem0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 4.045ns (48.052%)  route 4.373ns (51.948%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE                         0.000     0.000 r  stdout/mem0_reg[7]/C
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  stdout/mem0_reg[7]/Q
                         net (fo=1, routed)           4.373     4.897    OUT0_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.419 r  OUT0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.419    OUT0[7]
    L1                                                                r  OUT0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.405ns  (logic 2.667ns (31.730%)  route 5.738ns (68.270%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[0]/C
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_diex/OUTC_reg[0]/Q
                         net (fo=31, routed)          1.819     2.337    u_diex/EXC[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124     2.461 r  u_diex/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           1.035     3.496    u_diex/OUTC_reg[2]_0[1]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.620 r  u_diex/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.620    u_alu/multOp__35_carry_i_4_0[1]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.198 r  u_alu/multOp__0_carry__0/O[2]
                         net (fo=3, routed)           0.653     4.852    u_diex/multOp__35_carry__0_0[2]
    SLICE_X51Y6          LUT4 (Prop_lut4_I3_O)        0.327     5.179 r  u_diex/multOp__35_carry__0_i_2/O
                         net (fo=1, routed)           0.828     6.007    u_diex/multOp__35_carry__0_i_2_n_0
    SLICE_X49Y7          LUT5 (Prop_lut5_I4_O)        0.326     6.333 r  u_diex/multOp__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.333    u_alu/OUTB[7]_i_2__0[0]
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.580 r  u_alu/multOp__35_carry__0/O[0]
                         net (fo=1, routed)           0.805     7.385    u_diex/OUTB_reg[7]_2[0]
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.299     7.684 r  u_diex/OUTB[7]_i_2__0/O
                         net (fo=1, routed)           0.598     8.281    u_diex/OUTB[7]_i_2__0_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.405 r  u_diex/OUTB[7]_i_1/O
                         net (fo=1, routed)           0.000     8.405    u_exmem/OUTB_reg[7]_0
    SLICE_X58Y8          FDRE                                         r  u_exmem/OUTB_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[2]/C
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_diex/OUTA_reg[2]/Q
                         net (fo=1, routed)           0.119     0.247    u_exmem/EXA[2]
    SLICE_X55Y3          FDRE                                         r  u_exmem/OUTA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[3]/C
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_diex/OUTA_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    u_exmem/EXA[3]
    SLICE_X52Y4          FDRE                                         r  u_exmem/OUTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[8][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE                         0.000     0.000 r  u_memre/OUTB_reg[5]/C
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[5]/Q
                         net (fo=18, routed)          0.123     0.264    u_register_file/D[5]
    SLICE_X59Y4          FDRE                                         r  u_register_file/mem_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[11][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE                         0.000     0.000 r  u_memre/OUTB_reg[4]/C
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[4]/Q
                         net (fo=18, routed)          0.124     0.265    u_register_file/D[4]
    SLICE_X59Y3          FDRE                                         r  u_register_file/mem_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.838%)  route 0.126ns (47.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE                         0.000     0.000 r  u_memre/OUTB_reg[0]/C
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[0]/Q
                         net (fo=18, routed)          0.126     0.267    u_register_file/D[0]
    SLICE_X60Y3          FDRE                                         r  u_register_file/mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[0]/C
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_diex/OUTA_reg[0]/Q
                         net (fo=1, routed)           0.119     0.267    u_exmem/EXA[0]
    SLICE_X54Y3          FDRE                                         r  u_exmem/OUTA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[11][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.398%)  route 0.128ns (47.602%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE                         0.000     0.000 r  u_memre/OUTB_reg[2]/C
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[2]/Q
                         net (fo=18, routed)          0.128     0.269    u_register_file/D[2]
    SLICE_X59Y3          FDRE                                         r  u_register_file/mem_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[11][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE                         0.000     0.000 r  u_memre/OUTB_reg[5]/C
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[5]/Q
                         net (fo=18, routed)          0.132     0.273    u_register_file/D[5]
    SLICE_X59Y3          FDRE                                         r  u_register_file/mem_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE                         0.000     0.000 r  u_pc/cnt_reg[4]/C
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[4]/Q
                         net (fo=6, routed)           0.135     0.276    u_pc/cnt_reg[4]
    SLICE_X51Y1          FDRE                                         r  u_pc/aleasFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[11][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.305%)  route 0.139ns (49.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE                         0.000     0.000 r  u_memre/OUTB_reg[0]/C
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[0]/Q
                         net (fo=18, routed)          0.139     0.280    u_register_file/D[0]
    SLICE_X59Y3          FDRE                                         r  u_register_file/mem_reg[11][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.193ns  (logic 4.669ns (50.787%)  route 4.524ns (49.213%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.074     6.642    stdout/digit_sel[1]
    SLICE_X51Y10         LUT6 (Prop_lut6_I3_O)        0.295     6.937 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.979     7.916    stdout/sel0[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I3_O)        0.152     8.068 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471    10.539    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.283 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.283    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.773ns  (logic 4.417ns (50.349%)  route 4.356ns (49.651%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.074     6.642    stdout/digit_sel[1]
    SLICE_X51Y10         LUT6 (Prop_lut6_I3_O)        0.295     6.937 f  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.979     7.916    stdout/sel0[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124     8.040 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.303    10.343    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.863 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.863    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 4.659ns (53.399%)  route 4.066ns (46.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.845     6.413    stdout/digit_sel[1]
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.295     6.708 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.837     7.545    stdout/sel0[0]
    SLICE_X53Y11         LUT4 (Prop_lut4_I2_O)        0.154     7.699 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.384    10.083    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    13.815 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.815    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 4.375ns (51.206%)  route 4.169ns (48.794%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          1.724     7.332    sevenseg/digit_sel[0]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.152     7.484 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.445     9.929    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.634 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.634    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.476ns  (logic 4.408ns (52.001%)  route 4.069ns (47.999%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.995     6.563    stdout/digit_sel[1]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.295     6.858 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.683     7.541    stdout/sel0[2]
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.665 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.391    10.056    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.566 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.566    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.474ns  (logic 4.432ns (52.305%)  route 4.041ns (47.695%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.845     6.413    stdout/digit_sel[1]
    SLICE_X53Y11         LUT6 (Prop_lut6_I3_O)        0.295     6.708 f  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.837     7.545    stdout/sel0[0]
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.669 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.359    10.029    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.564 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.564    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.656ns (55.194%)  route 3.780ns (44.806%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.995     6.563    stdout/digit_sel[1]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.295     6.858 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.657     7.515    stdout/sel0[2]
    SLICE_X53Y11         LUT4 (Prop_lut4_I2_O)        0.150     7.665 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.128     9.793    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.527 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.527    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 4.401ns (52.628%)  route 3.962ns (47.372%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.995     6.563    stdout/digit_sel[1]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.295     6.858 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.657     7.515    stdout/sel0[2]
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.639 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.310     9.949    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.454 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.454    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.388ns (52.633%)  route 3.949ns (47.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          1.717     7.325    sevenseg/digit_sel[0]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.152     7.477 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.232     9.710    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.428 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.428    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.020ns  (logic 4.165ns (51.933%)  route 3.855ns (48.068%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          1.717     7.325    sevenseg/digit_sel[0]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.449 r  sevenseg/ss_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.138     9.587    ss_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.110 r  ss_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.110    ss_an[2]
    V4                                                                r  ss_an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.460ns (61.459%)  route 0.915ns (38.541%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.124     1.735    stdout/digit_sel[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.144     1.923    stdout/sel0[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.968 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.648     2.616    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.822 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.822    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.551ns (65.050%)  route 0.834ns (34.950%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.124     1.735    stdout/digit_sel[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.144     1.923    stdout/sel0[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I3_O)        0.048     1.971 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.538    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.832 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.832    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.466ns (60.056%)  route 0.975ns (39.944%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.124     1.735    stdout/digit_sel[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.153     1.932    stdout/sel0[1]
    SLICE_X52Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.676    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.888 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.888    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.490ns (59.795%)  route 1.002ns (40.205%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.124     1.735    stdout/digit_sel[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.206     1.986    stdout/sel0[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.031 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.672     2.703    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.939 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.939    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.475ns (58.533%)  route 1.045ns (41.467%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.169     1.780    stdout/digit_sel[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     2.058    stdout/sel0[2]
    SLICE_X53Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.103 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.643     2.746    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.967 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.967    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.470ns (57.907%)  route 1.069ns (42.093%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.513     2.109    sevenseg/digit_sel[1]
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.098     2.207 r  sevenseg/ss_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.762    ss_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.986 r  ss_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.986    ss_an[2]
    V4                                                                r  ss_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.555ns (60.406%)  route 1.019ns (39.594%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.124     1.735    stdout/digit_sel[0]
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.206     1.986    stdout/sel0[1]
    SLICE_X53Y11         LUT4 (Prop_lut4_I3_O)        0.051     2.037 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.726    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     4.021 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.021    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.446ns (55.328%)  route 1.168ns (44.672%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.606     2.201    sevenseg/digit_sel[1]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.098     2.299 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.861    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.061 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.061    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.524ns (58.135%)  route 1.098ns (41.865%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.513     2.109    sevenseg/digit_sel[1]
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.098     2.207 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.791    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.069 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.069    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.555ns (58.528%)  route 1.102ns (41.472%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.169     1.780    stdout/digit_sel[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.233     2.058    stdout/sel0[2]
    SLICE_X53Y11         LUT4 (Prop_lut4_I1_O)        0.043     2.101 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.801    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.105 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.105    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





