# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/bilateral_design/bilateral_design.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design || ORIG_REF_NAME==bilateral_design} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_processing_system7_0_0/bilateral_design_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_processing_system7_0_0 || ORIG_REF_NAME==bilateral_design_processing_system7_0_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_xbar_0/bilateral_design_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_xbar_0 || ORIG_REF_NAME==bilateral_design_xbar_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_auto_pc_0/bilateral_design_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_auto_pc_0 || ORIG_REF_NAME==bilateral_design_auto_pc_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_axi_interconnect_0_0/bilateral_design_axi_interconnect_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_axi_interconnect_0_0 || ORIG_REF_NAME==bilateral_design_axi_interconnect_0_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_xbar_1/bilateral_design_xbar_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_xbar_1 || ORIG_REF_NAME==bilateral_design_xbar_1} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_auto_us_0/bilateral_design_auto_us_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_auto_us_0 || ORIG_REF_NAME==bilateral_design_auto_us_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_auto_us_1/bilateral_design_auto_us_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_auto_us_1 || ORIG_REF_NAME==bilateral_design_auto_us_1} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_auto_pc_1/bilateral_design_auto_pc_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_auto_pc_1 || ORIG_REF_NAME==bilateral_design_auto_pc_1} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_axi_interconnect_1_0/bilateral_design_axi_interconnect_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_axi_interconnect_1_0 || ORIG_REF_NAME==bilateral_design_axi_interconnect_1_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_axis_dwidth_converter_0_0/bilateral_design_axis_dwidth_converter_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_axis_dwidth_converter_0_0 || ORIG_REF_NAME==bilateral_design_axis_dwidth_converter_0_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_axis_dwidth_converter_1_0/bilateral_design_axis_dwidth_converter_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_axis_dwidth_converter_1_0 || ORIG_REF_NAME==bilateral_design_axis_dwidth_converter_1_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_axi_dma_0_0/bilateral_design_axi_dma_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_axi_dma_0_0 || ORIG_REF_NAME==bilateral_design_axi_dma_0_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_bilateral_filter_acc_0_0/bilateral_design_bilateral_filter_acc_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_bilateral_filter_acc_0_0 || ORIG_REF_NAME==bilateral_design_bilateral_filter_acc_0_0} -quiet] -quiet

# IP: bd/bilateral_design/ip/bilateral_design_rst_ps7_0_100M_0/bilateral_design_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bilateral_design_rst_ps7_0_100M_0 || ORIG_REF_NAME==bilateral_design_rst_ps7_0_100M_0} -quiet] -quiet

# XDC: c:/Xilinx/workspace/bilateral7/bilateral7.gen/sources_1/bd/bilateral_design/bilateral_design_ooc.xdc
