#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000018811e99900 .scope module, "reg_4bit_test" "reg_4bit_test" 2 2;
 .timescale 0 0;
v0000018811e768e0_0 .var "clk", 0 0;
v0000018811e76980_0 .var "clr", 0 0;
v0000018811ef3850_0 .var "in", 0 0;
v0000018811ef38f0_0 .net "out", 0 0, v0000018811e76700_0;  1 drivers
S_0000018811e99a90 .scope module, "SR" "reg_4bit" 2 4, 3 1 0, S_0000018811e99900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /OUTPUT 1 "Y";
v0000018811f6ae90_0 .net "A", 0 0, v0000018811ef3850_0;  1 drivers
v0000018811f6af30_0 .var "B", 0 0;
v0000018811e765c0_0 .var "C", 0 0;
v0000018811e76660_0 .var "D", 0 0;
v0000018811e76700_0 .var "Y", 0 0;
v0000018811e767a0_0 .net "clk", 0 0, v0000018811e768e0_0;  1 drivers
v0000018811e76840_0 .net "clr", 0 0, v0000018811e76980_0;  1 drivers
E_0000018811f67d90/0 .event negedge, v0000018811e76840_0;
E_0000018811f67d90/1 .event posedge, v0000018811e767a0_0;
E_0000018811f67d90 .event/or E_0000018811f67d90/0, E_0000018811f67d90/1;
    .scope S_0000018811e99a90;
T_0 ;
    %wait E_0000018811f67d90;
    %load/vec4 v0000018811e76840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018811f6af30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018811e765c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018811e76660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018811e76700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018811e76660_0;
    %assign/vec4 v0000018811e76700_0, 0;
    %load/vec4 v0000018811e765c0_0;
    %assign/vec4 v0000018811e76660_0, 0;
    %load/vec4 v0000018811f6af30_0;
    %assign/vec4 v0000018811e765c0_0, 0;
    %load/vec4 v0000018811f6ae90_0;
    %assign/vec4 v0000018811f6af30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018811e99900;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018811e768e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018811e76980_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018811e76980_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000018811e99900;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000018811e768e0_0;
    %inv;
    %store/vec4 v0000018811e768e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018811e99900;
T_3 ;
    %delay 2, 0;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018811ef3850_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018811ef3850_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018811ef3850_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018811ef3850_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000018811e99900;
T_4 ;
    %vpi_call 2 22 "$dumpfile", "4_bit_series_register.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018811e99900 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "4_bit_series_register_TB.v";
    "./4_bit_series_register.v";
