<html><head><title>Icestorm: LD1 (multiple, post-index, 2 regs, 2S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD1 (multiple, post-index, 2 regs, 2S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld1 { v0.2s, v1.2s }, [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>62005</td><td>29770</td><td>3007</td><td>1003</td><td>2004</td><td>1002</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29454</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29446</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29441</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29462</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29458</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29469</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29490</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29444</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr><tr><td>62004</td><td>29461</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3000</td><td>6000</td><td>3000</td><td>2000</td><td>3000</td><td>1001</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld1 { v0.2s, v1.2s }, [x6], x8
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0058</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>100273</td><td>80110</td><td>50102</td><td>10006</td><td>20002</td><td>40132</td><td>10012</td><td>20006</td><td>2659719</td><td>1567760</td><td>789012</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100060</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659532</td><td>1567804</td><td>789000</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60216</td><td>30009</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100058</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659775</td><td>1567948</td><td>789081</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100058</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659775</td><td>1567948</td><td>789081</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100058</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659775</td><td>1567948</td><td>789081</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659478</td><td>1567772</td><td>788982</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659478</td><td>1567772</td><td>788982</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60398</td><td>30100</td><td>10033</td><td>50031</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100058</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659802</td><td>1567964</td><td>789090</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659505</td><td>1567788</td><td>788991</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100058</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659775</td><td>1567948</td><td>789081</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0042</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>100152</td><td>80020</td><td>50012</td><td>10006</td><td>20002</td><td>40042</td><td>10012</td><td>20006</td><td>2659384</td><td>1569244</td><td>789679</td><td>70023</td><td>30029</td><td>20008</td><td>10003</td><td>60038</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60025</td><td>100075</td><td>80024</td><td>50019</td><td>10003</td><td>20002</td><td>40046</td><td>10013</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100082</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659411</td><td>1569282</td><td>789690</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld1 { v0.2s, v1.2s }, [x6], x8
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0040</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>100145</td><td>80110</td><td>50102</td><td>10006</td><td>20002</td><td>40132</td><td>10012</td><td>20006</td><td>2659243</td><td>1567544</td><td>788872</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100040</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100040</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100061</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60205</td><td>100078</td><td>80114</td><td>50109</td><td>10003</td><td>20002</td><td>40136</td><td>10013</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100040</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100040</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100040</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100040</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100040</td><td>80102</td><td>50101</td><td>10001</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2659289</td><td>1567660</td><td>788919</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>30012</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0049</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>100291</td><td>80020</td><td>50012</td><td>10006</td><td>20002</td><td>40042</td><td>10012</td><td>20006</td><td>2659573</td><td>1559420</td><td>793759</td><td>70023</td><td>30029</td><td>20008</td><td>10003</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20018</td><td>2660010</td><td>1569616</td><td>789869</td><td>70070</td><td>30050</td><td>20020</td><td>10010</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659600</td><td>1569394</td><td>789753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659600</td><td>1569394</td><td>789753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659600</td><td>1569394</td><td>789753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659600</td><td>1569394</td><td>789753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100037</td><td>80012</td><td>50011</td><td>10001</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659600</td><td>1569394</td><td>789753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60025</td><td>100082</td><td>80025</td><td>50019</td><td>10004</td><td>20002</td><td>40046</td><td>10013</td><td>20000</td><td>2659816</td><td>1569538</td><td>789822</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659600</td><td>1569394</td><td>789753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659600</td><td>1569394</td><td>789753</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>30000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld1 { v0.2s, v1.2s }, [x6], x8
  ld1 { v0.2s, v1.2s }, [x6], x8
  ld1 { v0.2s, v1.2s }, [x6], x8
  ld1 { v0.2s, v1.2s }, [x6], x8
  ld1 { v0.2s, v1.2s }, [x6], x8
  ld1 { v0.2s, v1.2s }, [x6], x8
  ld1 { v0.2s, v1.2s }, [x6], x8
  ld1 { v0.2s, v1.2s }, [x6], x8</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160206</td><td>80210</td><td>240223</td><td>80157</td><td>160066</td><td>80159</td><td>160010</td><td>351591</td><td>568194</td><td>240117</td><td>200</td><td>160014</td><td>200</td><td>240021</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160205</td><td>80105</td><td>240164</td><td>80130</td><td>160034</td><td>80132</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240105</td><td>80105</td><td>160000</td><td>80106</td><td>160008</td><td>280386</td><td>1280194</td><td>240114</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>80005</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0005</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160025</td><td>80313</td><td>240072</td><td>80042</td><td>160030</td><td>80043</td><td>160000</td><td>280051</td><td>1280164</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80097</td><td>240074</td><td>80040</td><td>160034</td><td>80042</td><td>160000</td><td>336054</td><td>719982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80043</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280057</td><td>1279982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80043</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280057</td><td>1279982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80043</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280057</td><td>1279982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80043</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280057</td><td>1279982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80043</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280057</td><td>1279982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80043</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280057</td><td>1279982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80097</td><td>240074</td><td>80040</td><td>160034</td><td>80042</td><td>160000</td><td>280057</td><td>1279982</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80085</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>280057</td><td>1280180</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>80001</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>