<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="barrel_shift.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="shift_RTL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shift_RTL.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="shift_RTL.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shift_RTL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shift_RTL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shift_RTL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="shift_RTL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shift_RTL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="shift_RTL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="shift_RTL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="shift_RTL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_RTL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="shift_RTL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_RTL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shift_RTL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="shift_RTL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="shift_RTL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="shift_RTL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="shift_RTL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shift_RTL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shift_RTL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="shift_RTL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shift_RTL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shift_RTL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shift_RTL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="shift_RTL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_RTL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_RTL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="shift_RTL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="shift_RTL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_RTL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shift_RTL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="shift_RTL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="shift_RTL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_RTL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test3.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="test3.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test3.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test3.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="test3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test3_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test3_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test4.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553268819" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553268819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553268819" xil_pn:in_ck="-183033764382099867" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553268819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MUX8.vhd"/>
      <outfile xil_pn:name="shift_RTL.vhd"/>
      <outfile xil_pn:name="test4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553268819" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7360183337345977462" xil_pn:start_ts="1553268819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553268819" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4461312136965364744" xil_pn:start_ts="1553268819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553268819" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3392338248386309099" xil_pn:start_ts="1553268819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553268819" xil_pn:in_ck="-183033764382099867" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553268819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MUX8.vhd"/>
      <outfile xil_pn:name="shift_RTL.vhd"/>
      <outfile xil_pn:name="test4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553268820" xil_pn:in_ck="-183033764382099867" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3286620494048968334" xil_pn:start_ts="1553268819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="test4.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1553242318" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553242318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553258047" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5369343852104170352" xil_pn:start_ts="1553258047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553258047" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3392338248386309099" xil_pn:start_ts="1553258047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553242318" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1553242318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553258047" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8824330873242670798" xil_pn:start_ts="1553258047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553242318" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2998617476971537803" xil_pn:start_ts="1553242318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553258047" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7622528750778156319" xil_pn:start_ts="1553258047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553268763" xil_pn:in_ck="2944475183857363201" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8387033781612213074" xil_pn:start_ts="1553268756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="shift_RTL.lso"/>
      <outfile xil_pn:name="shift_RTL.ngc"/>
      <outfile xil_pn:name="shift_RTL.ngr"/>
      <outfile xil_pn:name="shift_RTL.prj"/>
      <outfile xil_pn:name="shift_RTL.stx"/>
      <outfile xil_pn:name="shift_RTL.syr"/>
      <outfile xil_pn:name="shift_RTL.xst"/>
      <outfile xil_pn:name="shift_RTL_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1553258055" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="402859546273187111" xil_pn:start_ts="1553258055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553268769" xil_pn:in_ck="-5684794447490990315" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3697531624012353888" xil_pn:start_ts="1553268763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="shift_RTL.bld"/>
      <outfile xil_pn:name="shift_RTL.ngd"/>
      <outfile xil_pn:name="shift_RTL_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553268780" xil_pn:in_ck="-5684794447490990314" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1040977690406541845" xil_pn:start_ts="1553268769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="shift_RTL.pcf"/>
      <outfile xil_pn:name="shift_RTL_map.map"/>
      <outfile xil_pn:name="shift_RTL_map.mrp"/>
      <outfile xil_pn:name="shift_RTL_map.ncd"/>
      <outfile xil_pn:name="shift_RTL_map.ngm"/>
      <outfile xil_pn:name="shift_RTL_map.xrpt"/>
      <outfile xil_pn:name="shift_RTL_summary.xml"/>
      <outfile xil_pn:name="shift_RTL_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553268799" xil_pn:in_ck="-4006086319811188433" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-8945408631288167094" xil_pn:start_ts="1553268780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="shift_RTL.ncd"/>
      <outfile xil_pn:name="shift_RTL.pad"/>
      <outfile xil_pn:name="shift_RTL.par"/>
      <outfile xil_pn:name="shift_RTL.ptwx"/>
      <outfile xil_pn:name="shift_RTL.unroutes"/>
      <outfile xil_pn:name="shift_RTL.xpi"/>
      <outfile xil_pn:name="shift_RTL_pad.csv"/>
      <outfile xil_pn:name="shift_RTL_pad.txt"/>
      <outfile xil_pn:name="shift_RTL_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553268799" xil_pn:in_ck="-5684794447490990446" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1553268793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="shift_RTL.twr"/>
      <outfile xil_pn:name="shift_RTL.twx"/>
    </transform>
  </transforms>

</generated_project>
