#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 06:23:14 2024
# Process ID: 7684
# Current directory: E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15756 E:\FYP Project\FYP--Risc-V-32-bit-Matrix-Mac\Project\RISC_V_MAC_Processor\RISC_V_MAC_Processor.xpr
# Log file: E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/vivado.log
# Journal file: E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
place_ports clk_100mhz E3
set_property package_pin "" [get_ports [list  button]]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
place_ports clk_100mhz E3
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100mhz]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {anode[7]} {anode[6]} {anode[5]} {anode[4]} {anode[3]} {anode[2]} {anode[1]} {anode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SSD[7]} {SSD[6]} {SSD[5]} {SSD[4]} {SSD[3]} {SSD[2]} {SSD[1]} {SSD[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list button]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Data_Mem_display_reg]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports rst J15
place_ports Data_Mem_display_reg N14
place_ports button M18
place_ports {anode[7]} U13
place_ports {anode[6]} K2
place_ports {anode[5]} T14
place_ports {anode[4]} P14
place_ports {anode[3]} J14
place_ports {anode[2]} T9
place_ports {anode[1]} J18
place_ports {anode[0]} J17
place_ports {SSD[7]} H15
place_ports {SSD[6]} L18
place_ports {SSD[5]} T1
place_ports {SSD[5]} T11
place_ports {SSD[4]} P15
place_ports {SSD[3]} K16
place_ports {SSD[2]} R10
place_ports {SSD[1]} T10
place_ports {SSD[3]} K13
place_ports {SSD[2]} K16
place_ports {SSD[1]} R10
place_ports {SSD[1]} T10
place_ports {SSD[1]} R10
place_ports {SSD[0]} T10
file mkdir {E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new}
close [ open {E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc} w ]
add_files -fileset constrs_1 {{E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc}}
set_property target_constrs_file {E:/FYP Project/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc} [current_fileset -constrset]
save_constraints -force
open_run impl_1
close_design
close_design
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
