```verilog
module top_module (
    input too_cold,
    input too_hot,
    input mode,
    input fan_on,
    output heater,
    output aircon,
    output fan
); 

    // Heater is on when in heating mode and it's too cold
    assign heater = mode & too_cold;
    
    // Air conditioner is on when in cooling mode and it's too hot
    assign aircon = ~mode & too_hot;
    
    // Fan is on if the heater is on, or the air conditioner is on, or fan_on is requested
    assign fan = heater | aircon | fan_on;

endmodule
```