#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 14 15:21:31 2024
# Process ID: 26224
# Current directory: D:/special/pj5_temp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39520 D:\special\pj5_temp\pj5_temp.xpr
# Log file: D:/special/pj5_temp/vivado.log
# Journal file: D:/special/pj5_temp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/special/pj5_temp/pj5_temp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2nd_desktop/projects/ic/vivado_project/custom_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1018.207 ; gain = 312.535
update_compile_order -fileset sources_1
open_bd_design {D:/special/pj5_temp/pj5_temp.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:user:freq_div:1.0 - freq_div_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_8
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_5M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_3
Adding component instance block -- xilinx.com:user:pretender:1.0 - pretender_1
Adding component instance block -- xilinx.com:user:ctrl_mod2:4.0 - ctrl_mod2_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /freq_div_0/clk_o(undef) and /axis_data_fifo_0/s_axis_aclk(clk)
Successfully read diagram <ctrl_storage> from BD file <D:/special/pj5_temp/pj5_temp.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1669.176 ; gain = 2.512
save_project_as pj6 D:/special/pj6 -force
Wrote  : <D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ui/bd_fed9a987.ui> 
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1725.348 ; gain = 0.000
delete_bd_objs [get_bd_cells pretender_1]
delete_bd_objs [get_bd_nets pretender_0_data_o]
delete_bd_objs [get_bd_ports pretender_data_o]
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {32768}] [get_bd_cells axis_data_fifo_0]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.348 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2nd_desktop/projects/ic/vivado_project/custom_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ctrl_mod3:1.0 ctrl_mod3_0
endgroup
set_property location {7.5 3198 2219} [get_bd_cells ctrl_mod3_0]
set_property location {6 2539 1403} [get_bd_cells ctrl_mod3_0]
set_property location {6 2564 2921} [get_bd_cells ctrl_mod3_0]
set_property location {6 2397 2743} [get_bd_cells ctrl_mod3_0]
connect_bd_net [get_bd_pins ctrl_mod3_0/rst_n_i] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/clk_i] [get_bd_pins freq_div_0/clk_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/launch_i] [get_bd_pins axi_gpio_1/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c2_i] [get_bd_pins axi_gpio_2/gpio_io_o]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ctrl_mod3_0/c2_i] [get_bd_pins axi_gpio_2/gpio_io_o]'
connect_bd_net [get_bd_pins ctrl_mod3_0/num_of_frames_i] [get_bd_pins axi_gpio_2/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c2_i] [get_bd_pins axi_gpio_3/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c3_i] [get_bd_pins axi_gpio_4/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c4_i] [get_bd_pins axi_gpio_5/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/num_of_clk_cycles_for_integration_i] [get_bd_pins axi_gpio_6/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/num_of_clk_cycles_between_rst_o_and_sh1_o_i] [get_bd_pins axi_gpio_7/gpio_io_o]
delete_bd_objs [get_bd_nets ctrl_mod2_0_trig_2_o] [get_bd_nets ctrl_mod2_0_trig_4_o] [get_bd_nets ctrl_mod2_0_c2_o] [get_bd_nets ctrl_mod2_0_c3_o] [get_bd_nets ctrl_mod2_0_sh2_o] [get_bd_nets ctrl_mod2_0_adc_ch2_en_not] [get_bd_nets ctrl_mod2_0_adc_ch1_en_not] [get_bd_nets ctrl_mod2_0_c4_o] [get_bd_nets ctrl_mod2_0_sh1_o] [get_bd_nets ctrl_mod2_0_trig_3_o] [get_bd_nets ctrl_mod2_0_trig_5_o] [get_bd_cells ctrl_mod2_0]
set_property location {6.5 3224 2508} [get_bd_cells ctrl_mod3_0]
connect_bd_net [get_bd_ports rst_o] [get_bd_pins ctrl_mod3_0/rst_o]
connect_bd_net [get_bd_ports row_clk_o] [get_bd_pins ctrl_mod3_0/row_clk_o]
connect_bd_net [get_bd_ports col_clk_o] [get_bd_pins ctrl_mod3_0/col_clk_o]
connect_bd_net [get_bd_ports row_sel_o] [get_bd_pins ctrl_mod3_0/row_sel_o]
connect_bd_net [get_bd_ports col_sel_o] [get_bd_pins ctrl_mod3_0/col_sel_o]
connect_bd_net [get_bd_ports c2_o] [get_bd_pins ctrl_mod3_0/c2_o]
connect_bd_net [get_bd_ports c3_o] [get_bd_pins ctrl_mod3_0/c3_o]
connect_bd_net [get_bd_ports c4_o] [get_bd_pins ctrl_mod3_0/c4_o]
connect_bd_net [get_bd_ports sh1_o] [get_bd_pins ctrl_mod3_0/sh1_o]
connect_bd_net [get_bd_ports sh2_o] [get_bd_pins ctrl_mod3_0/sh2_o]
connect_bd_net [get_bd_ports amp2_en_o] [get_bd_pins ctrl_mod3_0/amp2_en_o]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/2nd_desktop/projects/ic/vivado_project/custom_ip/roic128u15_2022aut/ctrl/component.xml. It will be created.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2nd_desktop/projects/ic/vivado_project/custom_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ctrl_mod3:1.0 ctrl_mod3_1
endgroup
set_property location {7 3252 3073} [get_bd_cells ctrl_mod3_1]
connect_bd_net [get_bd_pins ctrl_mod3_1/rst_n_i] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/clk_i] [get_bd_pins freq_div_0/clk_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/launch_i] [get_bd_pins axi_gpio_1/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/c2_i] [get_bd_pins axi_gpio_3/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/c3_i] [get_bd_pins axi_gpio_4/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/c4_i] [get_bd_pins axi_gpio_5/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/num_of_frames_i] [get_bd_pins axi_gpio_2/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/num_of_clk_cycles_for_integration_i] [get_bd_pins axi_gpio_6/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/num_of_clk_cycles_between_rst_o_and_sh1_o_i] [get_bd_pins axi_gpio_7/gpio_io_o]
delete_bd_objs [get_bd_nets ctrl_mod3_0_c4_o] [get_bd_nets ctrl_mod3_0_c2_o] [get_bd_nets ctrl_mod3_0_c3_o] [get_bd_nets ctrl_mod3_0_sh1_o] [get_bd_nets ctrl_mod3_0_sh2_o] [get_bd_cells ctrl_mod3_0]
set_property location {7 3252 2469} [get_bd_cells ctrl_mod3_1]
connect_bd_net [get_bd_ports rst_o] [get_bd_pins ctrl_mod3_1/rst_o]
connect_bd_net [get_bd_ports row_clk_o] [get_bd_pins ctrl_mod3_1/row_clk_o]
connect_bd_net [get_bd_ports col_clk_o] [get_bd_pins ctrl_mod3_1/col_clk_o]
connect_bd_net [get_bd_ports row_sel_o] [get_bd_pins ctrl_mod3_1/row_sel_o]
connect_bd_net [get_bd_ports col_sel_o] [get_bd_pins ctrl_mod3_1/col_sel_o]
connect_bd_net [get_bd_ports c2_o] [get_bd_pins ctrl_mod3_1/c2_o]
connect_bd_net [get_bd_ports c3_o] [get_bd_pins ctrl_mod3_1/c3_o]
connect_bd_net [get_bd_ports c4_o] [get_bd_pins ctrl_mod3_1/c4_o]
connect_bd_net [get_bd_ports sh1_o] [get_bd_pins ctrl_mod3_1/sh1_o]
connect_bd_net [get_bd_ports sh2_o] [get_bd_pins ctrl_mod3_1/sh2_o]
connect_bd_net [get_bd_ports amp2_en_o] [get_bd_pins ctrl_mod3_1/amp2_en_o]
connect_bd_net [get_bd_ports trig_2_o] [get_bd_pins ctrl_mod3_1/trig_2_o]
connect_bd_net [get_bd_ports trig_3_o] [get_bd_pins ctrl_mod3_1/trig_3_o]
connect_bd_net [get_bd_ports trig_4_o] [get_bd_pins ctrl_mod3_1/trig_4_o]
connect_bd_net [get_bd_ports trig_5_o] [get_bd_pins ctrl_mod3_1/trig_5_o]
connect_bd_net [get_bd_ports adc_ch1_en_not] [get_bd_pins ctrl_mod3_1/c3_o]
connect_bd_net [get_bd_ports adc_ch2_en_not] [get_bd_pins ctrl_mod3_1/c4_o]
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axis_data_fifo_0/s_axis_tvalid
/axis_data_fifo_0/s_axis_tlast
/system_ila_0/probe1
/system_ila_0/probe3

validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1725.348 ; gain = 0.000
connect_bd_net [get_bd_pins ctrl_mod3_1/tvalid_o] [get_bd_pins axis_data_fifo_0/s_axis_tvalid]
connect_bd_net [get_bd_pins ctrl_mod3_1/tlast_o] [get_bd_pins axis_data_fifo_0/s_axis_tlast]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.348 ; gain = 0.000
generate_target all [get_files  D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
INFO: [BD 41-1662] The design 'ctrl_storage.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\special\pj6\pj6.srcs\sources_1\bd\ctrl_storage\ctrl_storage.bd> 
Wrote  : <D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ui/bd_fed9a987.ui> 
VHDL Output written to : D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/synth/ctrl_storage.v
VHDL Output written to : D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/sim/ctrl_storage.v
VHDL Output written to : D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/hdl/ctrl_storage_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_5M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block freq_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file d:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/hw_handoff/ctrl_storage_system_ila_0_1.hwh
Generated Block Design Tcl file d:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/hw_handoff/ctrl_storage_system_ila_0_1_bd.tcl
Generated Hardware Definition File d:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/synth/ctrl_storage_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_auto_pc_0/ctrl_storage_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_auto_pc_1/ctrl_storage_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_auto_us_0/ctrl_storage_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl_mod3_1 .
Exporting to file D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/hw_handoff/ctrl_storage.hwh
Generated Block Design Tcl file D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/hw_handoff/ctrl_storage_bd.tcl
Generated Hardware Definition File D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/synth/ctrl_storage.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1725.348 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ctrl_storage_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_us_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_ctrl_mod3_1_0] }
export_ip_user_files -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
launch_runs -jobs 8 {ctrl_storage_axis_data_fifo_0_0_synth_1 ctrl_storage_system_ila_0_1_synth_1 ctrl_storage_auto_pc_0_synth_1 ctrl_storage_auto_pc_1_synth_1 ctrl_storage_auto_us_0_synth_1 ctrl_storage_ctrl_mod3_1_0_synth_1}
[Thu Mar 14 15:56:48 2024] Launched ctrl_storage_axis_data_fifo_0_0_synth_1, ctrl_storage_system_ila_0_1_synth_1, ctrl_storage_auto_pc_0_synth_1, ctrl_storage_auto_pc_1_synth_1, ctrl_storage_auto_us_0_synth_1, ctrl_storage_ctrl_mod3_1_0_synth_1...
Run output will be captured here:
ctrl_storage_axis_data_fifo_0_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_axis_data_fifo_0_0_synth_1/runme.log
ctrl_storage_system_ila_0_1_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_system_ila_0_1_synth_1/runme.log
ctrl_storage_auto_pc_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_auto_pc_0_synth_1/runme.log
ctrl_storage_auto_pc_1_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_auto_pc_1_synth_1/runme.log
ctrl_storage_auto_us_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_auto_us_0_synth_1/runme.log
ctrl_storage_ctrl_mod3_1_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_ctrl_mod3_1_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -directory D:/special/pj6/pj6.ip_user_files/sim_scripts -ip_user_files_dir D:/special/pj6/pj6.ip_user_files -ipstatic_source_dir D:/special/pj6/pj6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/special/pj6/pj6.cache/compile_simlib/modelsim} {questa=D:/special/pj6/pj6.cache/compile_simlib/questa} {riviera=D:/special/pj6/pj6.cache/compile_simlib/riviera} {activehdl=D:/special/pj6/pj6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1725.348 ; gain = 0.000
delete_bd_objs [get_bd_ports c4_o]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports c4_o]'
generate_target all [get_files  D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
INFO: [BD 41-1662] The design 'ctrl_storage.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\special\pj6\pj6.srcs\sources_1\bd\ctrl_storage\ctrl_storage.bd> 
Wrote  : <D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ui/bd_fed9a987.ui> 
VHDL Output written to : D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/synth/ctrl_storage.v
VHDL Output written to : D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/sim/ctrl_storage.v
VHDL Output written to : D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/hdl/ctrl_storage_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_5M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block freq_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file d:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/hw_handoff/ctrl_storage_system_ila_0_1.hwh
Generated Block Design Tcl file d:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/hw_handoff/ctrl_storage_system_ila_0_1_bd.tcl
Generated Hardware Definition File d:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_system_ila_0_1/bd_0/synth/ctrl_storage_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl_mod3_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_auto_pc_0/ctrl_storage_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_auto_pc_1/ctrl_storage_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ip/ctrl_storage_auto_us_0/ctrl_storage_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/hw_handoff/ctrl_storage.hwh
Generated Block Design Tcl file D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/hw_handoff/ctrl_storage_bd.tcl
Generated Hardware Definition File D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/synth/ctrl_storage.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.348 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ctrl_storage_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_ctrl_mod3_1_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_us_0] }
export_ip_user_files -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
launch_runs -jobs 8 {ctrl_storage_axis_data_fifo_0_0_synth_1 ctrl_storage_system_ila_0_1_synth_1 ctrl_storage_ctrl_mod3_1_0_synth_1 ctrl_storage_auto_pc_0_synth_1 ctrl_storage_auto_pc_1_synth_1 ctrl_storage_auto_us_0_synth_1}
[Thu Mar 14 16:01:30 2024] Launched ctrl_storage_axis_data_fifo_0_0_synth_1, ctrl_storage_system_ila_0_1_synth_1, ctrl_storage_ctrl_mod3_1_0_synth_1, ctrl_storage_auto_pc_0_synth_1, ctrl_storage_auto_pc_1_synth_1, ctrl_storage_auto_us_0_synth_1...
Run output will be captured here:
ctrl_storage_axis_data_fifo_0_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_axis_data_fifo_0_0_synth_1/runme.log
ctrl_storage_system_ila_0_1_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_system_ila_0_1_synth_1/runme.log
ctrl_storage_ctrl_mod3_1_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_ctrl_mod3_1_0_synth_1/runme.log
ctrl_storage_auto_pc_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_auto_pc_0_synth_1/runme.log
ctrl_storage_auto_pc_1_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_auto_pc_1_synth_1/runme.log
ctrl_storage_auto_us_0_synth_1: D:/special/pj6/pj6.runs/ctrl_storage_auto_us_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -directory D:/special/pj6/pj6.ip_user_files/sim_scripts -ip_user_files_dir D:/special/pj6/pj6.ip_user_files -ipstatic_source_dir D:/special/pj6/pj6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/special/pj6/pj6.cache/compile_simlib/modelsim} {questa=D:/special/pj6/pj6.cache/compile_simlib/questa} {riviera=D:/special/pj6/pj6.cache/compile_simlib/riviera} {activehdl=D:/special/pj6/pj6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'ctrl_storage' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
launch_runs -jobs 8 ctrl_storage_auto_pc_1_synth_1
[Thu Mar 14 16:13:58 2024] Launched ctrl_storage_auto_pc_1_synth_1...
Run output will be captured here: D:/special/pj6/pj6.runs/ctrl_storage_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -directory D:/special/pj6/pj6.ip_user_files/sim_scripts -ip_user_files_dir D:/special/pj6/pj6.ip_user_files -ipstatic_source_dir D:/special/pj6/pj6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/special/pj6/pj6.cache/compile_simlib/modelsim} {questa=D:/special/pj6/pj6.cache/compile_simlib/questa} {riviera=D:/special/pj6/pj6.cache/compile_simlib/riviera} {activehdl=D:/special/pj6/pj6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 14 16:15:11 2024] Launched synth_1...
Run output will be captured here: D:/special/pj6/pj6.runs/synth_1/runme.log
[Thu Mar 14 16:15:11 2024] Launched impl_1...
Run output will be captured here: D:/special/pj6/pj6.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 14 16:17:45 2024] Launched synth_1...
Run output will be captured here: D:/special/pj6/pj6.runs/synth_1/runme.log
[Thu Mar 14 16:17:45 2024] Launched impl_1...
Run output will be captured here: D:/special/pj6/pj6.runs/impl_1/runme.log
