# OpenFile neural_net.mpf
# Loading project neural_net
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
vsim work.test
# vsim work.test 
# Start time: 22:29:32 on Oct 28,2021
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# Loading work.conv
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
# WARNING: No extended dataflow license exists
run -all
# Check case result
# RESULT:  3
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# Loading work.conv
run -all
# Check case result
# RESULT:  2
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# Loading work.conv
run -all
# Check case result
# RESULT:  4
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# Loading work.conv
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  4
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of testbench.v was successful.
restart
# Loading work.test
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  3
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of testbench.v was successful.
restart
# Loading work.test
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  3
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
run -all
# RESULT:  3
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735170 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of testbench.v was successful.
restart
# Loading work.test
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT: 10
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of testbench.v was successful.
restart
# Loading work.test
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  4
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of testbench.v was successful.
restart
# Loading work.test
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# OVERFLOW in conv!
# OVERFLOW in conv!
# OVERFLOW in conv!
# OVERFLOW in conv!
# Check case result
# RESULT: 10
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# Loading work.conv
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# OVERFLOW in conv!
# OVERFLOW in conv!
# Check case result
# RESULT: 10
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# Loading work.conv
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  8
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of testbench.v was successful.
restart
# Loading work.test
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  7
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
add wave -position insertpoint  \
sim:/test/SIZE \
sim:/test/clk \
sim:/test/GO \
sim:/test/storage \
sim:/test/we_database \
sim:/test/dp_database \
sim:/test/address_p_database \
sim:/test/x \
sim:/test/RESULT \
sim:/test/STOP
restart
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  7
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
# Compile of RAMtoMEM.v was successful.
restart
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# Loading work.conv
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  7
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of maxpooling.v was successful.
# Compile of RAM.v was successful.
# Compile of RAMtoMEM.v was successful.
# Compile of result.v was successful.
# Compile of TOP.v was successful.
# Compile of addressRAM.v was successful.
# Compile of border.v was successful.
# Compile of conv.v was successful.
# Compile of conv_TOP.v was successful.
# Compile of database.v was successful.
# Compile of dense.v was successful.
# Compile of testbench.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.test
# Loading work.TOP
# Loading work.database
# Loading work.conv_TOP
# Loading work.memorywork
# Loading work.addressRAM
# Loading work.RAM
# Loading work.border
# Loading work.maxp
# Loading work.dense
# Loading work.result
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  x
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# Compile of TOP.v was successful.
restart
# Loading work.TOP
# Loading work.conv
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  7
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
add wave -position insertpoint sim:/test/TOP/border/*
add wave -position insertpoint sim:/test/TOP/dense/*
restart
# ** Warning: (vsim-3015) D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(16): [PCDPC] - Port size (11) does not match connection size (12) for port 'dp_database'. The port definition is at: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test/TOP File: D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v
run -all
# Check case result
# RESULT:  7
# ** Note: $finish    : D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v(49)
#    Time: 4735150 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/OneDrive - Hanoi University of Science and Technology/NAM 4/20211/TKS/BTL/orignal/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/testbench.v line 49
# End time: 23:44:01 on Oct 28,2021, Elapsed time: 1:14:29
# Errors: 0, Warnings: 16
