





		 PACKETS GOING FROM EP TO RC 
 







[60036] Preparing the MSG  Packet Header hdw0: 30000000 hdw1: 00000128 hdw2: 00000000 hdw3: 00000000 

[60036] EP -> RC MSG INTA Packet 14: 00 Sending hdw0: 30000000 hdw1: 00000128 hdw2: 00000000 hdw3: 00000000  

[60116] EP TX BEGIN, PKT WITH DIRECT DATA ep_tx_pkt_index 0 
[60148] EP TX END, PKT WITH DIRECT DATA ep_tx_pkt_index 0 
[60156] EP  Initializing ep_tx_pkt_len_array single index 0 => hlen 4 dlen 0 hlen+dlen 4
[60156] EP  Loading EP Tx Mem  index 0 addr 0 hdw0 30000000 
[60156] EP  Loading EP Tx Mem  index 0 addr 1 hdw1 128 
[60156] EP  Loading EP Tx Mem  index 0 addr 2 hdw1 0 
[60156] EP  Loading EP Tx Mem  index 0 addr 3 hdw3 0 
[60164] Preparing the CPL  Packet Header hdw0: 0a000001 hdw1: 00002004 hdw2: 00000000 

[60164] RC  Initializing rc_tx_pkt_len_array single index 0 => hlen 3 dlen 0 hlen+dlen 3
[60164] RC  Loading RC Tx Mem  index 0 addr 0 hdw0 a000001 
[60164] RC  Loading RC Tx Mem  index 0 addr 1 hdw1 2004 
[60164] RC  Loading RC Tx Mem  index 0 addr 2 hdw2 0 



[60172] Preparing the MSG  Packet Header hdw0: 70000001 hdw1: 00000553 hdw2: 00000000 hdw3: 00000000 

[60172] EP -> RC MSGD SET SLOT POWER LIMIT  Packet 18: 00 Sending hdw0: 70000001 hdw1: 00000553 hdw2: 00000000 hdw3: 00000000 data: 0dad72e7  

[60236] EP TX BEGIN, PKT WITH DIRECT DATA ep_tx_pkt_index 1 
[60276] EP TX END, PKT WITH DIRECT DATA ep_tx_pkt_index 1 
[60284] EP  Initializing ep_tx_pkt_len_array single index 1 => hlen 4 dlen 1 hlen+dlen 5
[60284] EP  Loading EP Tx Mem  index 1 addr 4 hdw0 70000001 
[60284] EP  Loading EP Tx Mem  index 1 addr 5 hdw1 553 
[60284] EP  Loading EP Tx Mem  index 1 addr 6 hdw1 0 
[60284] EP  Loading EP Tx Mem  index 1 addr 7 hdw3 0 
[60284] EP  Loading EP Tx Mem  index 1 addr 8 data 2e7 
[60292] Preparing the CPL  Packet Header hdw0: 0a000001 hdw1: 00002004 hdw2: 00000000 

[60292] RC  Initializing rc_tx_pkt_len_array single index 1 => hlen 3 dlen 0 hlen+dlen 3
[60292] RC  Loading RC Tx Mem  index 1 addr 3 hdw0 a000001 
[60292] RC  Loading RC Tx Mem  index 1 addr 4 hdw1 2004 
[60292] RC  Loading RC Tx Mem  index 1 addr 5 hdw2 0 
[60928] RC  RECEIVE PKT BEGIN  rc_rx_pkt_index 0
60933: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x30000000 @Addr = 0x000
60941: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x00000128 @Addr = 0x001
60949: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x00000000 @Addr = 0x002
[60952] RC  RECEIVE PKT END  rc_rx_pkt_index 0
60957: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x00000000 @Addr = 0x003
[60960] INFO:  EP -> RC Packet 0 Data Compare Start! RC MEM SADR : 00000000 RC PKTLEN 00000004 

[60960] EP -> RC Packet 000 Data Compare passed! 

[61872] RC  RECEIVE PKT BEGIN  rc_rx_pkt_index 1
61877: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x70000001 @Addr = 0x004
61885: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x00000553 @Addr = 0x005
61893: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x00000000 @Addr = 0x006
61901: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x00000000 @Addr = 0x007
[61904] RC  RECEIVE PKT END  rc_rx_pkt_index 1
61909: pex_tb.PEX_RC.rc_rx_cmd_mem MemWr 0x000002e7 @Addr = 0x008
[61912] INFO:  EP -> RC Packet 1 Data Compare Start! RC MEM SADR : 00000004 RC PKTLEN 00000005 

[61912] EP -> RC Packet 001 Data Compare passed! 

[92300] Pkt Count Mismatch RC Transmitted = 0x2  EP Received = 0x0  

Checking for Left over packets in TX array 

ERROR:  RC PKT 0 NOT MATCHED 

INFO:  RC PKT saddr 0 pkt_len 3 

[92300] RC Packet Length 3 

[92300] RC Packet Header[0] = a000001 

[92300] RC Packet Header[1] = 2004 

[92300] RC Packet Header[2] = 0 

ERROR:  RC PKT 1 NOT MATCHED 

INFO:  RC PKT saddr 3 pkt_len 3 

[92300] RC Packet Length 3 

[92300] RC Packet Header[0] = a000001 

[92300] RC Packet Header[1] = 2004 

[92300] RC Packet Header[2] = 0 

[92300] TEST FAILED 

[132300] Simulation DONE

