[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678166 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678166 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678166 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12808974 heartbeat IPC: 1.095 cumulative IPC: 1.095 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22947218 heartbeat IPC: 0.9864 cumulative IPC: 1.038 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34136576 heartbeat IPC: 0.8937 cumulative IPC: 0.9849 (Simulation time: 00 hr 03 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39443862 cumulative IPC: 1.014 (Simulation time: 00 hr 04 min 02 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39443862 cumulative IPC: 1.014 (Simulation time: 00 hr 04 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.014 instructions: 40000000 cycles: 39443862
CPU 0 Branch Prediction Accuracy: 95.96% MPKI: 11.28 Average ROB Occupancy at Mispredict: 36.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.741
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457635 HIT:     419909 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457635 HIT:     419909 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685235 HIT:     467472 MISS:     217763 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359617 HIT:     292108 MISS:      67509 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96889 HIT:       6373 MISS:      90516 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142871 HIT:     142555 MISS:        316 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85858 HIT:      26436 MISS:      59422 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6105849 HIT:    6021346 MISS:      84503 MSHR_MERGE:      27358
cpu0->cpu0_L1I LOAD         ACCESS:    6105849 HIT:    6021346 MISS:      84503 MSHR_MERGE:      27358
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.11 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13186984 HIT:   12174280 MISS:    1012704 MSHR_MERGE:     527476
cpu0->cpu0_L1D LOAD         ACCESS:    8099876 HIT:    7570674 MISS:     529202 MSHR_MERGE:     226724
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4993441 HIT:    4597331 MISS:     396110 MSHR_MERGE:     299218
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93667 HIT:       6275 MISS:      87392 MSHR_MERGE:       1534
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5262028 HIT:    5150327 MISS:     111701 MSHR_MERGE:      50524
cpu0->cpu0_ITLB LOAD         ACCESS:    5262028 HIT:    5150327 MISS:     111701 MSHR_MERGE:      50524
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.331 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12492656 HIT:   11772477 MISS:     720179 MSHR_MERGE:     323721
cpu0->cpu0_DTLB LOAD         ACCESS:   12492656 HIT:   11772477 MISS:     720179 MSHR_MERGE:     323721
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.07 cycles
cpu0->LLC TOTAL        ACCESS:     335424 HIT:     194494 MISS:     140930 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67509 HIT:      36484 MISS:      31025 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90516 HIT:      11012 MISS:      79504 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117977 HIT:     117887 MISS:         90 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59422 HIT:      29111 MISS:      30311 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1288
  ROW_BUFFER_MISS:     139548
  AVG DBUS CONGESTED CYCLE: 11.53
Channel 0 WQ ROW_BUFFER_HIT:      11826
  ROW_BUFFER_MISS:      73111
  FULL:          0
Channel 0 REFRESHES ISSUED:       3287
