

================================================================
== Vivado HLS Report for 'convulution1'
================================================================
* Date:           Thu Nov  8 11:27:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  61278|  61278|  61278|  61278|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  61276|  61276|       138|         13|         13|  4704|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    785|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|   1422|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    759|
|Register         |        0|      -|    3611|    768|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    4307|   3734|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       4|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv1_fadd_32ns_3bkb_U24  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fadd_32ns_3bkb_U25  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fmul_32ns_3cud_U26  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    |conv1_fmul_32ns_3cud_U27  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     10|  696| 1422|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_fu_824_p2                   |     *    |      0|  0|  17|           5|           3|
    |co_1_fu_800_p2                  |     +    |      0|  0|  12|           1|           3|
    |h_3_dup_fu_893_p2               |     +    |      0|  0|  15|           1|           5|
    |h_3_mid1_fu_1010_p2             |     +    |      0|  0|  15|           2|           5|
    |h_s_fu_1015_p2                  |     +    |      0|  0|  15|           1|           5|
    |indvar_flatten_next2_fu_794_p2  |     +    |      0|  0|  17|          13|           1|
    |indvar_flatten_op_fu_866_p2     |     +    |      0|  0|  14|           1|          10|
    |tmp_106_fu_1624_p2              |     +    |      0|  0|  13|          14|          14|
    |tmp_31_1_fu_1198_p2             |     +    |      0|  0|  15|           2|           5|
    |tmp_31_2_fu_1223_p2             |     +    |      0|  0|  15|           3|           5|
    |tmp_31_2_mid1_fu_1168_p2        |     +    |      0|  0|  15|           2|           5|
    |tmp_31_3_mid1_fu_1193_p2        |     +    |      0|  0|  15|           3|           5|
    |tmp_31_4_mid1_fu_1218_p2        |     +    |      0|  0|  15|           3|           5|
    |tmp_31_s_fu_1173_p2             |     +    |      0|  0|  15|           2|           5|
    |tmp_34_0_2_fu_956_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_34_0_3_fu_973_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_34_0_4_fu_1047_p2           |     +    |      0|  0|  15|           3|           5|
    |tmp_64_fu_936_p2                |     +    |      0|  0|  15|           2|           8|
    |tmp_65_fu_946_p2                |     +    |      0|  0|  15|           2|           8|
    |tmp_66_fu_990_p2                |     +    |      0|  0|  15|           3|           8|
    |tmp_67_fu_1000_p2               |     +    |      0|  0|  15|           3|           8|
    |tmp_68_fu_1064_p2               |     +    |      0|  0|  15|           3|           8|
    |tmp_69_fu_1074_p2               |     +    |      0|  0|  15|           3|           8|
    |tmp_70_fu_1106_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_71_fu_1116_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_72_fu_1148_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_73_fu_1158_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_74_fu_1273_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_75_fu_1283_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_76_fu_1315_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_77_fu_1325_p2               |     +    |      0|  0|  15|           4|           8|
    |tmp_78_fu_1357_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_79_fu_1367_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_80_fu_1399_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_81_fu_1409_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_82_fu_1441_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_83_fu_1451_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_84_fu_1483_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_85_fu_1493_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_86_fu_1525_p2               |     +    |      0|  0|  15|           5|           8|
    |tmp_91_fu_1585_p2               |     +    |      0|  0|  14|          10|          10|
    |tmp_s_fu_883_p2                 |     +    |      0|  0|  15|           1|           8|
    |w_3_fu_918_p2                   |     +    |      0|  0|  15|           1|           5|
    |tmp_89_fu_1572_p2               |     -    |      0|  0|  15|           9|           9|
    |tmp_92_fu_1615_p2               |     -    |      0|  0|  13|          14|          14|
    |exitcond2_mid_fu_846_p2         |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten2_fu_788_p2     |   icmp   |      0|  0|  13|          13|          13|
    |exitcond_flatten_fu_806_p2      |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_840_p2              |   icmp   |      0|  0|  11|           5|           4|
    |tmp_90_fu_852_p2                |    or    |      0|  0|   2|           1|           1|
    |h_mid_fu_872_p3                 |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next_fu_1267_p3  |  select  |      0|  0|  10|           1|           1|
    |tmp_100_fu_1236_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_93_fu_1021_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_94_fu_1028_p3               |  select  |      0|  0|   5|           1|           5|
    |tmp_95_fu_1179_p3               |  select  |      0|  0|   5|           1|           2|
    |tmp_96_fu_1186_p3               |  select  |      0|  0|   5|           1|           5|
    |tmp_97_fu_1204_p3               |  select  |      0|  0|   5|           1|           2|
    |tmp_98_fu_1211_p3               |  select  |      0|  0|   5|           1|           5|
    |tmp_99_fu_1229_p3               |  select  |      0|  0|   5|           1|           3|
    |tmp_mid2_28_fu_899_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_mid2_v_fu_812_p3            |  select  |      0|  0|   3|           1|           3|
    |w_mid2_fu_858_p3                |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_834_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 785|         235|         393|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10                  |   9|          2|    1|          2|
    |ap_phi_mux_co_phi_fu_585_p4               |   9|          2|    3|          6|
    |ap_phi_mux_h_phi_fu_607_p4                |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten2_phi_fu_574_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_596_p4   |   9|          2|   10|         20|
    |ap_phi_mux_w_phi_fu_619_p4                |   9|          2|    5|         10|
    |co_reg_581                                |   9|          2|    3|          6|
    |grp_fu_626_p0                             |  41|          8|   32|        256|
    |grp_fu_626_p1                             |  59|         14|   32|        448|
    |grp_fu_631_p0                             |  41|          8|   32|        256|
    |grp_fu_631_p1                             |  59|         14|   32|        448|
    |grp_fu_635_p0                             |  33|          6|   32|        192|
    |grp_fu_635_p1                             |  33|          6|   32|        192|
    |grp_fu_639_p0                             |  27|          5|   32|        160|
    |grp_fu_639_p1                             |  27|          5|   32|        160|
    |h_reg_603                                 |   9|          2|    5|         10|
    |indvar_flatten2_reg_570                   |   9|          2|   13|         26|
    |indvar_flatten_reg_592                    |   9|          2|   10|         20|
    |input_0_address0                          |  59|         14|   10|        140|
    |input_0_address1                          |  56|         13|   10|        130|
    |reg_643                                   |   9|          2|   32|         64|
    |reg_649                                   |   9|          2|   32|         64|
    |reg_655                                   |   9|          2|   32|         64|
    |reg_661                                   |   9|          2|   32|         64|
    |w_reg_615                                 |   9|          2|    5|         10|
    |weights_0_address0                        |  59|         14|    8|        112|
    |weights_0_address1                        |  56|         13|    8|        104|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 759|        168|  495|       3018|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |bias_load_reg_2205                 |  32|   0|   32|          0|
    |co_reg_581                         |   3|   0|    3|          0|
    |exitcond2_mid_reg_1694             |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1634         |   1|   0|    1|          0|
    |exitcond_flatten_reg_1643          |   1|   0|    1|          0|
    |h_mid_reg_1722                     |   5|   0|    5|          0|
    |h_reg_603                          |   5|   0|    5|          0|
    |indvar_flatten2_reg_570            |  13|   0|   13|          0|
    |indvar_flatten_next2_reg_1638      |  13|   0|   13|          0|
    |indvar_flatten_next_reg_1935       |  10|   0|   10|          0|
    |indvar_flatten_op_reg_1717         |  10|   0|   10|          0|
    |indvar_flatten_reg_592             |  10|   0|   10|          0|
    |input_0_load_24_reg_2155           |  32|   0|   32|          0|
    |reg_643                            |  32|   0|   32|          0|
    |reg_649                            |  32|   0|   32|          0|
    |reg_655                            |  32|   0|   32|          0|
    |reg_661                            |  32|   0|   32|          0|
    |reg_667                            |  32|   0|   32|          0|
    |reg_672                            |  32|   0|   32|          0|
    |reg_677                            |  32|   0|   32|          0|
    |reg_682                            |  32|   0|   32|          0|
    |reg_687                            |  32|   0|   32|          0|
    |reg_692                            |  32|   0|   32|          0|
    |reg_697                            |  32|   0|   32|          0|
    |reg_702                            |  32|   0|   32|          0|
    |reg_707                            |  32|   0|   32|          0|
    |reg_712                            |  32|   0|   32|          0|
    |reg_717                            |  32|   0|   32|          0|
    |reg_722                            |  32|   0|   32|          0|
    |reg_727                            |  32|   0|   32|          0|
    |reg_732                            |  32|   0|   32|          0|
    |reg_737                            |  32|   0|   32|          0|
    |reg_742                            |  32|   0|   32|          0|
    |reg_747                            |  32|   0|   32|          0|
    |reg_752                            |  32|   0|   32|          0|
    |reg_757                            |  32|   0|   32|          0|
    |reg_762                            |  32|   0|   32|          0|
    |reg_768                            |  32|   0|   32|          0|
    |reg_773                            |  32|   0|   32|          0|
    |reg_778                            |  32|   0|   32|          0|
    |reg_783                            |  32|   0|   32|          0|
    |sum_2_2_2_reg_2195                 |  32|   0|   32|          0|
    |tmp_100_reg_1906                   |   5|   0|    5|          0|
    |tmp_106_reg_2210                   |  14|   0|   14|          0|
    |tmp_2_reg_1920                     |  32|   0|   32|          0|
    |tmp_34_0_2_reg_1778                |   5|   0|    5|          0|
    |tmp_34_0_3_reg_1791                |   5|   0|    5|          0|
    |tmp_34_0_4_reg_1827                |   5|   0|    5|          0|
    |tmp_35_reg_1666                    |   8|   0|    8|          0|
    |tmp_36_0_1_reg_1930                |  32|   0|   32|          0|
    |tmp_36_0_2_reg_1955                |  32|   0|   32|          0|
    |tmp_36_0_3_reg_1965                |  32|   0|   32|          0|
    |tmp_36_0_3_reg_1965_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_36_0_4_reg_1990                |  32|   0|   32|          0|
    |tmp_36_0_4_reg_1990_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_36_1_1_reg_2020                |  32|   0|   32|          0|
    |tmp_36_1_2_reg_2025                |  32|   0|   32|          0|
    |tmp_36_1_3_reg_2050                |  32|   0|   32|          0|
    |tmp_36_1_4_reg_2055                |  32|   0|   32|          0|
    |tmp_36_1_reg_1995                  |  32|   0|   32|          0|
    |tmp_36_2_1_reg_2085                |  32|   0|   32|          0|
    |tmp_36_2_2_reg_2110                |  32|   0|   32|          0|
    |tmp_36_2_3_reg_2115                |  32|   0|   32|          0|
    |tmp_36_2_4_reg_2130                |  32|   0|   32|          0|
    |tmp_36_2_reg_2080                  |  32|   0|   32|          0|
    |tmp_36_3_1_reg_2140                |  32|   0|   32|          0|
    |tmp_36_3_2_reg_2145                |  32|   0|   32|          0|
    |tmp_36_3_3_reg_2160                |  32|   0|   32|          0|
    |tmp_36_3_4_reg_2165                |  32|   0|   32|          0|
    |tmp_36_3_reg_2135                  |  32|   0|   32|          0|
    |tmp_36_4_1_reg_2175                |  32|   0|   32|          0|
    |tmp_36_4_2_reg_2180                |  32|   0|   32|          0|
    |tmp_36_4_3_reg_2185                |  32|   0|   32|          0|
    |tmp_36_4_4_reg_2190                |  32|   0|   32|          0|
    |tmp_36_4_reg_2170                  |  32|   0|   32|          0|
    |tmp_94_reg_1814                    |   5|   0|    5|          0|
    |tmp_96_reg_1890                    |   5|   0|    5|          0|
    |tmp_98_reg_1897                    |   5|   0|    5|          0|
    |tmp_mid2_28_reg_1740               |   5|   0|    5|          0|
    |tmp_mid2_v_reg_1653                |   3|   0|    3|          0|
    |tmp_reg_1661                       |   9|   0|    9|          0|
    |w_3_reg_1754                       |   5|   0|    5|          0|
    |w_mid2_reg_1703                    |   5|   0|    5|          0|
    |w_reg_615                          |   5|   0|    5|          0|
    |weights_0_load_24_reg_2150         |  32|   0|   32|          0|
    |exitcond_flatten2_reg_1634         |  64|  32|    1|          0|
    |tmp_36_1_1_reg_2020                |  64|  32|   32|          0|
    |tmp_36_1_2_reg_2025                |  64|  32|   32|          0|
    |tmp_36_1_3_reg_2050                |  64|  32|   32|          0|
    |tmp_36_1_4_reg_2055                |  64|  32|   32|          0|
    |tmp_36_1_reg_1995                  |  64|  32|   32|          0|
    |tmp_36_2_1_reg_2085                |  64|  32|   32|          0|
    |tmp_36_2_2_reg_2110                |  64|  32|   32|          0|
    |tmp_36_2_3_reg_2115                |  64|  32|   32|          0|
    |tmp_36_2_4_reg_2130                |  64|  32|   32|          0|
    |tmp_36_2_reg_2080                  |  64|  32|   32|          0|
    |tmp_36_3_1_reg_2140                |  64|  32|   32|          0|
    |tmp_36_3_2_reg_2145                |  64|  32|   32|          0|
    |tmp_36_3_3_reg_2160                |  64|  32|   32|          0|
    |tmp_36_3_4_reg_2165                |  64|  32|   32|          0|
    |tmp_36_3_reg_2135                  |  64|  32|   32|          0|
    |tmp_36_4_1_reg_2175                |  64|  32|   32|          0|
    |tmp_36_4_2_reg_2180                |  64|  32|   32|          0|
    |tmp_36_4_3_reg_2185                |  64|  32|   32|          0|
    |tmp_36_4_4_reg_2190                |  64|  32|   32|          0|
    |tmp_36_4_reg_2170                  |  64|  32|   32|          0|
    |tmp_mid2_28_reg_1740               |  64|  32|    5|          0|
    |tmp_mid2_v_reg_1653                |  64|  32|    3|          0|
    |w_mid2_reg_1703                    |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3611| 768| 2729|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | convulution1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | convulution1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | convulution1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | convulution1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | convulution1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | convulution1 | return value |
|input_0_address0    | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0         | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0          |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1    | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce1         | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1          |  in |   32|  ap_memory |    input_0   |     array    |
|weights_0_address0  | out |    8|  ap_memory |   weights_0  |     array    |
|weights_0_ce0       | out |    1|  ap_memory |   weights_0  |     array    |
|weights_0_q0        |  in |   32|  ap_memory |   weights_0  |     array    |
|weights_0_address1  | out |    8|  ap_memory |   weights_0  |     array    |
|weights_0_ce1       | out |    1|  ap_memory |   weights_0  |     array    |
|weights_0_q1        |  in |   32|  ap_memory |   weights_0  |     array    |
|bias_address0       | out |    3|  ap_memory |     bias     |     array    |
|bias_ce0            | out |    1|  ap_memory |     bias     |     array    |
|bias_q0             |  in |   32|  ap_memory |     bias     |     array    |
|output_r_address0   | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0        | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0         | out |   32|  ap_memory |   output_r   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

