In this assignment, the aim is to design and simulate sequential circuits in Verilog HDL. 3-bit Binary/Gray Code Counter is implemented with both D Flip-Flops and JK Flip-Flops.
