
trying_existing code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005304  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000348  08005494  08005494  00015494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057dc  080057dc  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  080057dc  080057dc  000157dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057e4  080057e4  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057e4  080057e4  000157e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057e8  080057e8  000157e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  080057ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  2000009c  08005888  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  08005888  00020470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000201e2  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003bb6  00000000  00000000  000402ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b30  00000000  00000000  00043e68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000948  00000000  00000000  00044998  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a1b6  00000000  00000000  000452e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011cbc  00000000  00000000  0006f496  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e9b69  00000000  00000000  00081152  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016acbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002aec  00000000  00000000  0016ad38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800547c 	.word	0x0800547c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	0800547c 	.word	0x0800547c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <AutomaticShutdown>:
#include "utilities.h"

//Automatic shutdown : Purge and go back to SAFETY

uint32_t AutomaticShutdown(struct StateVars *ctrl)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b086      	sub	sp, #24
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
	ctrl->valveConfiguration = StateConfiguration();
 800058c:	f001 fee8 	bl	8002360 <StateConfiguration>
 8000590:	4602      	mov	r2, r0
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	62da      	str	r2, [r3, #44]	; 0x2c

	/*FUEL PURGE N2  - LOX PURGE N2*/
	ctrl->valveTarget  = ((uint16_t)SOV3 	\
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	f44f 7282 	mov.w	r2, #260	; 0x104
 800059c:	631a      	str	r2, [r3, #48]	; 0x30
			 |(uint16_t)SOV9);


	uint32_t TIMEOUT = 3000; // 3 second time out
 800059e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80005a2:	613b      	str	r3, [r7, #16]
	
    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 fe9c 	bl	80022e8 <VerifyState>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d054      	beq.n	8000660 <AutomaticShutdown+0xe0>
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80005bc:	4618      	mov	r0, r3
 80005be:	f001 fe93 	bl	80022e8 <VerifyState>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d04b      	beq.n	8000660 <AutomaticShutdown+0xe0>
    {
    	if((ctrl->currentState & AUTOMATIC_SHUTDOWN) == AUTOMATIC_SHUTDOWN){
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80005ce:	f003 030c 	and.w	r3, r3, #12
 80005d2:	2b0c      	cmp	r3, #12
 80005d4:	d137      	bne.n	8000646 <AutomaticShutdown+0xc6>


    		StateStatus(ctrl);
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f001 fe3c 	bl	8002254 <StateStatus>

    		uint32_t now = HAL_GetTick();
 80005dc:	f002 f986 	bl	80028ec <HAL_GetTick>
 80005e0:	60f8      	str	r0, [r7, #12]
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d003      	beq.n	80005fa <AutomaticShutdown+0x7a>
    	    {
    			success = StateInitialize(ctrl);
 80005f2:	6878      	ldr	r0, [r7, #4]
 80005f4:	f002 f806 	bl	8002604 <StateInitialize>
 80005f8:	6178      	str	r0, [r7, #20]
    	    }


    		success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	429a      	cmp	r2, r3
 8000604:	bf0c      	ite	eq
 8000606:	2301      	moveq	r3, #1
 8000608:	2300      	movne	r3, #0
 800060a:	b2db      	uxtb	r3, r3
 800060c:	617b      	str	r3, [r7, #20]

    		 if(now - ctrl->timeStarted > TIMEOUT && success)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	68fa      	ldr	r2, [r7, #12]
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	429a      	cmp	r2, r3
 800061a:	d206      	bcs.n	800062a <AutomaticShutdown+0xaa>
 800061c:	697b      	ldr	r3, [r7, #20]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d003      	beq.n	800062a <AutomaticShutdown+0xaa>
    		   {
    		       ctrl->currentState= SAFETY;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2205      	movs	r2, #5
 8000626:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    		   }

    		 // Increment state counter
			ctrl->stateCounter++;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	1c5a      	adds	r2, r3, #1
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800063c:	d11f      	bne.n	800067e <AutomaticShutdown+0xfe>
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & AUTOMATIC_SHUTDOWN) == AUTOMATIC_SHUTDOWN){
 8000644:	e01b      	b.n	800067e <AutomaticShutdown+0xfe>
    	}else{
    		// Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, AUTOMATIC_SHUTDOWN, ctrl->currentState);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800064c:	461a      	mov	r2, r3
 800064e:	210c      	movs	r1, #12
 8000650:	480e      	ldr	r0, [pc, #56]	; (800068c <AutomaticShutdown+0x10c>)
 8000652:	f001 f87b 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2, Tx_Buffer);
 8000656:	490d      	ldr	r1, [pc, #52]	; (800068c <AutomaticShutdown+0x10c>)
 8000658:	480d      	ldr	r0, [pc, #52]	; (8000690 <AutomaticShutdown+0x110>)
 800065a:	f000 fc27 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & AUTOMATIC_SHUTDOWN) == AUTOMATIC_SHUTDOWN){
 800065e:	e00e      	b.n	800067e <AutomaticShutdown+0xfe>
    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800066c:	461a      	mov	r2, r3
 800066e:	4807      	ldr	r0, [pc, #28]	; (800068c <AutomaticShutdown+0x10c>)
 8000670:	f001 f8e6 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2, Tx_Buffer);
 8000674:	4905      	ldr	r1, [pc, #20]	; (800068c <AutomaticShutdown+0x10c>)
 8000676:	4806      	ldr	r0, [pc, #24]	; (8000690 <AutomaticShutdown+0x110>)
 8000678:	f000 fc18 	bl	8000eac <UART_SendMessage>
 800067c:	e000      	b.n	8000680 <AutomaticShutdown+0x100>
    	if((ctrl->currentState & AUTOMATIC_SHUTDOWN) == AUTOMATIC_SHUTDOWN){
 800067e:	bf00      	nop
    }
	return success;
 8000680:	697b      	ldr	r3, [r7, #20]
}
 8000682:	4618      	mov	r0, r3
 8000684:	3718      	adds	r7, #24
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	200000d8 	.word	0x200000d8
 8000690:	200003e0 	.word	0x200003e0

08000694 <Firing>:
#include <firing.h>
#include "messages.h"
#include "utilities.h"

uint32_t Firing(struct StateVars *ctrl)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 800069c:	2300      	movs	r3, #0
 800069e:	617b      	str	r3, [r7, #20]
	ctrl->valveConfiguration = StateConfiguration();
 80006a0:	f001 fe5e 	bl	8002360 <StateConfiguration>
 80006a4:	4602      	mov	r2, r0
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV1 	\
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2233      	movs	r2, #51	; 0x33
 80006ae:	631a      	str	r2, [r3, #48]	; 0x30
			 |(uint16_t)SOV2 	\
			 |(uint16_t)SOV5 	\
			 |(uint16_t)SOV6);

	uint32_t TIMEOUT = 3000;// 3 second time out
 80006b0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80006b4:	613b      	str	r3, [r7, #16]

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80006bc:	4618      	mov	r0, r3
 80006be:	f001 fe13 	bl	80022e8 <VerifyState>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d05f      	beq.n	8000788 <Firing+0xf4>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80006ce:	4618      	mov	r0, r3
 80006d0:	f001 fe0a 	bl	80022e8 <VerifyState>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d056      	beq.n	8000788 <Firing+0xf4>
    {
    	if((ctrl->currentState & FIRING) == FIRING){
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80006e0:	f003 0309 	and.w	r3, r3, #9
 80006e4:	2b09      	cmp	r3, #9
 80006e6:	d142      	bne.n	800076e <Firing+0xda>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8  SOV9   IG1
    		//|  1  |   1  |   0  |   0  |   1  |   1  |   0  |   0  |  0  |  0

    		StateStatus(ctrl);
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f001 fdb3 	bl	8002254 <StateStatus>
    		nominal = NominalValueCheck(ctrl, Rx_Buffer);
 80006ee:	4931      	ldr	r1, [pc, #196]	; (80007b4 <Firing+0x120>)
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f001 f81d 	bl	8001730 <NominalValueCheck>
 80006f6:	4602      	mov	r2, r0
 80006f8:	4b2f      	ldr	r3, [pc, #188]	; (80007b8 <Firing+0x124>)
 80006fa:	601a      	str	r2, [r3, #0]

    		uint32_t now = HAL_GetTick();
 80006fc:	f002 f8f6 	bl	80028ec <HAL_GetTick>
 8000700:	60f8      	str	r0, [r7, #12]
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800070e:	429a      	cmp	r2, r3
 8000710:	d003      	beq.n	800071a <Firing+0x86>
    	    {
    			success = StateInitialize(ctrl);
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f001 ff76 	bl	8002604 <StateInitialize>
 8000718:	6178      	str	r0, [r7, #20]
    	    }

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	429a      	cmp	r2, r3
 8000724:	bf0c      	ite	eq
 8000726:	2301      	moveq	r3, #1
 8000728:	2300      	movne	r3, #0
 800072a:	b2db      	uxtb	r3, r3
 800072c:	617b      	str	r3, [r7, #20]


    		if(now - ctrl->timeStarted > TIMEOUT && success && nominal)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	429a      	cmp	r2, r3
 800073a:	d20a      	bcs.n	8000752 <Firing+0xbe>
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d007      	beq.n	8000752 <Firing+0xbe>
 8000742:	4b1d      	ldr	r3, [pc, #116]	; (80007b8 <Firing+0x124>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d003      	beq.n	8000752 <Firing+0xbe>
    		{
        		ctrl->currentState= PURGE;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	220a      	movs	r2, #10
 800074e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    		}



    		// Increment state counter
    		ctrl->stateCounter++;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	689b      	ldr	r3, [r3, #8]
 8000756:	1c5a      	adds	r2, r3, #1
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	609a      	str	r2, [r3, #8]
    		if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	689b      	ldr	r3, [r3, #8]
 8000760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000764:	d11f      	bne.n	80007a6 <Firing+0x112>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & FIRING) == FIRING){
 800076c:	e01b      	b.n	80007a6 <Firing+0x112>
    	}else{
    		// Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, FIRING, ctrl->currentState);
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000774:	461a      	mov	r2, r3
 8000776:	2109      	movs	r1, #9
 8000778:	4810      	ldr	r0, [pc, #64]	; (80007bc <Firing+0x128>)
 800077a:	f000 ffe7 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 800077e:	490f      	ldr	r1, [pc, #60]	; (80007bc <Firing+0x128>)
 8000780:	480f      	ldr	r0, [pc, #60]	; (80007c0 <Firing+0x12c>)
 8000782:	f000 fb93 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & FIRING) == FIRING){
 8000786:	e00e      	b.n	80007a6 <Firing+0x112>
    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000794:	461a      	mov	r2, r3
 8000796:	4809      	ldr	r0, [pc, #36]	; (80007bc <Firing+0x128>)
 8000798:	f001 f852 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2,Tx_Buffer);
 800079c:	4907      	ldr	r1, [pc, #28]	; (80007bc <Firing+0x128>)
 800079e:	4808      	ldr	r0, [pc, #32]	; (80007c0 <Firing+0x12c>)
 80007a0:	f000 fb84 	bl	8000eac <UART_SendMessage>
 80007a4:	e000      	b.n	80007a8 <Firing+0x114>
    	if((ctrl->currentState & FIRING) == FIRING){
 80007a6:	bf00      	nop
    }
	return success;
 80007a8:	697b      	ldr	r3, [r7, #20]
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3718      	adds	r7, #24
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200002dc 	.word	0x200002dc
 80007b8:	200000cc 	.word	0x200000cc
 80007bc:	200000d8 	.word	0x200000d8
 80007c0:	200003e0 	.word	0x200003e0

080007c4 <Ignition>:
#include <ignition.h>
#include "messages.h"
#include "utilities.h"

uint32_t Ignition(struct StateVars *ctrl)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
	ctrl->valveConfiguration = StateConfiguration();
 80007d0:	f001 fdc6 	bl	8002360 <StateConfiguration>
 80007d4:	4602      	mov	r2, r0
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV1 	\
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f240 2203 	movw	r2, #515	; 0x203
 80007e0:	631a      	str	r2, [r3, #48]	; 0x30
			 |(uint16_t)SOV2 |(uint16_t)IG1);

	uint32_t TIMEOUT = 5000;//5 second time out
 80007e2:	f241 3388 	movw	r3, #5000	; 0x1388
 80007e6:	613b      	str	r3, [r7, #16]

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 fd7a 	bl	80022e8 <VerifyState>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d05f      	beq.n	80008ba <Ignition+0xf6>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000800:	4618      	mov	r0, r3
 8000802:	f001 fd71 	bl	80022e8 <VerifyState>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d056      	beq.n	80008ba <Ignition+0xf6>
    {
    	if((ctrl->currentState & IGNITION) == IGNITION){
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000812:	f003 0307 	and.w	r3, r3, #7
 8000816:	2b07      	cmp	r3, #7
 8000818:	d142      	bne.n	80008a0 <Ignition+0xdc>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8  SOV9   IG1
    		//|  1  |   1  |   0  |   0  |   0  |   0  |   0  |   0  |  0  |  1

    		StateStatus(ctrl);
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f001 fd1a 	bl	8002254 <StateStatus>
    		nominal = NominalValueCheck(ctrl, Rx_Buffer);
 8000820:	4930      	ldr	r1, [pc, #192]	; (80008e4 <Ignition+0x120>)
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f000 ff84 	bl	8001730 <NominalValueCheck>
 8000828:	4602      	mov	r2, r0
 800082a:	4b2f      	ldr	r3, [pc, #188]	; (80008e8 <Ignition+0x124>)
 800082c:	601a      	str	r2, [r3, #0]

    		uint32_t now = HAL_GetTick();//should return the number of milliseconds elapsed since startup
 800082e:	f002 f85d 	bl	80028ec <HAL_GetTick>
 8000832:	60f8      	str	r0, [r7, #12]
    	    // If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000840:	429a      	cmp	r2, r3
 8000842:	d003      	beq.n	800084c <Ignition+0x88>
    	    {
    			success = StateInitialize(ctrl);
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f001 fedd 	bl	8002604 <StateInitialize>
 800084a:	6178      	str	r0, [r7, #20]
    	    }


			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000854:	429a      	cmp	r2, r3
 8000856:	bf0c      	ite	eq
 8000858:	2301      	moveq	r3, #1
 800085a:	2300      	movne	r3, #0
 800085c:	b2db      	uxtb	r3, r3
 800085e:	617b      	str	r3, [r7, #20]

    		if((now - ctrl->timeStarted >= TIMEOUT) && success && nominal)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	68fa      	ldr	r2, [r7, #12]
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	429a      	cmp	r2, r3
 800086c:	d80a      	bhi.n	8000884 <Ignition+0xc0>
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d007      	beq.n	8000884 <Ignition+0xc0>
 8000874:	4b1c      	ldr	r3, [pc, #112]	; (80008e8 <Ignition+0x124>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d003      	beq.n	8000884 <Ignition+0xc0>
    		{
        		ctrl->currentState= OXIDIZER_START;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2208      	movs	r2, #8
 8000880:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    		}

    		// Increment state counter
			ctrl->stateCounter++;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	689b      	ldr	r3, [r3, #8]
 8000888:	1c5a      	adds	r2, r3, #1
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000896:	d11f      	bne.n	80008d8 <Ignition+0x114>
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & IGNITION) == IGNITION){
 800089e:	e01b      	b.n	80008d8 <Ignition+0x114>
    	}else{
    		// Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, IGNITION, ctrl->currentState);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80008a6:	461a      	mov	r2, r3
 80008a8:	2107      	movs	r1, #7
 80008aa:	4810      	ldr	r0, [pc, #64]	; (80008ec <Ignition+0x128>)
 80008ac:	f000 ff4e 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 80008b0:	490e      	ldr	r1, [pc, #56]	; (80008ec <Ignition+0x128>)
 80008b2:	480f      	ldr	r0, [pc, #60]	; (80008f0 <Ignition+0x12c>)
 80008b4:	f000 fafa 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & IGNITION) == IGNITION){
 80008b8:	e00e      	b.n	80008d8 <Ignition+0x114>
    	}

    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80008c6:	461a      	mov	r2, r3
 80008c8:	4808      	ldr	r0, [pc, #32]	; (80008ec <Ignition+0x128>)
 80008ca:	f000 ffb9 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2,Tx_Buffer);
 80008ce:	4907      	ldr	r1, [pc, #28]	; (80008ec <Ignition+0x128>)
 80008d0:	4807      	ldr	r0, [pc, #28]	; (80008f0 <Ignition+0x12c>)
 80008d2:	f000 faeb 	bl	8000eac <UART_SendMessage>
 80008d6:	e000      	b.n	80008da <Ignition+0x116>
    	if((ctrl->currentState & IGNITION) == IGNITION){
 80008d8:	bf00      	nop
    }
	return success;
 80008da:	697b      	ldr	r3, [r7, #20]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	200002dc 	.word	0x200002dc
 80008e8:	200000cc 	.word	0x200000cc
 80008ec:	200000d8 	.word	0x200000d8
 80008f0:	200003e0 	.word	0x200003e0

080008f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b096      	sub	sp, #88	; 0x58
 80008f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	2244      	movs	r2, #68	; 0x44
 8000900:	2100      	movs	r1, #0
 8000902:	4618      	mov	r0, r3
 8000904:	f004 f994 	bl	8004c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000908:	463b      	mov	r3, r7
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000916:	2302      	movs	r3, #2
 8000918:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800091a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800091e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000920:	2310      	movs	r3, #16
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000924:	2302      	movs	r3, #2
 8000926:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000928:	2302      	movs	r3, #2
 800092a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800092c:	2301      	movs	r3, #1
 800092e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000930:	230a      	movs	r3, #10
 8000932:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000934:	2307      	movs	r3, #7
 8000936:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000938:	2302      	movs	r3, #2
 800093a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800093c:	2302      	movs	r3, #2
 800093e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	4618      	mov	r0, r3
 8000946:	f002 fb8f 	bl	8003068 <HAL_RCC_OscConfig>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000950:	f000 f8fc 	bl	8000b4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000954:	230f      	movs	r3, #15
 8000956:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000958:	2303      	movs	r3, #3
 800095a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000968:	463b      	mov	r3, r7
 800096a:	2104      	movs	r1, #4
 800096c:	4618      	mov	r0, r3
 800096e:	f002 ff61 	bl	8003834 <HAL_RCC_ClockConfig>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000978:	f000 f8e8 	bl	8000b4c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800097c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000980:	f002 fb1c 	bl	8002fbc <HAL_PWREx_ControlVoltageScaling>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800098a:	f000 f8df 	bl	8000b4c <Error_Handler>
  }
}
 800098e:	bf00      	nop
 8000990:	3758      	adds	r7, #88	; 0x58
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <MX_USART2_UART_Init>:
    * @brief USART1 Initialization Function
    * @param None
    * @retval None
    */
void MX_USART2_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 800099e:	4a15      	ldr	r2, [pc, #84]	; (80009f4 <MX_USART2_UART_Init+0x5c>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80009a2:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ce:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009da:	4805      	ldr	r0, [pc, #20]	; (80009f0 <MX_USART2_UART_Init+0x58>)
 80009dc:	f003 f92e 	bl	8003c3c <HAL_UART_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009e6:	f000 f8b1 	bl	8000b4c <Error_Handler>
  }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

  }
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	200003e0 	.word	0x200003e0
 80009f4:	40004400 	.word	0x40004400

080009f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
 void MX_GPIO_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b08a      	sub	sp, #40	; 0x28
 80009fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	f107 0314 	add.w	r3, r7, #20
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	4b4b      	ldr	r3, [pc, #300]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a12:	4a4a      	ldr	r2, [pc, #296]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a14:	f043 0304 	orr.w	r3, r3, #4
 8000a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1a:	4b48      	ldr	r3, [pc, #288]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1e:	f003 0304 	and.w	r3, r3, #4
 8000a22:	613b      	str	r3, [r7, #16]
 8000a24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a26:	4b45      	ldr	r3, [pc, #276]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2a:	4a44      	ldr	r2, [pc, #272]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a32:	4b42      	ldr	r3, [pc, #264]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	4b3f      	ldr	r3, [pc, #252]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a42:	4a3e      	ldr	r2, [pc, #248]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a4a:	4b3c      	ldr	r3, [pc, #240]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	4b39      	ldr	r3, [pc, #228]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5a:	4a38      	ldr	r2, [pc, #224]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a5c:	f043 0302 	orr.w	r3, r3, #2
 8000a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a62:	4b36      	ldr	r3, [pc, #216]	; (8000b3c <MX_GPIO_Init+0x144>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LOX_MAIN_Pin|FUEL_MAIN_Pin|IGNITION1_Pin
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f44f 51f9 	mov.w	r1, #7968	; 0x1f20
 8000a74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a78:	f002 fa56 	bl	8002f28 <HAL_GPIO_WritePin>
                          |FUEL_PRESSURE_Pin|LOX_PRESSURE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LOX_VENT_Pin|LOX_PURGE_Pin|LOX_FILL_Pin, GPIO_PIN_RESET);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 4124 	mov.w	r1, #41984	; 0xa400
 8000a82:	482f      	ldr	r0, [pc, #188]	; (8000b40 <MX_GPIO_Init+0x148>)
 8000a84:	f002 fa50 	bl	8002f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FUEL_VENT_Pin|FUEL_PURGE_N2_Pin, GPIO_PIN_RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	21c0      	movs	r1, #192	; 0xc0
 8000a8c:	482d      	ldr	r0, [pc, #180]	; (8000b44 <MX_GPIO_Init+0x14c>)
 8000a8e:	f002 fa4b 	bl	8002f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a98:	4b2b      	ldr	r3, [pc, #172]	; (8000b48 <MX_GPIO_Init+0x150>)
 8000a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4827      	ldr	r0, [pc, #156]	; (8000b44 <MX_GPIO_Init+0x14c>)
 8000aa8:	f002 f87e 	bl	8002ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000aac:	2320      	movs	r3, #32
 8000aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac6:	f002 f86f 	bl	8002ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOX_VENT_Pin LOX_PURGE_Pin LOX_FILL_Pin */
  GPIO_InitStruct.Pin = LOX_VENT_Pin|LOX_PURGE_Pin|LOX_FILL_Pin;
 8000aca:	f44f 4324 	mov.w	r3, #41984	; 0xa400
 8000ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4817      	ldr	r0, [pc, #92]	; (8000b40 <MX_GPIO_Init+0x148>)
 8000ae4:	f002 f860 	bl	8002ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FUEL_VENT_Pin FUEL_PURGE_N2_Pin */
  GPIO_InitStruct.Pin = FUEL_VENT_Pin|FUEL_PURGE_N2_Pin;
 8000ae8:	23c0      	movs	r3, #192	; 0xc0
 8000aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aec:	2301      	movs	r3, #1
 8000aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af4:	2300      	movs	r3, #0
 8000af6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af8:	f107 0314 	add.w	r3, r7, #20
 8000afc:	4619      	mov	r1, r3
 8000afe:	4811      	ldr	r0, [pc, #68]	; (8000b44 <MX_GPIO_Init+0x14c>)
 8000b00:	f002 f852 	bl	8002ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOX_MAIN_Pin FUEL_MAIN_Pin IGNITION1_Pin FUEL_PRESSURE_Pin
                           LOX_PRESSURE_Pin */
  GPIO_InitStruct.Pin = LOX_MAIN_Pin|FUEL_MAIN_Pin|IGNITION1_Pin|FUEL_PRESSURE_Pin
 8000b04:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000b08:	617b      	str	r3, [r7, #20]
                          |LOX_PRESSURE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b12:	2300      	movs	r3, #0
 8000b14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b16:	f107 0314 	add.w	r3, r7, #20
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b20:	f002 f842 	bl	8002ba8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2100      	movs	r1, #0
 8000b28:	2028      	movs	r0, #40	; 0x28
 8000b2a:	f001 ffc6 	bl	8002aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b2e:	2028      	movs	r0, #40	; 0x28
 8000b30:	f001 ffdf 	bl	8002af2 <HAL_NVIC_EnableIRQ>

}
 8000b34:	bf00      	nop
 8000b36:	3728      	adds	r7, #40	; 0x28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	48000400 	.word	0x48000400
 8000b44:	48000800 	.word	0x48000800
 8000b48:	10210000 	.word	0x10210000

08000b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b50:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <Error_Handler+0x6>

08000b54 <LoxChill>:
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include <lox_chill.h>
#include "messages.h"

uint32_t LoxChill(struct StateVars *ctrl)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
	ctrl->valveConfiguration = StateConfiguration();
 8000b60:	f001 fbfe 	bl	8002360 <StateConfiguration>
 8000b64:	4602      	mov	r2, r0
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV4 	\
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	22a8      	movs	r2, #168	; 0xa8
 8000b6e:	631a      	str	r2, [r3, #48]	; 0x30
			 |(uint16_t)SOV6 	\
			 |(uint16_t)SOV8);

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000b76:	4618      	mov	r0, r3
 8000b78:	f001 fbb6 	bl	80022e8 <VerifyState>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d04a      	beq.n	8000c18 <LoxChill+0xc4>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f001 fbad 	bl	80022e8 <VerifyState>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d041      	beq.n	8000c18 <LoxChill+0xc4>
    {
    	if((ctrl->currentState & LOX_CHILL) == LOX_CHILL){
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000b9a:	f003 0304 	and.w	r3, r3, #4
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d02d      	beq.n	8000bfe <LoxChill+0xaa>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8
    		//|  0  |   0  |   0  |   1  |   0  |   1  |   0  |   1  |

    		StateStatus(ctrl);
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f001 fb56 	bl	8002254 <StateStatus>
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d003      	beq.n	8000bc0 <LoxChill+0x6c>
    	    {
    			success = StateInitialize(ctrl);
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f001 fd23 	bl	8002604 <StateInitialize>
 8000bbe:	60f8      	str	r0, [r7, #12]
    	    }

    		//check if command changed
    		ProcessCommands(ctrl);
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f000 fa93 	bl	80010ec <ProcessCommands>

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2301      	moveq	r3, #1
 8000bd4:	2300      	movne	r3, #0
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	60fb      	str	r3, [r7, #12]

			NominalValueCheck(ctrl, Rx_Buffer);
 8000bda:	491a      	ldr	r1, [pc, #104]	; (8000c44 <LoxChill+0xf0>)
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f000 fda7 	bl	8001730 <NominalValueCheck>

    		// Increment state counter
			ctrl->stateCounter++;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	1c5a      	adds	r2, r3, #1
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf4:	d11f      	bne.n	8000c36 <LoxChill+0xe2>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & LOX_CHILL) == LOX_CHILL){
 8000bfc:	e01b      	b.n	8000c36 <LoxChill+0xe2>
    	}else{
    		//Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, LOX_CHILL, ctrl->currentState);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000c04:	461a      	mov	r2, r3
 8000c06:	2104      	movs	r1, #4
 8000c08:	480f      	ldr	r0, [pc, #60]	; (8000c48 <LoxChill+0xf4>)
 8000c0a:	f000 fd9f 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 8000c0e:	490e      	ldr	r1, [pc, #56]	; (8000c48 <LoxChill+0xf4>)
 8000c10:	480e      	ldr	r0, [pc, #56]	; (8000c4c <LoxChill+0xf8>)
 8000c12:	f000 f94b 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & LOX_CHILL) == LOX_CHILL){
 8000c16:	e00e      	b.n	8000c36 <LoxChill+0xe2>

    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000c24:	461a      	mov	r2, r3
 8000c26:	4808      	ldr	r0, [pc, #32]	; (8000c48 <LoxChill+0xf4>)
 8000c28:	f000 fe0a 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2, Tx_Buffer);
 8000c2c:	4906      	ldr	r1, [pc, #24]	; (8000c48 <LoxChill+0xf4>)
 8000c2e:	4807      	ldr	r0, [pc, #28]	; (8000c4c <LoxChill+0xf8>)
 8000c30:	f000 f93c 	bl	8000eac <UART_SendMessage>
 8000c34:	e000      	b.n	8000c38 <LoxChill+0xe4>
    	if((ctrl->currentState & LOX_CHILL) == LOX_CHILL){
 8000c36:	bf00      	nop
    }
	return success;
 8000c38:	68fb      	ldr	r3, [r7, #12]
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3710      	adds	r7, #16
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200002dc 	.word	0x200002dc
 8000c48:	200000d8 	.word	0x200000d8
 8000c4c:	200003e0 	.word	0x200003e0

08000c50 <LoxFill>:
//
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include <lox_fill.h>
#include <messages.h>

uint32_t LoxFill(struct StateVars *ctrl){
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
	ctrl->valveConfiguration = StateConfiguration();
 8000c5c:	f001 fb80 	bl	8002360 <StateConfiguration>
 8000c60:	4602      	mov	r2, r0
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV4 	\
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	22c8      	movs	r2, #200	; 0xc8
 8000c6a:	631a      	str	r2, [r3, #48]	; 0x30
			 |(uint16_t)SOV7 	\
			 |(uint16_t)SOV8);

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000c72:	4618      	mov	r0, r3
 8000c74:	f001 fb38 	bl	80022e8 <VerifyState>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d04a      	beq.n	8000d14 <LoxFill+0xc4>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000c84:	4618      	mov	r0, r3
 8000c86:	f001 fb2f 	bl	80022e8 <VerifyState>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d041      	beq.n	8000d14 <LoxFill+0xc4>
    {
    	if((ctrl->currentState & LOX_FILL) == LOX_FILL){
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000c96:	f003 0303 	and.w	r3, r3, #3
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	d12d      	bne.n	8000cfa <LoxFill+0xaa>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8  SOV9   IG1
    		//|  0  |   0  |   0  |   1  |   0  |   0  |   1  |   1  |  0  |  0

    		StateStatus(ctrl);
 8000c9e:	6878      	ldr	r0, [r7, #4]
 8000ca0:	f001 fad8 	bl	8002254 <StateStatus>
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d003      	beq.n	8000cbc <LoxFill+0x6c>
    	    {
    			success = StateInitialize(ctrl);
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f001 fca5 	bl	8002604 <StateInitialize>
 8000cba:	60f8      	str	r0, [r7, #12]
    	    }


    		ProcessCommands(ctrl);
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f000 fa15 	bl	80010ec <ProcessCommands>

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	bf0c      	ite	eq
 8000cce:	2301      	moveq	r3, #1
 8000cd0:	2300      	movne	r3, #0
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	60fb      	str	r3, [r7, #12]

			NominalValueCheck(ctrl, Rx_Buffer);
 8000cd6:	491a      	ldr	r1, [pc, #104]	; (8000d40 <LoxFill+0xf0>)
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f000 fd29 	bl	8001730 <NominalValueCheck>

    		// Increment state counter
			ctrl->stateCounter++;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	1c5a      	adds	r2, r3, #1
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf0:	d11f      	bne.n	8000d32 <LoxFill+0xe2>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & LOX_FILL) == LOX_FILL){
 8000cf8:	e01b      	b.n	8000d32 <LoxFill+0xe2>

    	}else{
    		//Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, LOX_FILL, ctrl->currentState);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d00:	461a      	mov	r2, r3
 8000d02:	2103      	movs	r1, #3
 8000d04:	480f      	ldr	r0, [pc, #60]	; (8000d44 <LoxFill+0xf4>)
 8000d06:	f000 fd21 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 8000d0a:	490e      	ldr	r1, [pc, #56]	; (8000d44 <LoxFill+0xf4>)
 8000d0c:	480e      	ldr	r0, [pc, #56]	; (8000d48 <LoxFill+0xf8>)
 8000d0e:	f000 f8cd 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & LOX_FILL) == LOX_FILL){
 8000d12:	e00e      	b.n	8000d32 <LoxFill+0xe2>

    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000d20:	461a      	mov	r2, r3
 8000d22:	4808      	ldr	r0, [pc, #32]	; (8000d44 <LoxFill+0xf4>)
 8000d24:	f000 fd8c 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2,Tx_Buffer);
 8000d28:	4906      	ldr	r1, [pc, #24]	; (8000d44 <LoxFill+0xf4>)
 8000d2a:	4807      	ldr	r0, [pc, #28]	; (8000d48 <LoxFill+0xf8>)
 8000d2c:	f000 f8be 	bl	8000eac <UART_SendMessage>
 8000d30:	e000      	b.n	8000d34 <LoxFill+0xe4>
    	if((ctrl->currentState & LOX_FILL) == LOX_FILL){
 8000d32:	bf00      	nop
    }
	return success;
 8000d34:	68fb      	ldr	r3, [r7, #12]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	200002dc 	.word	0x200002dc
 8000d44:	200000d8 	.word	0x200000d8
 8000d48:	200003e0 	.word	0x200003e0

08000d4c <LoxPreFill>:
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include <lox_pre_fill.h>
#include <messages.h>

uint32_t LoxPreFill(struct StateVars *ctrl)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]

	ctrl->valveConfiguration = StateConfiguration();
 8000d58:	f001 fb02 	bl	8002360 <StateConfiguration>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV2 | (uint16_t)SOV4 |(uint16_t)SOV6);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	222a      	movs	r2, #42	; 0x2a
 8000d66:	631a      	str	r2, [r3, #48]	; 0x30


    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f001 faba 	bl	80022e8 <VerifyState>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d04d      	beq.n	8000e16 <LoxPreFill+0xca>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000d80:	4618      	mov	r0, r3
 8000d82:	f001 fab1 	bl	80022e8 <VerifyState>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d044      	beq.n	8000e16 <LoxPreFill+0xca>
    {
    	if((ctrl->currentState & LOX_PRE_FILL) == LOX_PRE_FILL){
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d030      	beq.n	8000dfc <LoxPreFill+0xb0>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8   SOV9   IG1
    		// | 0	|   1  |   0  |   1  |   0  |   1  |   0  |   0  |   0  |  0
    		StateStatus(ctrl);
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f001 fa5a 	bl	8002254 <StateStatus>
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d003      	beq.n	8000db8 <LoxPreFill+0x6c>
    	    {
    			success = StateInitialize(ctrl);
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f001 fc27 	bl	8002604 <StateInitialize>
 8000db6:	60f8      	str	r0, [r7, #12]
    	    }

    		StateStatus(ctrl);
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f001 fa4b 	bl	8002254 <StateStatus>

    		ProcessCommands(ctrl);
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f000 f994 	bl	80010ec <ProcessCommands>

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	bf0c      	ite	eq
 8000dd0:	2301      	moveq	r3, #1
 8000dd2:	2300      	movne	r3, #0
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	60fb      	str	r3, [r7, #12]

			NominalValueCheck(ctrl, Rx_Buffer);
 8000dd8:	4919      	ldr	r1, [pc, #100]	; (8000e40 <LoxPreFill+0xf4>)
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f000 fca8 	bl	8001730 <NominalValueCheck>
    		// Increment state counter
    		ctrl->stateCounter++;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	1c5a      	adds	r2, r3, #1
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	609a      	str	r2, [r3, #8]
    		if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df2:	d11f      	bne.n	8000e34 <LoxPreFill+0xe8>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & LOX_PRE_FILL) == LOX_PRE_FILL){
 8000dfa:	e01b      	b.n	8000e34 <LoxPreFill+0xe8>
    	}else{
    		//Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, LOX_PRE_FILL, ctrl->currentState);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e02:	461a      	mov	r2, r3
 8000e04:	2102      	movs	r1, #2
 8000e06:	480f      	ldr	r0, [pc, #60]	; (8000e44 <LoxPreFill+0xf8>)
 8000e08:	f000 fca0 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2, Tx_Buffer);
 8000e0c:	490d      	ldr	r1, [pc, #52]	; (8000e44 <LoxPreFill+0xf8>)
 8000e0e:	480e      	ldr	r0, [pc, #56]	; (8000e48 <LoxPreFill+0xfc>)
 8000e10:	f000 f84c 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & LOX_PRE_FILL) == LOX_PRE_FILL){
 8000e14:	e00e      	b.n	8000e34 <LoxPreFill+0xe8>
    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000e22:	461a      	mov	r2, r3
 8000e24:	4807      	ldr	r0, [pc, #28]	; (8000e44 <LoxPreFill+0xf8>)
 8000e26:	f000 fd0b 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2, Tx_Buffer);
 8000e2a:	4906      	ldr	r1, [pc, #24]	; (8000e44 <LoxPreFill+0xf8>)
 8000e2c:	4806      	ldr	r0, [pc, #24]	; (8000e48 <LoxPreFill+0xfc>)
 8000e2e:	f000 f83d 	bl	8000eac <UART_SendMessage>
 8000e32:	e000      	b.n	8000e36 <LoxPreFill+0xea>
    	if((ctrl->currentState & LOX_PRE_FILL) == LOX_PRE_FILL){
 8000e34:	bf00      	nop
    }
	return success;
 8000e36:	68fb      	ldr	r3, [r7, #12]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3710      	adds	r7, #16
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	200002dc 	.word	0x200002dc
 8000e44:	200000d8 	.word	0x200000d8
 8000e48:	200003e0 	.word	0x200003e0

08000e4c <main>:
#include "state_machine.h"
#include "states_def.h"
#include "init.h"

int main(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b090      	sub	sp, #64	; 0x40
 8000e50:	af00      	add	r7, sp, #0
struct StateVars controls = {
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	223c      	movs	r2, #60	; 0x3c
 8000e56:	2100      	movs	r1, #0
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f003 fee9 	bl	8004c30 <memset>
 8000e5e:	2301      	movs	r3, #1
 8000e60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e62:	230b      	movs	r3, #11
 8000e64:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
		TURN_OFF,	//lastState
		START_HANDLER, 	//currentState
		&controls	//this address.
		};

	HAL_Init();
 8000e6c:	f001 fcce 	bl	800280c <HAL_Init>

	SystemClock_Config();
 8000e70:	f7ff fd40 	bl	80008f4 <SystemClock_Config>
	MX_GPIO_Init();
 8000e74:	f7ff fdc0 	bl	80009f8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000e78:	f7ff fd8e 	bl	8000998 <MX_USART2_UART_Init>

	 HAL_UART_Receive_IT(&huart2,(uint8_t *)Rx_data, 1); // Asserts UART Interrupt every time 1 byte is received.
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	4909      	ldr	r1, [pc, #36]	; (8000ea4 <main+0x58>)
 8000e80:	4809      	ldr	r0, [pc, #36]	; (8000ea8 <main+0x5c>)
 8000e82:	f002 ffbd 	bl	8003e00 <HAL_UART_Receive_IT>


	while(controls.isStateMachineRunning)
 8000e86:	e005      	b.n	8000e94 <main+0x48>
	{

	  StateMachine(controls.isStateMachineRunning,controls.adr);
 8000e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e8c:	4611      	mov	r1, r2
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 ffb8 	bl	8001e04 <StateMachine>
	while(controls.isStateMachineRunning)
 8000e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1f6      	bne.n	8000e88 <main+0x3c>
 8000e9a:	2300      	movs	r3, #0
	}

}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3740      	adds	r7, #64	; 0x40
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	200000d0 	.word	0x200000d0
 8000ea8:	200003e0 	.word	0x200003e0

08000eac <UART_SendMessage>:

#include "messages.h"

// Function to send the messages over serial communication
void UART_SendMessage(UART_HandleTypeDef *huart, char* message)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
	  int len = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
	  uint32_t success = FALSE;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60bb      	str	r3, [r7, #8]
	  sprintf(buffer, message);
 8000ebe:	6839      	ldr	r1, [r7, #0]
 8000ec0:	4809      	ldr	r0, [pc, #36]	; (8000ee8 <UART_SendMessage+0x3c>)
 8000ec2:	f003 febd 	bl	8004c40 <siprintf>
	  len =strlen(buffer);
 8000ec6:	4808      	ldr	r0, [pc, #32]	; (8000ee8 <UART_SendMessage+0x3c>)
 8000ec8:	f7ff f982 	bl	80001d0 <strlen>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	60fb      	str	r3, [r7, #12]
	  HAL_UART_Transmit(&huart2, buffer, len, 1000);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed8:	4903      	ldr	r1, [pc, #12]	; (8000ee8 <UART_SendMessage+0x3c>)
 8000eda:	4804      	ldr	r0, [pc, #16]	; (8000eec <UART_SendMessage+0x40>)
 8000edc:	f002 fefc 	bl	8003cd8 <HAL_UART_Transmit>
	  return success;
 8000ee0:	bf00      	nop
}
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	200001dc 	.word	0x200001dc
 8000eec:	200003e0 	.word	0x200003e0

08000ef0 <HAL_UART_RxCpltCallback>:

//Receiving the command
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	 uint32_t success = FALSE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60bb      	str	r3, [r7, #8]
	 uint8_t i;
	    if (huart->Instance == USART2)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a3a      	ldr	r2, [pc, #232]	; (8000fec <HAL_UART_RxCpltCallback+0xfc>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d16d      	bne.n	8000fe2 <HAL_UART_RxCpltCallback+0xf2>
	     {

	        if (Rx_indx==0) { for (i=0;i<100;i++) Rx_Buffer[i]=0; }   //clear Rx_Buffer before receiving new data
 8000f06:	4b3a      	ldr	r3, [pc, #232]	; (8000ff0 <HAL_UART_RxCpltCallback+0x100>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d10c      	bne.n	8000f28 <HAL_UART_RxCpltCallback+0x38>
 8000f0e:	2300      	movs	r3, #0
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	e006      	b.n	8000f22 <HAL_UART_RxCpltCallback+0x32>
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
 8000f16:	4a37      	ldr	r2, [pc, #220]	; (8000ff4 <HAL_UART_RxCpltCallback+0x104>)
 8000f18:	2100      	movs	r1, #0
 8000f1a:	54d1      	strb	r1, [r2, r3]
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	73fb      	strb	r3, [r7, #15]
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	2b63      	cmp	r3, #99	; 0x63
 8000f26:	d9f5      	bls.n	8000f14 <HAL_UART_RxCpltCallback+0x24>



	        if (Rx_data[0] != 13) //if received data different from ascii 13 (enter)
 8000f28:	4b33      	ldr	r3, [pc, #204]	; (8000ff8 <HAL_UART_RxCpltCallback+0x108>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b0d      	cmp	r3, #13
 8000f2e:	d00b      	beq.n	8000f48 <HAL_UART_RxCpltCallback+0x58>
	            {
	            Rx_Buffer[Rx_indx++]=Rx_data[0];    //add data to Rx_Buffer
 8000f30:	4b2f      	ldr	r3, [pc, #188]	; (8000ff0 <HAL_UART_RxCpltCallback+0x100>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	1c5a      	adds	r2, r3, #1
 8000f36:	b2d1      	uxtb	r1, r2
 8000f38:	4a2d      	ldr	r2, [pc, #180]	; (8000ff0 <HAL_UART_RxCpltCallback+0x100>)
 8000f3a:	7011      	strb	r1, [r2, #0]
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b2e      	ldr	r3, [pc, #184]	; (8000ff8 <HAL_UART_RxCpltCallback+0x108>)
 8000f40:	7819      	ldrb	r1, [r3, #0]
 8000f42:	4b2c      	ldr	r3, [pc, #176]	; (8000ff4 <HAL_UART_RxCpltCallback+0x104>)
 8000f44:	5499      	strb	r1, [r3, r2]
 8000f46:	e047      	b.n	8000fd8 <HAL_UART_RxCpltCallback+0xe8>
	            }
	        else            //if the receiving is complete
	            {
	                 Rx_indx=0;
 8000f48:	4b29      	ldr	r3, [pc, #164]	; (8000ff0 <HAL_UART_RxCpltCallback+0x100>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
	                 retransition = TRUE;
 8000f4e:	4b2b      	ldr	r3, [pc, #172]	; (8000ffc <HAL_UART_RxCpltCallback+0x10c>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	601a      	str	r2, [r3, #0]
	                 RxTxFlags |= 0x1;
 8000f54:	4b2a      	ldr	r3, [pc, #168]	; (8001000 <HAL_UART_RxCpltCallback+0x110>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	4a28      	ldr	r2, [pc, #160]	; (8001000 <HAL_UART_RxCpltCallback+0x110>)
 8000f5e:	6013      	str	r3, [r2, #0]
	                 success = TRUE;
 8000f60:	2301      	movs	r3, #1
 8000f62:	60bb      	str	r3, [r7, #8]
	                 hexadecimalToDecimal(Rx_Buffer);
 8000f64:	4823      	ldr	r0, [pc, #140]	; (8000ff4 <HAL_UART_RxCpltCallback+0x104>)
 8000f66:	f000 f86b 	bl	8001040 <hexadecimalToDecimal>
	                 // variable for the status command

	                 if(command == stat){
 8000f6a:	4b26      	ldr	r3, [pc, #152]	; (8001004 <HAL_UART_RxCpltCallback+0x114>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	4b26      	ldr	r3, [pc, #152]	; (8001008 <HAL_UART_RxCpltCallback+0x118>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d103      	bne.n	8000f7e <HAL_UART_RxCpltCallback+0x8e>
	                	 status= TRUE;
 8000f76:	4b25      	ldr	r3, [pc, #148]	; (800100c <HAL_UART_RxCpltCallback+0x11c>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	e02c      	b.n	8000fd8 <HAL_UART_RxCpltCallback+0xe8>
	                 }
	                 else if (command == power_off || stop||valve_check|| lox_fill || lox_chill || lox_pre_fill||\
 8000f7e:	4b21      	ldr	r3, [pc, #132]	; (8001004 <HAL_UART_RxCpltCallback+0x114>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	4b23      	ldr	r3, [pc, #140]	; (8001010 <HAL_UART_RxCpltCallback+0x120>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d023      	beq.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000f8a:	4b22      	ldr	r3, [pc, #136]	; (8001014 <HAL_UART_RxCpltCallback+0x124>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d11f      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000f92:	4b21      	ldr	r3, [pc, #132]	; (8001018 <HAL_UART_RxCpltCallback+0x128>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d11b      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000f9a:	4b20      	ldr	r3, [pc, #128]	; (800101c <HAL_UART_RxCpltCallback+0x12c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d117      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000fa2:	4b1f      	ldr	r3, [pc, #124]	; (8001020 <HAL_UART_RxCpltCallback+0x130>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d113      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000faa:	4b1e      	ldr	r3, [pc, #120]	; (8001024 <HAL_UART_RxCpltCallback+0x134>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d10f      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000fb2:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <HAL_UART_RxCpltCallback+0x138>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10b      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
	                		               pressurizing || safety || ignition || start_handler ){
 8000fba:	4b1c      	ldr	r3, [pc, #112]	; (800102c <HAL_UART_RxCpltCallback+0x13c>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d107      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000fc2:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <HAL_UART_RxCpltCallback+0x140>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d103      	bne.n	8000fd2 <HAL_UART_RxCpltCallback+0xe2>
 8000fca:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <HAL_UART_RxCpltCallback+0x144>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d002      	beq.n	8000fd8 <HAL_UART_RxCpltCallback+0xe8>
	                	 cmd_flag = TRUE;
 8000fd2:	4b19      	ldr	r3, [pc, #100]	; (8001038 <HAL_UART_RxCpltCallback+0x148>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]

	                 }

	            }
	        HAL_UART_Receive_IT(&huart2, Rx_data, 1);   //activate UART receive interrupt every time
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4907      	ldr	r1, [pc, #28]	; (8000ff8 <HAL_UART_RxCpltCallback+0x108>)
 8000fdc:	4817      	ldr	r0, [pc, #92]	; (800103c <HAL_UART_RxCpltCallback+0x14c>)
 8000fde:	f002 ff0f 	bl	8003e00 <HAL_UART_Receive_IT>

	}// end of if  (huart->Instance == USART2)
}
 8000fe2:	bf00      	nop
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40004400 	.word	0x40004400
 8000ff0:	200000c8 	.word	0x200000c8
 8000ff4:	200002dc 	.word	0x200002dc
 8000ff8:	200000d0 	.word	0x200000d0
 8000ffc:	200003dc 	.word	0x200003dc
 8001000:	200000c4 	.word	0x200000c4
 8001004:	200000d4 	.word	0x200000d4
 8001008:	20000028 	.word	0x20000028
 800100c:	20000460 	.word	0x20000460
 8001010:	20000000 	.word	0x20000000
 8001014:	20000004 	.word	0x20000004
 8001018:	20000008 	.word	0x20000008
 800101c:	2000000c 	.word	0x2000000c
 8001020:	20000010 	.word	0x20000010
 8001024:	20000014 	.word	0x20000014
 8001028:	20000018 	.word	0x20000018
 800102c:	2000001c 	.word	0x2000001c
 8001030:	20000020 	.word	0x20000020
 8001034:	20000024 	.word	0x20000024
 8001038:	200001d8 	.word	0x200001d8
 800103c:	200003e0 	.word	0x200003e0

08001040 <hexadecimalToDecimal>:

//HEX to decimal
void hexadecimalToDecimal(char* hexVal)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	uint32_t len = strlen(hexVal);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff f8c1 	bl	80001d0 <strlen>
 800104e:	60b8      	str	r0, [r7, #8]

    // Initializing base value to 1 ( 16^0, 16^1, 16^2, etc )
     uint32_t base = 1;
 8001050:	2301      	movs	r3, #1
 8001052:	617b      	str	r3, [r7, #20]
     uint32_t dec_val = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	613b      	str	r3, [r7, #16]

    // Extracting characters as digits from last character
    for (int i=len-1; i>=0; i--)
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	3b01      	subs	r3, #1
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	e039      	b.n	80010d4 <hexadecimalToDecimal+0x94>
    {
        // if ASCII char is between (0-9)
        if (hexVal[i]>='0' && hexVal[i]<='9')
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	4413      	add	r3, r2
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b2f      	cmp	r3, #47	; 0x2f
 800106a:	d915      	bls.n	8001098 <hexadecimalToDecimal+0x58>
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b39      	cmp	r3, #57	; 0x39
 8001076:	d80f      	bhi.n	8001098 <hexadecimalToDecimal+0x58>
        {
            dec_val += (hexVal[i] - 48)*base;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	3b30      	subs	r3, #48	; 0x30
 8001082:	461a      	mov	r2, r3
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	fb03 f302 	mul.w	r3, r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4413      	add	r3, r2
 800108e:	613b      	str	r3, [r7, #16]

            // incrementing the base by power
            base = base * 16;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	011b      	lsls	r3, r3, #4
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	e01a      	b.n	80010ce <hexadecimalToDecimal+0x8e>
        }

        // if ASCII char is between(A-F)
        else if (hexVal[i]>='A' && hexVal[i]<='F')
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b40      	cmp	r3, #64	; 0x40
 80010a2:	d914      	bls.n	80010ce <hexadecimalToDecimal+0x8e>
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b46      	cmp	r3, #70	; 0x46
 80010ae:	d80e      	bhi.n	80010ce <hexadecimalToDecimal+0x8e>
        {
            dec_val += (hexVal[i] - 55)*base;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	3b37      	subs	r3, #55	; 0x37
 80010ba:	461a      	mov	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	fb03 f302 	mul.w	r3, r3, r2
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4413      	add	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]

            // incrementing the base by power
            base = base*16;
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	617b      	str	r3, [r7, #20]
    for (int i=len-1; i>=0; i--)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	3b01      	subs	r3, #1
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	dac2      	bge.n	8001060 <hexadecimalToDecimal+0x20>
        }
    }
    command = dec_val;
 80010da:	4a03      	ldr	r2, [pc, #12]	; (80010e8 <hexadecimalToDecimal+0xa8>)
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	6013      	str	r3, [r2, #0]
}
 80010e0:	bf00      	nop
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	200000d4 	.word	0x200000d4

080010ec <ProcessCommands>:

//Function to process the command messages
uint32_t ProcessCommands(struct StateVars * ctrl)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60fb      	str	r3, [r7, #12]
	// LOX_PRE_FILL command
	if((ctrl->currentState == START_HANDLER) && command == lox_pre_fill )
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d111      	bne.n	8001126 <ProcessCommands+0x3a>
 8001102:	4b8e      	ldr	r3, [pc, #568]	; (800133c <ProcessCommands+0x250>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	4b8e      	ldr	r3, [pc, #568]	; (8001340 <ProcessCommands+0x254>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	429a      	cmp	r2, r3
 800110c:	d10b      	bne.n	8001126 <ProcessCommands+0x3a>
	{
		ctrl ->currentState = LOX_PRE_FILL;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2202      	movs	r2, #2
 8001112:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 8001116:	2301      	movs	r3, #1
 8001118:	60fb      	str	r3, [r7, #12]
		RxTxFlags &= !RX_DATA_READY;
 800111a:	4b8a      	ldr	r3, [pc, #552]	; (8001344 <ProcessCommands+0x258>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4b89      	ldr	r3, [pc, #548]	; (8001344 <ProcessCommands+0x258>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	e2e5      	b.n	80016f2 <ProcessCommands+0x606>
	}
    // TURN_OFF command
	else if((command == power_off) && (ctrl->currentState== VALVE_CHECK || \
 8001126:	4b85      	ldr	r3, [pc, #532]	; (800133c <ProcessCommands+0x250>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	4b87      	ldr	r3, [pc, #540]	; (8001348 <ProcessCommands+0x25c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d115      	bne.n	800115e <ProcessCommands+0x72>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001138:	2b01      	cmp	r3, #1
 800113a:	d004      	beq.n	8001146 <ProcessCommands+0x5a>
			 ctrl->currentState == SAFETY))
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == power_off) && (ctrl->currentState== VALVE_CHECK || \
 8001142:	2b05      	cmp	r3, #5
 8001144:	d10b      	bne.n	800115e <ProcessCommands+0x72>
	{
		ctrl ->currentState = TURN_OFF;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	220b      	movs	r2, #11
 800114a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 800114e:	2301      	movs	r3, #1
 8001150:	60fb      	str	r3, [r7, #12]
		RxTxFlags &= !RX_DATA_READY;
 8001152:	4b7c      	ldr	r3, [pc, #496]	; (8001344 <ProcessCommands+0x258>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4b7b      	ldr	r3, [pc, #492]	; (8001344 <ProcessCommands+0x258>)
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	e2c9      	b.n	80016f2 <ProcessCommands+0x606>
	}
    // STOP command
	else if((command == stop) && ( ctrl->currentState== LOX_PRE_FILL || \
 800115e:	4b77      	ldr	r3, [pc, #476]	; (800133c <ProcessCommands+0x250>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	4b7a      	ldr	r3, [pc, #488]	; (800134c <ProcessCommands+0x260>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	429a      	cmp	r2, r3
 8001168:	d124      	bne.n	80011b4 <ProcessCommands+0xc8>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001170:	2b02      	cmp	r3, #2
 8001172:	d013      	beq.n	800119c <ProcessCommands+0xb0>
			  ctrl->currentState == LOX_CHILL|| \
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == stop) && ( ctrl->currentState== LOX_PRE_FILL || \
 800117a:	2b04      	cmp	r3, #4
 800117c:	d00e      	beq.n	800119c <ProcessCommands+0xb0>
			  ctrl->currentState == LOX_FILL 	|| \
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
			  ctrl->currentState == LOX_CHILL|| \
 8001184:	2b03      	cmp	r3, #3
 8001186:	d009      	beq.n	800119c <ProcessCommands+0xb0>
			  ctrl->currentState == VALVE_CHECK|| \
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
			  ctrl->currentState == LOX_FILL 	|| \
 800118e:	2b01      	cmp	r3, #1
 8001190:	d004      	beq.n	800119c <ProcessCommands+0xb0>
			  ctrl->currentState == START_HANDLER) )
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
			  ctrl->currentState == VALVE_CHECK|| \
 8001198:	2b00      	cmp	r3, #0
 800119a:	d10b      	bne.n	80011b4 <ProcessCommands+0xc8>
	{
		ctrl->currentState = SAFETY;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2205      	movs	r2, #5
 80011a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 80011a4:	2301      	movs	r3, #1
 80011a6:	60fb      	str	r3, [r7, #12]
		// Clear data read flag
		RxTxFlags &= !RX_DATA_READY;
 80011a8:	4b66      	ldr	r3, [pc, #408]	; (8001344 <ProcessCommands+0x258>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4b65      	ldr	r3, [pc, #404]	; (8001344 <ProcessCommands+0x258>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	e29e      	b.n	80016f2 <ProcessCommands+0x606>
	}
	// LOX_FILL command
	else if(( ctrl->currentState == LOX_PRE_FILL) && (command == lox_fill))
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d111      	bne.n	80011e2 <ProcessCommands+0xf6>
 80011be:	4b5f      	ldr	r3, [pc, #380]	; (800133c <ProcessCommands+0x250>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	4b63      	ldr	r3, [pc, #396]	; (8001350 <ProcessCommands+0x264>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d10b      	bne.n	80011e2 <ProcessCommands+0xf6>
	{
		ctrl->currentState = LOX_FILL;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2203      	movs	r2, #3
 80011ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 80011d2:	2301      	movs	r3, #1
 80011d4:	60fb      	str	r3, [r7, #12]
		// Clear data read flag
		RxTxFlags &= !RX_DATA_READY;
 80011d6:	4b5b      	ldr	r3, [pc, #364]	; (8001344 <ProcessCommands+0x258>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4b5a      	ldr	r3, [pc, #360]	; (8001344 <ProcessCommands+0x258>)
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	e287      	b.n	80016f2 <ProcessCommands+0x606>
	}
    // LOX_FILL command
	else if((ctrl->currentState == LOX_FILL) && (command == lox_chill))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	d111      	bne.n	8001210 <ProcessCommands+0x124>
 80011ec:	4b53      	ldr	r3, [pc, #332]	; (800133c <ProcessCommands+0x250>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b58      	ldr	r3, [pc, #352]	; (8001354 <ProcessCommands+0x268>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d10b      	bne.n	8001210 <ProcessCommands+0x124>
	{
		ctrl->currentState = LOX_CHILL;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2204      	movs	r2, #4
 80011fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 8001200:	2301      	movs	r3, #1
 8001202:	60fb      	str	r3, [r7, #12]
		// Clear data read flag
		RxTxFlags &= !RX_DATA_READY;
 8001204:	4b4f      	ldr	r3, [pc, #316]	; (8001344 <ProcessCommands+0x258>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4b4e      	ldr	r3, [pc, #312]	; (8001344 <ProcessCommands+0x258>)
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	e270      	b.n	80016f2 <ProcessCommands+0x606>
	}
    // LOX_CHILL command
	else if(( ctrl->currentState == LOX_CHILL) && (command == safety))
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001216:	2b04      	cmp	r3, #4
 8001218:	d111      	bne.n	800123e <ProcessCommands+0x152>
 800121a:	4b48      	ldr	r3, [pc, #288]	; (800133c <ProcessCommands+0x250>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4b4e      	ldr	r3, [pc, #312]	; (8001358 <ProcessCommands+0x26c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	429a      	cmp	r2, r3
 8001224:	d10b      	bne.n	800123e <ProcessCommands+0x152>
	{
		ctrl->currentState = SAFETY;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2205      	movs	r2, #5
 800122a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 800122e:	2301      	movs	r3, #1
 8001230:	60fb      	str	r3, [r7, #12]
		// Clear data read flag
		RxTxFlags &= !RX_DATA_READY;
 8001232:	4b44      	ldr	r3, [pc, #272]	; (8001344 <ProcessCommands+0x258>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4b43      	ldr	r3, [pc, #268]	; (8001344 <ProcessCommands+0x258>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	e259      	b.n	80016f2 <ProcessCommands+0x606>
	}
    // VALVE_CHECK command
	else if(( ctrl->currentState == START_HANDLER ) && (command == valve_check))
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001244:	2b00      	cmp	r3, #0
 8001246:	d111      	bne.n	800126c <ProcessCommands+0x180>
 8001248:	4b3c      	ldr	r3, [pc, #240]	; (800133c <ProcessCommands+0x250>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b43      	ldr	r3, [pc, #268]	; (800135c <ProcessCommands+0x270>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	429a      	cmp	r2, r3
 8001252:	d10b      	bne.n	800126c <ProcessCommands+0x180>
	{
		ctrl->currentState = VALVE_CHECK;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2201      	movs	r2, #1
 8001258:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 800125c:	2301      	movs	r3, #1
 800125e:	60fb      	str	r3, [r7, #12]
		// Clear data read flag
		RxTxFlags &= !RX_DATA_READY;
 8001260:	4b38      	ldr	r3, [pc, #224]	; (8001344 <ProcessCommands+0x258>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4b37      	ldr	r3, [pc, #220]	; (8001344 <ProcessCommands+0x258>)
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	e242      	b.n	80016f2 <ProcessCommands+0x606>
	}

    // PRESSURIZE command
	else if((ctrl->currentState == SAFETY) && (command == pressurizing))
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001272:	2b05      	cmp	r3, #5
 8001274:	d111      	bne.n	800129a <ProcessCommands+0x1ae>
 8001276:	4b31      	ldr	r3, [pc, #196]	; (800133c <ProcessCommands+0x250>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b39      	ldr	r3, [pc, #228]	; (8001360 <ProcessCommands+0x274>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	429a      	cmp	r2, r3
 8001280:	d10b      	bne.n	800129a <ProcessCommands+0x1ae>
	{
		ctrl->currentState = PRESSURIZE;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2206      	movs	r2, #6
 8001286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 800128a:	2301      	movs	r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
		// Clear data read flag
		RxTxFlags &= !RX_DATA_READY;
 800128e:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <ProcessCommands+0x258>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4b2c      	ldr	r3, [pc, #176]	; (8001344 <ProcessCommands+0x258>)
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	e22b      	b.n	80016f2 <ProcessCommands+0x606>
	}
    // IGNITION command
	else if((ctrl->currentState == PRESSURIZE) && (command == ignition))
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012a0:	2b06      	cmp	r3, #6
 80012a2:	d111      	bne.n	80012c8 <ProcessCommands+0x1dc>
 80012a4:	4b25      	ldr	r3, [pc, #148]	; (800133c <ProcessCommands+0x250>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b2e      	ldr	r3, [pc, #184]	; (8001364 <ProcessCommands+0x278>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d10b      	bne.n	80012c8 <ProcessCommands+0x1dc>
	{
		ctrl->currentState = IGNITION; //START of the FSM
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2207      	movs	r2, #7
 80012b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		success = TRUE;
 80012b8:	2301      	movs	r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
		// Clear data read flag
		RxTxFlags &= !RX_DATA_READY;
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <ProcessCommands+0x258>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4b20      	ldr	r3, [pc, #128]	; (8001344 <ProcessCommands+0x258>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	e214      	b.n	80016f2 <ProcessCommands+0x606>
	}


	//State status
	else if((command == stat) && (
 80012c8:	4b1c      	ldr	r3, [pc, #112]	; (800133c <ProcessCommands+0x250>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	4b26      	ldr	r3, [pc, #152]	; (8001368 <ProcessCommands+0x27c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d14b      	bne.n	800136c <ProcessCommands+0x280>
				  ctrl->currentState == START_HANDLER || \
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == stat) && (
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d022      	beq.n	8001324 <ProcessCommands+0x238>
				  ctrl->currentState == LOX_PRE_FILL || \
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				  ctrl->currentState == START_HANDLER || \
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d01d      	beq.n	8001324 <ProcessCommands+0x238>
				  ctrl->currentState == LOX_CHILL|| \
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				  ctrl->currentState == LOX_PRE_FILL || \
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	d018      	beq.n	8001324 <ProcessCommands+0x238>
				  ctrl->currentState == LOX_FILL 	|| \
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				  ctrl->currentState == LOX_CHILL|| \
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d013      	beq.n	8001324 <ProcessCommands+0x238>
				  ctrl->currentState == VALVE_CHECK|| \
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				  ctrl->currentState == LOX_FILL 	|| \
 8001302:	2b01      	cmp	r3, #1
 8001304:	d00e      	beq.n	8001324 <ProcessCommands+0x238>
				  ctrl->currentState == PRESSURIZE  ||   \
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				  ctrl->currentState == VALVE_CHECK|| \
 800130c:	2b06      	cmp	r3, #6
 800130e:	d009      	beq.n	8001324 <ProcessCommands+0x238>
				  ctrl->currentState == TURN_OFF || \
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				  ctrl->currentState == PRESSURIZE  ||   \
 8001316:	2b0b      	cmp	r3, #11
 8001318:	d004      	beq.n	8001324 <ProcessCommands+0x238>
				  ctrl->currentState == SAFETY \
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				  ctrl->currentState == TURN_OFF || \
 8001320:	2b05      	cmp	r3, #5
 8001322:	d123      	bne.n	800136c <ProcessCommands+0x280>
				  ))
		{

		    StateStatus(ctrl);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f000 ff95 	bl	8002254 <StateStatus>
			success = TRUE;
 800132a:	2301      	movs	r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
			// Clear data read flag
			RxTxFlags &= !RX_DATA_READY;
 800132e:	4b05      	ldr	r3, [pc, #20]	; (8001344 <ProcessCommands+0x258>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4b04      	ldr	r3, [pc, #16]	; (8001344 <ProcessCommands+0x258>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	e1db      	b.n	80016f2 <ProcessCommands+0x606>
 800133a:	bf00      	nop
 800133c:	200000d4 	.word	0x200000d4
 8001340:	20000014 	.word	0x20000014
 8001344:	200000c4 	.word	0x200000c4
 8001348:	20000000 	.word	0x20000000
 800134c:	20000004 	.word	0x20000004
 8001350:	2000000c 	.word	0x2000000c
 8001354:	20000010 	.word	0x20000010
 8001358:	2000001c 	.word	0x2000001c
 800135c:	20000008 	.word	0x20000008
 8001360:	20000018 	.word	0x20000018
 8001364:	20000020 	.word	0x20000020
 8001368:	20000028 	.word	0x20000028
		}
	// Handling invalid transitions
	else if((command == lox_fill) && (
 800136c:	4ba2      	ldr	r3, [pc, #648]	; (80015f8 <ProcessCommands+0x50c>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4ba2      	ldr	r3, [pc, #648]	; (80015fc <ProcessCommands+0x510>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	429a      	cmp	r2, r3
 8001376:	d130      	bne.n	80013da <ProcessCommands+0x2ee>
					  ctrl->currentState == START_HANDLER|| \
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == lox_fill) && (
 800137e:	2b00      	cmp	r3, #0
 8001380:	d018      	beq.n	80013b4 <ProcessCommands+0x2c8>
					  ctrl->currentState == LOX_CHILL	|| \
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
					  ctrl->currentState == START_HANDLER|| \
 8001388:	2b04      	cmp	r3, #4
 800138a:	d013      	beq.n	80013b4 <ProcessCommands+0x2c8>
					  ctrl->currentState == VALVE_CHECK|| \
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
					  ctrl->currentState == LOX_CHILL	|| \
 8001392:	2b01      	cmp	r3, #1
 8001394:	d00e      	beq.n	80013b4 <ProcessCommands+0x2c8>
					  ctrl->currentState == PRESSURIZE  ||   \
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
					  ctrl->currentState == VALVE_CHECK|| \
 800139c:	2b06      	cmp	r3, #6
 800139e:	d009      	beq.n	80013b4 <ProcessCommands+0x2c8>
					  ctrl->currentState == TURN_OFF || \
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
					  ctrl->currentState == PRESSURIZE  ||   \
 80013a6:	2b0b      	cmp	r3, #11
 80013a8:	d004      	beq.n	80013b4 <ProcessCommands+0x2c8>
					  ctrl->currentState == SAFETY \
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
					  ctrl->currentState == TURN_OFF || \
 80013b0:	2b05      	cmp	r3, #5
 80013b2:	d112      	bne.n	80013da <ProcessCommands+0x2ee>
					  )){

					if (cmd_flag)
 80013b4:	4b92      	ldr	r3, [pc, #584]	; (8001600 <ProcessCommands+0x514>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d006      	beq.n	80013ca <ProcessCommands+0x2de>
		 	 	 	 	 {
		 	 	 		 	 UART_SendMessage(&huart2, "Unauthorized transition, use the help command for valid transitions...\n");
 80013bc:	4991      	ldr	r1, [pc, #580]	; (8001604 <ProcessCommands+0x518>)
 80013be:	4892      	ldr	r0, [pc, #584]	; (8001608 <ProcessCommands+0x51c>)
 80013c0:	f7ff fd74 	bl	8000eac <UART_SendMessage>
		 	 	 		 	cmd_flag = FALSE;
 80013c4:	4b8e      	ldr	r3, [pc, #568]	; (8001600 <ProcessCommands+0x514>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
		 	 	 	 	 }
				success = TRUE;
 80013ca:	2301      	movs	r3, #1
 80013cc:	60fb      	str	r3, [r7, #12]
				// Clear data read flag
				RxTxFlags &= !RX_DATA_READY;
 80013ce:	4b8f      	ldr	r3, [pc, #572]	; (800160c <ProcessCommands+0x520>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4b8e      	ldr	r3, [pc, #568]	; (800160c <ProcessCommands+0x520>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	e18b      	b.n	80016f2 <ProcessCommands+0x606>
			}
	else if((command == lox_chill) && (
 80013da:	4b87      	ldr	r3, [pc, #540]	; (80015f8 <ProcessCommands+0x50c>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	4b8c      	ldr	r3, [pc, #560]	; (8001610 <ProcessCommands+0x524>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d130      	bne.n	8001448 <ProcessCommands+0x35c>
						  ctrl->currentState == START_HANDLER|| \
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == lox_chill) && (
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d018      	beq.n	8001422 <ProcessCommands+0x336>
						  ctrl->currentState == LOX_PRE_FILL	|| \
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == START_HANDLER|| \
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d013      	beq.n	8001422 <ProcessCommands+0x336>
						  ctrl->currentState == VALVE_CHECK|| \
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == LOX_PRE_FILL	|| \
 8001400:	2b01      	cmp	r3, #1
 8001402:	d00e      	beq.n	8001422 <ProcessCommands+0x336>
						  ctrl->currentState == PRESSURIZE  ||   \
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == VALVE_CHECK|| \
 800140a:	2b06      	cmp	r3, #6
 800140c:	d009      	beq.n	8001422 <ProcessCommands+0x336>
						  ctrl->currentState == TURN_OFF || \
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == PRESSURIZE  ||   \
 8001414:	2b0b      	cmp	r3, #11
 8001416:	d004      	beq.n	8001422 <ProcessCommands+0x336>
						  ctrl->currentState == SAFETY \
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == TURN_OFF || \
 800141e:	2b05      	cmp	r3, #5
 8001420:	d112      	bne.n	8001448 <ProcessCommands+0x35c>
						  ))
				{

							if (cmd_flag)
 8001422:	4b77      	ldr	r3, [pc, #476]	; (8001600 <ProcessCommands+0x514>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <ProcessCommands+0x34c>
				 	 	 	 	 {
				 	 	 		 	 UART_SendMessage(&huart2, "Unauthorized transition, use the help command for valid transitions...\n");
 800142a:	4976      	ldr	r1, [pc, #472]	; (8001604 <ProcessCommands+0x518>)
 800142c:	4876      	ldr	r0, [pc, #472]	; (8001608 <ProcessCommands+0x51c>)
 800142e:	f7ff fd3d 	bl	8000eac <UART_SendMessage>
				 	 	 		 	cmd_flag = FALSE;
 8001432:	4b73      	ldr	r3, [pc, #460]	; (8001600 <ProcessCommands+0x514>)
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
				 	 	 	 	 }
					success = TRUE;
 8001438:	2301      	movs	r3, #1
 800143a:	60fb      	str	r3, [r7, #12]
					// Clear data read flag
					RxTxFlags &= !RX_DATA_READY;
 800143c:	4b73      	ldr	r3, [pc, #460]	; (800160c <ProcessCommands+0x520>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4b72      	ldr	r3, [pc, #456]	; (800160c <ProcessCommands+0x520>)
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e154      	b.n	80016f2 <ProcessCommands+0x606>
				}
	else if((command == safety) && (
 8001448:	4b6b      	ldr	r3, [pc, #428]	; (80015f8 <ProcessCommands+0x50c>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4b71      	ldr	r3, [pc, #452]	; (8001614 <ProcessCommands+0x528>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d130      	bne.n	80014b6 <ProcessCommands+0x3ca>
						  ctrl->currentState == START_HANDLER|| \
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == safety) && (
 800145a:	2b00      	cmp	r3, #0
 800145c:	d018      	beq.n	8001490 <ProcessCommands+0x3a4>
						  ctrl->currentState == LOX_FILL	|| \
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == START_HANDLER|| \
 8001464:	2b03      	cmp	r3, #3
 8001466:	d013      	beq.n	8001490 <ProcessCommands+0x3a4>
						  ctrl->currentState == VALVE_CHECK|| \
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == LOX_FILL	|| \
 800146e:	2b01      	cmp	r3, #1
 8001470:	d00e      	beq.n	8001490 <ProcessCommands+0x3a4>
						  ctrl->currentState == PRESSURIZE  ||   \
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == VALVE_CHECK|| \
 8001478:	2b06      	cmp	r3, #6
 800147a:	d009      	beq.n	8001490 <ProcessCommands+0x3a4>
						  ctrl->currentState == TURN_OFF ||\
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == PRESSURIZE  ||   \
 8001482:	2b0b      	cmp	r3, #11
 8001484:	d004      	beq.n	8001490 <ProcessCommands+0x3a4>
						  ctrl->currentState == LOX_PRE_FILL \
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == TURN_OFF ||\
 800148c:	2b02      	cmp	r3, #2
 800148e:	d112      	bne.n	80014b6 <ProcessCommands+0x3ca>
						  ))
				{
						if (cmd_flag)
 8001490:	4b5b      	ldr	r3, [pc, #364]	; (8001600 <ProcessCommands+0x514>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d006      	beq.n	80014a6 <ProcessCommands+0x3ba>
				 	 	 	 	 {
				 	 	 		 	 UART_SendMessage(&huart2, "Unauthorized transition, use the help command for valid transitions...\n");
 8001498:	495a      	ldr	r1, [pc, #360]	; (8001604 <ProcessCommands+0x518>)
 800149a:	485b      	ldr	r0, [pc, #364]	; (8001608 <ProcessCommands+0x51c>)
 800149c:	f7ff fd06 	bl	8000eac <UART_SendMessage>
				 	 	 		 	cmd_flag = FALSE;
 80014a0:	4b57      	ldr	r3, [pc, #348]	; (8001600 <ProcessCommands+0x514>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
				 	 	 	 	 }
					success = TRUE;
 80014a6:	2301      	movs	r3, #1
 80014a8:	60fb      	str	r3, [r7, #12]
					// Clear data read flag
					RxTxFlags &= !RX_DATA_READY;
 80014aa:	4b58      	ldr	r3, [pc, #352]	; (800160c <ProcessCommands+0x520>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4b57      	ldr	r3, [pc, #348]	; (800160c <ProcessCommands+0x520>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	e11d      	b.n	80016f2 <ProcessCommands+0x606>
				}
	else if((command == valve_check) && (
 80014b6:	4b50      	ldr	r3, [pc, #320]	; (80015f8 <ProcessCommands+0x50c>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	4b57      	ldr	r3, [pc, #348]	; (8001618 <ProcessCommands+0x52c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d130      	bne.n	8001524 <ProcessCommands+0x438>
						  ctrl->currentState == LOX_PRE_FILL|| \
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == valve_check) && (
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d018      	beq.n	80014fe <ProcessCommands+0x412>
						  ctrl->currentState == LOX_CHILL	|| \
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == LOX_PRE_FILL|| \
 80014d2:	2b04      	cmp	r3, #4
 80014d4:	d013      	beq.n	80014fe <ProcessCommands+0x412>
						  ctrl->currentState == LOX_FILL|| \
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == LOX_CHILL	|| \
 80014dc:	2b03      	cmp	r3, #3
 80014de:	d00e      	beq.n	80014fe <ProcessCommands+0x412>
						  ctrl->currentState == PRESSURIZE  ||   \
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == LOX_FILL|| \
 80014e6:	2b06      	cmp	r3, #6
 80014e8:	d009      	beq.n	80014fe <ProcessCommands+0x412>
						  ctrl->currentState == TURN_OFF || \
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == PRESSURIZE  ||   \
 80014f0:	2b0b      	cmp	r3, #11
 80014f2:	d004      	beq.n	80014fe <ProcessCommands+0x412>
						  ctrl->currentState == SAFETY \
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
						  ctrl->currentState == TURN_OFF || \
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d112      	bne.n	8001524 <ProcessCommands+0x438>
						  ))
				{
						if (cmd_flag)
 80014fe:	4b40      	ldr	r3, [pc, #256]	; (8001600 <ProcessCommands+0x514>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d006      	beq.n	8001514 <ProcessCommands+0x428>
				 	 	 	 	 {
				 	 	 		 	 UART_SendMessage(&huart2, "Unauthorized transition, use the help command for valid transitions...\n");
 8001506:	493f      	ldr	r1, [pc, #252]	; (8001604 <ProcessCommands+0x518>)
 8001508:	483f      	ldr	r0, [pc, #252]	; (8001608 <ProcessCommands+0x51c>)
 800150a:	f7ff fccf 	bl	8000eac <UART_SendMessage>
				 	 	 		 	cmd_flag = FALSE;
 800150e:	4b3c      	ldr	r3, [pc, #240]	; (8001600 <ProcessCommands+0x514>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
				 	 	 	 	 }
					success = TRUE;
 8001514:	2301      	movs	r3, #1
 8001516:	60fb      	str	r3, [r7, #12]
					// Clear data read flag
					RxTxFlags &= !RX_DATA_READY;
 8001518:	4b3c      	ldr	r3, [pc, #240]	; (800160c <ProcessCommands+0x520>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4b3b      	ldr	r3, [pc, #236]	; (800160c <ProcessCommands+0x520>)
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	e0e6      	b.n	80016f2 <ProcessCommands+0x606>

				}
	else if((command == lox_pre_fill) && (
 8001524:	4b34      	ldr	r3, [pc, #208]	; (80015f8 <ProcessCommands+0x50c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b3c      	ldr	r3, [pc, #240]	; (800161c <ProcessCommands+0x530>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	429a      	cmp	r2, r3
 800152e:	d130      	bne.n	8001592 <ProcessCommands+0x4a6>
							  ctrl->currentState == LOX_CHILL || \
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == lox_pre_fill) && (
 8001536:	2b04      	cmp	r3, #4
 8001538:	d018      	beq.n	800156c <ProcessCommands+0x480>
							  ctrl->currentState == SAFETY|| \
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
							  ctrl->currentState == LOX_CHILL || \
 8001540:	2b05      	cmp	r3, #5
 8001542:	d013      	beq.n	800156c <ProcessCommands+0x480>
							  ctrl->currentState == LOX_FILL	|| \
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
							  ctrl->currentState == SAFETY|| \
 800154a:	2b03      	cmp	r3, #3
 800154c:	d00e      	beq.n	800156c <ProcessCommands+0x480>
							  ctrl->currentState == VALVE_CHECK|| \
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
							  ctrl->currentState == LOX_FILL	|| \
 8001554:	2b01      	cmp	r3, #1
 8001556:	d009      	beq.n	800156c <ProcessCommands+0x480>
							  ctrl->currentState == PRESSURIZE  ||   \
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
							  ctrl->currentState == VALVE_CHECK|| \
 800155e:	2b06      	cmp	r3, #6
 8001560:	d004      	beq.n	800156c <ProcessCommands+0x480>
							  ctrl->currentState == TURN_OFF ))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
							  ctrl->currentState == PRESSURIZE  ||   \
 8001568:	2b0b      	cmp	r3, #11
 800156a:	d112      	bne.n	8001592 <ProcessCommands+0x4a6>
					{
							if (cmd_flag)
 800156c:	4b24      	ldr	r3, [pc, #144]	; (8001600 <ProcessCommands+0x514>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d006      	beq.n	8001582 <ProcessCommands+0x496>
					 	 	 	 	 {
					 	 	 		 	 UART_SendMessage(&huart2, "Unauthorized transition, use the help command for valid transitions...\n");
 8001574:	4923      	ldr	r1, [pc, #140]	; (8001604 <ProcessCommands+0x518>)
 8001576:	4824      	ldr	r0, [pc, #144]	; (8001608 <ProcessCommands+0x51c>)
 8001578:	f7ff fc98 	bl	8000eac <UART_SendMessage>
					 	 	 		 	cmd_flag = FALSE;
 800157c:	4b20      	ldr	r3, [pc, #128]	; (8001600 <ProcessCommands+0x514>)
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
					 	 	 	 	 }
						success = TRUE;
 8001582:	2301      	movs	r3, #1
 8001584:	60fb      	str	r3, [r7, #12]
						// Clear data read flag
						RxTxFlags &= !RX_DATA_READY;
 8001586:	4b21      	ldr	r3, [pc, #132]	; (800160c <ProcessCommands+0x520>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4b20      	ldr	r3, [pc, #128]	; (800160c <ProcessCommands+0x520>)
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	e0af      	b.n	80016f2 <ProcessCommands+0x606>
					}
	else if((command == pressurizing) && (
 8001592:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <ProcessCommands+0x50c>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	4b22      	ldr	r3, [pc, #136]	; (8001620 <ProcessCommands+0x534>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d142      	bne.n	8001624 <ProcessCommands+0x538>
								  ctrl->currentState == LOX_PRE_FILL || \
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	else if((command == pressurizing) && (
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d013      	beq.n	80015d0 <ProcessCommands+0x4e4>
								  ctrl->currentState == LOX_CHILL || \
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
								  ctrl->currentState == LOX_PRE_FILL || \
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	d00e      	beq.n	80015d0 <ProcessCommands+0x4e4>
								  ctrl->currentState == LOX_FILL	|| \
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
								  ctrl->currentState == LOX_CHILL || \
 80015b8:	2b03      	cmp	r3, #3
 80015ba:	d009      	beq.n	80015d0 <ProcessCommands+0x4e4>
								  ctrl->currentState == VALVE_CHECK|| \
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
								  ctrl->currentState == LOX_FILL	|| \
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d004      	beq.n	80015d0 <ProcessCommands+0x4e4>
								  ctrl->currentState == TURN_OFF ))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
								  ctrl->currentState == VALVE_CHECK|| \
 80015cc:	2b0b      	cmp	r3, #11
 80015ce:	d129      	bne.n	8001624 <ProcessCommands+0x538>
						{
								if (cmd_flag)
 80015d0:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <ProcessCommands+0x514>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d006      	beq.n	80015e6 <ProcessCommands+0x4fa>
						 	 	 	 	 {
						 	 	 		 	 UART_SendMessage(&huart2, "Unauthorized transition, use the help command for valid transitions...\n");
 80015d8:	490a      	ldr	r1, [pc, #40]	; (8001604 <ProcessCommands+0x518>)
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <ProcessCommands+0x51c>)
 80015dc:	f7ff fc66 	bl	8000eac <UART_SendMessage>
						 	 	 		 	cmd_flag = FALSE;
 80015e0:	4b07      	ldr	r3, [pc, #28]	; (8001600 <ProcessCommands+0x514>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
						 	 	 	 	 }
							success = TRUE;
 80015e6:	2301      	movs	r3, #1
 80015e8:	60fb      	str	r3, [r7, #12]
							// Clear data read flag
							RxTxFlags &= !RX_DATA_READY;
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <ProcessCommands+0x520>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4b07      	ldr	r3, [pc, #28]	; (800160c <ProcessCommands+0x520>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	e07d      	b.n	80016f2 <ProcessCommands+0x606>
 80015f6:	bf00      	nop
 80015f8:	200000d4 	.word	0x200000d4
 80015fc:	2000000c 	.word	0x2000000c
 8001600:	200001d8 	.word	0x200001d8
 8001604:	08005494 	.word	0x08005494
 8001608:	200003e0 	.word	0x200003e0
 800160c:	200000c4 	.word	0x200000c4
 8001610:	20000010 	.word	0x20000010
 8001614:	2000001c 	.word	0x2000001c
 8001618:	20000008 	.word	0x20000008
 800161c:	20000014 	.word	0x20000014
 8001620:	20000018 	.word	0x20000018
						}

	//Handle trying to transition to the same state
	else if ((command == lox_pre_fill && ctrl->currentState == LOX_PRE_FILL)||\
 8001624:	4b35      	ldr	r3, [pc, #212]	; (80016fc <ProcessCommands+0x610>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b35      	ldr	r3, [pc, #212]	; (8001700 <ProcessCommands+0x614>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	429a      	cmp	r2, r3
 800162e:	d104      	bne.n	800163a <ProcessCommands+0x54e>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001636:	2b02      	cmp	r3, #2
 8001638:	d04c      	beq.n	80016d4 <ProcessCommands+0x5e8>
			 (command == lox_fill && ctrl->currentState == LOX_FILL)|| \
 800163a:	4b30      	ldr	r3, [pc, #192]	; (80016fc <ProcessCommands+0x610>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	4b31      	ldr	r3, [pc, #196]	; (8001704 <ProcessCommands+0x618>)
 8001640:	681b      	ldr	r3, [r3, #0]
	else if ((command == lox_pre_fill && ctrl->currentState == LOX_PRE_FILL)||\
 8001642:	429a      	cmp	r2, r3
 8001644:	d104      	bne.n	8001650 <ProcessCommands+0x564>
			 (command == lox_fill && ctrl->currentState == LOX_FILL)|| \
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800164c:	2b03      	cmp	r3, #3
 800164e:	d041      	beq.n	80016d4 <ProcessCommands+0x5e8>
			 (command == lox_chill && ctrl->currentState == LOX_CHILL)||\
 8001650:	4b2a      	ldr	r3, [pc, #168]	; (80016fc <ProcessCommands+0x610>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b2c      	ldr	r3, [pc, #176]	; (8001708 <ProcessCommands+0x61c>)
 8001656:	681b      	ldr	r3, [r3, #0]
			 (command == lox_fill && ctrl->currentState == LOX_FILL)|| \
 8001658:	429a      	cmp	r2, r3
 800165a:	d104      	bne.n	8001666 <ProcessCommands+0x57a>
			 (command == lox_chill && ctrl->currentState == LOX_CHILL)||\
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001662:	2b04      	cmp	r3, #4
 8001664:	d036      	beq.n	80016d4 <ProcessCommands+0x5e8>
			 (command == safety && ctrl->currentState == SAFETY)||\
 8001666:	4b25      	ldr	r3, [pc, #148]	; (80016fc <ProcessCommands+0x610>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <ProcessCommands+0x620>)
 800166c:	681b      	ldr	r3, [r3, #0]
			 (command == lox_chill && ctrl->currentState == LOX_CHILL)||\
 800166e:	429a      	cmp	r2, r3
 8001670:	d104      	bne.n	800167c <ProcessCommands+0x590>
			 (command == safety && ctrl->currentState == SAFETY)||\
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001678:	2b05      	cmp	r3, #5
 800167a:	d02b      	beq.n	80016d4 <ProcessCommands+0x5e8>
			 (command == valve_check && ctrl->currentState == VALVE_CHECK)||\
 800167c:	4b1f      	ldr	r3, [pc, #124]	; (80016fc <ProcessCommands+0x610>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b23      	ldr	r3, [pc, #140]	; (8001710 <ProcessCommands+0x624>)
 8001682:	681b      	ldr	r3, [r3, #0]
			 (command == safety && ctrl->currentState == SAFETY)||\
 8001684:	429a      	cmp	r2, r3
 8001686:	d104      	bne.n	8001692 <ProcessCommands+0x5a6>
			 (command == valve_check && ctrl->currentState == VALVE_CHECK)||\
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800168e:	2b01      	cmp	r3, #1
 8001690:	d020      	beq.n	80016d4 <ProcessCommands+0x5e8>
			 (command == pressurizing && ctrl->currentState == PRESSURIZE) ||\
 8001692:	4b1a      	ldr	r3, [pc, #104]	; (80016fc <ProcessCommands+0x610>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	4b1f      	ldr	r3, [pc, #124]	; (8001714 <ProcessCommands+0x628>)
 8001698:	681b      	ldr	r3, [r3, #0]
			 (command == valve_check && ctrl->currentState == VALVE_CHECK)||\
 800169a:	429a      	cmp	r2, r3
 800169c:	d104      	bne.n	80016a8 <ProcessCommands+0x5bc>
			 (command == pressurizing && ctrl->currentState == PRESSURIZE) ||\
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016a4:	2b06      	cmp	r3, #6
 80016a6:	d015      	beq.n	80016d4 <ProcessCommands+0x5e8>
		     (command == stop && ctrl->currentState == SAFETY)||\
 80016a8:	4b14      	ldr	r3, [pc, #80]	; (80016fc <ProcessCommands+0x610>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <ProcessCommands+0x62c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
			 (command == pressurizing && ctrl->currentState == PRESSURIZE) ||\
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d104      	bne.n	80016be <ProcessCommands+0x5d2>
		     (command == stop && ctrl->currentState == SAFETY)||\
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016ba:	2b05      	cmp	r3, #5
 80016bc:	d00a      	beq.n	80016d4 <ProcessCommands+0x5e8>
			 (command == start_handler && ctrl->currentState == START_HANDLER)){
 80016be:	4b0f      	ldr	r3, [pc, #60]	; (80016fc <ProcessCommands+0x610>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4b16      	ldr	r3, [pc, #88]	; (800171c <ProcessCommands+0x630>)
 80016c4:	681b      	ldr	r3, [r3, #0]
		     (command == stop && ctrl->currentState == SAFETY)||\
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d113      	bne.n	80016f2 <ProcessCommands+0x606>
			 (command == start_handler && ctrl->currentState == START_HANDLER)){
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d10e      	bne.n	80016f2 <ProcessCommands+0x606>

								if (cmd_flag && retransition)
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <ProcessCommands+0x634>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00a      	beq.n	80016f2 <ProcessCommands+0x606>
 80016dc:	4b11      	ldr	r3, [pc, #68]	; (8001724 <ProcessCommands+0x638>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d006      	beq.n	80016f2 <ProcessCommands+0x606>
						 	 	 	 	 {
						 	 	 		 	 UART_SendMessage(&huart2, " Currently in the state you are intending to transition to...\n");
 80016e4:	4910      	ldr	r1, [pc, #64]	; (8001728 <ProcessCommands+0x63c>)
 80016e6:	4811      	ldr	r0, [pc, #68]	; (800172c <ProcessCommands+0x640>)
 80016e8:	f7ff fbe0 	bl	8000eac <UART_SendMessage>
						 	 	 		 	cmd_flag = FALSE;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <ProcessCommands+0x634>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
						 	 	 	 	 }
	}
	//StateMachine(ctrl);
	return success;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	200000d4 	.word	0x200000d4
 8001700:	20000014 	.word	0x20000014
 8001704:	2000000c 	.word	0x2000000c
 8001708:	20000010 	.word	0x20000010
 800170c:	2000001c 	.word	0x2000001c
 8001710:	20000008 	.word	0x20000008
 8001714:	20000018 	.word	0x20000018
 8001718:	20000004 	.word	0x20000004
 800171c:	20000024 	.word	0x20000024
 8001720:	200001d8 	.word	0x200001d8
 8001724:	200003dc 	.word	0x200003dc
 8001728:	080054dc 	.word	0x080054dc
 800172c:	200003e0 	.word	0x200003e0

08001730 <NominalValueCheck>:
	return n;
}
// Function in charge of determining that the Sensor Values are Nominal
// Need to know what is the Nominal Range
uint32_t NominalValueCheck(struct StateVars *ctrl, char marionette[])
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
	        }
	    }

	    if (j == 9){ nominal= TRUE;}//If all the values are correct
*/
	nominal = TRUE; // just for testing
 800173a:	2301      	movs	r3, #1
 800173c:	60fb      	str	r3, [r7, #12]
 return nominal;
 800173e:	68fb      	ldr	r3, [r7, #12]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <Get_State_Disagree_Error_Msg>:


void Get_State_Disagree_Error_Msg(char *errorMessage, enum StateName expectedState, \
			enum StateName passedState)
{
 800174c:	b5b0      	push	{r4, r5, r7, lr}
 800174e:	b0a2      	sub	sp, #136	; 0x88
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	70fb      	strb	r3, [r7, #3]
 8001758:	4613      	mov	r3, r2
 800175a:	70bb      	strb	r3, [r7, #2]
	char state_disagree[VALVE_STATE_BUFFER_SIZE] = "ERROR: Expected State, Passed State Disagree. ";
 800175c:	4b34      	ldr	r3, [pc, #208]	; (8001830 <Get_State_Disagree_Error_Msg+0xe4>)
 800175e:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001762:	461d      	mov	r5, r3
 8001764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001768:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800176a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800176c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001770:	c407      	stmia	r4!, {r0, r1, r2}
 8001772:	8023      	strh	r3, [r4, #0]
 8001774:	3402      	adds	r4, #2
 8001776:	0c1b      	lsrs	r3, r3, #16
 8001778:	7023      	strb	r3, [r4, #0]
 800177a:	f107 0357 	add.w	r3, r7, #87	; 0x57
 800177e:	2231      	movs	r2, #49	; 0x31
 8001780:	2100      	movs	r1, #0
 8001782:	4618      	mov	r0, r3
 8001784:	f003 fa54 	bl	8004c30 <memset>
	char temp[32];
	strcat(state_disagree, "Expected: ");
 8001788:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fd1f 	bl	80001d0 <strlen>
 8001792:	4603      	mov	r3, r0
 8001794:	461a      	mov	r2, r3
 8001796:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800179a:	4413      	add	r3, r2
 800179c:	4925      	ldr	r1, [pc, #148]	; (8001834 <Get_State_Disagree_Error_Msg+0xe8>)
 800179e:	461a      	mov	r2, r3
 80017a0:	460b      	mov	r3, r1
 80017a2:	cb03      	ldmia	r3!, {r0, r1}
 80017a4:	6010      	str	r0, [r2, #0]
 80017a6:	6051      	str	r1, [r2, #4]
 80017a8:	8819      	ldrh	r1, [r3, #0]
 80017aa:	789b      	ldrb	r3, [r3, #2]
 80017ac:	8111      	strh	r1, [r2, #8]
 80017ae:	7293      	strb	r3, [r2, #10]
	sprintf(temp, "%d", expectedState);
 80017b0:	78fa      	ldrb	r2, [r7, #3]
 80017b2:	f107 0308 	add.w	r3, r7, #8
 80017b6:	4920      	ldr	r1, [pc, #128]	; (8001838 <Get_State_Disagree_Error_Msg+0xec>)
 80017b8:	4618      	mov	r0, r3
 80017ba:	f003 fa41 	bl	8004c40 <siprintf>
	strcat(state_disagree, temp);
 80017be:	f107 0208 	add.w	r2, r7, #8
 80017c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f003 fa59 	bl	8004c80 <strcat>
	strcat(state_disagree,"Passed: ");
 80017ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fcfc 	bl	80001d0 <strlen>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e0:	4413      	add	r3, r2
 80017e2:	4916      	ldr	r1, [pc, #88]	; (800183c <Get_State_Disagree_Error_Msg+0xf0>)
 80017e4:	461a      	mov	r2, r3
 80017e6:	460b      	mov	r3, r1
 80017e8:	cb03      	ldmia	r3!, {r0, r1}
 80017ea:	6010      	str	r0, [r2, #0]
 80017ec:	6051      	str	r1, [r2, #4]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	7213      	strb	r3, [r2, #8]
	sprintf(temp, "%d", passedState);
 80017f2:	78ba      	ldrb	r2, [r7, #2]
 80017f4:	f107 0308 	add.w	r3, r7, #8
 80017f8:	490f      	ldr	r1, [pc, #60]	; (8001838 <Get_State_Disagree_Error_Msg+0xec>)
 80017fa:	4618      	mov	r0, r3
 80017fc:	f003 fa20 	bl	8004c40 <siprintf>
	strcat(state_disagree, temp);
 8001800:	f107 0208 	add.w	r2, r7, #8
 8001804:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f003 fa38 	bl	8004c80 <strcat>
	memset(errorMessage, '\0', VALVE_STATE_BUFFER_SIZE);
 8001810:	2260      	movs	r2, #96	; 0x60
 8001812:	2100      	movs	r1, #0
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f003 fa0b 	bl	8004c30 <memset>
	strcpy(errorMessage, state_disagree);
 800181a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800181e:	4619      	mov	r1, r3
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f003 fa3c 	bl	8004c9e <strcpy>
}
 8001826:	bf00      	nop
 8001828:	3788      	adds	r7, #136	; 0x88
 800182a:	46bd      	mov	sp, r7
 800182c:	bdb0      	pop	{r4, r5, r7, pc}
 800182e:	bf00      	nop
 8001830:	08005538 	.word	0x08005538
 8001834:	0800551c 	.word	0x0800551c
 8001838:	08005528 	.word	0x08005528
 800183c:	0800552c 	.word	0x0800552c

08001840 <Get_Invalid_State_Error_Msg>:

void Get_Invalid_State_Error_Msg(char *errorMessage, enum StateName state, enum StateName lastState)
{
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b0a3      	sub	sp, #140	; 0x8c
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	70fb      	strb	r3, [r7, #3]
 800184c:	4613      	mov	r3, r2
 800184e:	70bb      	strb	r3, [r7, #2]
	char state_invalid[VALVE_STATE_BUFFER_SIZE] = "Invalid State: ";
 8001850:	4b26      	ldr	r3, [pc, #152]	; (80018ec <Get_Invalid_State_Error_Msg+0xac>)
 8001852:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001856:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001858:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800185c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001860:	2250      	movs	r2, #80	; 0x50
 8001862:	2100      	movs	r1, #0
 8001864:	4618      	mov	r0, r3
 8001866:	f003 f9e3 	bl	8004c30 <memset>
	char temp[32];
	sprintf(temp, "%d",state);
 800186a:	78fa      	ldrb	r2, [r7, #3]
 800186c:	f107 0308 	add.w	r3, r7, #8
 8001870:	491f      	ldr	r1, [pc, #124]	; (80018f0 <Get_Invalid_State_Error_Msg+0xb0>)
 8001872:	4618      	mov	r0, r3
 8001874:	f003 f9e4 	bl	8004c40 <siprintf>
	strcat(state_invalid, temp);
 8001878:	f107 0208 	add.w	r2, r7, #8
 800187c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001880:	4611      	mov	r1, r2
 8001882:	4618      	mov	r0, r3
 8001884:	f003 f9fc 	bl	8004c80 <strcat>
	strcat(state_invalid, ", lastState: ");
 8001888:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fc9f 	bl	80001d0 <strlen>
 8001892:	4603      	mov	r3, r0
 8001894:	461a      	mov	r2, r3
 8001896:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800189a:	4413      	add	r3, r2
 800189c:	4a15      	ldr	r2, [pc, #84]	; (80018f4 <Get_Invalid_State_Error_Msg+0xb4>)
 800189e:	461c      	mov	r4, r3
 80018a0:	4613      	mov	r3, r2
 80018a2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80018a4:	6020      	str	r0, [r4, #0]
 80018a6:	6061      	str	r1, [r4, #4]
 80018a8:	60a2      	str	r2, [r4, #8]
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	81a3      	strh	r3, [r4, #12]
	sprintf(temp, "%d", lastState);
 80018ae:	78ba      	ldrb	r2, [r7, #2]
 80018b0:	f107 0308 	add.w	r3, r7, #8
 80018b4:	490e      	ldr	r1, [pc, #56]	; (80018f0 <Get_Invalid_State_Error_Msg+0xb0>)
 80018b6:	4618      	mov	r0, r3
 80018b8:	f003 f9c2 	bl	8004c40 <siprintf>
	strcat(state_invalid, temp);
 80018bc:	f107 0208 	add.w	r2, r7, #8
 80018c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 f9da 	bl	8004c80 <strcat>
	memset(errorMessage, '\0', VALVE_STATE_BUFFER_SIZE);
 80018cc:	2260      	movs	r2, #96	; 0x60
 80018ce:	2100      	movs	r1, #0
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f003 f9ad 	bl	8004c30 <memset>
	strcpy(errorMessage, state_invalid);
 80018d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018da:	4619      	mov	r1, r3
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f003 f9de 	bl	8004c9e <strcpy>
}
 80018e2:	bf00      	nop
 80018e4:	378c      	adds	r7, #140	; 0x8c
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd90      	pop	{r4, r7, pc}
 80018ea:	bf00      	nop
 80018ec:	080055a8 	.word	0x080055a8
 80018f0:	08005528 	.word	0x08005528
 80018f4:	08005598 	.word	0x08005598

080018f8 <OxidizerStart>:

#include <oxidizer_start.h>
#include "messages.h"
#include "utilities.h"

uint32_t OxidizerStart(struct StateVars *ctrl){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

	uint32_t success = FALSE;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

	ctrl->valveConfiguration = StateConfiguration();
 8001904:	f000 fd2c 	bl	8002360 <StateConfiguration>
 8001908:	4602      	mov	r2, r0
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV1 	\
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2223      	movs	r2, #35	; 0x23
 8001912:	631a      	str	r2, [r3, #48]	; 0x30
			 |(uint16_t)SOV6);

	


	uint32_t TIMEOUT = 200;// .2 second time out
 8001914:	23c8      	movs	r3, #200	; 0xc8
 8001916:	613b      	str	r3, [r7, #16]

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800191e:	4618      	mov	r0, r3
 8001920:	f000 fce2 	bl	80022e8 <VerifyState>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d05f      	beq.n	80019ea <OxidizerStart+0xf2>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001930:	4618      	mov	r0, r3
 8001932:	f000 fcd9 	bl	80022e8 <VerifyState>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d056      	beq.n	80019ea <OxidizerStart+0xf2>
    {
    	if((ctrl->currentState & OXIDIZER_START) == OXIDIZER_START){
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001942:	f003 0308 	and.w	r3, r3, #8
 8001946:	2b00      	cmp	r3, #0
 8001948:	d042      	beq.n	80019d0 <OxidizerStart+0xd8>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8  SOV9   IG1
    		//|  1  |   1   |  0  |   0  |   0  |   1  |   0   |  0  |  0  |  0

    		StateStatus(ctrl);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 fc82 	bl	8002254 <StateStatus>
    		nominal = NominalValueCheck(ctrl, Rx_Buffer);
 8001950:	4930      	ldr	r1, [pc, #192]	; (8001a14 <OxidizerStart+0x11c>)
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff feec 	bl	8001730 <NominalValueCheck>
 8001958:	4602      	mov	r2, r0
 800195a:	4b2f      	ldr	r3, [pc, #188]	; (8001a18 <OxidizerStart+0x120>)
 800195c:	601a      	str	r2, [r3, #0]

    		uint32_t now = HAL_GetTick();
 800195e:	f000 ffc5 	bl	80028ec <HAL_GetTick>
 8001962:	60f8      	str	r0, [r7, #12]
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001970:	429a      	cmp	r2, r3
 8001972:	d003      	beq.n	800197c <OxidizerStart+0x84>
    	    {
    			success = StateInitialize(ctrl);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 fe45 	bl	8002604 <StateInitialize>
 800197a:	6178      	str	r0, [r7, #20]
    	    }

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001984:	429a      	cmp	r2, r3
 8001986:	bf0c      	ite	eq
 8001988:	2301      	moveq	r3, #1
 800198a:	2300      	movne	r3, #0
 800198c:	b2db      	uxtb	r3, r3
 800198e:	617b      	str	r3, [r7, #20]



    		if(now - ctrl->timeStarted > TIMEOUT && success && nominal)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	429a      	cmp	r2, r3
 800199c:	d20a      	bcs.n	80019b4 <OxidizerStart+0xbc>
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d007      	beq.n	80019b4 <OxidizerStart+0xbc>
 80019a4:	4b1c      	ldr	r3, [pc, #112]	; (8001a18 <OxidizerStart+0x120>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <OxidizerStart+0xbc>
    		{
        		ctrl->currentState = FIRING;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2209      	movs	r2, #9
 80019b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    		}

    		// Increment state counter
			ctrl->stateCounter++;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	1c5a      	adds	r2, r3, #1
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c6:	d11f      	bne.n	8001a08 <OxidizerStart+0x110>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & OXIDIZER_START) == OXIDIZER_START){
 80019ce:	e01b      	b.n	8001a08 <OxidizerStart+0x110>
    	}else{
    		// Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, OXIDIZER_START, ctrl->currentState);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019d6:	461a      	mov	r2, r3
 80019d8:	2108      	movs	r1, #8
 80019da:	4810      	ldr	r0, [pc, #64]	; (8001a1c <OxidizerStart+0x124>)
 80019dc:	f7ff feb6 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2, Tx_Buffer);
 80019e0:	490e      	ldr	r1, [pc, #56]	; (8001a1c <OxidizerStart+0x124>)
 80019e2:	480f      	ldr	r0, [pc, #60]	; (8001a20 <OxidizerStart+0x128>)
 80019e4:	f7ff fa62 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & OXIDIZER_START) == OXIDIZER_START){
 80019e8:	e00e      	b.n	8001a08 <OxidizerStart+0x110>
    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80019f6:	461a      	mov	r2, r3
 80019f8:	4808      	ldr	r0, [pc, #32]	; (8001a1c <OxidizerStart+0x124>)
 80019fa:	f7ff ff21 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2, Tx_Buffer);
 80019fe:	4907      	ldr	r1, [pc, #28]	; (8001a1c <OxidizerStart+0x124>)
 8001a00:	4807      	ldr	r0, [pc, #28]	; (8001a20 <OxidizerStart+0x128>)
 8001a02:	f7ff fa53 	bl	8000eac <UART_SendMessage>
 8001a06:	e000      	b.n	8001a0a <OxidizerStart+0x112>
    	if((ctrl->currentState & OXIDIZER_START) == OXIDIZER_START){
 8001a08:	bf00      	nop
    }
	return success;
 8001a0a:	697b      	ldr	r3, [r7, #20]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	200002dc 	.word	0x200002dc
 8001a18:	200000cc 	.word	0x200000cc
 8001a1c:	200000d8 	.word	0x200000d8
 8001a20:	200003e0 	.word	0x200003e0

08001a24 <Pressurize>:
//
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include "pressurize.h"
#include <messages.h>

uint32_t Pressurize(struct StateVars *ctrl){
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60fb      	str	r3, [r7, #12]

	ctrl->valveConfiguration = StateConfiguration();
 8001a30:	f000 fc96 	bl	8002360 <StateConfiguration>
 8001a34:	4602      	mov	r2, r0
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget = ((uint16_t)SOV1 	\
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	631a      	str	r2, [r3, #48]	; 0x30
			 |(uint16_t)SOV2);

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 fc4e 	bl	80022e8 <VerifyState>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d040      	beq.n	8001ad4 <Pressurize+0xb0>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f000 fc45 	bl	80022e8 <VerifyState>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d037      	beq.n	8001ad4 <Pressurize+0xb0>
    {
    	if((ctrl->currentState & PRESSURIZE) == PRESSURIZE){
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a6a:	f003 0306 	and.w	r3, r3, #6
 8001a6e:	2b06      	cmp	r3, #6
 8001a70:	d123      	bne.n	8001aba <Pressurize+0x96>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8    SOV9   IG1
    		//|  1  |   1  |   0  |   0  |   0  |   0  |   0  |   0  |   0   |  0

    		StateStatus(ctrl);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 fbee 	bl	8002254 <StateStatus>
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d003      	beq.n	8001a90 <Pressurize+0x6c>
    	    {
    			success = StateInitialize(ctrl);
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f000 fdbb 	bl	8002604 <StateInitialize>
 8001a8e:	60f8      	str	r0, [r7, #12]
    	    }

    		ProcessCommands(ctrl);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff fb2b 	bl	80010ec <ProcessCommands>

    		//Check the nominal value
			NominalValueCheck(ctrl, Rx_Buffer);
 8001a96:	491a      	ldr	r1, [pc, #104]	; (8001b00 <Pressurize+0xdc>)
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff fe49 	bl	8001730 <NominalValueCheck>

    		// Increment state counter
			ctrl->stateCounter++;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab0:	d11f      	bne.n	8001af2 <Pressurize+0xce>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & PRESSURIZE) == PRESSURIZE){
 8001ab8:	e01b      	b.n	8001af2 <Pressurize+0xce>
    	}else{
    		//Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, PRESSURIZE, ctrl->currentState);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	2106      	movs	r1, #6
 8001ac4:	480f      	ldr	r0, [pc, #60]	; (8001b04 <Pressurize+0xe0>)
 8001ac6:	f7ff fe41 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 8001aca:	490e      	ldr	r1, [pc, #56]	; (8001b04 <Pressurize+0xe0>)
 8001acc:	480e      	ldr	r0, [pc, #56]	; (8001b08 <Pressurize+0xe4>)
 8001ace:	f7ff f9ed 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & PRESSURIZE) == PRESSURIZE){
 8001ad2:	e00e      	b.n	8001af2 <Pressurize+0xce>
    	}
    }else{
    	    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4808      	ldr	r0, [pc, #32]	; (8001b04 <Pressurize+0xe0>)
 8001ae4:	f7ff feac 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2,Tx_Buffer);
 8001ae8:	4906      	ldr	r1, [pc, #24]	; (8001b04 <Pressurize+0xe0>)
 8001aea:	4807      	ldr	r0, [pc, #28]	; (8001b08 <Pressurize+0xe4>)
 8001aec:	f7ff f9de 	bl	8000eac <UART_SendMessage>
 8001af0:	e000      	b.n	8001af4 <Pressurize+0xd0>
    	if((ctrl->currentState & PRESSURIZE) == PRESSURIZE){
 8001af2:	bf00      	nop
    }
	return success;
 8001af4:	68fb      	ldr	r3, [r7, #12]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200002dc 	.word	0x200002dc
 8001b04:	200000d8 	.word	0x200000d8
 8001b08:	200003e0 	.word	0x200003e0

08001b0c <Purge>:
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include "purge.h"
#include "messages.h"
#include "utilities.h"

uint32_t Purge(struct StateVars *ctrl){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]

	ctrl->valveConfiguration = StateConfiguration();
 8001b18:	f000 fc22 	bl	8002360 <StateConfiguration>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV3  \
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b28:	631a      	str	r2, [r3, #48]	; 0x30
			  |(uint16_t)SOV9);


	uint32_t TIMEOUT = 3000; // 3 second time out
 8001b2a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001b2e:	613b      	str	r3, [r7, #16]

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 fbd6 	bl	80022e8 <VerifyState>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d05f      	beq.n	8001c02 <Purge+0xf6>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f000 fbcd 	bl	80022e8 <VerifyState>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d056      	beq.n	8001c02 <Purge+0xf6>
    {
    	if((ctrl->currentState & PURGE) == PURGE){
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b5a:	f003 030a 	and.w	r3, r3, #10
 8001b5e:	2b0a      	cmp	r3, #10
 8001b60:	d142      	bne.n	8001be8 <Purge+0xdc>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8  SOV9   IG1
    		//|  0  |   0  |   1  |   0  |   0  |   0  |   0  |   0  |  1  |  0

    		StateStatus(ctrl);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 fb76 	bl	8002254 <StateStatus>
    		nominal = NominalValueCheck(ctrl, Rx_Buffer);
 8001b68:	4930      	ldr	r1, [pc, #192]	; (8001c2c <Purge+0x120>)
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff fde0 	bl	8001730 <NominalValueCheck>
 8001b70:	4602      	mov	r2, r0
 8001b72:	4b2f      	ldr	r3, [pc, #188]	; (8001c30 <Purge+0x124>)
 8001b74:	601a      	str	r2, [r3, #0]


    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d003      	beq.n	8001b8e <Purge+0x82>
    	    {
    			success = StateInitialize(ctrl);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f000 fd3c 	bl	8002604 <StateInitialize>
 8001b8c:	6178      	str	r0, [r7, #20]
    	    }

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	429a      	cmp	r2, r3
 8001b98:	bf0c      	ite	eq
 8001b9a:	2301      	moveq	r3, #1
 8001b9c:	2300      	movne	r3, #0
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	617b      	str	r3, [r7, #20]


			uint32_t now = HAL_GetTick();
 8001ba2:	f000 fea3 	bl	80028ec <HAL_GetTick>
 8001ba6:	60f8      	str	r0, [r7, #12]

    		if(now - ctrl->timeStarted > TIMEOUT && success && nominal)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	68fa      	ldr	r2, [r7, #12]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d20a      	bcs.n	8001bcc <Purge+0xc0>
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d007      	beq.n	8001bcc <Purge+0xc0>
 8001bbc:	4b1c      	ldr	r3, [pc, #112]	; (8001c30 <Purge+0x124>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d003      	beq.n	8001bcc <Purge+0xc0>
    		{
        		ctrl->currentState= SAFETY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2205      	movs	r2, #5
 8001bc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    		}

    		// Increment state counter
			ctrl->stateCounter++;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	1c5a      	adds	r2, r3, #1
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bde:	d11f      	bne.n	8001c20 <Purge+0x114>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & PURGE) == PURGE){
 8001be6:	e01b      	b.n	8001c20 <Purge+0x114>
    	}else{
    		//Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, PURGE, ctrl->currentState);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bee:	461a      	mov	r2, r3
 8001bf0:	210a      	movs	r1, #10
 8001bf2:	4810      	ldr	r0, [pc, #64]	; (8001c34 <Purge+0x128>)
 8001bf4:	f7ff fdaa 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 8001bf8:	490e      	ldr	r1, [pc, #56]	; (8001c34 <Purge+0x128>)
 8001bfa:	480f      	ldr	r0, [pc, #60]	; (8001c38 <Purge+0x12c>)
 8001bfc:	f7ff f956 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & PURGE) == PURGE){
 8001c00:	e00e      	b.n	8001c20 <Purge+0x114>

    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4808      	ldr	r0, [pc, #32]	; (8001c34 <Purge+0x128>)
 8001c12:	f7ff fe15 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2,Tx_Buffer);
 8001c16:	4907      	ldr	r1, [pc, #28]	; (8001c34 <Purge+0x128>)
 8001c18:	4807      	ldr	r0, [pc, #28]	; (8001c38 <Purge+0x12c>)
 8001c1a:	f7ff f947 	bl	8000eac <UART_SendMessage>
 8001c1e:	e000      	b.n	8001c22 <Purge+0x116>
    	if((ctrl->currentState & PURGE) == PURGE){
 8001c20:	bf00      	nop
    }
	return success;
 8001c22:	697b      	ldr	r3, [r7, #20]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	200002dc 	.word	0x200002dc
 8001c30:	200000cc 	.word	0x200000cc
 8001c34:	200000d8 	.word	0x200000d8
 8001c38:	200003e0 	.word	0x200003e0

08001c3c <Safety>:
//
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include "safety.h"
#include <messages.h>

uint32_t Safety(struct StateVars *ctrl) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]

	uint32_t success = FALSE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]

	ctrl->valveConfiguration = StateConfiguration();
 8001c48:	f000 fb8a 	bl	8002360 <StateConfiguration>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = (uint16_t) SOV4 | (uint16_t) SOV8;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2288      	movs	r2, #136	; 0x88
 8001c56:	631a      	str	r2, [r3, #48]	; 0x30

	if (VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState)) {
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 fb42 	bl	80022e8 <VerifyState>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d04a      	beq.n	8001d00 <Safety+0xc4>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c70:	4618      	mov	r0, r3
 8001c72:	f000 fb39 	bl	80022e8 <VerifyState>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d041      	beq.n	8001d00 <Safety+0xc4>
		if ((ctrl->currentState & SAFETY) == SAFETY) {
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c82:	f003 0305 	and.w	r3, r3, #5
 8001c86:	2b05      	cmp	r3, #5
 8001c88:	d12d      	bne.n	8001ce6 <Safety+0xaa>
			// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8  SOV9   IG1
			// | 0  |   0  |   0  |   1  |   0  |   0  |    0|    1  |  0  |  0

			StateStatus(ctrl);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 fae2 	bl	8002254 <StateStatus>
			// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d003      	beq.n	8001ca8 <Safety+0x6c>
    	    {
    			success = StateInitialize(ctrl);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f000 fcaf 	bl	8002604 <StateInitialize>
 8001ca6:	60f8      	str	r0, [r7, #12]
    	    }

            ProcessCommands(ctrl);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7ff fa1f 	bl	80010ec <ProcessCommands>

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	bf0c      	ite	eq
 8001cba:	2301      	moveq	r3, #1
 8001cbc:	2300      	movne	r3, #0
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	60fb      	str	r3, [r7, #12]

			NominalValueCheck(ctrl, Rx_Buffer);
 8001cc2:	491a      	ldr	r1, [pc, #104]	; (8001d2c <Safety+0xf0>)
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff fd33 	bl	8001730 <NominalValueCheck>

			ctrl->stateCounter++;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	1c5a      	adds	r2, r3, #1
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cdc:	d11f      	bne.n	8001d1e <Safety+0xe2>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
		if ((ctrl->currentState & SAFETY) == SAFETY) {
 8001ce4:	e01b      	b.n	8001d1e <Safety+0xe2>

		} else {
			// Log Expected State != Passed State
			Get_State_Disagree_Error_Msg(Tx_Buffer, SAFETY, ctrl->currentState);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cec:	461a      	mov	r2, r3
 8001cee:	2105      	movs	r1, #5
 8001cf0:	480f      	ldr	r0, [pc, #60]	; (8001d30 <Safety+0xf4>)
 8001cf2:	f7ff fd2b 	bl	800174c <Get_State_Disagree_Error_Msg>
			UART_SendMessage(&huart2,Tx_Buffer);
 8001cf6:	490e      	ldr	r1, [pc, #56]	; (8001d30 <Safety+0xf4>)
 8001cf8:	480e      	ldr	r0, [pc, #56]	; (8001d34 <Safety+0xf8>)
 8001cfa:	f7ff f8d7 	bl	8000eac <UART_SendMessage>
		if ((ctrl->currentState & SAFETY) == SAFETY) {
 8001cfe:	e00e      	b.n	8001d1e <Safety+0xe2>
		}
	} else {
		// Log Invalid State
		Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4808      	ldr	r0, [pc, #32]	; (8001d30 <Safety+0xf4>)
 8001d10:	f7ff fd96 	bl	8001840 <Get_Invalid_State_Error_Msg>
		UART_SendMessage(&huart2,Tx_Buffer);
 8001d14:	4906      	ldr	r1, [pc, #24]	; (8001d30 <Safety+0xf4>)
 8001d16:	4807      	ldr	r0, [pc, #28]	; (8001d34 <Safety+0xf8>)
 8001d18:	f7ff f8c8 	bl	8000eac <UART_SendMessage>
 8001d1c:	e000      	b.n	8001d20 <Safety+0xe4>
		if ((ctrl->currentState & SAFETY) == SAFETY) {
 8001d1e:	bf00      	nop
	}
	return success;
 8001d20:	68fb      	ldr	r3, [r7, #12]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200002dc 	.word	0x200002dc
 8001d30:	200000d8 	.word	0x200000d8
 8001d34:	200003e0 	.word	0x200003e0

08001d38 <StartHandler>:
//
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include <start_handler.h>
#include <messages.h>

uint32_t StartHandler(struct StateVars *ctrl){
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]

	uint32_t success = FALSE;
 8001d40:	2300      	movs	r3, #0
 8001d42:	60fb      	str	r3, [r7, #12]
	ctrl->valveConfiguration = StateConfiguration();
 8001d44:	f000 fb0c 	bl	8002360 <StateConfiguration>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	62da      	str	r2, [r3, #44]	; 0x2c

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState)){
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 fac7 	bl	80022e8 <VerifyState>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d035      	beq.n	8001dcc <StartHandler+0x94>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 fabe 	bl	80022e8 <VerifyState>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d02c      	beq.n	8001dcc <StartHandler+0x94>


    		//StateStatus(ctrl);

    		// If this is the first time, initialize state
     		if(ctrl->currentState != ctrl->lastState)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d003      	beq.n	8001d8a <StartHandler+0x52>
    	    {
    	    	success = StateInitialize(ctrl);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 fc3e 	bl	8002604 <StateInitialize>
 8001d88:	60f8      	str	r0, [r7, #12]
    	    }

    		ProcessCommands(ctrl);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7ff f9ae 	bl	80010ec <ProcessCommands>

			success &= (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d101      	bne.n	8001da0 <StartHandler+0x68>
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e000      	b.n	8001da2 <StartHandler+0x6a>
 8001da0:	2300      	movs	r3, #0
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	4013      	ands	r3, r2
 8001da6:	60fb      	str	r3, [r7, #12]

			NominalValueCheck(ctrl, Rx_Buffer);
 8001da8:	4913      	ldr	r1, [pc, #76]	; (8001df8 <StartHandler+0xc0>)
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff fcc0 	bl	8001730 <NominalValueCheck>

    		// Increment state counter
			ctrl->stateCounter++;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc2:	d112      	bne.n	8001dea <StartHandler+0xb2>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & START_HANDLER) == START_HANDLER){
 8001dca:	e00e      	b.n	8001dea <StartHandler+0xb2>
    		Get_State_Disagree_Error_Msg(Tx_Buffer, START_HANDLER, ctrl->currentState);
    		UART_SendMessage(&huart2,Tx_Buffer);
    	}
    }else{
    	    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4808      	ldr	r0, [pc, #32]	; (8001dfc <StartHandler+0xc4>)
 8001ddc:	f7ff fd30 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2, Tx_Buffer);
 8001de0:	4906      	ldr	r1, [pc, #24]	; (8001dfc <StartHandler+0xc4>)
 8001de2:	4807      	ldr	r0, [pc, #28]	; (8001e00 <StartHandler+0xc8>)
 8001de4:	f7ff f862 	bl	8000eac <UART_SendMessage>
 8001de8:	e000      	b.n	8001dec <StartHandler+0xb4>
    	if((ctrl->currentState & START_HANDLER) == START_HANDLER){
 8001dea:	bf00      	nop
    }
	return success;
 8001dec:	68fb      	ldr	r3, [r7, #12]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200002dc 	.word	0x200002dc
 8001dfc:	200000d8 	.word	0x200000d8
 8001e00:	200003e0 	.word	0x200003e0

08001e04 <StateMachine>:
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)

#include "state_machine.h"

void StateMachine(uint32_t control, struct StateVars *ctrl)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
	while(TRUE == control)
 8001e0e:	e087      	b.n	8001f20 <StateMachine+0x11c>
	{
		if(VerifyState(ctrl->currentState))
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e16:	4618      	mov	r0, r3
 8001e18:	f000 fa66 	bl	80022e8 <VerifyState>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d06c      	beq.n	8001efc <StateMachine+0xf8>
		{
			switch(ctrl->currentState)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e28:	2b0c      	cmp	r3, #12
 8001e2a:	d861      	bhi.n	8001ef0 <StateMachine+0xec>
 8001e2c:	a201      	add	r2, pc, #4	; (adr r2, 8001e34 <StateMachine+0x30>)
 8001e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e32:	bf00      	nop
 8001e34:	08001e69 	.word	0x08001e69
 8001e38:	08001e75 	.word	0x08001e75
 8001e3c:	08001e7f 	.word	0x08001e7f
 8001e40:	08001e8b 	.word	0x08001e8b
 8001e44:	08001e97 	.word	0x08001e97
 8001e48:	08001ea1 	.word	0x08001ea1
 8001e4c:	08001eab 	.word	0x08001eab
 8001e50:	08001eb5 	.word	0x08001eb5
 8001e54:	08001ebf 	.word	0x08001ebf
 8001e58:	08001ec9 	.word	0x08001ec9
 8001e5c:	08001ed3 	.word	0x08001ed3
 8001e60:	08001edd 	.word	0x08001edd
 8001e64:	08001ee7 	.word	0x08001ee7
			{
			    case START_HANDLER:
			    	control = StartHandler(ctrl);
 8001e68:	6838      	ldr	r0, [r7, #0]
 8001e6a:	f7ff ff65 	bl	8001d38 <StartHandler>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	607b      	str	r3, [r7, #4]
			    	break;
 8001e72:	e055      	b.n	8001f20 <StateMachine+0x11c>
				case VALVE_CHECK:
					control = ValveCheck(ctrl);
 8001e74:	6838      	ldr	r0, [r7, #0]
 8001e76:	f000 fbe9 	bl	800264c <ValveCheck>
 8001e7a:	6078      	str	r0, [r7, #4]
					break;
 8001e7c:	e050      	b.n	8001f20 <StateMachine+0x11c>
				case LOX_PRE_FILL:
					control = LoxPreFill(ctrl);
 8001e7e:	6838      	ldr	r0, [r7, #0]
 8001e80:	f7fe ff64 	bl	8000d4c <LoxPreFill>
 8001e84:	4603      	mov	r3, r0
 8001e86:	607b      	str	r3, [r7, #4]
					break;
 8001e88:	e04a      	b.n	8001f20 <StateMachine+0x11c>
				case LOX_FILL:
					control = LoxFill(ctrl);
 8001e8a:	6838      	ldr	r0, [r7, #0]
 8001e8c:	f7fe fee0 	bl	8000c50 <LoxFill>
 8001e90:	4603      	mov	r3, r0
 8001e92:	607b      	str	r3, [r7, #4]
					break;
 8001e94:	e044      	b.n	8001f20 <StateMachine+0x11c>
				case LOX_CHILL:
					control = LoxChill(ctrl);
 8001e96:	6838      	ldr	r0, [r7, #0]
 8001e98:	f7fe fe5c 	bl	8000b54 <LoxChill>
 8001e9c:	6078      	str	r0, [r7, #4]
				    break;
 8001e9e:	e03f      	b.n	8001f20 <StateMachine+0x11c>
			    case SAFETY:
					control = Safety(ctrl);
 8001ea0:	6838      	ldr	r0, [r7, #0]
 8001ea2:	f7ff fecb 	bl	8001c3c <Safety>
 8001ea6:	6078      	str	r0, [r7, #4]
					break;
 8001ea8:	e03a      	b.n	8001f20 <StateMachine+0x11c>
				case PRESSURIZE:
					control = Pressurize(ctrl);
 8001eaa:	6838      	ldr	r0, [r7, #0]
 8001eac:	f7ff fdba 	bl	8001a24 <Pressurize>
 8001eb0:	6078      	str	r0, [r7, #4]
					break;
 8001eb2:	e035      	b.n	8001f20 <StateMachine+0x11c>
				case IGNITION:
					control = Ignition(ctrl);
 8001eb4:	6838      	ldr	r0, [r7, #0]
 8001eb6:	f7fe fc85 	bl	80007c4 <Ignition>
 8001eba:	6078      	str	r0, [r7, #4]
					break;
 8001ebc:	e030      	b.n	8001f20 <StateMachine+0x11c>
				case OXIDIZER_START:
					control = OxidizerStart(ctrl);
 8001ebe:	6838      	ldr	r0, [r7, #0]
 8001ec0:	f7ff fd1a 	bl	80018f8 <OxidizerStart>
 8001ec4:	6078      	str	r0, [r7, #4]
					break;
 8001ec6:	e02b      	b.n	8001f20 <StateMachine+0x11c>
				case FIRING:
					control = Firing(ctrl);
 8001ec8:	6838      	ldr	r0, [r7, #0]
 8001eca:	f7fe fbe3 	bl	8000694 <Firing>
 8001ece:	6078      	str	r0, [r7, #4]
					break;
 8001ed0:	e026      	b.n	8001f20 <StateMachine+0x11c>
				case PURGE:
					control = Purge(ctrl);
 8001ed2:	6838      	ldr	r0, [r7, #0]
 8001ed4:	f7ff fe1a 	bl	8001b0c <Purge>
 8001ed8:	6078      	str	r0, [r7, #4]
					break;
 8001eda:	e021      	b.n	8001f20 <StateMachine+0x11c>
				case TURN_OFF:
					control = TurnOff(ctrl);
 8001edc:	6838      	ldr	r0, [r7, #0]
 8001ede:	f000 f941 	bl	8002164 <TurnOff>
 8001ee2:	6078      	str	r0, [r7, #4]
					break;
 8001ee4:	e01c      	b.n	8001f20 <StateMachine+0x11c>
				case AUTOMATIC_SHUTDOWN:
					control = AutomaticShutdown(ctrl);
 8001ee6:	6838      	ldr	r0, [r7, #0]
 8001ee8:	f7fe fb4a 	bl	8000580 <AutomaticShutdown>
 8001eec:	6078      	str	r0, [r7, #4]
					break;
 8001eee:	e017      	b.n	8001f20 <StateMachine+0x11c>


				default:
					ctrl->currentState = AUTOMATIC_SHUTDOWN;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	220c      	movs	r2, #12
 8001ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
					break;
 8001ef8:	bf00      	nop
 8001efa:	e011      	b.n	8001f20 <StateMachine+0x11c>
			}
		}else
		{
			ctrl->currentState = AUTOMATIC_SHUTDOWN;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	220c      	movs	r2, #12
 8001f00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	    	// Log Invalid State
	    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f10:	461a      	mov	r2, r3
 8001f12:	4807      	ldr	r0, [pc, #28]	; (8001f30 <StateMachine+0x12c>)
 8001f14:	f7ff fc94 	bl	8001840 <Get_Invalid_State_Error_Msg>
	    	UART_SendMessage(&huart2,Tx_Buffer);
 8001f18:	4905      	ldr	r1, [pc, #20]	; (8001f30 <StateMachine+0x12c>)
 8001f1a:	4806      	ldr	r0, [pc, #24]	; (8001f34 <StateMachine+0x130>)
 8001f1c:	f7fe ffc6 	bl	8000eac <UART_SendMessage>
	while(TRUE == control)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	f43f af74 	beq.w	8001e10 <StateMachine+0xc>
			//ERROR HANDLE
		}
		// WD check
	}
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	200000d8 	.word	0x200000d8
 8001f34:	200003e0 	.word	0x200003e0

08001f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3e:	4b0f      	ldr	r3, [pc, #60]	; (8001f7c <HAL_MspInit+0x44>)
 8001f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f42:	4a0e      	ldr	r2, [pc, #56]	; (8001f7c <HAL_MspInit+0x44>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6613      	str	r3, [r2, #96]	; 0x60
 8001f4a:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <HAL_MspInit+0x44>)
 8001f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	607b      	str	r3, [r7, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f56:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <HAL_MspInit+0x44>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	4a08      	ldr	r2, [pc, #32]	; (8001f7c <HAL_MspInit+0x44>)
 8001f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f60:	6593      	str	r3, [r2, #88]	; 0x58
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <HAL_MspInit+0x44>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6a:	603b      	str	r3, [r7, #0]
 8001f6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	40021000 	.word	0x40021000

08001f80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	; 0x28
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1b      	ldr	r2, [pc, #108]	; (800200c <HAL_UART_MspInit+0x8c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d130      	bne.n	8002004 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fa2:	4b1b      	ldr	r3, [pc, #108]	; (8002010 <HAL_UART_MspInit+0x90>)
 8001fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa6:	4a1a      	ldr	r2, [pc, #104]	; (8002010 <HAL_UART_MspInit+0x90>)
 8001fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fac:	6593      	str	r3, [r2, #88]	; 0x58
 8001fae:	4b18      	ldr	r3, [pc, #96]	; (8002010 <HAL_UART_MspInit+0x90>)
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fba:	4b15      	ldr	r3, [pc, #84]	; (8002010 <HAL_UART_MspInit+0x90>)
 8001fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fbe:	4a14      	ldr	r2, [pc, #80]	; (8002010 <HAL_UART_MspInit+0x90>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fc6:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_UART_MspInit+0x90>)
 8001fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fd2:	230c      	movs	r3, #12
 8001fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fe2:	2307      	movs	r3, #7
 8001fe4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe6:	f107 0314 	add.w	r3, r7, #20
 8001fea:	4619      	mov	r1, r3
 8001fec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ff0:	f000 fdda 	bl	8002ba8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	2026      	movs	r0, #38	; 0x26
 8001ffa:	f000 fd5e 	bl	8002aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ffe:	2026      	movs	r0, #38	; 0x26
 8002000:	f000 fd77 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002004:	bf00      	nop
 8002006:	3728      	adds	r7, #40	; 0x28
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40004400 	.word	0x40004400
 8002010:	40021000 	.word	0x40021000

08002014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002018:	e7fe      	b.n	8002018 <NMI_Handler+0x4>

0800201a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800201a:	b480      	push	{r7}
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800201e:	e7fe      	b.n	800201e <HardFault_Handler+0x4>

08002020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002024:	e7fe      	b.n	8002024 <MemManage_Handler+0x4>

08002026 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002026:	b480      	push	{r7}
 8002028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800202a:	e7fe      	b.n	800202a <BusFault_Handler+0x4>

0800202c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002030:	e7fe      	b.n	8002030 <UsageFault_Handler+0x4>

08002032 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002032:	b480      	push	{r7}
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800204e:	b480      	push	{r7}
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002060:	f000 fc30 	bl	80028c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}

08002068 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800206c:	4802      	ldr	r0, [pc, #8]	; (8002078 <USART2_IRQHandler+0x10>)
 800206e:	f001 ff69 	bl	8003f44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	200003e0 	.word	0x200003e0

0800207c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002080:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002084:	f000 ff68 	bl	8002f58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}

0800208c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002094:	4a14      	ldr	r2, [pc, #80]	; (80020e8 <_sbrk+0x5c>)
 8002096:	4b15      	ldr	r3, [pc, #84]	; (80020ec <_sbrk+0x60>)
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a0:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <_sbrk+0x64>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d102      	bne.n	80020ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a8:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <_sbrk+0x64>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <_sbrk+0x68>)
 80020ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <_sbrk+0x64>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d207      	bcs.n	80020cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020bc:	f002 fd8e 	bl	8004bdc <__errno>
 80020c0:	4602      	mov	r2, r0
 80020c2:	230c      	movs	r3, #12
 80020c4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ca:	e009      	b.n	80020e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020cc:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <_sbrk+0x64>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020d2:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	4a05      	ldr	r2, [pc, #20]	; (80020f0 <_sbrk+0x64>)
 80020dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020de:	68fb      	ldr	r3, [r7, #12]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20018000 	.word	0x20018000
 80020ec:	00000400 	.word	0x00000400
 80020f0:	200000b8 	.word	0x200000b8
 80020f4:	20000470 	.word	0x20000470

080020f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020fc:	4b17      	ldr	r3, [pc, #92]	; (800215c <SystemInit+0x64>)
 80020fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002102:	4a16      	ldr	r2, [pc, #88]	; (800215c <SystemInit+0x64>)
 8002104:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002108:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <SystemInit+0x68>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a13      	ldr	r2, [pc, #76]	; (8002160 <SystemInit+0x68>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002118:	4b11      	ldr	r3, [pc, #68]	; (8002160 <SystemInit+0x68>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800211e:	4b10      	ldr	r3, [pc, #64]	; (8002160 <SystemInit+0x68>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <SystemInit+0x68>)
 8002124:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002128:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800212c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800212e:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <SystemInit+0x68>)
 8002130:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002134:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002136:	4b0a      	ldr	r3, [pc, #40]	; (8002160 <SystemInit+0x68>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a09      	ldr	r2, [pc, #36]	; (8002160 <SystemInit+0x68>)
 800213c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002140:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002142:	4b07      	ldr	r3, [pc, #28]	; (8002160 <SystemInit+0x68>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002148:	4b04      	ldr	r3, [pc, #16]	; (800215c <SystemInit+0x64>)
 800214a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800214e:	609a      	str	r2, [r3, #8]
#endif
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000ed00 	.word	0xe000ed00
 8002160:	40021000 	.word	0x40021000

08002164 <TurnOff>:
//  At this point the valves are opened and a log entry is created
//
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include <turnoff.h>

uint32_t TurnOff(struct StateVars *ctrl){
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]

	ctrl->valveConfiguration = StateConfiguration();
 8002170:	f000 f8f6 	bl	8002360 <StateConfiguration>
 8002174:	4602      	mov	r2, r0
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	62da      	str	r2, [r3, #44]	; 0x2c
	ctrl->valveTarget  = ((uint16_t)SOV4  \
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2288      	movs	r2, #136	; 0x88
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
				  |(uint16_t)SOV8);


    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002186:	4618      	mov	r0, r3
 8002188:	f000 f8ae 	bl	80022e8 <VerifyState>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d046      	beq.n	8002220 <TurnOff+0xbc>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002198:	4618      	mov	r0, r3
 800219a:	f000 f8a5 	bl	80022e8 <VerifyState>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d03d      	beq.n	8002220 <TurnOff+0xbc>
    {
    	if((ctrl->currentState & TURN_OFF) == TURN_OFF){
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021aa:	f003 030b 	and.w	r3, r3, #11
 80021ae:	2b0b      	cmp	r3, #11
 80021b0:	d129      	bne.n	8002206 <TurnOff+0xa2>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8   SOV9  IG1
    		//|  0  |   0  |   0  |   1  |   0  |   0  |   0  |   1  |   0  | 0

    		StateStatus(ctrl);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f84e 	bl	8002254 <StateStatus>
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d003      	beq.n	80021d0 <TurnOff+0x6c>
    	    {
    			success = StateInitialize(ctrl);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f000 fa1b 	bl	8002604 <StateInitialize>
 80021ce:	60f8      	str	r0, [r7, #12]
    	    }

			success = (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	429a      	cmp	r2, r3
 80021da:	bf0c      	ite	eq
 80021dc:	2301      	moveq	r3, #1
 80021de:	2300      	movne	r3, #0
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	60fb      	str	r3, [r7, #12]

			//STOP ANY PROCEDURES
			ctrl->isStateMachineRunning = FALSE;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	629a      	str	r2, [r3, #40]	; 0x28

    		// Increment state counter
			ctrl->stateCounter++;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	1c5a      	adds	r2, r3, #1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021fc:	d11f      	bne.n	800223e <TurnOff+0xda>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & TURN_OFF) == TURN_OFF){
 8002204:	e01b      	b.n	800223e <TurnOff+0xda>

    	}else{
    		// Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, TURN_OFF, ctrl->currentState);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800220c:	461a      	mov	r2, r3
 800220e:	210b      	movs	r1, #11
 8002210:	480e      	ldr	r0, [pc, #56]	; (800224c <TurnOff+0xe8>)
 8002212:	f7ff fa9b 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 8002216:	490d      	ldr	r1, [pc, #52]	; (800224c <TurnOff+0xe8>)
 8002218:	480d      	ldr	r0, [pc, #52]	; (8002250 <TurnOff+0xec>)
 800221a:	f7fe fe47 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & TURN_OFF) == TURN_OFF){
 800221e:	e00e      	b.n	800223e <TurnOff+0xda>
    	}
    }else{
    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800222c:	461a      	mov	r2, r3
 800222e:	4807      	ldr	r0, [pc, #28]	; (800224c <TurnOff+0xe8>)
 8002230:	f7ff fb06 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2,Tx_Buffer);
 8002234:	4905      	ldr	r1, [pc, #20]	; (800224c <TurnOff+0xe8>)
 8002236:	4806      	ldr	r0, [pc, #24]	; (8002250 <TurnOff+0xec>)
 8002238:	f7fe fe38 	bl	8000eac <UART_SendMessage>
 800223c:	e000      	b.n	8002240 <TurnOff+0xdc>
    	if((ctrl->currentState & TURN_OFF) == TURN_OFF){
 800223e:	bf00      	nop
    }

 return 0; // end the program
 8002240:	2300      	movs	r3, #0

}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200000d8 	.word	0x200000d8
 8002250:	200003e0 	.word	0x200003e0

08002254 <StateStatus>:
//
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include "utilities.h"
#include "messages.h"
//Function that sends the current state status to the user
void StateStatus(struct StateVars *ctrl){
 8002254:	b5b0      	push	{r4, r5, r7, lr}
 8002256:	b090      	sub	sp, #64	; 0x40
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]

     int state = ctrl->currentState;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002262:	63fb      	str	r3, [r7, #60]	; 0x3c

	const char* naming[] = { [0] = "State : Start Handler\n\r", [1] = "State : Valve Check\n\r" ,	\
 8002264:	4b1c      	ldr	r3, [pc, #112]	; (80022d8 <StateStatus+0x84>)
 8002266:	f107 0408 	add.w	r4, r7, #8
 800226a:	461d      	mov	r5, r3
 800226c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800226e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002270:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002272:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002274:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002276:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002278:	682b      	ldr	r3, [r5, #0]
 800227a:	6023      	str	r3, [r4, #0]
		[2] = "State : Lox Pre Fill\n\r", [3] = "State : Lox Fill\n\r", [4] = "State : Lox Chill\n\r",	\
		[5] = "State : Safety\n\r", [6] = "State : Pressurize\n\r", [7] = "State : Ignition\n\r",	[8] = "\nState : Oxidizer Start\n\r",\
		[9] = "State : Firing\n\r", [10] = "State : Purge\n\r",	[11] = "State : Turn Off\n\r", [12] = "State : Automatic Shutdown\n\r"};

		if (ctrl->lastState  != ctrl->currentState){
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002288:	429a      	cmp	r2, r3
 800228a:	d00e      	beq.n	80022aa <StateStatus+0x56>
			UART_SendMessage(&huart2, naming[state]);
 800228c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002294:	4413      	add	r3, r2
 8002296:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800229a:	4619      	mov	r1, r3
 800229c:	480f      	ldr	r0, [pc, #60]	; (80022dc <StateStatus+0x88>)
 800229e:	f7fe fe05 	bl	8000eac <UART_SendMessage>
			// Flag for the transitioning to the same state
			retransition = FALSE;
 80022a2:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <StateStatus+0x8c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
		{
			UART_SendMessage(&huart2, naming[state]);
			status = FALSE;

		}
}// end of function
 80022a8:	e011      	b.n	80022ce <StateStatus+0x7a>
		else if(status)
 80022aa:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <StateStatus+0x90>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00d      	beq.n	80022ce <StateStatus+0x7a>
			UART_SendMessage(&huart2, naming[state]);
 80022b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80022ba:	4413      	add	r3, r2
 80022bc:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80022c0:	4619      	mov	r1, r3
 80022c2:	4806      	ldr	r0, [pc, #24]	; (80022dc <StateStatus+0x88>)
 80022c4:	f7fe fdf2 	bl	8000eac <UART_SendMessage>
			status = FALSE;
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <StateStatus+0x90>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
}// end of function
 80022ce:	bf00      	nop
 80022d0:	3740      	adds	r7, #64	; 0x40
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bdb0      	pop	{r4, r5, r7, pc}
 80022d6:	bf00      	nop
 80022d8:	0800572c 	.word	0x0800572c
 80022dc:	200003e0 	.word	0x200003e0
 80022e0:	200003dc 	.word	0x200003dc
 80022e4:	20000460 	.word	0x20000460

080022e8 <VerifyState>:
 *  	success <uint32_t>: TRUE | FALSE | 1 | 0
 *
 *  Notes:
 */
uint32_t VerifyState(int state)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]

	uint32_t success = FALSE;
 80022f0:	2300      	movs	r3, #0
 80022f2:	60fb      	str	r3, [r7, #12]
    if(state <= TURN_OFF && state >= START_HANDLER)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b0b      	cmp	r3, #11
 80022f8:	dc27      	bgt.n	800234a <VerifyState+0x62>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	db24      	blt.n	800234a <VerifyState+0x62>
    {
    	success = TRUE;
 8002300:	2301      	movs	r3, #1
 8002302:	60fb      	str	r3, [r7, #12]
		switch(state)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b0c      	cmp	r3, #12
 8002308:	d81c      	bhi.n	8002344 <VerifyState+0x5c>
 800230a:	a201      	add	r2, pc, #4	; (adr r2, 8002310 <VerifyState+0x28>)
 800230c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002310:	0800234f 	.word	0x0800234f
 8002314:	0800234f 	.word	0x0800234f
 8002318:	0800234f 	.word	0x0800234f
 800231c:	0800234f 	.word	0x0800234f
 8002320:	0800234f 	.word	0x0800234f
 8002324:	0800234f 	.word	0x0800234f
 8002328:	0800234f 	.word	0x0800234f
 800232c:	0800234f 	.word	0x0800234f
 8002330:	0800234f 	.word	0x0800234f
 8002334:	0800234f 	.word	0x0800234f
 8002338:	0800234f 	.word	0x0800234f
 800233c:	0800234f 	.word	0x0800234f
 8002340:	0800234f 	.word	0x0800234f
				break;
			case TURN_OFF:
				break;

			default:
				success = FALSE;
 8002344:	2300      	movs	r3, #0
 8002346:	60fb      	str	r3, [r7, #12]
				break;
 8002348:	e002      	b.n	8002350 <VerifyState+0x68>
		}
    }
 800234a:	bf00      	nop
 800234c:	e000      	b.n	8002350 <VerifyState+0x68>
				break;
 800234e:	bf00      	nop
	return success;
 8002350:	68fb      	ldr	r3, [r7, #12]
}
 8002352:	4618      	mov	r0, r3
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop

08002360 <StateConfiguration>:
 *
 *  Notes:
 */

uint32_t StateConfiguration()
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
	uint32_t vc = 0;
 8002366:	2300      	movs	r3, #0
 8002368:	607b      	str	r3, [r7, #4]
	//SOV1 - Fuel Pressure (PA_11)
	vc |= (uint32_t)(HAL_GPIO_ReadPin(GPIOA, FUEL_PRESSURE_Pin) << 0);
 800236a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800236e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002372:	f000 fdc1 	bl	8002ef8 <HAL_GPIO_ReadPin>
 8002376:	4603      	mov	r3, r0
 8002378:	461a      	mov	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4313      	orrs	r3, r2
 800237e:	607b      	str	r3, [r7, #4]

	//SOV2 - Lox Pressure (PA_12)
	vc |= (uint32_t)(HAL_GPIO_ReadPin(GPIOA, LOX_PRESSURE_Pin) << 1);
 8002380:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002388:	f000 fdb6 	bl	8002ef8 <HAL_GPIO_ReadPin>
 800238c:	4603      	mov	r3, r0
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	461a      	mov	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4313      	orrs	r3, r2
 8002396:	607b      	str	r3, [r7, #4]

	//SOV3 - Fuel Purge N2 (PC_7)
	vc |= (uint32_t)(HAL_GPIO_ReadPin(GPIOC, FUEL_PURGE_N2_Pin) << 2);
 8002398:	2180      	movs	r1, #128	; 0x80
 800239a:	482e      	ldr	r0, [pc, #184]	; (8002454 <StateConfiguration+0xf4>)
 800239c:	f000 fdac 	bl	8002ef8 <HAL_GPIO_ReadPin>
 80023a0:	4603      	mov	r3, r0
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	461a      	mov	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	607b      	str	r3, [r7, #4]

	//SOV4 - Fuel Vent (PC_6)
	vc |= (uint32_t)(HAL_GPIO_ReadPin (GPIOC, FUEL_VENT_Pin) << 3);
 80023ac:	2140      	movs	r1, #64	; 0x40
 80023ae:	4829      	ldr	r0, [pc, #164]	; (8002454 <StateConfiguration+0xf4>)
 80023b0:	f000 fda2 	bl	8002ef8 <HAL_GPIO_ReadPin>
 80023b4:	4603      	mov	r3, r0
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	461a      	mov	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4313      	orrs	r3, r2
 80023be:	607b      	str	r3, [r7, #4]

	//SOV5 - Fuel Main (PA_9)
	vc |= (uint32_t)(HAL_GPIO_ReadPin (GPIOA, FUEL_MAIN_Pin) << 4);
 80023c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023c8:	f000 fd96 	bl	8002ef8 <HAL_GPIO_ReadPin>
 80023cc:	4603      	mov	r3, r0
 80023ce:	011b      	lsls	r3, r3, #4
 80023d0:	461a      	mov	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	607b      	str	r3, [r7, #4]

	//SOV6 - Lox Main (PA_8)
	vc |= (uint32_t)(HAL_GPIO_ReadPin (GPIOA, LOX_MAIN_Pin) << 5);
 80023d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e0:	f000 fd8a 	bl	8002ef8 <HAL_GPIO_ReadPin>
 80023e4:	4603      	mov	r3, r0
 80023e6:	015b      	lsls	r3, r3, #5
 80023e8:	461a      	mov	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	607b      	str	r3, [r7, #4]

	//SOV7 - Lox Fill (PB_15)
	vc |= (uint32_t)(HAL_GPIO_ReadPin(GPIOB, LOX_FILL_Pin) << 6);
 80023f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023f4:	4818      	ldr	r0, [pc, #96]	; (8002458 <StateConfiguration+0xf8>)
 80023f6:	f000 fd7f 	bl	8002ef8 <HAL_GPIO_ReadPin>
 80023fa:	4603      	mov	r3, r0
 80023fc:	019b      	lsls	r3, r3, #6
 80023fe:	461a      	mov	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4313      	orrs	r3, r2
 8002404:	607b      	str	r3, [r7, #4]

	//SOV8 - Lox Vent (PB_10)
	vc |= (uint32_t)(HAL_GPIO_ReadPin(GPIOB, LOX_VENT_Pin) << 7);
 8002406:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800240a:	4813      	ldr	r0, [pc, #76]	; (8002458 <StateConfiguration+0xf8>)
 800240c:	f000 fd74 	bl	8002ef8 <HAL_GPIO_ReadPin>
 8002410:	4603      	mov	r3, r0
 8002412:	01db      	lsls	r3, r3, #7
 8002414:	461a      	mov	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4313      	orrs	r3, r2
 800241a:	607b      	str	r3, [r7, #4]

	//SOV9 - Lox Purge (PB_13)
	vc |= (uint32_t)(HAL_GPIO_ReadPin(GPIOB, LOX_PURGE_Pin) << 8);
 800241c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002420:	480d      	ldr	r0, [pc, #52]	; (8002458 <StateConfiguration+0xf8>)
 8002422:	f000 fd69 	bl	8002ef8 <HAL_GPIO_ReadPin>
 8002426:	4603      	mov	r3, r0
 8002428:	021b      	lsls	r3, r3, #8
 800242a:	461a      	mov	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4313      	orrs	r3, r2
 8002430:	607b      	str	r3, [r7, #4]

	//IG1 - Igniter (PA_10)
	vc |= (uint32_t)(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 9);
 8002432:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002436:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800243a:	f000 fd5d 	bl	8002ef8 <HAL_GPIO_ReadPin>
 800243e:	4603      	mov	r3, r0
 8002440:	025b      	lsls	r3, r3, #9
 8002442:	461a      	mov	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4313      	orrs	r3, r2
 8002448:	607b      	str	r3, [r7, #4]

	return vc;
 800244a:	687b      	ldr	r3, [r7, #4]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	48000800 	.word	0x48000800
 8002458:	48000400 	.word	0x48000400

0800245c <ValveStateSetter>:
 *
 *  Notes:
 */

uint32_t ValveStateSetter(uint32_t vs)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 8002464:	2300      	movs	r3, #0
 8002466:	60fb      	str	r3, [r7, #12]
	//SOV1
	(vs & (uint32_t)SOV1) == (uint32_t)SOV1 \
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f003 0301 	and.w	r3, r3, #1
			? HAL_GPIO_WritePin(GPIOA, FUEL_PRESSURE_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOA, FUEL_PRESSURE_Pin,GPIO_PIN_RESET);
 800246e:	2b00      	cmp	r3, #0
 8002470:	d007      	beq.n	8002482 <ValveStateSetter+0x26>
			? HAL_GPIO_WritePin(GPIOA, FUEL_PRESSURE_Pin,GPIO_PIN_SET) \
 8002472:	2201      	movs	r2, #1
 8002474:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002478:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800247c:	f000 fd54 	bl	8002f28 <HAL_GPIO_WritePin>
 8002480:	e006      	b.n	8002490 <ValveStateSetter+0x34>
			: HAL_GPIO_WritePin(GPIOA, FUEL_PRESSURE_Pin,GPIO_PIN_RESET);
 8002482:	2200      	movs	r2, #0
 8002484:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002488:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800248c:	f000 fd4c 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV2
	(vs & (uint32_t)SOV2) == (uint32_t)SOV2 \
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f003 0302 	and.w	r3, r3, #2
			? HAL_GPIO_WritePin(GPIOA, LOX_PRESSURE_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOA, LOX_PRESSURE_Pin,GPIO_PIN_RESET);
 8002496:	2b00      	cmp	r3, #0
 8002498:	d007      	beq.n	80024aa <ValveStateSetter+0x4e>
			? HAL_GPIO_WritePin(GPIOA, LOX_PRESSURE_Pin,GPIO_PIN_SET) \
 800249a:	2201      	movs	r2, #1
 800249c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024a4:	f000 fd40 	bl	8002f28 <HAL_GPIO_WritePin>
 80024a8:	e006      	b.n	80024b8 <ValveStateSetter+0x5c>
			: HAL_GPIO_WritePin(GPIOA, LOX_PRESSURE_Pin,GPIO_PIN_RESET);
 80024aa:	2200      	movs	r2, #0
 80024ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024b4:	f000 fd38 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV3
	(vs & (uint32_t)SOV3) == (uint32_t)SOV3 \
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f003 0304 	and.w	r3, r3, #4
			? HAL_GPIO_WritePin(GPIOC, FUEL_PURGE_N2_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOC, FUEL_PURGE_N2_Pin,GPIO_PIN_RESET);
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d005      	beq.n	80024ce <ValveStateSetter+0x72>
			? HAL_GPIO_WritePin(GPIOC, FUEL_PURGE_N2_Pin,GPIO_PIN_SET) \
 80024c2:	2201      	movs	r2, #1
 80024c4:	2180      	movs	r1, #128	; 0x80
 80024c6:	484d      	ldr	r0, [pc, #308]	; (80025fc <ValveStateSetter+0x1a0>)
 80024c8:	f000 fd2e 	bl	8002f28 <HAL_GPIO_WritePin>
 80024cc:	e004      	b.n	80024d8 <ValveStateSetter+0x7c>
			: HAL_GPIO_WritePin(GPIOC, FUEL_PURGE_N2_Pin,GPIO_PIN_RESET);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	484a      	ldr	r0, [pc, #296]	; (80025fc <ValveStateSetter+0x1a0>)
 80024d4:	f000 fd28 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV4
	(vs & (uint32_t)SOV4) == (uint32_t)SOV4 \
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f003 0308 	and.w	r3, r3, #8
			? HAL_GPIO_WritePin(GPIOC, FUEL_VENT_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOC, FUEL_VENT_Pin,GPIO_PIN_RESET);
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d005      	beq.n	80024ee <ValveStateSetter+0x92>
			? HAL_GPIO_WritePin(GPIOC, FUEL_VENT_Pin,GPIO_PIN_SET) \
 80024e2:	2201      	movs	r2, #1
 80024e4:	2140      	movs	r1, #64	; 0x40
 80024e6:	4845      	ldr	r0, [pc, #276]	; (80025fc <ValveStateSetter+0x1a0>)
 80024e8:	f000 fd1e 	bl	8002f28 <HAL_GPIO_WritePin>
 80024ec:	e004      	b.n	80024f8 <ValveStateSetter+0x9c>
			: HAL_GPIO_WritePin(GPIOC, FUEL_VENT_Pin,GPIO_PIN_RESET);
 80024ee:	2200      	movs	r2, #0
 80024f0:	2140      	movs	r1, #64	; 0x40
 80024f2:	4842      	ldr	r0, [pc, #264]	; (80025fc <ValveStateSetter+0x1a0>)
 80024f4:	f000 fd18 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV5
	(vs & (uint32_t)SOV5) == (uint32_t)SOV5 \
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f003 0310 	and.w	r3, r3, #16
			? HAL_GPIO_WritePin(GPIOA, FUEL_MAIN_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOA, FUEL_MAIN_Pin,GPIO_PIN_RESET);
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d007      	beq.n	8002512 <ValveStateSetter+0xb6>
			? HAL_GPIO_WritePin(GPIOA, FUEL_MAIN_Pin,GPIO_PIN_SET) \
 8002502:	2201      	movs	r2, #1
 8002504:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002508:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800250c:	f000 fd0c 	bl	8002f28 <HAL_GPIO_WritePin>
 8002510:	e006      	b.n	8002520 <ValveStateSetter+0xc4>
			: HAL_GPIO_WritePin(GPIOA, FUEL_MAIN_Pin,GPIO_PIN_RESET);
 8002512:	2200      	movs	r2, #0
 8002514:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800251c:	f000 fd04 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV6
	(vs & (uint32_t)SOV6) == (uint32_t)SOV6 \
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f003 0320 	and.w	r3, r3, #32
			? HAL_GPIO_WritePin(GPIOA, LOX_MAIN_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOA, LOX_MAIN_Pin,GPIO_PIN_RESET);
 8002526:	2b00      	cmp	r3, #0
 8002528:	d007      	beq.n	800253a <ValveStateSetter+0xde>
			? HAL_GPIO_WritePin(GPIOA, LOX_MAIN_Pin,GPIO_PIN_SET) \
 800252a:	2201      	movs	r2, #1
 800252c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002530:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002534:	f000 fcf8 	bl	8002f28 <HAL_GPIO_WritePin>
 8002538:	e006      	b.n	8002548 <ValveStateSetter+0xec>
			: HAL_GPIO_WritePin(GPIOA, LOX_MAIN_Pin,GPIO_PIN_RESET);
 800253a:	2200      	movs	r2, #0
 800253c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002540:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002544:	f000 fcf0 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV7
	(vs & (uint32_t)SOV7) == (uint32_t)SOV7 \
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f003 0340 	and.w	r3, r3, #64	; 0x40
			? HAL_GPIO_WritePin(GPIOB, LOX_FILL_Pin ,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOB, LOX_FILL_Pin,GPIO_PIN_RESET);
 800254e:	2b00      	cmp	r3, #0
 8002550:	d006      	beq.n	8002560 <ValveStateSetter+0x104>
			? HAL_GPIO_WritePin(GPIOB, LOX_FILL_Pin ,GPIO_PIN_SET) \
 8002552:	2201      	movs	r2, #1
 8002554:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002558:	4829      	ldr	r0, [pc, #164]	; (8002600 <ValveStateSetter+0x1a4>)
 800255a:	f000 fce5 	bl	8002f28 <HAL_GPIO_WritePin>
 800255e:	e005      	b.n	800256c <ValveStateSetter+0x110>
			: HAL_GPIO_WritePin(GPIOB, LOX_FILL_Pin,GPIO_PIN_RESET);
 8002560:	2200      	movs	r2, #0
 8002562:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002566:	4826      	ldr	r0, [pc, #152]	; (8002600 <ValveStateSetter+0x1a4>)
 8002568:	f000 fcde 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV8
	(vs & (uint32_t)SOV8) == (uint32_t)SOV8 \
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f003 0380 	and.w	r3, r3, #128	; 0x80
			? HAL_GPIO_WritePin(GPIOB, LOX_VENT_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOB, LOX_VENT_Pin,GPIO_PIN_RESET);
 8002572:	2b00      	cmp	r3, #0
 8002574:	d006      	beq.n	8002584 <ValveStateSetter+0x128>
			? HAL_GPIO_WritePin(GPIOB, LOX_VENT_Pin,GPIO_PIN_SET) \
 8002576:	2201      	movs	r2, #1
 8002578:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800257c:	4820      	ldr	r0, [pc, #128]	; (8002600 <ValveStateSetter+0x1a4>)
 800257e:	f000 fcd3 	bl	8002f28 <HAL_GPIO_WritePin>
 8002582:	e005      	b.n	8002590 <ValveStateSetter+0x134>
			: HAL_GPIO_WritePin(GPIOB, LOX_VENT_Pin,GPIO_PIN_RESET);
 8002584:	2200      	movs	r2, #0
 8002586:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800258a:	481d      	ldr	r0, [pc, #116]	; (8002600 <ValveStateSetter+0x1a4>)
 800258c:	f000 fccc 	bl	8002f28 <HAL_GPIO_WritePin>

	//SOV9
	(vs & (uint32_t)SOV9) == (uint32_t)SOV9 \
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f403 7380 	and.w	r3, r3, #256	; 0x100
			? HAL_GPIO_WritePin(GPIOB, LOX_PURGE_Pin,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOB, LOX_PURGE_Pin,GPIO_PIN_RESET);
 8002596:	2b00      	cmp	r3, #0
 8002598:	d006      	beq.n	80025a8 <ValveStateSetter+0x14c>
			? HAL_GPIO_WritePin(GPIOB, LOX_PURGE_Pin,GPIO_PIN_SET) \
 800259a:	2201      	movs	r2, #1
 800259c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025a0:	4817      	ldr	r0, [pc, #92]	; (8002600 <ValveStateSetter+0x1a4>)
 80025a2:	f000 fcc1 	bl	8002f28 <HAL_GPIO_WritePin>
 80025a6:	e005      	b.n	80025b4 <ValveStateSetter+0x158>
			: HAL_GPIO_WritePin(GPIOB, LOX_PURGE_Pin,GPIO_PIN_RESET);
 80025a8:	2200      	movs	r2, #0
 80025aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025ae:	4814      	ldr	r0, [pc, #80]	; (8002600 <ValveStateSetter+0x1a4>)
 80025b0:	f000 fcba 	bl	8002f28 <HAL_GPIO_WritePin>

	//IG1
	(vs & (uint32_t)IG1) == (uint32_t)IG1 \
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
			? HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,GPIO_PIN_SET) \
			: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,GPIO_PIN_RESET);
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d007      	beq.n	80025ce <ValveStateSetter+0x172>
			? HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,GPIO_PIN_SET) \
 80025be:	2201      	movs	r2, #1
 80025c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025c8:	f000 fcae 	bl	8002f28 <HAL_GPIO_WritePin>
 80025cc:	e006      	b.n	80025dc <ValveStateSetter+0x180>
			: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,GPIO_PIN_RESET);
 80025ce:	2200      	movs	r2, #0
 80025d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d8:	f000 fca6 	bl	8002f28 <HAL_GPIO_WritePin>


	success = (vs == StateConfiguration() ? TRUE : FALSE);
 80025dc:	f7ff fec0 	bl	8002360 <StateConfiguration>
 80025e0:	4602      	mov	r2, r0
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4293      	cmp	r3, r2
 80025e6:	bf0c      	ite	eq
 80025e8:	2301      	moveq	r3, #1
 80025ea:	2300      	movne	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	60fb      	str	r3, [r7, #12]

	return success;
 80025f0:	68fb      	ldr	r3, [r7, #12]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	48000800 	.word	0x48000800
 8002600:	48000400 	.word	0x48000400

08002604 <StateInitialize>:
 *  success <uint32_t>: TRUE | FALSE | 1 | 0
 *
 *  Notes:
 */
uint32_t StateInitialize(struct StateVars *ctrl)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
	uint32_t success = FALSE;
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
	// Reset state counter, log start
	ctrl->stateCounter = 0;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
	ctrl->timeStarted = HAL_GetTick();;
 8002616:	f000 f969 	bl	80028ec <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	601a      	str	r2, [r3, #0]

	// Change State conditions
	ctrl->lastState = ctrl->currentState;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	// Set Valve States
	ValveStateSetter(ctrl->valveTarget);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff ff13 	bl	800245c <ValveStateSetter>
	ctrl->valveConfiguration = StateConfiguration();
 8002636:	f7ff fe93 	bl	8002360 <StateConfiguration>
 800263a:	4602      	mov	r2, r0
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	62da      	str	r2, [r3, #44]	; 0x2c

	///success = SendStatusMessage(ctrl);
	return success;
 8002640:	68fb      	ldr	r3, [r7, #12]
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <ValveCheck>:
//  System Risk Factor = 0.33 (Catastrophic, Unlikely)
#include <valve_check.h>
#include <messages.h>

uint32_t ValveCheck(struct StateVars *ctrl)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	uint32_t success = TRUE;
 8002654:	2301      	movs	r3, #1
 8002656:	60fb      	str	r3, [r7, #12]
	ctrl->valveConfiguration = StateConfiguration();
 8002658:	f7ff fe82 	bl	8002360 <StateConfiguration>
 800265c:	4602      	mov	r2, r0
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	62da      	str	r2, [r3, #44]	; 0x2c

    if(VerifyState(ctrl->currentState) && VerifyState(ctrl->lastState))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff fe3d 	bl	80022e8 <VerifyState>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d060      	beq.n	8002736 <ValveCheck+0xea>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fe34 	bl	80022e8 <VerifyState>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d057      	beq.n	8002736 <ValveCheck+0xea>
    {
    	if((ctrl->currentState & VALVE_CHECK) == VALVE_CHECK){
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800268c:	f003 0301 	and.w	r3, r3, #1
 8002690:	2b00      	cmp	r3, #0
 8002692:	d043      	beq.n	800271c <ValveCheck+0xd0>
    		// SOV1   SOV2   SOV3   SOV4   SOV5   SOV6   SOV7   SOV8
    		//|  0  |    0  |  0  |   0  |   0  |   0  |   0  |   0

    		StateStatus(ctrl);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f7ff fddd 	bl	8002254 <StateStatus>
    		// If this is the first time, initialize state
    		if(ctrl->currentState != ctrl->lastState)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d007      	beq.n	80026ba <ValveCheck+0x6e>
    	    {
    			ctrl->valveTarget  = ((uint16_t)SOV1 \
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f240 12ff 	movw	r2, #511	; 0x1ff
 80026b0:	631a      	str	r2, [r3, #48]	; 0x30
    					|(uint16_t)SOV5 \
    					|(uint16_t)SOV6 \
    					|(uint16_t)SOV7 \
    					|(uint16_t)SOV8)\
    					|(uint16_t)SOV9;
    			success = StateInitialize(ctrl);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff ffa6 	bl	8002604 <StateInitialize>
 80026b8:	60f8      	str	r0, [r7, #12]
    	    }

    		// OnTick
    		if(0 == ctrl->stateCounter % 500)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	4b28      	ldr	r3, [pc, #160]	; (8002760 <ValveCheck+0x114>)
 80026c0:	fba3 1302 	umull	r1, r3, r3, r2
 80026c4:	095b      	lsrs	r3, r3, #5
 80026c6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80026ca:	fb01 f303 	mul.w	r3, r1, r3
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d106      	bne.n	80026e2 <ValveCheck+0x96>
    		{
    			success &= CycleValves(ctrl);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f849 	bl	800276c <CycleValves>
 80026da:	4602      	mov	r2, r0
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4013      	ands	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]
    		}

    		ProcessCommands(ctrl);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f7fe fd02 	bl	80010ec <ProcessCommands>

    		success &= (ctrl->valveConfiguration == ctrl->valveTarget ? TRUE : FALSE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d101      	bne.n	80026f8 <ValveCheck+0xac>
 80026f4:	2301      	movs	r3, #1
 80026f6:	e000      	b.n	80026fa <ValveCheck+0xae>
 80026f8:	2300      	movs	r3, #0
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	4013      	ands	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]

    		// Increment state counter
			ctrl->stateCounter++;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	1c5a      	adds	r2, r3, #1
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	609a      	str	r2, [r3, #8]
			if(ctrl->stateCounter >= 4294967295) ctrl->stateCounter = 0;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002712:	d11f      	bne.n	8002754 <ValveCheck+0x108>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	609a      	str	r2, [r3, #8]
    	if((ctrl->currentState & VALVE_CHECK) == VALVE_CHECK){
 800271a:	e01b      	b.n	8002754 <ValveCheck+0x108>
    	}else{
    		//Log Expected State != Passed State
    		Get_State_Disagree_Error_Msg(Tx_Buffer, VALVE_CHECK, ctrl->currentState);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002722:	461a      	mov	r2, r3
 8002724:	2101      	movs	r1, #1
 8002726:	480f      	ldr	r0, [pc, #60]	; (8002764 <ValveCheck+0x118>)
 8002728:	f7ff f810 	bl	800174c <Get_State_Disagree_Error_Msg>
    		UART_SendMessage(&huart2,Tx_Buffer);
 800272c:	490d      	ldr	r1, [pc, #52]	; (8002764 <ValveCheck+0x118>)
 800272e:	480e      	ldr	r0, [pc, #56]	; (8002768 <ValveCheck+0x11c>)
 8002730:	f7fe fbbc 	bl	8000eac <UART_SendMessage>
    	if((ctrl->currentState & VALVE_CHECK) == VALVE_CHECK){
 8002734:	e00e      	b.n	8002754 <ValveCheck+0x108>
    	}
    }else{
    	    	// Log Invalid State
    	Get_Invalid_State_Error_Msg(Tx_Buffer, ctrl->currentState, ctrl->lastState);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 1035 	ldrb.w	r1, [r3, #53]	; 0x35
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002742:	461a      	mov	r2, r3
 8002744:	4807      	ldr	r0, [pc, #28]	; (8002764 <ValveCheck+0x118>)
 8002746:	f7ff f87b 	bl	8001840 <Get_Invalid_State_Error_Msg>
    	UART_SendMessage(&huart2, Tx_Buffer);
 800274a:	4906      	ldr	r1, [pc, #24]	; (8002764 <ValveCheck+0x118>)
 800274c:	4806      	ldr	r0, [pc, #24]	; (8002768 <ValveCheck+0x11c>)
 800274e:	f7fe fbad 	bl	8000eac <UART_SendMessage>
 8002752:	e000      	b.n	8002756 <ValveCheck+0x10a>
    	if((ctrl->currentState & VALVE_CHECK) == VALVE_CHECK){
 8002754:	bf00      	nop
    }
	return success;
 8002756:	68fb      	ldr	r3, [r7, #12]
}
 8002758:	4618      	mov	r0, r3
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	10624dd3 	.word	0x10624dd3
 8002764:	200000d8 	.word	0x200000d8
 8002768:	200003e0 	.word	0x200003e0

0800276c <CycleValves>:

uint32_t CycleValves(struct StateVars *ctrl)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
	uint32_t success = TRUE;
 8002774:	2301      	movs	r3, #1
 8002776:	60fb      	str	r3, [r7, #12]

	ctrl->valveTarget *= 2;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	005a      	lsls	r2, r3, #1
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	631a      	str	r2, [r3, #48]	; 0x30

	if(ctrl->valveTarget > 0xFF)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	2bff      	cmp	r3, #255	; 0xff
 8002788:	d902      	bls.n	8002790 <CycleValves+0x24>
	{
		ctrl->valveTarget = 0x1;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	631a      	str	r2, [r3, #48]	; 0x30
	}

	success &= ValveStateSetter(ctrl->valveTarget);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff fe61 	bl	800245c <ValveStateSetter>
 800279a:	4602      	mov	r2, r0
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4013      	ands	r3, r2
 80027a0:	60fb      	str	r3, [r7, #12]
	ctrl->valveConfiguration = StateConfiguration();
 80027a2:	f7ff fddd 	bl	8002360 <StateConfiguration>
 80027a6:	4602      	mov	r2, r0
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	62da      	str	r2, [r3, #44]	; 0x2c

	return success;
 80027ac:	68fb      	ldr	r3, [r7, #12]
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80027b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027bc:	f7ff fc9c 	bl	80020f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027c2:	e003      	b.n	80027cc <LoopCopyDataInit>

080027c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027c4:	4b0b      	ldr	r3, [pc, #44]	; (80027f4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80027c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027ca:	3104      	adds	r1, #4

080027cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027cc:	480a      	ldr	r0, [pc, #40]	; (80027f8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80027ce:	4b0b      	ldr	r3, [pc, #44]	; (80027fc <LoopForever+0xe>)
	adds	r2, r0, r1
 80027d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027d4:	d3f6      	bcc.n	80027c4 <CopyDataInit>
	ldr	r2, =_sbss
 80027d6:	4a0a      	ldr	r2, [pc, #40]	; (8002800 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027d8:	e002      	b.n	80027e0 <LoopFillZerobss>

080027da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027dc:	f842 3b04 	str.w	r3, [r2], #4

080027e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027e0:	4b08      	ldr	r3, [pc, #32]	; (8002804 <LoopForever+0x16>)
	cmp	r2, r3
 80027e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027e4:	d3f9      	bcc.n	80027da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027e6:	f002 f9ff 	bl	8004be8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ea:	f7fe fb2f 	bl	8000e4c <main>

080027ee <LoopForever>:

LoopForever:
    b LoopForever
 80027ee:	e7fe      	b.n	80027ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027f0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80027f4:	080057ec 	.word	0x080057ec
	ldr	r0, =_sdata
 80027f8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027fc:	2000009c 	.word	0x2000009c
	ldr	r2, =_sbss
 8002800:	2000009c 	.word	0x2000009c
	ldr	r3, = _ebss
 8002804:	20000470 	.word	0x20000470

08002808 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC1_2_IRQHandler>
	...

0800280c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002812:	2300      	movs	r3, #0
 8002814:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002816:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <HAL_Init+0x3c>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a0b      	ldr	r2, [pc, #44]	; (8002848 <HAL_Init+0x3c>)
 800281c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002820:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002822:	2003      	movs	r0, #3
 8002824:	f000 f93e 	bl	8002aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002828:	2000      	movs	r0, #0
 800282a:	f000 f80f 	bl	800284c <HAL_InitTick>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d002      	beq.n	800283a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	71fb      	strb	r3, [r7, #7]
 8002838:	e001      	b.n	800283e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800283a:	f7ff fb7d 	bl	8001f38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800283e:	79fb      	ldrb	r3, [r7, #7]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40022000 	.word	0x40022000

0800284c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002858:	4b17      	ldr	r3, [pc, #92]	; (80028b8 <HAL_InitTick+0x6c>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d023      	beq.n	80028a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002860:	4b16      	ldr	r3, [pc, #88]	; (80028bc <HAL_InitTick+0x70>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4b14      	ldr	r3, [pc, #80]	; (80028b8 <HAL_InitTick+0x6c>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	4619      	mov	r1, r3
 800286a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800286e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002872:	fbb2 f3f3 	udiv	r3, r2, r3
 8002876:	4618      	mov	r0, r3
 8002878:	f000 f949 	bl	8002b0e <HAL_SYSTICK_Config>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10f      	bne.n	80028a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b0f      	cmp	r3, #15
 8002886:	d809      	bhi.n	800289c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002888:	2200      	movs	r2, #0
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	f04f 30ff 	mov.w	r0, #4294967295
 8002890:	f000 f913 	bl	8002aba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002894:	4a0a      	ldr	r2, [pc, #40]	; (80028c0 <HAL_InitTick+0x74>)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	e007      	b.n	80028ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	73fb      	strb	r3, [r7, #15]
 80028a0:	e004      	b.n	80028ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	73fb      	strb	r3, [r7, #15]
 80028a6:	e001      	b.n	80028ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000034 	.word	0x20000034
 80028bc:	2000002c 	.word	0x2000002c
 80028c0:	20000030 	.word	0x20000030

080028c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028c8:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <HAL_IncTick+0x20>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	461a      	mov	r2, r3
 80028ce:	4b06      	ldr	r3, [pc, #24]	; (80028e8 <HAL_IncTick+0x24>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4413      	add	r3, r2
 80028d4:	4a04      	ldr	r2, [pc, #16]	; (80028e8 <HAL_IncTick+0x24>)
 80028d6:	6013      	str	r3, [r2, #0]
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000034 	.word	0x20000034
 80028e8:	20000468 	.word	0x20000468

080028ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  return uwTick;
 80028f0:	4b03      	ldr	r3, [pc, #12]	; (8002900 <HAL_GetTick+0x14>)
 80028f2:	681b      	ldr	r3, [r3, #0]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	20000468 	.word	0x20000468

08002904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002914:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <__NVIC_SetPriorityGrouping+0x44>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002920:	4013      	ands	r3, r2
 8002922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800292c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002936:	4a04      	ldr	r2, [pc, #16]	; (8002948 <__NVIC_SetPriorityGrouping+0x44>)
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	60d3      	str	r3, [r2, #12]
}
 800293c:	bf00      	nop
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002950:	4b04      	ldr	r3, [pc, #16]	; (8002964 <__NVIC_GetPriorityGrouping+0x18>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	0a1b      	lsrs	r3, r3, #8
 8002956:	f003 0307 	and.w	r3, r3, #7
}
 800295a:	4618      	mov	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	e000ed00 	.word	0xe000ed00

08002968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002976:	2b00      	cmp	r3, #0
 8002978:	db0b      	blt.n	8002992 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800297a:	79fb      	ldrb	r3, [r7, #7]
 800297c:	f003 021f 	and.w	r2, r3, #31
 8002980:	4907      	ldr	r1, [pc, #28]	; (80029a0 <__NVIC_EnableIRQ+0x38>)
 8002982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002986:	095b      	lsrs	r3, r3, #5
 8002988:	2001      	movs	r0, #1
 800298a:	fa00 f202 	lsl.w	r2, r0, r2
 800298e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	e000e100 	.word	0xe000e100

080029a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	6039      	str	r1, [r7, #0]
 80029ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	db0a      	blt.n	80029ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	490c      	ldr	r1, [pc, #48]	; (80029f0 <__NVIC_SetPriority+0x4c>)
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	0112      	lsls	r2, r2, #4
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	440b      	add	r3, r1
 80029c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029cc:	e00a      	b.n	80029e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	b2da      	uxtb	r2, r3
 80029d2:	4908      	ldr	r1, [pc, #32]	; (80029f4 <__NVIC_SetPriority+0x50>)
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	3b04      	subs	r3, #4
 80029dc:	0112      	lsls	r2, r2, #4
 80029de:	b2d2      	uxtb	r2, r2
 80029e0:	440b      	add	r3, r1
 80029e2:	761a      	strb	r2, [r3, #24]
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	e000e100 	.word	0xe000e100
 80029f4:	e000ed00 	.word	0xe000ed00

080029f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b089      	sub	sp, #36	; 0x24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f003 0307 	and.w	r3, r3, #7
 8002a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f1c3 0307 	rsb	r3, r3, #7
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	bf28      	it	cs
 8002a16:	2304      	movcs	r3, #4
 8002a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	2b06      	cmp	r3, #6
 8002a20:	d902      	bls.n	8002a28 <NVIC_EncodePriority+0x30>
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3b03      	subs	r3, #3
 8002a26:	e000      	b.n	8002a2a <NVIC_EncodePriority+0x32>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	43da      	mvns	r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	401a      	ands	r2, r3
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a40:	f04f 31ff 	mov.w	r1, #4294967295
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4a:	43d9      	mvns	r1, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a50:	4313      	orrs	r3, r2
         );
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3724      	adds	r7, #36	; 0x24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
	...

08002a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a70:	d301      	bcc.n	8002a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a72:	2301      	movs	r3, #1
 8002a74:	e00f      	b.n	8002a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <SysTick_Config+0x40>)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a7e:	210f      	movs	r1, #15
 8002a80:	f04f 30ff 	mov.w	r0, #4294967295
 8002a84:	f7ff ff8e 	bl	80029a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a88:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <SysTick_Config+0x40>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a8e:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <SysTick_Config+0x40>)
 8002a90:	2207      	movs	r2, #7
 8002a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	e000e010 	.word	0xe000e010

08002aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff ff29 	bl	8002904 <__NVIC_SetPriorityGrouping>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b086      	sub	sp, #24
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002acc:	f7ff ff3e 	bl	800294c <__NVIC_GetPriorityGrouping>
 8002ad0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	6978      	ldr	r0, [r7, #20]
 8002ad8:	f7ff ff8e 	bl	80029f8 <NVIC_EncodePriority>
 8002adc:	4602      	mov	r2, r0
 8002ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ff5d 	bl	80029a4 <__NVIC_SetPriority>
}
 8002aea:	bf00      	nop
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	4603      	mov	r3, r0
 8002afa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff31 	bl	8002968 <__NVIC_EnableIRQ>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff ffa2 	bl	8002a60 <SysTick_Config>
 8002b1c:	4603      	mov	r3, r0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d005      	beq.n	8002b4a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2204      	movs	r2, #4
 8002b42:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
 8002b48:	e029      	b.n	8002b9e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 020e 	bic.w	r2, r2, #14
 8002b58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0201 	bic.w	r2, r2, #1
 8002b68:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6e:	f003 021c 	and.w	r2, r3, #28
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	2101      	movs	r1, #1
 8002b78:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	4798      	blx	r3
    }
  }
  return status;
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b087      	sub	sp, #28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb6:	e17f      	b.n	8002eb8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 8171 	beq.w	8002eb2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d00b      	beq.n	8002bf0 <HAL_GPIO_Init+0x48>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d007      	beq.n	8002bf0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002be4:	2b11      	cmp	r3, #17
 8002be6:	d003      	beq.n	8002bf0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b12      	cmp	r3, #18
 8002bee:	d130      	bne.n	8002c52 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	2203      	movs	r2, #3
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	43db      	mvns	r3, r3
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	4013      	ands	r3, r2
 8002c06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c26:	2201      	movs	r2, #1
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	4013      	ands	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	091b      	lsrs	r3, r3, #4
 8002c3c:	f003 0201 	and.w	r2, r3, #1
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f003 0303 	and.w	r3, r3, #3
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d118      	bne.n	8002c90 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002c64:	2201      	movs	r2, #1
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	4013      	ands	r3, r2
 8002c72:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	08db      	lsrs	r3, r3, #3
 8002c7a:	f003 0201 	and.w	r2, r3, #1
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	2203      	movs	r2, #3
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d003      	beq.n	8002cd0 <HAL_GPIO_Init+0x128>
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b12      	cmp	r3, #18
 8002cce:	d123      	bne.n	8002d18 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	08da      	lsrs	r2, r3, #3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3208      	adds	r2, #8
 8002cd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	220f      	movs	r2, #15
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	43db      	mvns	r3, r3
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	691a      	ldr	r2, [r3, #16]
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	08da      	lsrs	r2, r3, #3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3208      	adds	r2, #8
 8002d12:	6939      	ldr	r1, [r7, #16]
 8002d14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	2203      	movs	r2, #3
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 0203 	and.w	r2, r3, #3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 80ac 	beq.w	8002eb2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d5a:	4b5e      	ldr	r3, [pc, #376]	; (8002ed4 <HAL_GPIO_Init+0x32c>)
 8002d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d5e:	4a5d      	ldr	r2, [pc, #372]	; (8002ed4 <HAL_GPIO_Init+0x32c>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6613      	str	r3, [r2, #96]	; 0x60
 8002d66:	4b5b      	ldr	r3, [pc, #364]	; (8002ed4 <HAL_GPIO_Init+0x32c>)
 8002d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d72:	4a59      	ldr	r2, [pc, #356]	; (8002ed8 <HAL_GPIO_Init+0x330>)
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	089b      	lsrs	r3, r3, #2
 8002d78:	3302      	adds	r3, #2
 8002d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	220f      	movs	r2, #15
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43db      	mvns	r3, r3
 8002d90:	693a      	ldr	r2, [r7, #16]
 8002d92:	4013      	ands	r3, r2
 8002d94:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002d9c:	d025      	beq.n	8002dea <HAL_GPIO_Init+0x242>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a4e      	ldr	r2, [pc, #312]	; (8002edc <HAL_GPIO_Init+0x334>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d01f      	beq.n	8002de6 <HAL_GPIO_Init+0x23e>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a4d      	ldr	r2, [pc, #308]	; (8002ee0 <HAL_GPIO_Init+0x338>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d019      	beq.n	8002de2 <HAL_GPIO_Init+0x23a>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a4c      	ldr	r2, [pc, #304]	; (8002ee4 <HAL_GPIO_Init+0x33c>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d013      	beq.n	8002dde <HAL_GPIO_Init+0x236>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a4b      	ldr	r2, [pc, #300]	; (8002ee8 <HAL_GPIO_Init+0x340>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d00d      	beq.n	8002dda <HAL_GPIO_Init+0x232>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a4a      	ldr	r2, [pc, #296]	; (8002eec <HAL_GPIO_Init+0x344>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d007      	beq.n	8002dd6 <HAL_GPIO_Init+0x22e>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a49      	ldr	r2, [pc, #292]	; (8002ef0 <HAL_GPIO_Init+0x348>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d101      	bne.n	8002dd2 <HAL_GPIO_Init+0x22a>
 8002dce:	2306      	movs	r3, #6
 8002dd0:	e00c      	b.n	8002dec <HAL_GPIO_Init+0x244>
 8002dd2:	2307      	movs	r3, #7
 8002dd4:	e00a      	b.n	8002dec <HAL_GPIO_Init+0x244>
 8002dd6:	2305      	movs	r3, #5
 8002dd8:	e008      	b.n	8002dec <HAL_GPIO_Init+0x244>
 8002dda:	2304      	movs	r3, #4
 8002ddc:	e006      	b.n	8002dec <HAL_GPIO_Init+0x244>
 8002dde:	2303      	movs	r3, #3
 8002de0:	e004      	b.n	8002dec <HAL_GPIO_Init+0x244>
 8002de2:	2302      	movs	r3, #2
 8002de4:	e002      	b.n	8002dec <HAL_GPIO_Init+0x244>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <HAL_GPIO_Init+0x244>
 8002dea:	2300      	movs	r3, #0
 8002dec:	697a      	ldr	r2, [r7, #20]
 8002dee:	f002 0203 	and.w	r2, r2, #3
 8002df2:	0092      	lsls	r2, r2, #2
 8002df4:	4093      	lsls	r3, r2
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002dfc:	4936      	ldr	r1, [pc, #216]	; (8002ed8 <HAL_GPIO_Init+0x330>)
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	089b      	lsrs	r3, r3, #2
 8002e02:	3302      	adds	r3, #2
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002e0a:	4b3a      	ldr	r3, [pc, #232]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	4013      	ands	r3, r2
 8002e18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e2e:	4a31      	ldr	r2, [pc, #196]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002e34:	4b2f      	ldr	r3, [pc, #188]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	4013      	ands	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d003      	beq.n	8002e58 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e58:	4a26      	ldr	r2, [pc, #152]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e5e:	4b25      	ldr	r3, [pc, #148]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	43db      	mvns	r3, r3
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e82:	4a1c      	ldr	r2, [pc, #112]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e88:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	43db      	mvns	r3, r3
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	4013      	ands	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002eac:	4a11      	ldr	r2, [pc, #68]	; (8002ef4 <HAL_GPIO_Init+0x34c>)
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f47f ae78 	bne.w	8002bb8 <HAL_GPIO_Init+0x10>
  }
}
 8002ec8:	bf00      	nop
 8002eca:	371c      	adds	r7, #28
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40010000 	.word	0x40010000
 8002edc:	48000400 	.word	0x48000400
 8002ee0:	48000800 	.word	0x48000800
 8002ee4:	48000c00 	.word	0x48000c00
 8002ee8:	48001000 	.word	0x48001000
 8002eec:	48001400 	.word	0x48001400
 8002ef0:	48001800 	.word	0x48001800
 8002ef4:	40010400 	.word	0x40010400

08002ef8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	887b      	ldrh	r3, [r7, #2]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f10:	2301      	movs	r3, #1
 8002f12:	73fb      	strb	r3, [r7, #15]
 8002f14:	e001      	b.n	8002f1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f16:	2300      	movs	r3, #0
 8002f18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	807b      	strh	r3, [r7, #2]
 8002f34:	4613      	mov	r3, r2
 8002f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f38:	787b      	ldrb	r3, [r7, #1]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f3e:	887a      	ldrh	r2, [r7, #2]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f44:	e002      	b.n	8002f4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f46:	887a      	ldrh	r2, [r7, #2]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	4603      	mov	r3, r0
 8002f60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f62:	4b08      	ldr	r3, [pc, #32]	; (8002f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f64:	695a      	ldr	r2, [r3, #20]
 8002f66:	88fb      	ldrh	r3, [r7, #6]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d006      	beq.n	8002f7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f6e:	4a05      	ldr	r2, [pc, #20]	; (8002f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f70:	88fb      	ldrh	r3, [r7, #6]
 8002f72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f74:	88fb      	ldrh	r3, [r7, #6]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f000 f806 	bl	8002f88 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f7c:	bf00      	nop
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40010400 	.word	0x40010400

08002f88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
	...

08002fa0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002fa4:	4b04      	ldr	r3, [pc, #16]	; (8002fb8 <HAL_PWREx_GetVoltageRange+0x18>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	40007000 	.word	0x40007000

08002fbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fca:	d130      	bne.n	800302e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fcc:	4b23      	ldr	r3, [pc, #140]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fd8:	d038      	beq.n	800304c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fda:	4b20      	ldr	r3, [pc, #128]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002fe2:	4a1e      	ldr	r2, [pc, #120]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fe4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fe8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fea:	4b1d      	ldr	r3, [pc, #116]	; (8003060 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2232      	movs	r2, #50	; 0x32
 8002ff0:	fb02 f303 	mul.w	r3, r2, r3
 8002ff4:	4a1b      	ldr	r2, [pc, #108]	; (8003064 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	0c9b      	lsrs	r3, r3, #18
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003000:	e002      	b.n	8003008 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	3b01      	subs	r3, #1
 8003006:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003008:	4b14      	ldr	r3, [pc, #80]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003014:	d102      	bne.n	800301c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1f2      	bne.n	8003002 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800301c:	4b0f      	ldr	r3, [pc, #60]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003028:	d110      	bne.n	800304c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e00f      	b.n	800304e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800302e:	4b0b      	ldr	r3, [pc, #44]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003036:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800303a:	d007      	beq.n	800304c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800303c:	4b07      	ldr	r3, [pc, #28]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003044:	4a05      	ldr	r2, [pc, #20]	; (800305c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003046:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800304a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	40007000 	.word	0x40007000
 8003060:	2000002c 	.word	0x2000002c
 8003064:	431bde83 	.word	0x431bde83

08003068 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b088      	sub	sp, #32
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e3d4      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800307a:	4ba1      	ldr	r3, [pc, #644]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003084:	4b9e      	ldr	r3, [pc, #632]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0303 	and.w	r3, r3, #3
 800308c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0310 	and.w	r3, r3, #16
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 80e4 	beq.w	8003264 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d007      	beq.n	80030b2 <HAL_RCC_OscConfig+0x4a>
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	2b0c      	cmp	r3, #12
 80030a6:	f040 808b 	bne.w	80031c0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	f040 8087 	bne.w	80031c0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030b2:	4b93      	ldr	r3, [pc, #588]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d005      	beq.n	80030ca <HAL_RCC_OscConfig+0x62>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e3ac      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a1a      	ldr	r2, [r3, #32]
 80030ce:	4b8c      	ldr	r3, [pc, #560]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d004      	beq.n	80030e4 <HAL_RCC_OscConfig+0x7c>
 80030da:	4b89      	ldr	r3, [pc, #548]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030e2:	e005      	b.n	80030f0 <HAL_RCC_OscConfig+0x88>
 80030e4:	4b86      	ldr	r3, [pc, #536]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80030e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030ea:	091b      	lsrs	r3, r3, #4
 80030ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d223      	bcs.n	800313c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 fd3f 	bl	8003b7c <RCC_SetFlashLatencyFromMSIRange>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e38d      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003108:	4b7d      	ldr	r3, [pc, #500]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a7c      	ldr	r2, [pc, #496]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800310e:	f043 0308 	orr.w	r3, r3, #8
 8003112:	6013      	str	r3, [r2, #0]
 8003114:	4b7a      	ldr	r3, [pc, #488]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a1b      	ldr	r3, [r3, #32]
 8003120:	4977      	ldr	r1, [pc, #476]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003122:	4313      	orrs	r3, r2
 8003124:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003126:	4b76      	ldr	r3, [pc, #472]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	021b      	lsls	r3, r3, #8
 8003134:	4972      	ldr	r1, [pc, #456]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003136:	4313      	orrs	r3, r2
 8003138:	604b      	str	r3, [r1, #4]
 800313a:	e025      	b.n	8003188 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800313c:	4b70      	ldr	r3, [pc, #448]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a6f      	ldr	r2, [pc, #444]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003142:	f043 0308 	orr.w	r3, r3, #8
 8003146:	6013      	str	r3, [r2, #0]
 8003148:	4b6d      	ldr	r3, [pc, #436]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	496a      	ldr	r1, [pc, #424]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003156:	4313      	orrs	r3, r2
 8003158:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800315a:	4b69      	ldr	r3, [pc, #420]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	021b      	lsls	r3, r3, #8
 8003168:	4965      	ldr	r1, [pc, #404]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800316a:	4313      	orrs	r3, r2
 800316c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d109      	bne.n	8003188 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	4618      	mov	r0, r3
 800317a:	f000 fcff 	bl	8003b7c <RCC_SetFlashLatencyFromMSIRange>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e34d      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003188:	f000 fc36 	bl	80039f8 <HAL_RCC_GetSysClockFreq>
 800318c:	4601      	mov	r1, r0
 800318e:	4b5c      	ldr	r3, [pc, #368]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	091b      	lsrs	r3, r3, #4
 8003194:	f003 030f 	and.w	r3, r3, #15
 8003198:	4a5a      	ldr	r2, [pc, #360]	; (8003304 <HAL_RCC_OscConfig+0x29c>)
 800319a:	5cd3      	ldrb	r3, [r2, r3]
 800319c:	f003 031f 	and.w	r3, r3, #31
 80031a0:	fa21 f303 	lsr.w	r3, r1, r3
 80031a4:	4a58      	ldr	r2, [pc, #352]	; (8003308 <HAL_RCC_OscConfig+0x2a0>)
 80031a6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031a8:	4b58      	ldr	r3, [pc, #352]	; (800330c <HAL_RCC_OscConfig+0x2a4>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff fb4d 	bl	800284c <HAL_InitTick>
 80031b2:	4603      	mov	r3, r0
 80031b4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80031b6:	7bfb      	ldrb	r3, [r7, #15]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d052      	beq.n	8003262 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
 80031be:	e331      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d032      	beq.n	800322e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031c8:	4b4d      	ldr	r3, [pc, #308]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a4c      	ldr	r2, [pc, #304]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031d4:	f7ff fb8a 	bl	80028ec <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031dc:	f7ff fb86 	bl	80028ec <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e31a      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031ee:	4b44      	ldr	r3, [pc, #272]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031fa:	4b41      	ldr	r3, [pc, #260]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a40      	ldr	r2, [pc, #256]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003200:	f043 0308 	orr.w	r3, r3, #8
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	4b3e      	ldr	r3, [pc, #248]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	493b      	ldr	r1, [pc, #236]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003214:	4313      	orrs	r3, r2
 8003216:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003218:	4b39      	ldr	r3, [pc, #228]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	021b      	lsls	r3, r3, #8
 8003226:	4936      	ldr	r1, [pc, #216]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003228:	4313      	orrs	r3, r2
 800322a:	604b      	str	r3, [r1, #4]
 800322c:	e01a      	b.n	8003264 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800322e:	4b34      	ldr	r3, [pc, #208]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a33      	ldr	r2, [pc, #204]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003234:	f023 0301 	bic.w	r3, r3, #1
 8003238:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800323a:	f7ff fb57 	bl	80028ec <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003240:	e008      	b.n	8003254 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003242:	f7ff fb53 	bl	80028ec <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e2e7      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003254:	4b2a      	ldr	r3, [pc, #168]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0302 	and.w	r3, r3, #2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1f0      	bne.n	8003242 <HAL_RCC_OscConfig+0x1da>
 8003260:	e000      	b.n	8003264 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003262:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	d074      	beq.n	800335a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b08      	cmp	r3, #8
 8003274:	d005      	beq.n	8003282 <HAL_RCC_OscConfig+0x21a>
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	2b0c      	cmp	r3, #12
 800327a:	d10e      	bne.n	800329a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	2b03      	cmp	r3, #3
 8003280:	d10b      	bne.n	800329a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003282:	4b1f      	ldr	r3, [pc, #124]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d064      	beq.n	8003358 <HAL_RCC_OscConfig+0x2f0>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d160      	bne.n	8003358 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e2c4      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032a2:	d106      	bne.n	80032b2 <HAL_RCC_OscConfig+0x24a>
 80032a4:	4b16      	ldr	r3, [pc, #88]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a15      	ldr	r2, [pc, #84]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	e01d      	b.n	80032ee <HAL_RCC_OscConfig+0x286>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032ba:	d10c      	bne.n	80032d6 <HAL_RCC_OscConfig+0x26e>
 80032bc:	4b10      	ldr	r3, [pc, #64]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a0f      	ldr	r2, [pc, #60]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	4b0d      	ldr	r3, [pc, #52]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a0c      	ldr	r2, [pc, #48]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d2:	6013      	str	r3, [r2, #0]
 80032d4:	e00b      	b.n	80032ee <HAL_RCC_OscConfig+0x286>
 80032d6:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a09      	ldr	r2, [pc, #36]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	4b07      	ldr	r3, [pc, #28]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a06      	ldr	r2, [pc, #24]	; (8003300 <HAL_RCC_OscConfig+0x298>)
 80032e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032ec:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d01c      	beq.n	8003330 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f6:	f7ff faf9 	bl	80028ec <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032fc:	e011      	b.n	8003322 <HAL_RCC_OscConfig+0x2ba>
 80032fe:	bf00      	nop
 8003300:	40021000 	.word	0x40021000
 8003304:	08005760 	.word	0x08005760
 8003308:	2000002c 	.word	0x2000002c
 800330c:	20000030 	.word	0x20000030
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003310:	f7ff faec 	bl	80028ec <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b64      	cmp	r3, #100	; 0x64
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e280      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003322:	4baf      	ldr	r3, [pc, #700]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0f0      	beq.n	8003310 <HAL_RCC_OscConfig+0x2a8>
 800332e:	e014      	b.n	800335a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7ff fadc 	bl	80028ec <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003338:	f7ff fad8 	bl	80028ec <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b64      	cmp	r3, #100	; 0x64
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e26c      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800334a:	4ba5      	ldr	r3, [pc, #660]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f0      	bne.n	8003338 <HAL_RCC_OscConfig+0x2d0>
 8003356:	e000      	b.n	800335a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d060      	beq.n	8003428 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	2b04      	cmp	r3, #4
 800336a:	d005      	beq.n	8003378 <HAL_RCC_OscConfig+0x310>
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	2b0c      	cmp	r3, #12
 8003370:	d119      	bne.n	80033a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	2b02      	cmp	r3, #2
 8003376:	d116      	bne.n	80033a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003378:	4b99      	ldr	r3, [pc, #612]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003380:	2b00      	cmp	r3, #0
 8003382:	d005      	beq.n	8003390 <HAL_RCC_OscConfig+0x328>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e249      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003390:	4b93      	ldr	r3, [pc, #588]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	061b      	lsls	r3, r3, #24
 800339e:	4990      	ldr	r1, [pc, #576]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033a4:	e040      	b.n	8003428 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d023      	beq.n	80033f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033ae:	4b8c      	ldr	r3, [pc, #560]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a8b      	ldr	r2, [pc, #556]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ba:	f7ff fa97 	bl	80028ec <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c2:	f7ff fa93 	bl	80028ec <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e227      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033d4:	4b82      	ldr	r3, [pc, #520]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0f0      	beq.n	80033c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e0:	4b7f      	ldr	r3, [pc, #508]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	061b      	lsls	r3, r3, #24
 80033ee:	497c      	ldr	r1, [pc, #496]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	604b      	str	r3, [r1, #4]
 80033f4:	e018      	b.n	8003428 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033f6:	4b7a      	ldr	r3, [pc, #488]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a79      	ldr	r2, [pc, #484]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80033fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003400:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003402:	f7ff fa73 	bl	80028ec <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800340a:	f7ff fa6f 	bl	80028ec <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e203      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800341c:	4b70      	ldr	r3, [pc, #448]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1f0      	bne.n	800340a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	d03c      	beq.n	80034ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d01c      	beq.n	8003476 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800343c:	4b68      	ldr	r3, [pc, #416]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800343e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003442:	4a67      	ldr	r2, [pc, #412]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003444:	f043 0301 	orr.w	r3, r3, #1
 8003448:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344c:	f7ff fa4e 	bl	80028ec <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003454:	f7ff fa4a 	bl	80028ec <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e1de      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003466:	4b5e      	ldr	r3, [pc, #376]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003468:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0ef      	beq.n	8003454 <HAL_RCC_OscConfig+0x3ec>
 8003474:	e01b      	b.n	80034ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003476:	4b5a      	ldr	r3, [pc, #360]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003478:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800347c:	4a58      	ldr	r2, [pc, #352]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800347e:	f023 0301 	bic.w	r3, r3, #1
 8003482:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003486:	f7ff fa31 	bl	80028ec <HAL_GetTick>
 800348a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800348e:	f7ff fa2d 	bl	80028ec <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e1c1      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034a0:	4b4f      	ldr	r3, [pc, #316]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80034a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1ef      	bne.n	800348e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 80a6 	beq.w	8003608 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034bc:	2300      	movs	r3, #0
 80034be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034c0:	4b47      	ldr	r3, [pc, #284]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80034c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10d      	bne.n	80034e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034cc:	4b44      	ldr	r3, [pc, #272]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80034ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d0:	4a43      	ldr	r2, [pc, #268]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80034d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034d6:	6593      	str	r3, [r2, #88]	; 0x58
 80034d8:	4b41      	ldr	r3, [pc, #260]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80034da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034e4:	2301      	movs	r3, #1
 80034e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034e8:	4b3e      	ldr	r3, [pc, #248]	; (80035e4 <HAL_RCC_OscConfig+0x57c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d118      	bne.n	8003526 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034f4:	4b3b      	ldr	r3, [pc, #236]	; (80035e4 <HAL_RCC_OscConfig+0x57c>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a3a      	ldr	r2, [pc, #232]	; (80035e4 <HAL_RCC_OscConfig+0x57c>)
 80034fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003500:	f7ff f9f4 	bl	80028ec <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003508:	f7ff f9f0 	bl	80028ec <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e184      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800351a:	4b32      	ldr	r3, [pc, #200]	; (80035e4 <HAL_RCC_OscConfig+0x57c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f0      	beq.n	8003508 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d108      	bne.n	8003540 <HAL_RCC_OscConfig+0x4d8>
 800352e:	4b2c      	ldr	r3, [pc, #176]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003534:	4a2a      	ldr	r2, [pc, #168]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003536:	f043 0301 	orr.w	r3, r3, #1
 800353a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800353e:	e024      	b.n	800358a <HAL_RCC_OscConfig+0x522>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2b05      	cmp	r3, #5
 8003546:	d110      	bne.n	800356a <HAL_RCC_OscConfig+0x502>
 8003548:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800354a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800354e:	4a24      	ldr	r2, [pc, #144]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003550:	f043 0304 	orr.w	r3, r3, #4
 8003554:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003558:	4b21      	ldr	r3, [pc, #132]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800355a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355e:	4a20      	ldr	r2, [pc, #128]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003560:	f043 0301 	orr.w	r3, r3, #1
 8003564:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003568:	e00f      	b.n	800358a <HAL_RCC_OscConfig+0x522>
 800356a:	4b1d      	ldr	r3, [pc, #116]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800356c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003570:	4a1b      	ldr	r2, [pc, #108]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003572:	f023 0301 	bic.w	r3, r3, #1
 8003576:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800357a:	4b19      	ldr	r3, [pc, #100]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 800357c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003580:	4a17      	ldr	r2, [pc, #92]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 8003582:	f023 0304 	bic.w	r3, r3, #4
 8003586:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d016      	beq.n	80035c0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003592:	f7ff f9ab 	bl	80028ec <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003598:	e00a      	b.n	80035b0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359a:	f7ff f9a7 	bl	80028ec <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e139      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b0:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <HAL_RCC_OscConfig+0x578>)
 80035b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0ed      	beq.n	800359a <HAL_RCC_OscConfig+0x532>
 80035be:	e01a      	b.n	80035f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c0:	f7ff f994 	bl	80028ec <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035c6:	e00f      	b.n	80035e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c8:	f7ff f990 	bl	80028ec <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d906      	bls.n	80035e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e122      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
 80035de:	bf00      	nop
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035e8:	4b90      	ldr	r3, [pc, #576]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80035ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1e8      	bne.n	80035c8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035f6:	7ffb      	ldrb	r3, [r7, #31]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d105      	bne.n	8003608 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035fc:	4b8b      	ldr	r3, [pc, #556]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80035fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003600:	4a8a      	ldr	r2, [pc, #552]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 8003602:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003606:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 8108 	beq.w	8003822 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003616:	2b02      	cmp	r3, #2
 8003618:	f040 80d0 	bne.w	80037bc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800361c:	4b83      	ldr	r3, [pc, #524]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f003 0203 	and.w	r2, r3, #3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362c:	429a      	cmp	r2, r3
 800362e:	d130      	bne.n	8003692 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	3b01      	subs	r3, #1
 800363c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800363e:	429a      	cmp	r2, r3
 8003640:	d127      	bne.n	8003692 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800364e:	429a      	cmp	r2, r3
 8003650:	d11f      	bne.n	8003692 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800365c:	2a07      	cmp	r2, #7
 800365e:	bf14      	ite	ne
 8003660:	2201      	movne	r2, #1
 8003662:	2200      	moveq	r2, #0
 8003664:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003666:	4293      	cmp	r3, r2
 8003668:	d113      	bne.n	8003692 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003674:	085b      	lsrs	r3, r3, #1
 8003676:	3b01      	subs	r3, #1
 8003678:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800367a:	429a      	cmp	r2, r3
 800367c:	d109      	bne.n	8003692 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003688:	085b      	lsrs	r3, r3, #1
 800368a:	3b01      	subs	r3, #1
 800368c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800368e:	429a      	cmp	r2, r3
 8003690:	d06e      	beq.n	8003770 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	2b0c      	cmp	r3, #12
 8003696:	d069      	beq.n	800376c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003698:	4b64      	ldr	r3, [pc, #400]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d105      	bne.n	80036b0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80036a4:	4b61      	ldr	r3, [pc, #388]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0b7      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80036b4:	4b5d      	ldr	r3, [pc, #372]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a5c      	ldr	r2, [pc, #368]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80036ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036be:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036c0:	f7ff f914 	bl	80028ec <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c8:	f7ff f910 	bl	80028ec <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e0a4      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036da:	4b54      	ldr	r3, [pc, #336]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f0      	bne.n	80036c8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036e6:	4b51      	ldr	r3, [pc, #324]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	4b51      	ldr	r3, [pc, #324]	; (8003830 <HAL_RCC_OscConfig+0x7c8>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036f6:	3a01      	subs	r2, #1
 80036f8:	0112      	lsls	r2, r2, #4
 80036fa:	4311      	orrs	r1, r2
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003700:	0212      	lsls	r2, r2, #8
 8003702:	4311      	orrs	r1, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003708:	0852      	lsrs	r2, r2, #1
 800370a:	3a01      	subs	r2, #1
 800370c:	0552      	lsls	r2, r2, #21
 800370e:	4311      	orrs	r1, r2
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003714:	0852      	lsrs	r2, r2, #1
 8003716:	3a01      	subs	r2, #1
 8003718:	0652      	lsls	r2, r2, #25
 800371a:	4311      	orrs	r1, r2
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003720:	0912      	lsrs	r2, r2, #4
 8003722:	0452      	lsls	r2, r2, #17
 8003724:	430a      	orrs	r2, r1
 8003726:	4941      	ldr	r1, [pc, #260]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 8003728:	4313      	orrs	r3, r2
 800372a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800372c:	4b3f      	ldr	r3, [pc, #252]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a3e      	ldr	r2, [pc, #248]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 8003732:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003736:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003738:	4b3c      	ldr	r3, [pc, #240]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4a3b      	ldr	r2, [pc, #236]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800373e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003742:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003744:	f7ff f8d2 	bl	80028ec <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374c:	f7ff f8ce 	bl	80028ec <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e062      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800375e:	4b33      	ldr	r3, [pc, #204]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d0f0      	beq.n	800374c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800376a:	e05a      	b.n	8003822 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e059      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003770:	4b2e      	ldr	r3, [pc, #184]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d152      	bne.n	8003822 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800377c:	4b2b      	ldr	r3, [pc, #172]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a2a      	ldr	r2, [pc, #168]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 8003782:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003786:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003788:	4b28      	ldr	r3, [pc, #160]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	4a27      	ldr	r2, [pc, #156]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 800378e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003792:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003794:	f7ff f8aa 	bl	80028ec <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800379c:	f7ff f8a6 	bl	80028ec <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e03a      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ae:	4b1f      	ldr	r3, [pc, #124]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d0f0      	beq.n	800379c <HAL_RCC_OscConfig+0x734>
 80037ba:	e032      	b.n	8003822 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	2b0c      	cmp	r3, #12
 80037c0:	d02d      	beq.n	800381e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c2:	4b1a      	ldr	r3, [pc, #104]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a19      	ldr	r2, [pc, #100]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037cc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80037ce:	4b17      	ldr	r3, [pc, #92]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d105      	bne.n	80037e6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80037da:	4b14      	ldr	r3, [pc, #80]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	4a13      	ldr	r2, [pc, #76]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037e0:	f023 0303 	bic.w	r3, r3, #3
 80037e4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80037e6:	4b11      	ldr	r3, [pc, #68]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	4a10      	ldr	r2, [pc, #64]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 80037ec:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80037f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037f4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f6:	f7ff f879 	bl	80028ec <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037fc:	e008      	b.n	8003810 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037fe:	f7ff f875 	bl	80028ec <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e009      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003810:	4b06      	ldr	r3, [pc, #24]	; (800382c <HAL_RCC_OscConfig+0x7c4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1f0      	bne.n	80037fe <HAL_RCC_OscConfig+0x796>
 800381c:	e001      	b.n	8003822 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3720      	adds	r7, #32
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40021000 	.word	0x40021000
 8003830:	f99d808c 	.word	0xf99d808c

08003834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e0c8      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003848:	4b66      	ldr	r3, [pc, #408]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	429a      	cmp	r2, r3
 8003854:	d910      	bls.n	8003878 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003856:	4b63      	ldr	r3, [pc, #396]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f023 0207 	bic.w	r2, r3, #7
 800385e:	4961      	ldr	r1, [pc, #388]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003866:	4b5f      	ldr	r3, [pc, #380]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	429a      	cmp	r2, r3
 8003872:	d001      	beq.n	8003878 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e0b0      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b00      	cmp	r3, #0
 8003882:	d04c      	beq.n	800391e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	2b03      	cmp	r3, #3
 800388a:	d107      	bne.n	800389c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800388c:	4b56      	ldr	r3, [pc, #344]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d121      	bne.n	80038dc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e09e      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d107      	bne.n	80038b4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038a4:	4b50      	ldr	r3, [pc, #320]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d115      	bne.n	80038dc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e092      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d107      	bne.n	80038cc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038bc:	4b4a      	ldr	r3, [pc, #296]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d109      	bne.n	80038dc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e086      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038cc:	4b46      	ldr	r3, [pc, #280]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d101      	bne.n	80038dc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e07e      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038dc:	4b42      	ldr	r3, [pc, #264]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f023 0203 	bic.w	r2, r3, #3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	493f      	ldr	r1, [pc, #252]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038ee:	f7fe fffd 	bl	80028ec <HAL_GetTick>
 80038f2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f4:	e00a      	b.n	800390c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038f6:	f7fe fff9 	bl	80028ec <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	f241 3288 	movw	r2, #5000	; 0x1388
 8003904:	4293      	cmp	r3, r2
 8003906:	d901      	bls.n	800390c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e066      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390c:	4b36      	ldr	r3, [pc, #216]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 020c 	and.w	r2, r3, #12
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	429a      	cmp	r2, r3
 800391c:	d1eb      	bne.n	80038f6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d008      	beq.n	800393c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800392a:	4b2f      	ldr	r3, [pc, #188]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	492c      	ldr	r1, [pc, #176]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 8003938:	4313      	orrs	r3, r2
 800393a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800393c:	4b29      	ldr	r3, [pc, #164]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	429a      	cmp	r2, r3
 8003948:	d210      	bcs.n	800396c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800394a:	4b26      	ldr	r3, [pc, #152]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 0207 	bic.w	r2, r3, #7
 8003952:	4924      	ldr	r1, [pc, #144]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	4313      	orrs	r3, r2
 8003958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b22      	ldr	r3, [pc, #136]	; (80039e4 <HAL_RCC_ClockConfig+0x1b0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e036      	b.n	80039da <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	d008      	beq.n	800398a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003978:	4b1b      	ldr	r3, [pc, #108]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4918      	ldr	r1, [pc, #96]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 8003986:	4313      	orrs	r3, r2
 8003988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d009      	beq.n	80039aa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003996:	4b14      	ldr	r3, [pc, #80]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	4910      	ldr	r1, [pc, #64]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039aa:	f000 f825 	bl	80039f8 <HAL_RCC_GetSysClockFreq>
 80039ae:	4601      	mov	r1, r0
 80039b0:	4b0d      	ldr	r3, [pc, #52]	; (80039e8 <HAL_RCC_ClockConfig+0x1b4>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	091b      	lsrs	r3, r3, #4
 80039b6:	f003 030f 	and.w	r3, r3, #15
 80039ba:	4a0c      	ldr	r2, [pc, #48]	; (80039ec <HAL_RCC_ClockConfig+0x1b8>)
 80039bc:	5cd3      	ldrb	r3, [r2, r3]
 80039be:	f003 031f 	and.w	r3, r3, #31
 80039c2:	fa21 f303 	lsr.w	r3, r1, r3
 80039c6:	4a0a      	ldr	r2, [pc, #40]	; (80039f0 <HAL_RCC_ClockConfig+0x1bc>)
 80039c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039ca:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <HAL_RCC_ClockConfig+0x1c0>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fe ff3c 	bl	800284c <HAL_InitTick>
 80039d4:	4603      	mov	r3, r0
 80039d6:	72fb      	strb	r3, [r7, #11]

  return status;
 80039d8:	7afb      	ldrb	r3, [r7, #11]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	40022000 	.word	0x40022000
 80039e8:	40021000 	.word	0x40021000
 80039ec:	08005760 	.word	0x08005760
 80039f0:	2000002c 	.word	0x2000002c
 80039f4:	20000030 	.word	0x20000030

080039f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b089      	sub	sp, #36	; 0x24
 80039fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	61fb      	str	r3, [r7, #28]
 8003a02:	2300      	movs	r3, #0
 8003a04:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a06:	4b3d      	ldr	r3, [pc, #244]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a10:	4b3a      	ldr	r3, [pc, #232]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	f003 0303 	and.w	r3, r3, #3
 8003a18:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_GetSysClockFreq+0x34>
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	2b0c      	cmp	r3, #12
 8003a24:	d121      	bne.n	8003a6a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d11e      	bne.n	8003a6a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a2c:	4b33      	ldr	r3, [pc, #204]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d107      	bne.n	8003a48 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a38:	4b30      	ldr	r3, [pc, #192]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a3e:	0a1b      	lsrs	r3, r3, #8
 8003a40:	f003 030f 	and.w	r3, r3, #15
 8003a44:	61fb      	str	r3, [r7, #28]
 8003a46:	e005      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a48:	4b2c      	ldr	r3, [pc, #176]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	091b      	lsrs	r3, r3, #4
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a54:	4a2a      	ldr	r2, [pc, #168]	; (8003b00 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10d      	bne.n	8003a80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a68:	e00a      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d102      	bne.n	8003a76 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a70:	4b24      	ldr	r3, [pc, #144]	; (8003b04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a72:	61bb      	str	r3, [r7, #24]
 8003a74:	e004      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d101      	bne.n	8003a80 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a7c:	4b22      	ldr	r3, [pc, #136]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a7e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	2b0c      	cmp	r3, #12
 8003a84:	d133      	bne.n	8003aee <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a86:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d002      	beq.n	8003a9c <HAL_RCC_GetSysClockFreq+0xa4>
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d003      	beq.n	8003aa2 <HAL_RCC_GetSysClockFreq+0xaa>
 8003a9a:	e005      	b.n	8003aa8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a9c:	4b19      	ldr	r3, [pc, #100]	; (8003b04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a9e:	617b      	str	r3, [r7, #20]
      break;
 8003aa0:	e005      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003aa2:	4b19      	ldr	r3, [pc, #100]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x110>)
 8003aa4:	617b      	str	r3, [r7, #20]
      break;
 8003aa6:	e002      	b.n	8003aae <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	617b      	str	r3, [r7, #20]
      break;
 8003aac:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003aae:	4b13      	ldr	r3, [pc, #76]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	091b      	lsrs	r3, r3, #4
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	3301      	adds	r3, #1
 8003aba:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003abc:	4b0f      	ldr	r3, [pc, #60]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	0a1b      	lsrs	r3, r3, #8
 8003ac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	fb02 f203 	mul.w	r2, r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ad4:	4b09      	ldr	r3, [pc, #36]	; (8003afc <HAL_RCC_GetSysClockFreq+0x104>)
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	0e5b      	lsrs	r3, r3, #25
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	3301      	adds	r3, #1
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aec:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003aee:	69bb      	ldr	r3, [r7, #24]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3724      	adds	r7, #36	; 0x24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40021000 	.word	0x40021000
 8003b00:	08005778 	.word	0x08005778
 8003b04:	00f42400 	.word	0x00f42400
 8003b08:	007a1200 	.word	0x007a1200

08003b0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b10:	4b03      	ldr	r3, [pc, #12]	; (8003b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b12:	681b      	ldr	r3, [r3, #0]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	2000002c 	.word	0x2000002c

08003b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b28:	f7ff fff0 	bl	8003b0c <HAL_RCC_GetHCLKFreq>
 8003b2c:	4601      	mov	r1, r0
 8003b2e:	4b06      	ldr	r3, [pc, #24]	; (8003b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	0a1b      	lsrs	r3, r3, #8
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	4a04      	ldr	r2, [pc, #16]	; (8003b4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b3a:	5cd3      	ldrb	r3, [r2, r3]
 8003b3c:	f003 031f 	and.w	r3, r3, #31
 8003b40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	08005770 	.word	0x08005770

08003b50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b54:	f7ff ffda 	bl	8003b0c <HAL_RCC_GetHCLKFreq>
 8003b58:	4601      	mov	r1, r0
 8003b5a:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	0adb      	lsrs	r3, r3, #11
 8003b60:	f003 0307 	and.w	r3, r3, #7
 8003b64:	4a04      	ldr	r2, [pc, #16]	; (8003b78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b66:	5cd3      	ldrb	r3, [r2, r3]
 8003b68:	f003 031f 	and.w	r3, r3, #31
 8003b6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40021000 	.word	0x40021000
 8003b78:	08005770 	.word	0x08005770

08003b7c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b84:	2300      	movs	r3, #0
 8003b86:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b88:	4b2a      	ldr	r3, [pc, #168]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b94:	f7ff fa04 	bl	8002fa0 <HAL_PWREx_GetVoltageRange>
 8003b98:	6178      	str	r0, [r7, #20]
 8003b9a:	e014      	b.n	8003bc6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b9c:	4b25      	ldr	r3, [pc, #148]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba0:	4a24      	ldr	r2, [pc, #144]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ba2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ba6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ba8:	4b22      	ldr	r3, [pc, #136]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003bb4:	f7ff f9f4 	bl	8002fa0 <HAL_PWREx_GetVoltageRange>
 8003bb8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bba:	4b1e      	ldr	r3, [pc, #120]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bbe:	4a1d      	ldr	r2, [pc, #116]	; (8003c34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bc4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bcc:	d10b      	bne.n	8003be6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b80      	cmp	r3, #128	; 0x80
 8003bd2:	d919      	bls.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2ba0      	cmp	r3, #160	; 0xa0
 8003bd8:	d902      	bls.n	8003be0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bda:	2302      	movs	r3, #2
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	e013      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003be0:	2301      	movs	r3, #1
 8003be2:	613b      	str	r3, [r7, #16]
 8003be4:	e010      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b80      	cmp	r3, #128	; 0x80
 8003bea:	d902      	bls.n	8003bf2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003bec:	2303      	movs	r3, #3
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	e00a      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2b80      	cmp	r3, #128	; 0x80
 8003bf6:	d102      	bne.n	8003bfe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	613b      	str	r3, [r7, #16]
 8003bfc:	e004      	b.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b70      	cmp	r3, #112	; 0x70
 8003c02:	d101      	bne.n	8003c08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c04:	2301      	movs	r3, #1
 8003c06:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c08:	4b0b      	ldr	r3, [pc, #44]	; (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f023 0207 	bic.w	r2, r3, #7
 8003c10:	4909      	ldr	r1, [pc, #36]	; (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c18:	4b07      	ldr	r3, [pc, #28]	; (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0307 	and.w	r3, r3, #7
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d001      	beq.n	8003c2a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e000      	b.n	8003c2c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3718      	adds	r7, #24
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40021000 	.word	0x40021000
 8003c38:	40022000 	.word	0x40022000

08003c3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e040      	b.n	8003cd0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d106      	bne.n	8003c64 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fe f98e 	bl	8001f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2224      	movs	r2, #36	; 0x24
 8003c68:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0201 	bic.w	r2, r2, #1
 8003c78:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 fabe 	bl	80041fc <UART_SetConfig>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d101      	bne.n	8003c8a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e022      	b.n	8003cd0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d002      	beq.n	8003c98 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 fd3c 	bl	8004710 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ca6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689a      	ldr	r2, [r3, #8]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 fdc3 	bl	8004854 <UART_CheckIdleState>
 8003cce:	4603      	mov	r3, r0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08a      	sub	sp, #40	; 0x28
 8003cdc:	af02      	add	r7, sp, #8
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	603b      	str	r3, [r7, #0]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cec:	2b20      	cmp	r3, #32
 8003cee:	f040 8081 	bne.w	8003df4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d002      	beq.n	8003cfe <HAL_UART_Transmit+0x26>
 8003cf8:	88fb      	ldrh	r3, [r7, #6]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e079      	b.n	8003df6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d101      	bne.n	8003d10 <HAL_UART_Transmit+0x38>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	e072      	b.n	8003df6 <HAL_UART_Transmit+0x11e>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2221      	movs	r2, #33	; 0x21
 8003d22:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003d24:	f7fe fde2 	bl	80028ec <HAL_GetTick>
 8003d28:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	88fa      	ldrh	r2, [r7, #6]
 8003d2e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	88fa      	ldrh	r2, [r7, #6]
 8003d36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d42:	d108      	bne.n	8003d56 <HAL_UART_Transmit+0x7e>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d104      	bne.n	8003d56 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	61bb      	str	r3, [r7, #24]
 8003d54:	e003      	b.n	8003d5e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003d66:	e02d      	b.n	8003dc4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2180      	movs	r1, #128	; 0x80
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 fdb3 	bl	80048de <UART_WaitOnFlagUntilTimeout>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e039      	b.n	8003df6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10b      	bne.n	8003da0 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	881a      	ldrh	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d94:	b292      	uxth	r2, r2
 8003d96:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	3302      	adds	r3, #2
 8003d9c:	61bb      	str	r3, [r7, #24]
 8003d9e:	e008      	b.n	8003db2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	781a      	ldrb	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	b292      	uxth	r2, r2
 8003daa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	3301      	adds	r3, #1
 8003db0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1cb      	bne.n	8003d68 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	2140      	movs	r1, #64	; 0x40
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 fd7f 	bl	80048de <UART_WaitOnFlagUntilTimeout>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e005      	b.n	8003df6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2220      	movs	r2, #32
 8003dee:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003df0:	2300      	movs	r3, #0
 8003df2:	e000      	b.n	8003df6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003df4:	2302      	movs	r3, #2
  }
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3720      	adds	r7, #32
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e12:	2b20      	cmp	r3, #32
 8003e14:	f040 808a 	bne.w	8003f2c <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <HAL_UART_Receive_IT+0x24>
 8003e1e:	88fb      	ldrh	r3, [r7, #6]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e082      	b.n	8003f2e <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d101      	bne.n	8003e36 <HAL_UART_Receive_IT+0x36>
 8003e32:	2302      	movs	r3, #2
 8003e34:	e07b      	b.n	8003f2e <HAL_UART_Receive_IT+0x12e>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	88fa      	ldrh	r2, [r7, #6]
 8003e48:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	88fa      	ldrh	r2, [r7, #6]
 8003e50:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e62:	d10e      	bne.n	8003e82 <HAL_UART_Receive_IT+0x82>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d105      	bne.n	8003e78 <HAL_UART_Receive_IT+0x78>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003e72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e76:	e02d      	b.n	8003ed4 <HAL_UART_Receive_IT+0xd4>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	22ff      	movs	r2, #255	; 0xff
 8003e7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e80:	e028      	b.n	8003ed4 <HAL_UART_Receive_IT+0xd4>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10d      	bne.n	8003ea6 <HAL_UART_Receive_IT+0xa6>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d104      	bne.n	8003e9c <HAL_UART_Receive_IT+0x9c>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	22ff      	movs	r2, #255	; 0xff
 8003e96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e9a:	e01b      	b.n	8003ed4 <HAL_UART_Receive_IT+0xd4>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	227f      	movs	r2, #127	; 0x7f
 8003ea0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ea4:	e016      	b.n	8003ed4 <HAL_UART_Receive_IT+0xd4>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003eae:	d10d      	bne.n	8003ecc <HAL_UART_Receive_IT+0xcc>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d104      	bne.n	8003ec2 <HAL_UART_Receive_IT+0xc2>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	227f      	movs	r2, #127	; 0x7f
 8003ebc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ec0:	e008      	b.n	8003ed4 <HAL_UART_Receive_IT+0xd4>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	223f      	movs	r2, #63	; 0x3f
 8003ec6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003eca:	e003      	b.n	8003ed4 <HAL_UART_Receive_IT+0xd4>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2222      	movs	r2, #34	; 0x22
 8003ede:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0201 	orr.w	r2, r2, #1
 8003eee:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ef8:	d107      	bne.n	8003f0a <HAL_UART_Receive_IT+0x10a>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d103      	bne.n	8003f0a <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	4a0d      	ldr	r2, [pc, #52]	; (8003f3c <HAL_UART_Receive_IT+0x13c>)
 8003f06:	661a      	str	r2, [r3, #96]	; 0x60
 8003f08:	e002      	b.n	8003f10 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	4a0c      	ldr	r2, [pc, #48]	; (8003f40 <HAL_UART_Receive_IT+0x140>)
 8003f0e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003f26:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	e000      	b.n	8003f2e <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8003f2c:	2302      	movs	r3, #2
  }
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3714      	adds	r7, #20
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	08004b1d 	.word	0x08004b1d
 8003f40:	08004a73 	.word	0x08004a73

08003f44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f64:	69fa      	ldr	r2, [r7, #28]
 8003f66:	f640 030f 	movw	r3, #2063	; 0x80f
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d113      	bne.n	8003f9c <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f003 0320 	and.w	r3, r3, #32
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00e      	beq.n	8003f9c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	f003 0320 	and.w	r3, r3, #32
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d009      	beq.n	8003f9c <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 8114 	beq.w	80041ba <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	4798      	blx	r3
      }
      return;
 8003f9a:	e10e      	b.n	80041ba <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 80d6 	beq.w	8004150 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d105      	bne.n	8003fba <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	4b86      	ldr	r3, [pc, #536]	; (80041cc <HAL_UART_IRQHandler+0x288>)
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 80cb 	beq.w	8004150 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00e      	beq.n	8003fe2 <HAL_UART_IRQHandler+0x9e>
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d009      	beq.n	8003fe2 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fda:	f043 0201 	orr.w	r2, r3, #1
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00e      	beq.n	800400a <HAL_UART_IRQHandler+0xc6>
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d009      	beq.n	800400a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004002:	f043 0204 	orr.w	r2, r3, #4
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00e      	beq.n	8004032 <HAL_UART_IRQHandler+0xee>
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	2b00      	cmp	r3, #0
 800401c:	d009      	beq.n	8004032 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2204      	movs	r2, #4
 8004024:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800402a:	f043 0202 	orr.w	r2, r3, #2
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	f003 0308 	and.w	r3, r3, #8
 8004038:	2b00      	cmp	r3, #0
 800403a:	d013      	beq.n	8004064 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	f003 0320 	and.w	r3, r3, #32
 8004042:	2b00      	cmp	r3, #0
 8004044:	d104      	bne.n	8004050 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800404c:	2b00      	cmp	r3, #0
 800404e:	d009      	beq.n	8004064 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2208      	movs	r2, #8
 8004056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800405c:	f043 0208 	orr.w	r2, r3, #8
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00f      	beq.n	800408e <HAL_UART_IRQHandler+0x14a>
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004080:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004086:	f043 0220 	orr.w	r2, r3, #32
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 8093 	beq.w	80041be <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00c      	beq.n	80040bc <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	f003 0320 	and.w	r3, r3, #32
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d007      	beq.n	80040bc <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040c0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040cc:	2b40      	cmp	r3, #64	; 0x40
 80040ce:	d004      	beq.n	80040da <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d031      	beq.n	800413e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fc7a 	bl	80049d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ea:	2b40      	cmp	r3, #64	; 0x40
 80040ec:	d123      	bne.n	8004136 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040fc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004102:	2b00      	cmp	r3, #0
 8004104:	d013      	beq.n	800412e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800410a:	4a31      	ldr	r2, [pc, #196]	; (80041d0 <HAL_UART_IRQHandler+0x28c>)
 800410c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004112:	4618      	mov	r0, r3
 8004114:	f7fe fd07 	bl	8002b26 <HAL_DMA_Abort_IT>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d016      	beq.n	800414c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004128:	4610      	mov	r0, r2
 800412a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800412c:	e00e      	b.n	800414c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f85a 	bl	80041e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004134:	e00a      	b.n	800414c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f856 	bl	80041e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800413c:	e006      	b.n	800414c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f852 	bl	80041e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800414a:	e038      	b.n	80041be <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800414c:	bf00      	nop
    return;
 800414e:	e036      	b.n	80041be <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00d      	beq.n	8004176 <HAL_UART_IRQHandler+0x232>
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d008      	beq.n	8004176 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800416c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 fd29 	bl	8004bc6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004174:	e026      	b.n	80041c4 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00d      	beq.n	800419c <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004186:	2b00      	cmp	r3, #0
 8004188:	d008      	beq.n	800419c <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800418e:	2b00      	cmp	r3, #0
 8004190:	d017      	beq.n	80041c2 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	4798      	blx	r3
    }
    return;
 800419a:	e012      	b.n	80041c2 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00e      	beq.n	80041c4 <HAL_UART_IRQHandler+0x280>
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d009      	beq.n	80041c4 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 fc45 	bl	8004a40 <UART_EndTransmit_IT>
    return;
 80041b6:	bf00      	nop
 80041b8:	e004      	b.n	80041c4 <HAL_UART_IRQHandler+0x280>
      return;
 80041ba:	bf00      	nop
 80041bc:	e002      	b.n	80041c4 <HAL_UART_IRQHandler+0x280>
    return;
 80041be:	bf00      	nop
 80041c0:	e000      	b.n	80041c4 <HAL_UART_IRQHandler+0x280>
    return;
 80041c2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80041c4:	3720      	adds	r7, #32
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	04000120 	.word	0x04000120
 80041d0:	08004a15 	.word	0x08004a15

080041d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041fc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004200:	b088      	sub	sp, #32
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	431a      	orrs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	4313      	orrs	r3, r2
 8004220:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	4bac      	ldr	r3, [pc, #688]	; (80044dc <UART_SetConfig+0x2e0>)
 800422a:	4013      	ands	r3, r2
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	6812      	ldr	r2, [r2, #0]
 8004230:	69f9      	ldr	r1, [r7, #28]
 8004232:	430b      	orrs	r3, r1
 8004234:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4aa2      	ldr	r2, [pc, #648]	; (80044e0 <UART_SetConfig+0x2e4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d004      	beq.n	8004266 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	69fa      	ldr	r2, [r7, #28]
 8004262:	4313      	orrs	r3, r2
 8004264:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69fa      	ldr	r2, [r7, #28]
 8004276:	430a      	orrs	r2, r1
 8004278:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a99      	ldr	r2, [pc, #612]	; (80044e4 <UART_SetConfig+0x2e8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d121      	bne.n	80042c8 <UART_SetConfig+0xcc>
 8004284:	4b98      	ldr	r3, [pc, #608]	; (80044e8 <UART_SetConfig+0x2ec>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b03      	cmp	r3, #3
 8004290:	d816      	bhi.n	80042c0 <UART_SetConfig+0xc4>
 8004292:	a201      	add	r2, pc, #4	; (adr r2, 8004298 <UART_SetConfig+0x9c>)
 8004294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004298:	080042a9 	.word	0x080042a9
 800429c:	080042b5 	.word	0x080042b5
 80042a0:	080042af 	.word	0x080042af
 80042a4:	080042bb 	.word	0x080042bb
 80042a8:	2301      	movs	r3, #1
 80042aa:	76fb      	strb	r3, [r7, #27]
 80042ac:	e0e8      	b.n	8004480 <UART_SetConfig+0x284>
 80042ae:	2302      	movs	r3, #2
 80042b0:	76fb      	strb	r3, [r7, #27]
 80042b2:	e0e5      	b.n	8004480 <UART_SetConfig+0x284>
 80042b4:	2304      	movs	r3, #4
 80042b6:	76fb      	strb	r3, [r7, #27]
 80042b8:	e0e2      	b.n	8004480 <UART_SetConfig+0x284>
 80042ba:	2308      	movs	r3, #8
 80042bc:	76fb      	strb	r3, [r7, #27]
 80042be:	e0df      	b.n	8004480 <UART_SetConfig+0x284>
 80042c0:	2310      	movs	r3, #16
 80042c2:	76fb      	strb	r3, [r7, #27]
 80042c4:	bf00      	nop
 80042c6:	e0db      	b.n	8004480 <UART_SetConfig+0x284>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a87      	ldr	r2, [pc, #540]	; (80044ec <UART_SetConfig+0x2f0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d134      	bne.n	800433c <UART_SetConfig+0x140>
 80042d2:	4b85      	ldr	r3, [pc, #532]	; (80044e8 <UART_SetConfig+0x2ec>)
 80042d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d8:	f003 030c 	and.w	r3, r3, #12
 80042dc:	2b0c      	cmp	r3, #12
 80042de:	d829      	bhi.n	8004334 <UART_SetConfig+0x138>
 80042e0:	a201      	add	r2, pc, #4	; (adr r2, 80042e8 <UART_SetConfig+0xec>)
 80042e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e6:	bf00      	nop
 80042e8:	0800431d 	.word	0x0800431d
 80042ec:	08004335 	.word	0x08004335
 80042f0:	08004335 	.word	0x08004335
 80042f4:	08004335 	.word	0x08004335
 80042f8:	08004329 	.word	0x08004329
 80042fc:	08004335 	.word	0x08004335
 8004300:	08004335 	.word	0x08004335
 8004304:	08004335 	.word	0x08004335
 8004308:	08004323 	.word	0x08004323
 800430c:	08004335 	.word	0x08004335
 8004310:	08004335 	.word	0x08004335
 8004314:	08004335 	.word	0x08004335
 8004318:	0800432f 	.word	0x0800432f
 800431c:	2300      	movs	r3, #0
 800431e:	76fb      	strb	r3, [r7, #27]
 8004320:	e0ae      	b.n	8004480 <UART_SetConfig+0x284>
 8004322:	2302      	movs	r3, #2
 8004324:	76fb      	strb	r3, [r7, #27]
 8004326:	e0ab      	b.n	8004480 <UART_SetConfig+0x284>
 8004328:	2304      	movs	r3, #4
 800432a:	76fb      	strb	r3, [r7, #27]
 800432c:	e0a8      	b.n	8004480 <UART_SetConfig+0x284>
 800432e:	2308      	movs	r3, #8
 8004330:	76fb      	strb	r3, [r7, #27]
 8004332:	e0a5      	b.n	8004480 <UART_SetConfig+0x284>
 8004334:	2310      	movs	r3, #16
 8004336:	76fb      	strb	r3, [r7, #27]
 8004338:	bf00      	nop
 800433a:	e0a1      	b.n	8004480 <UART_SetConfig+0x284>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a6b      	ldr	r2, [pc, #428]	; (80044f0 <UART_SetConfig+0x2f4>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d120      	bne.n	8004388 <UART_SetConfig+0x18c>
 8004346:	4b68      	ldr	r3, [pc, #416]	; (80044e8 <UART_SetConfig+0x2ec>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004350:	2b10      	cmp	r3, #16
 8004352:	d00f      	beq.n	8004374 <UART_SetConfig+0x178>
 8004354:	2b10      	cmp	r3, #16
 8004356:	d802      	bhi.n	800435e <UART_SetConfig+0x162>
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <UART_SetConfig+0x16c>
 800435c:	e010      	b.n	8004380 <UART_SetConfig+0x184>
 800435e:	2b20      	cmp	r3, #32
 8004360:	d005      	beq.n	800436e <UART_SetConfig+0x172>
 8004362:	2b30      	cmp	r3, #48	; 0x30
 8004364:	d009      	beq.n	800437a <UART_SetConfig+0x17e>
 8004366:	e00b      	b.n	8004380 <UART_SetConfig+0x184>
 8004368:	2300      	movs	r3, #0
 800436a:	76fb      	strb	r3, [r7, #27]
 800436c:	e088      	b.n	8004480 <UART_SetConfig+0x284>
 800436e:	2302      	movs	r3, #2
 8004370:	76fb      	strb	r3, [r7, #27]
 8004372:	e085      	b.n	8004480 <UART_SetConfig+0x284>
 8004374:	2304      	movs	r3, #4
 8004376:	76fb      	strb	r3, [r7, #27]
 8004378:	e082      	b.n	8004480 <UART_SetConfig+0x284>
 800437a:	2308      	movs	r3, #8
 800437c:	76fb      	strb	r3, [r7, #27]
 800437e:	e07f      	b.n	8004480 <UART_SetConfig+0x284>
 8004380:	2310      	movs	r3, #16
 8004382:	76fb      	strb	r3, [r7, #27]
 8004384:	bf00      	nop
 8004386:	e07b      	b.n	8004480 <UART_SetConfig+0x284>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a59      	ldr	r2, [pc, #356]	; (80044f4 <UART_SetConfig+0x2f8>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d120      	bne.n	80043d4 <UART_SetConfig+0x1d8>
 8004392:	4b55      	ldr	r3, [pc, #340]	; (80044e8 <UART_SetConfig+0x2ec>)
 8004394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004398:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800439c:	2b40      	cmp	r3, #64	; 0x40
 800439e:	d00f      	beq.n	80043c0 <UART_SetConfig+0x1c4>
 80043a0:	2b40      	cmp	r3, #64	; 0x40
 80043a2:	d802      	bhi.n	80043aa <UART_SetConfig+0x1ae>
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d005      	beq.n	80043b4 <UART_SetConfig+0x1b8>
 80043a8:	e010      	b.n	80043cc <UART_SetConfig+0x1d0>
 80043aa:	2b80      	cmp	r3, #128	; 0x80
 80043ac:	d005      	beq.n	80043ba <UART_SetConfig+0x1be>
 80043ae:	2bc0      	cmp	r3, #192	; 0xc0
 80043b0:	d009      	beq.n	80043c6 <UART_SetConfig+0x1ca>
 80043b2:	e00b      	b.n	80043cc <UART_SetConfig+0x1d0>
 80043b4:	2300      	movs	r3, #0
 80043b6:	76fb      	strb	r3, [r7, #27]
 80043b8:	e062      	b.n	8004480 <UART_SetConfig+0x284>
 80043ba:	2302      	movs	r3, #2
 80043bc:	76fb      	strb	r3, [r7, #27]
 80043be:	e05f      	b.n	8004480 <UART_SetConfig+0x284>
 80043c0:	2304      	movs	r3, #4
 80043c2:	76fb      	strb	r3, [r7, #27]
 80043c4:	e05c      	b.n	8004480 <UART_SetConfig+0x284>
 80043c6:	2308      	movs	r3, #8
 80043c8:	76fb      	strb	r3, [r7, #27]
 80043ca:	e059      	b.n	8004480 <UART_SetConfig+0x284>
 80043cc:	2310      	movs	r3, #16
 80043ce:	76fb      	strb	r3, [r7, #27]
 80043d0:	bf00      	nop
 80043d2:	e055      	b.n	8004480 <UART_SetConfig+0x284>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a47      	ldr	r2, [pc, #284]	; (80044f8 <UART_SetConfig+0x2fc>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d124      	bne.n	8004428 <UART_SetConfig+0x22c>
 80043de:	4b42      	ldr	r3, [pc, #264]	; (80044e8 <UART_SetConfig+0x2ec>)
 80043e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043ec:	d012      	beq.n	8004414 <UART_SetConfig+0x218>
 80043ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043f2:	d802      	bhi.n	80043fa <UART_SetConfig+0x1fe>
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d007      	beq.n	8004408 <UART_SetConfig+0x20c>
 80043f8:	e012      	b.n	8004420 <UART_SetConfig+0x224>
 80043fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043fe:	d006      	beq.n	800440e <UART_SetConfig+0x212>
 8004400:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004404:	d009      	beq.n	800441a <UART_SetConfig+0x21e>
 8004406:	e00b      	b.n	8004420 <UART_SetConfig+0x224>
 8004408:	2300      	movs	r3, #0
 800440a:	76fb      	strb	r3, [r7, #27]
 800440c:	e038      	b.n	8004480 <UART_SetConfig+0x284>
 800440e:	2302      	movs	r3, #2
 8004410:	76fb      	strb	r3, [r7, #27]
 8004412:	e035      	b.n	8004480 <UART_SetConfig+0x284>
 8004414:	2304      	movs	r3, #4
 8004416:	76fb      	strb	r3, [r7, #27]
 8004418:	e032      	b.n	8004480 <UART_SetConfig+0x284>
 800441a:	2308      	movs	r3, #8
 800441c:	76fb      	strb	r3, [r7, #27]
 800441e:	e02f      	b.n	8004480 <UART_SetConfig+0x284>
 8004420:	2310      	movs	r3, #16
 8004422:	76fb      	strb	r3, [r7, #27]
 8004424:	bf00      	nop
 8004426:	e02b      	b.n	8004480 <UART_SetConfig+0x284>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a2c      	ldr	r2, [pc, #176]	; (80044e0 <UART_SetConfig+0x2e4>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d124      	bne.n	800447c <UART_SetConfig+0x280>
 8004432:	4b2d      	ldr	r3, [pc, #180]	; (80044e8 <UART_SetConfig+0x2ec>)
 8004434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004438:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800443c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004440:	d012      	beq.n	8004468 <UART_SetConfig+0x26c>
 8004442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004446:	d802      	bhi.n	800444e <UART_SetConfig+0x252>
 8004448:	2b00      	cmp	r3, #0
 800444a:	d007      	beq.n	800445c <UART_SetConfig+0x260>
 800444c:	e012      	b.n	8004474 <UART_SetConfig+0x278>
 800444e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004452:	d006      	beq.n	8004462 <UART_SetConfig+0x266>
 8004454:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004458:	d009      	beq.n	800446e <UART_SetConfig+0x272>
 800445a:	e00b      	b.n	8004474 <UART_SetConfig+0x278>
 800445c:	2300      	movs	r3, #0
 800445e:	76fb      	strb	r3, [r7, #27]
 8004460:	e00e      	b.n	8004480 <UART_SetConfig+0x284>
 8004462:	2302      	movs	r3, #2
 8004464:	76fb      	strb	r3, [r7, #27]
 8004466:	e00b      	b.n	8004480 <UART_SetConfig+0x284>
 8004468:	2304      	movs	r3, #4
 800446a:	76fb      	strb	r3, [r7, #27]
 800446c:	e008      	b.n	8004480 <UART_SetConfig+0x284>
 800446e:	2308      	movs	r3, #8
 8004470:	76fb      	strb	r3, [r7, #27]
 8004472:	e005      	b.n	8004480 <UART_SetConfig+0x284>
 8004474:	2310      	movs	r3, #16
 8004476:	76fb      	strb	r3, [r7, #27]
 8004478:	bf00      	nop
 800447a:	e001      	b.n	8004480 <UART_SetConfig+0x284>
 800447c:	2310      	movs	r3, #16
 800447e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a16      	ldr	r2, [pc, #88]	; (80044e0 <UART_SetConfig+0x2e4>)
 8004486:	4293      	cmp	r3, r2
 8004488:	f040 8087 	bne.w	800459a <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800448c:	7efb      	ldrb	r3, [r7, #27]
 800448e:	2b08      	cmp	r3, #8
 8004490:	d836      	bhi.n	8004500 <UART_SetConfig+0x304>
 8004492:	a201      	add	r2, pc, #4	; (adr r2, 8004498 <UART_SetConfig+0x29c>)
 8004494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004498:	080044bd 	.word	0x080044bd
 800449c:	08004501 	.word	0x08004501
 80044a0:	080044c5 	.word	0x080044c5
 80044a4:	08004501 	.word	0x08004501
 80044a8:	080044cb 	.word	0x080044cb
 80044ac:	08004501 	.word	0x08004501
 80044b0:	08004501 	.word	0x08004501
 80044b4:	08004501 	.word	0x08004501
 80044b8:	080044d3 	.word	0x080044d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044bc:	f7ff fb32 	bl	8003b24 <HAL_RCC_GetPCLK1Freq>
 80044c0:	6178      	str	r0, [r7, #20]
        break;
 80044c2:	e022      	b.n	800450a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044c4:	4b0d      	ldr	r3, [pc, #52]	; (80044fc <UART_SetConfig+0x300>)
 80044c6:	617b      	str	r3, [r7, #20]
        break;
 80044c8:	e01f      	b.n	800450a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044ca:	f7ff fa95 	bl	80039f8 <HAL_RCC_GetSysClockFreq>
 80044ce:	6178      	str	r0, [r7, #20]
        break;
 80044d0:	e01b      	b.n	800450a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044d6:	617b      	str	r3, [r7, #20]
        break;
 80044d8:	e017      	b.n	800450a <UART_SetConfig+0x30e>
 80044da:	bf00      	nop
 80044dc:	efff69f3 	.word	0xefff69f3
 80044e0:	40008000 	.word	0x40008000
 80044e4:	40013800 	.word	0x40013800
 80044e8:	40021000 	.word	0x40021000
 80044ec:	40004400 	.word	0x40004400
 80044f0:	40004800 	.word	0x40004800
 80044f4:	40004c00 	.word	0x40004c00
 80044f8:	40005000 	.word	0x40005000
 80044fc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	76bb      	strb	r3, [r7, #26]
        break;
 8004508:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 80f1 	beq.w	80046f4 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685a      	ldr	r2, [r3, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	4413      	add	r3, r2
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	429a      	cmp	r2, r3
 8004520:	d305      	bcc.n	800452e <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	429a      	cmp	r2, r3
 800452c:	d902      	bls.n	8004534 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	76bb      	strb	r3, [r7, #26]
 8004532:	e0df      	b.n	80046f4 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	4619      	mov	r1, r3
 8004538:	f04f 0200 	mov.w	r2, #0
 800453c:	f04f 0300 	mov.w	r3, #0
 8004540:	f04f 0400 	mov.w	r4, #0
 8004544:	0214      	lsls	r4, r2, #8
 8004546:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800454a:	020b      	lsls	r3, r1, #8
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	6852      	ldr	r2, [r2, #4]
 8004550:	0852      	lsrs	r2, r2, #1
 8004552:	4611      	mov	r1, r2
 8004554:	f04f 0200 	mov.w	r2, #0
 8004558:	eb13 0b01 	adds.w	fp, r3, r1
 800455c:	eb44 0c02 	adc.w	ip, r4, r2
 8004560:	4658      	mov	r0, fp
 8004562:	4661      	mov	r1, ip
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f04f 0400 	mov.w	r4, #0
 800456c:	461a      	mov	r2, r3
 800456e:	4623      	mov	r3, r4
 8004570:	f7fb fe86 	bl	8000280 <__aeabi_uldivmod>
 8004574:	4603      	mov	r3, r0
 8004576:	460c      	mov	r4, r1
 8004578:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004580:	d308      	bcc.n	8004594 <UART_SetConfig+0x398>
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004588:	d204      	bcs.n	8004594 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	60da      	str	r2, [r3, #12]
 8004592:	e0af      	b.n	80046f4 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	76bb      	strb	r3, [r7, #26]
 8004598:	e0ac      	b.n	80046f4 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045a2:	d15b      	bne.n	800465c <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80045a4:	7efb      	ldrb	r3, [r7, #27]
 80045a6:	2b08      	cmp	r3, #8
 80045a8:	d827      	bhi.n	80045fa <UART_SetConfig+0x3fe>
 80045aa:	a201      	add	r2, pc, #4	; (adr r2, 80045b0 <UART_SetConfig+0x3b4>)
 80045ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b0:	080045d5 	.word	0x080045d5
 80045b4:	080045dd 	.word	0x080045dd
 80045b8:	080045e5 	.word	0x080045e5
 80045bc:	080045fb 	.word	0x080045fb
 80045c0:	080045eb 	.word	0x080045eb
 80045c4:	080045fb 	.word	0x080045fb
 80045c8:	080045fb 	.word	0x080045fb
 80045cc:	080045fb 	.word	0x080045fb
 80045d0:	080045f3 	.word	0x080045f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045d4:	f7ff faa6 	bl	8003b24 <HAL_RCC_GetPCLK1Freq>
 80045d8:	6178      	str	r0, [r7, #20]
        break;
 80045da:	e013      	b.n	8004604 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045dc:	f7ff fab8 	bl	8003b50 <HAL_RCC_GetPCLK2Freq>
 80045e0:	6178      	str	r0, [r7, #20]
        break;
 80045e2:	e00f      	b.n	8004604 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045e4:	4b49      	ldr	r3, [pc, #292]	; (800470c <UART_SetConfig+0x510>)
 80045e6:	617b      	str	r3, [r7, #20]
        break;
 80045e8:	e00c      	b.n	8004604 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045ea:	f7ff fa05 	bl	80039f8 <HAL_RCC_GetSysClockFreq>
 80045ee:	6178      	str	r0, [r7, #20]
        break;
 80045f0:	e008      	b.n	8004604 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045f6:	617b      	str	r3, [r7, #20]
        break;
 80045f8:	e004      	b.n	8004604 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	76bb      	strb	r3, [r7, #26]
        break;
 8004602:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d074      	beq.n	80046f4 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	005a      	lsls	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	085b      	lsrs	r3, r3, #1
 8004614:	441a      	add	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	fbb2 f3f3 	udiv	r3, r2, r3
 800461e:	b29b      	uxth	r3, r3
 8004620:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	2b0f      	cmp	r3, #15
 8004626:	d916      	bls.n	8004656 <UART_SetConfig+0x45a>
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800462e:	d212      	bcs.n	8004656 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	b29b      	uxth	r3, r3
 8004634:	f023 030f 	bic.w	r3, r3, #15
 8004638:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	085b      	lsrs	r3, r3, #1
 800463e:	b29b      	uxth	r3, r3
 8004640:	f003 0307 	and.w	r3, r3, #7
 8004644:	b29a      	uxth	r2, r3
 8004646:	89fb      	ldrh	r3, [r7, #14]
 8004648:	4313      	orrs	r3, r2
 800464a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	89fa      	ldrh	r2, [r7, #14]
 8004652:	60da      	str	r2, [r3, #12]
 8004654:	e04e      	b.n	80046f4 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	76bb      	strb	r3, [r7, #26]
 800465a:	e04b      	b.n	80046f4 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800465c:	7efb      	ldrb	r3, [r7, #27]
 800465e:	2b08      	cmp	r3, #8
 8004660:	d827      	bhi.n	80046b2 <UART_SetConfig+0x4b6>
 8004662:	a201      	add	r2, pc, #4	; (adr r2, 8004668 <UART_SetConfig+0x46c>)
 8004664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004668:	0800468d 	.word	0x0800468d
 800466c:	08004695 	.word	0x08004695
 8004670:	0800469d 	.word	0x0800469d
 8004674:	080046b3 	.word	0x080046b3
 8004678:	080046a3 	.word	0x080046a3
 800467c:	080046b3 	.word	0x080046b3
 8004680:	080046b3 	.word	0x080046b3
 8004684:	080046b3 	.word	0x080046b3
 8004688:	080046ab 	.word	0x080046ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800468c:	f7ff fa4a 	bl	8003b24 <HAL_RCC_GetPCLK1Freq>
 8004690:	6178      	str	r0, [r7, #20]
        break;
 8004692:	e013      	b.n	80046bc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004694:	f7ff fa5c 	bl	8003b50 <HAL_RCC_GetPCLK2Freq>
 8004698:	6178      	str	r0, [r7, #20]
        break;
 800469a:	e00f      	b.n	80046bc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800469c:	4b1b      	ldr	r3, [pc, #108]	; (800470c <UART_SetConfig+0x510>)
 800469e:	617b      	str	r3, [r7, #20]
        break;
 80046a0:	e00c      	b.n	80046bc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046a2:	f7ff f9a9 	bl	80039f8 <HAL_RCC_GetSysClockFreq>
 80046a6:	6178      	str	r0, [r7, #20]
        break;
 80046a8:	e008      	b.n	80046bc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ae:	617b      	str	r3, [r7, #20]
        break;
 80046b0:	e004      	b.n	80046bc <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	76bb      	strb	r3, [r7, #26]
        break;
 80046ba:	bf00      	nop
    }

    if (pclk != 0U)
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d018      	beq.n	80046f4 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	085a      	lsrs	r2, r3, #1
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	441a      	add	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	2b0f      	cmp	r3, #15
 80046dc:	d908      	bls.n	80046f0 <UART_SetConfig+0x4f4>
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046e4:	d204      	bcs.n	80046f0 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	60da      	str	r2, [r3, #12]
 80046ee:	e001      	b.n	80046f4 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004700:	7ebb      	ldrb	r3, [r7, #26]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3720      	adds	r7, #32
 8004706:	46bd      	mov	sp, r7
 8004708:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800470c:	00f42400 	.word	0x00f42400

08004710 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00a      	beq.n	800473a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00a      	beq.n	800475c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	430a      	orrs	r2, r1
 800475a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004760:	f003 0304 	and.w	r3, r3, #4
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00a      	beq.n	800477e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	430a      	orrs	r2, r1
 800477c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00a      	beq.n	80047a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a4:	f003 0310 	and.w	r3, r3, #16
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00a      	beq.n	80047c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	f003 0320 	and.w	r3, r3, #32
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00a      	beq.n	80047e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d01a      	beq.n	8004826 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800480e:	d10a      	bne.n	8004826 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00a      	beq.n	8004848 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	430a      	orrs	r2, r1
 8004846:	605a      	str	r2, [r3, #4]
  }
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af02      	add	r7, sp, #8
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004862:	f7fe f843 	bl	80028ec <HAL_GetTick>
 8004866:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0308 	and.w	r3, r3, #8
 8004872:	2b08      	cmp	r3, #8
 8004874:	d10e      	bne.n	8004894 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004876:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f82a 	bl	80048de <UART_WaitOnFlagUntilTimeout>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d001      	beq.n	8004894 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e020      	b.n	80048d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0304 	and.w	r3, r3, #4
 800489e:	2b04      	cmp	r3, #4
 80048a0:	d10e      	bne.n	80048c0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048a6:	9300      	str	r3, [sp, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f814 	bl	80048de <UART_WaitOnFlagUntilTimeout>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e00a      	b.n	80048d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2220      	movs	r2, #32
 80048c4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2220      	movs	r2, #32
 80048ca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b084      	sub	sp, #16
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	603b      	str	r3, [r7, #0]
 80048ea:	4613      	mov	r3, r2
 80048ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048ee:	e05d      	b.n	80049ac <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f6:	d059      	beq.n	80049ac <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f8:	f7fd fff8 	bl	80028ec <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	429a      	cmp	r2, r3
 8004906:	d302      	bcc.n	800490e <UART_WaitOnFlagUntilTimeout+0x30>
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d11b      	bne.n	8004946 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800491c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f022 0201 	bic.w	r2, r2, #1
 800492c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2220      	movs	r2, #32
 8004932:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2220      	movs	r2, #32
 8004938:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e042      	b.n	80049cc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b00      	cmp	r3, #0
 8004952:	d02b      	beq.n	80049ac <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800495e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004962:	d123      	bne.n	80049ac <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800496c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800497c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0201 	bic.w	r2, r2, #1
 800498c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2220      	movs	r2, #32
 8004992:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2220      	movs	r2, #32
 8004998:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2220      	movs	r2, #32
 800499e:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e00f      	b.n	80049cc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69da      	ldr	r2, [r3, #28]
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	4013      	ands	r3, r2
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	bf0c      	ite	eq
 80049bc:	2301      	moveq	r3, #1
 80049be:	2300      	movne	r3, #0
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	461a      	mov	r2, r3
 80049c4:	79fb      	ldrb	r3, [r7, #7]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d092      	beq.n	80048f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80049ea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f022 0201 	bic.w	r2, r2, #1
 80049fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2220      	movs	r2, #32
 8004a00:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f7ff fbd8 	bl	80041e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a38:	bf00      	nop
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a56:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff fbb5 	bl	80041d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a6a:	bf00      	nop
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b084      	sub	sp, #16
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004a80:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a86:	2b22      	cmp	r3, #34	; 0x22
 8004a88:	d13a      	bne.n	8004b00 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004a90:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004a92:	89bb      	ldrh	r3, [r7, #12]
 8004a94:	b2d9      	uxtb	r1, r3
 8004a96:	89fb      	ldrh	r3, [r7, #14]
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a9e:	400a      	ands	r2, r1
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d123      	bne.n	8004b14 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004ada:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	689a      	ldr	r2, [r3, #8]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f022 0201 	bic.w	r2, r2, #1
 8004aea:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2220      	movs	r2, #32
 8004af0:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f7fc f9f9 	bl	8000ef0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004afe:	e009      	b.n	8004b14 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	8b1b      	ldrh	r3, [r3, #24]
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0208 	orr.w	r2, r2, #8
 8004b10:	b292      	uxth	r2, r2
 8004b12:	831a      	strh	r2, [r3, #24]
}
 8004b14:	bf00      	nop
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004b2a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b30:	2b22      	cmp	r3, #34	; 0x22
 8004b32:	d13a      	bne.n	8004baa <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004b3a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b40:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004b42:	89ba      	ldrh	r2, [r7, #12]
 8004b44:	89fb      	ldrh	r3, [r7, #14]
 8004b46:	4013      	ands	r3, r2
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b52:	1c9a      	adds	r2, r3, #2
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	3b01      	subs	r3, #1
 8004b62:	b29a      	uxth	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d123      	bne.n	8004bbe <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b84:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 0201 	bic.w	r2, r2, #1
 8004b94:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fc f9a4 	bl	8000ef0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ba8:	e009      	b.n	8004bbe <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	8b1b      	ldrh	r3, [r3, #24]
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0208 	orr.w	r2, r2, #8
 8004bba:	b292      	uxth	r2, r2
 8004bbc:	831a      	strh	r2, [r3, #24]
}
 8004bbe:	bf00      	nop
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b083      	sub	sp, #12
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
	...

08004bdc <__errno>:
 8004bdc:	4b01      	ldr	r3, [pc, #4]	; (8004be4 <__errno+0x8>)
 8004bde:	6818      	ldr	r0, [r3, #0]
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	20000038 	.word	0x20000038

08004be8 <__libc_init_array>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	4e0d      	ldr	r6, [pc, #52]	; (8004c20 <__libc_init_array+0x38>)
 8004bec:	4c0d      	ldr	r4, [pc, #52]	; (8004c24 <__libc_init_array+0x3c>)
 8004bee:	1ba4      	subs	r4, r4, r6
 8004bf0:	10a4      	asrs	r4, r4, #2
 8004bf2:	2500      	movs	r5, #0
 8004bf4:	42a5      	cmp	r5, r4
 8004bf6:	d109      	bne.n	8004c0c <__libc_init_array+0x24>
 8004bf8:	4e0b      	ldr	r6, [pc, #44]	; (8004c28 <__libc_init_array+0x40>)
 8004bfa:	4c0c      	ldr	r4, [pc, #48]	; (8004c2c <__libc_init_array+0x44>)
 8004bfc:	f000 fc3e 	bl	800547c <_init>
 8004c00:	1ba4      	subs	r4, r4, r6
 8004c02:	10a4      	asrs	r4, r4, #2
 8004c04:	2500      	movs	r5, #0
 8004c06:	42a5      	cmp	r5, r4
 8004c08:	d105      	bne.n	8004c16 <__libc_init_array+0x2e>
 8004c0a:	bd70      	pop	{r4, r5, r6, pc}
 8004c0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c10:	4798      	blx	r3
 8004c12:	3501      	adds	r5, #1
 8004c14:	e7ee      	b.n	8004bf4 <__libc_init_array+0xc>
 8004c16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c1a:	4798      	blx	r3
 8004c1c:	3501      	adds	r5, #1
 8004c1e:	e7f2      	b.n	8004c06 <__libc_init_array+0x1e>
 8004c20:	080057e4 	.word	0x080057e4
 8004c24:	080057e4 	.word	0x080057e4
 8004c28:	080057e4 	.word	0x080057e4
 8004c2c:	080057e8 	.word	0x080057e8

08004c30 <memset>:
 8004c30:	4402      	add	r2, r0
 8004c32:	4603      	mov	r3, r0
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d100      	bne.n	8004c3a <memset+0xa>
 8004c38:	4770      	bx	lr
 8004c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c3e:	e7f9      	b.n	8004c34 <memset+0x4>

08004c40 <siprintf>:
 8004c40:	b40e      	push	{r1, r2, r3}
 8004c42:	b500      	push	{lr}
 8004c44:	b09c      	sub	sp, #112	; 0x70
 8004c46:	ab1d      	add	r3, sp, #116	; 0x74
 8004c48:	9002      	str	r0, [sp, #8]
 8004c4a:	9006      	str	r0, [sp, #24]
 8004c4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c50:	4809      	ldr	r0, [pc, #36]	; (8004c78 <siprintf+0x38>)
 8004c52:	9107      	str	r1, [sp, #28]
 8004c54:	9104      	str	r1, [sp, #16]
 8004c56:	4909      	ldr	r1, [pc, #36]	; (8004c7c <siprintf+0x3c>)
 8004c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c5c:	9105      	str	r1, [sp, #20]
 8004c5e:	6800      	ldr	r0, [r0, #0]
 8004c60:	9301      	str	r3, [sp, #4]
 8004c62:	a902      	add	r1, sp, #8
 8004c64:	f000 f87e 	bl	8004d64 <_svfiprintf_r>
 8004c68:	9b02      	ldr	r3, [sp, #8]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	b01c      	add	sp, #112	; 0x70
 8004c70:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c74:	b003      	add	sp, #12
 8004c76:	4770      	bx	lr
 8004c78:	20000038 	.word	0x20000038
 8004c7c:	ffff0208 	.word	0xffff0208

08004c80 <strcat>:
 8004c80:	b510      	push	{r4, lr}
 8004c82:	4603      	mov	r3, r0
 8004c84:	781a      	ldrb	r2, [r3, #0]
 8004c86:	1c5c      	adds	r4, r3, #1
 8004c88:	b93a      	cbnz	r2, 8004c9a <strcat+0x1a>
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c90:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c94:	2a00      	cmp	r2, #0
 8004c96:	d1f9      	bne.n	8004c8c <strcat+0xc>
 8004c98:	bd10      	pop	{r4, pc}
 8004c9a:	4623      	mov	r3, r4
 8004c9c:	e7f2      	b.n	8004c84 <strcat+0x4>

08004c9e <strcpy>:
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ca4:	f803 2b01 	strb.w	r2, [r3], #1
 8004ca8:	2a00      	cmp	r2, #0
 8004caa:	d1f9      	bne.n	8004ca0 <strcpy+0x2>
 8004cac:	4770      	bx	lr

08004cae <__ssputs_r>:
 8004cae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cb2:	688e      	ldr	r6, [r1, #8]
 8004cb4:	429e      	cmp	r6, r3
 8004cb6:	4682      	mov	sl, r0
 8004cb8:	460c      	mov	r4, r1
 8004cba:	4690      	mov	r8, r2
 8004cbc:	4699      	mov	r9, r3
 8004cbe:	d837      	bhi.n	8004d30 <__ssputs_r+0x82>
 8004cc0:	898a      	ldrh	r2, [r1, #12]
 8004cc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004cc6:	d031      	beq.n	8004d2c <__ssputs_r+0x7e>
 8004cc8:	6825      	ldr	r5, [r4, #0]
 8004cca:	6909      	ldr	r1, [r1, #16]
 8004ccc:	1a6f      	subs	r7, r5, r1
 8004cce:	6965      	ldr	r5, [r4, #20]
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cd6:	fb95 f5f3 	sdiv	r5, r5, r3
 8004cda:	f109 0301 	add.w	r3, r9, #1
 8004cde:	443b      	add	r3, r7
 8004ce0:	429d      	cmp	r5, r3
 8004ce2:	bf38      	it	cc
 8004ce4:	461d      	movcc	r5, r3
 8004ce6:	0553      	lsls	r3, r2, #21
 8004ce8:	d530      	bpl.n	8004d4c <__ssputs_r+0x9e>
 8004cea:	4629      	mov	r1, r5
 8004cec:	f000 fb2c 	bl	8005348 <_malloc_r>
 8004cf0:	4606      	mov	r6, r0
 8004cf2:	b950      	cbnz	r0, 8004d0a <__ssputs_r+0x5c>
 8004cf4:	230c      	movs	r3, #12
 8004cf6:	f8ca 3000 	str.w	r3, [sl]
 8004cfa:	89a3      	ldrh	r3, [r4, #12]
 8004cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d00:	81a3      	strh	r3, [r4, #12]
 8004d02:	f04f 30ff 	mov.w	r0, #4294967295
 8004d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d0a:	463a      	mov	r2, r7
 8004d0c:	6921      	ldr	r1, [r4, #16]
 8004d0e:	f000 faa9 	bl	8005264 <memcpy>
 8004d12:	89a3      	ldrh	r3, [r4, #12]
 8004d14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d1c:	81a3      	strh	r3, [r4, #12]
 8004d1e:	6126      	str	r6, [r4, #16]
 8004d20:	6165      	str	r5, [r4, #20]
 8004d22:	443e      	add	r6, r7
 8004d24:	1bed      	subs	r5, r5, r7
 8004d26:	6026      	str	r6, [r4, #0]
 8004d28:	60a5      	str	r5, [r4, #8]
 8004d2a:	464e      	mov	r6, r9
 8004d2c:	454e      	cmp	r6, r9
 8004d2e:	d900      	bls.n	8004d32 <__ssputs_r+0x84>
 8004d30:	464e      	mov	r6, r9
 8004d32:	4632      	mov	r2, r6
 8004d34:	4641      	mov	r1, r8
 8004d36:	6820      	ldr	r0, [r4, #0]
 8004d38:	f000 fa9f 	bl	800527a <memmove>
 8004d3c:	68a3      	ldr	r3, [r4, #8]
 8004d3e:	1b9b      	subs	r3, r3, r6
 8004d40:	60a3      	str	r3, [r4, #8]
 8004d42:	6823      	ldr	r3, [r4, #0]
 8004d44:	441e      	add	r6, r3
 8004d46:	6026      	str	r6, [r4, #0]
 8004d48:	2000      	movs	r0, #0
 8004d4a:	e7dc      	b.n	8004d06 <__ssputs_r+0x58>
 8004d4c:	462a      	mov	r2, r5
 8004d4e:	f000 fb55 	bl	80053fc <_realloc_r>
 8004d52:	4606      	mov	r6, r0
 8004d54:	2800      	cmp	r0, #0
 8004d56:	d1e2      	bne.n	8004d1e <__ssputs_r+0x70>
 8004d58:	6921      	ldr	r1, [r4, #16]
 8004d5a:	4650      	mov	r0, sl
 8004d5c:	f000 faa6 	bl	80052ac <_free_r>
 8004d60:	e7c8      	b.n	8004cf4 <__ssputs_r+0x46>
	...

08004d64 <_svfiprintf_r>:
 8004d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d68:	461d      	mov	r5, r3
 8004d6a:	898b      	ldrh	r3, [r1, #12]
 8004d6c:	061f      	lsls	r7, r3, #24
 8004d6e:	b09d      	sub	sp, #116	; 0x74
 8004d70:	4680      	mov	r8, r0
 8004d72:	460c      	mov	r4, r1
 8004d74:	4616      	mov	r6, r2
 8004d76:	d50f      	bpl.n	8004d98 <_svfiprintf_r+0x34>
 8004d78:	690b      	ldr	r3, [r1, #16]
 8004d7a:	b96b      	cbnz	r3, 8004d98 <_svfiprintf_r+0x34>
 8004d7c:	2140      	movs	r1, #64	; 0x40
 8004d7e:	f000 fae3 	bl	8005348 <_malloc_r>
 8004d82:	6020      	str	r0, [r4, #0]
 8004d84:	6120      	str	r0, [r4, #16]
 8004d86:	b928      	cbnz	r0, 8004d94 <_svfiprintf_r+0x30>
 8004d88:	230c      	movs	r3, #12
 8004d8a:	f8c8 3000 	str.w	r3, [r8]
 8004d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d92:	e0c8      	b.n	8004f26 <_svfiprintf_r+0x1c2>
 8004d94:	2340      	movs	r3, #64	; 0x40
 8004d96:	6163      	str	r3, [r4, #20]
 8004d98:	2300      	movs	r3, #0
 8004d9a:	9309      	str	r3, [sp, #36]	; 0x24
 8004d9c:	2320      	movs	r3, #32
 8004d9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004da2:	2330      	movs	r3, #48	; 0x30
 8004da4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004da8:	9503      	str	r5, [sp, #12]
 8004daa:	f04f 0b01 	mov.w	fp, #1
 8004dae:	4637      	mov	r7, r6
 8004db0:	463d      	mov	r5, r7
 8004db2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004db6:	b10b      	cbz	r3, 8004dbc <_svfiprintf_r+0x58>
 8004db8:	2b25      	cmp	r3, #37	; 0x25
 8004dba:	d13e      	bne.n	8004e3a <_svfiprintf_r+0xd6>
 8004dbc:	ebb7 0a06 	subs.w	sl, r7, r6
 8004dc0:	d00b      	beq.n	8004dda <_svfiprintf_r+0x76>
 8004dc2:	4653      	mov	r3, sl
 8004dc4:	4632      	mov	r2, r6
 8004dc6:	4621      	mov	r1, r4
 8004dc8:	4640      	mov	r0, r8
 8004dca:	f7ff ff70 	bl	8004cae <__ssputs_r>
 8004dce:	3001      	adds	r0, #1
 8004dd0:	f000 80a4 	beq.w	8004f1c <_svfiprintf_r+0x1b8>
 8004dd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dd6:	4453      	add	r3, sl
 8004dd8:	9309      	str	r3, [sp, #36]	; 0x24
 8004dda:	783b      	ldrb	r3, [r7, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 809d 	beq.w	8004f1c <_svfiprintf_r+0x1b8>
 8004de2:	2300      	movs	r3, #0
 8004de4:	f04f 32ff 	mov.w	r2, #4294967295
 8004de8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004dec:	9304      	str	r3, [sp, #16]
 8004dee:	9307      	str	r3, [sp, #28]
 8004df0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004df4:	931a      	str	r3, [sp, #104]	; 0x68
 8004df6:	462f      	mov	r7, r5
 8004df8:	2205      	movs	r2, #5
 8004dfa:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004dfe:	4850      	ldr	r0, [pc, #320]	; (8004f40 <_svfiprintf_r+0x1dc>)
 8004e00:	f7fb f9ee 	bl	80001e0 <memchr>
 8004e04:	9b04      	ldr	r3, [sp, #16]
 8004e06:	b9d0      	cbnz	r0, 8004e3e <_svfiprintf_r+0xda>
 8004e08:	06d9      	lsls	r1, r3, #27
 8004e0a:	bf44      	itt	mi
 8004e0c:	2220      	movmi	r2, #32
 8004e0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e12:	071a      	lsls	r2, r3, #28
 8004e14:	bf44      	itt	mi
 8004e16:	222b      	movmi	r2, #43	; 0x2b
 8004e18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e1c:	782a      	ldrb	r2, [r5, #0]
 8004e1e:	2a2a      	cmp	r2, #42	; 0x2a
 8004e20:	d015      	beq.n	8004e4e <_svfiprintf_r+0xea>
 8004e22:	9a07      	ldr	r2, [sp, #28]
 8004e24:	462f      	mov	r7, r5
 8004e26:	2000      	movs	r0, #0
 8004e28:	250a      	movs	r5, #10
 8004e2a:	4639      	mov	r1, r7
 8004e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e30:	3b30      	subs	r3, #48	; 0x30
 8004e32:	2b09      	cmp	r3, #9
 8004e34:	d94d      	bls.n	8004ed2 <_svfiprintf_r+0x16e>
 8004e36:	b1b8      	cbz	r0, 8004e68 <_svfiprintf_r+0x104>
 8004e38:	e00f      	b.n	8004e5a <_svfiprintf_r+0xf6>
 8004e3a:	462f      	mov	r7, r5
 8004e3c:	e7b8      	b.n	8004db0 <_svfiprintf_r+0x4c>
 8004e3e:	4a40      	ldr	r2, [pc, #256]	; (8004f40 <_svfiprintf_r+0x1dc>)
 8004e40:	1a80      	subs	r0, r0, r2
 8004e42:	fa0b f000 	lsl.w	r0, fp, r0
 8004e46:	4318      	orrs	r0, r3
 8004e48:	9004      	str	r0, [sp, #16]
 8004e4a:	463d      	mov	r5, r7
 8004e4c:	e7d3      	b.n	8004df6 <_svfiprintf_r+0x92>
 8004e4e:	9a03      	ldr	r2, [sp, #12]
 8004e50:	1d11      	adds	r1, r2, #4
 8004e52:	6812      	ldr	r2, [r2, #0]
 8004e54:	9103      	str	r1, [sp, #12]
 8004e56:	2a00      	cmp	r2, #0
 8004e58:	db01      	blt.n	8004e5e <_svfiprintf_r+0xfa>
 8004e5a:	9207      	str	r2, [sp, #28]
 8004e5c:	e004      	b.n	8004e68 <_svfiprintf_r+0x104>
 8004e5e:	4252      	negs	r2, r2
 8004e60:	f043 0302 	orr.w	r3, r3, #2
 8004e64:	9207      	str	r2, [sp, #28]
 8004e66:	9304      	str	r3, [sp, #16]
 8004e68:	783b      	ldrb	r3, [r7, #0]
 8004e6a:	2b2e      	cmp	r3, #46	; 0x2e
 8004e6c:	d10c      	bne.n	8004e88 <_svfiprintf_r+0x124>
 8004e6e:	787b      	ldrb	r3, [r7, #1]
 8004e70:	2b2a      	cmp	r3, #42	; 0x2a
 8004e72:	d133      	bne.n	8004edc <_svfiprintf_r+0x178>
 8004e74:	9b03      	ldr	r3, [sp, #12]
 8004e76:	1d1a      	adds	r2, r3, #4
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	9203      	str	r2, [sp, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	bfb8      	it	lt
 8004e80:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e84:	3702      	adds	r7, #2
 8004e86:	9305      	str	r3, [sp, #20]
 8004e88:	4d2e      	ldr	r5, [pc, #184]	; (8004f44 <_svfiprintf_r+0x1e0>)
 8004e8a:	7839      	ldrb	r1, [r7, #0]
 8004e8c:	2203      	movs	r2, #3
 8004e8e:	4628      	mov	r0, r5
 8004e90:	f7fb f9a6 	bl	80001e0 <memchr>
 8004e94:	b138      	cbz	r0, 8004ea6 <_svfiprintf_r+0x142>
 8004e96:	2340      	movs	r3, #64	; 0x40
 8004e98:	1b40      	subs	r0, r0, r5
 8004e9a:	fa03 f000 	lsl.w	r0, r3, r0
 8004e9e:	9b04      	ldr	r3, [sp, #16]
 8004ea0:	4303      	orrs	r3, r0
 8004ea2:	3701      	adds	r7, #1
 8004ea4:	9304      	str	r3, [sp, #16]
 8004ea6:	7839      	ldrb	r1, [r7, #0]
 8004ea8:	4827      	ldr	r0, [pc, #156]	; (8004f48 <_svfiprintf_r+0x1e4>)
 8004eaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004eae:	2206      	movs	r2, #6
 8004eb0:	1c7e      	adds	r6, r7, #1
 8004eb2:	f7fb f995 	bl	80001e0 <memchr>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	d038      	beq.n	8004f2c <_svfiprintf_r+0x1c8>
 8004eba:	4b24      	ldr	r3, [pc, #144]	; (8004f4c <_svfiprintf_r+0x1e8>)
 8004ebc:	bb13      	cbnz	r3, 8004f04 <_svfiprintf_r+0x1a0>
 8004ebe:	9b03      	ldr	r3, [sp, #12]
 8004ec0:	3307      	adds	r3, #7
 8004ec2:	f023 0307 	bic.w	r3, r3, #7
 8004ec6:	3308      	adds	r3, #8
 8004ec8:	9303      	str	r3, [sp, #12]
 8004eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ecc:	444b      	add	r3, r9
 8004ece:	9309      	str	r3, [sp, #36]	; 0x24
 8004ed0:	e76d      	b.n	8004dae <_svfiprintf_r+0x4a>
 8004ed2:	fb05 3202 	mla	r2, r5, r2, r3
 8004ed6:	2001      	movs	r0, #1
 8004ed8:	460f      	mov	r7, r1
 8004eda:	e7a6      	b.n	8004e2a <_svfiprintf_r+0xc6>
 8004edc:	2300      	movs	r3, #0
 8004ede:	3701      	adds	r7, #1
 8004ee0:	9305      	str	r3, [sp, #20]
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	250a      	movs	r5, #10
 8004ee6:	4638      	mov	r0, r7
 8004ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004eec:	3a30      	subs	r2, #48	; 0x30
 8004eee:	2a09      	cmp	r2, #9
 8004ef0:	d903      	bls.n	8004efa <_svfiprintf_r+0x196>
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0c8      	beq.n	8004e88 <_svfiprintf_r+0x124>
 8004ef6:	9105      	str	r1, [sp, #20]
 8004ef8:	e7c6      	b.n	8004e88 <_svfiprintf_r+0x124>
 8004efa:	fb05 2101 	mla	r1, r5, r1, r2
 8004efe:	2301      	movs	r3, #1
 8004f00:	4607      	mov	r7, r0
 8004f02:	e7f0      	b.n	8004ee6 <_svfiprintf_r+0x182>
 8004f04:	ab03      	add	r3, sp, #12
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	4622      	mov	r2, r4
 8004f0a:	4b11      	ldr	r3, [pc, #68]	; (8004f50 <_svfiprintf_r+0x1ec>)
 8004f0c:	a904      	add	r1, sp, #16
 8004f0e:	4640      	mov	r0, r8
 8004f10:	f3af 8000 	nop.w
 8004f14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004f18:	4681      	mov	r9, r0
 8004f1a:	d1d6      	bne.n	8004eca <_svfiprintf_r+0x166>
 8004f1c:	89a3      	ldrh	r3, [r4, #12]
 8004f1e:	065b      	lsls	r3, r3, #25
 8004f20:	f53f af35 	bmi.w	8004d8e <_svfiprintf_r+0x2a>
 8004f24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f26:	b01d      	add	sp, #116	; 0x74
 8004f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f2c:	ab03      	add	r3, sp, #12
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	4622      	mov	r2, r4
 8004f32:	4b07      	ldr	r3, [pc, #28]	; (8004f50 <_svfiprintf_r+0x1ec>)
 8004f34:	a904      	add	r1, sp, #16
 8004f36:	4640      	mov	r0, r8
 8004f38:	f000 f882 	bl	8005040 <_printf_i>
 8004f3c:	e7ea      	b.n	8004f14 <_svfiprintf_r+0x1b0>
 8004f3e:	bf00      	nop
 8004f40:	080057a8 	.word	0x080057a8
 8004f44:	080057ae 	.word	0x080057ae
 8004f48:	080057b2 	.word	0x080057b2
 8004f4c:	00000000 	.word	0x00000000
 8004f50:	08004caf 	.word	0x08004caf

08004f54 <_printf_common>:
 8004f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f58:	4691      	mov	r9, r2
 8004f5a:	461f      	mov	r7, r3
 8004f5c:	688a      	ldr	r2, [r1, #8]
 8004f5e:	690b      	ldr	r3, [r1, #16]
 8004f60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f64:	4293      	cmp	r3, r2
 8004f66:	bfb8      	it	lt
 8004f68:	4613      	movlt	r3, r2
 8004f6a:	f8c9 3000 	str.w	r3, [r9]
 8004f6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f72:	4606      	mov	r6, r0
 8004f74:	460c      	mov	r4, r1
 8004f76:	b112      	cbz	r2, 8004f7e <_printf_common+0x2a>
 8004f78:	3301      	adds	r3, #1
 8004f7a:	f8c9 3000 	str.w	r3, [r9]
 8004f7e:	6823      	ldr	r3, [r4, #0]
 8004f80:	0699      	lsls	r1, r3, #26
 8004f82:	bf42      	ittt	mi
 8004f84:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004f88:	3302      	addmi	r3, #2
 8004f8a:	f8c9 3000 	strmi.w	r3, [r9]
 8004f8e:	6825      	ldr	r5, [r4, #0]
 8004f90:	f015 0506 	ands.w	r5, r5, #6
 8004f94:	d107      	bne.n	8004fa6 <_printf_common+0x52>
 8004f96:	f104 0a19 	add.w	sl, r4, #25
 8004f9a:	68e3      	ldr	r3, [r4, #12]
 8004f9c:	f8d9 2000 	ldr.w	r2, [r9]
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	42ab      	cmp	r3, r5
 8004fa4:	dc28      	bgt.n	8004ff8 <_printf_common+0xa4>
 8004fa6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004faa:	6822      	ldr	r2, [r4, #0]
 8004fac:	3300      	adds	r3, #0
 8004fae:	bf18      	it	ne
 8004fb0:	2301      	movne	r3, #1
 8004fb2:	0692      	lsls	r2, r2, #26
 8004fb4:	d42d      	bmi.n	8005012 <_printf_common+0xbe>
 8004fb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fba:	4639      	mov	r1, r7
 8004fbc:	4630      	mov	r0, r6
 8004fbe:	47c0      	blx	r8
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	d020      	beq.n	8005006 <_printf_common+0xb2>
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	68e5      	ldr	r5, [r4, #12]
 8004fc8:	f8d9 2000 	ldr.w	r2, [r9]
 8004fcc:	f003 0306 	and.w	r3, r3, #6
 8004fd0:	2b04      	cmp	r3, #4
 8004fd2:	bf08      	it	eq
 8004fd4:	1aad      	subeq	r5, r5, r2
 8004fd6:	68a3      	ldr	r3, [r4, #8]
 8004fd8:	6922      	ldr	r2, [r4, #16]
 8004fda:	bf0c      	ite	eq
 8004fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fe0:	2500      	movne	r5, #0
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	bfc4      	itt	gt
 8004fe6:	1a9b      	subgt	r3, r3, r2
 8004fe8:	18ed      	addgt	r5, r5, r3
 8004fea:	f04f 0900 	mov.w	r9, #0
 8004fee:	341a      	adds	r4, #26
 8004ff0:	454d      	cmp	r5, r9
 8004ff2:	d11a      	bne.n	800502a <_printf_common+0xd6>
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	e008      	b.n	800500a <_printf_common+0xb6>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	4652      	mov	r2, sl
 8004ffc:	4639      	mov	r1, r7
 8004ffe:	4630      	mov	r0, r6
 8005000:	47c0      	blx	r8
 8005002:	3001      	adds	r0, #1
 8005004:	d103      	bne.n	800500e <_printf_common+0xba>
 8005006:	f04f 30ff 	mov.w	r0, #4294967295
 800500a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800500e:	3501      	adds	r5, #1
 8005010:	e7c3      	b.n	8004f9a <_printf_common+0x46>
 8005012:	18e1      	adds	r1, r4, r3
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	2030      	movs	r0, #48	; 0x30
 8005018:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800501c:	4422      	add	r2, r4
 800501e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005022:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005026:	3302      	adds	r3, #2
 8005028:	e7c5      	b.n	8004fb6 <_printf_common+0x62>
 800502a:	2301      	movs	r3, #1
 800502c:	4622      	mov	r2, r4
 800502e:	4639      	mov	r1, r7
 8005030:	4630      	mov	r0, r6
 8005032:	47c0      	blx	r8
 8005034:	3001      	adds	r0, #1
 8005036:	d0e6      	beq.n	8005006 <_printf_common+0xb2>
 8005038:	f109 0901 	add.w	r9, r9, #1
 800503c:	e7d8      	b.n	8004ff0 <_printf_common+0x9c>
	...

08005040 <_printf_i>:
 8005040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005044:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005048:	460c      	mov	r4, r1
 800504a:	7e09      	ldrb	r1, [r1, #24]
 800504c:	b085      	sub	sp, #20
 800504e:	296e      	cmp	r1, #110	; 0x6e
 8005050:	4617      	mov	r7, r2
 8005052:	4606      	mov	r6, r0
 8005054:	4698      	mov	r8, r3
 8005056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005058:	f000 80b3 	beq.w	80051c2 <_printf_i+0x182>
 800505c:	d822      	bhi.n	80050a4 <_printf_i+0x64>
 800505e:	2963      	cmp	r1, #99	; 0x63
 8005060:	d036      	beq.n	80050d0 <_printf_i+0x90>
 8005062:	d80a      	bhi.n	800507a <_printf_i+0x3a>
 8005064:	2900      	cmp	r1, #0
 8005066:	f000 80b9 	beq.w	80051dc <_printf_i+0x19c>
 800506a:	2958      	cmp	r1, #88	; 0x58
 800506c:	f000 8083 	beq.w	8005176 <_printf_i+0x136>
 8005070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005074:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005078:	e032      	b.n	80050e0 <_printf_i+0xa0>
 800507a:	2964      	cmp	r1, #100	; 0x64
 800507c:	d001      	beq.n	8005082 <_printf_i+0x42>
 800507e:	2969      	cmp	r1, #105	; 0x69
 8005080:	d1f6      	bne.n	8005070 <_printf_i+0x30>
 8005082:	6820      	ldr	r0, [r4, #0]
 8005084:	6813      	ldr	r3, [r2, #0]
 8005086:	0605      	lsls	r5, r0, #24
 8005088:	f103 0104 	add.w	r1, r3, #4
 800508c:	d52a      	bpl.n	80050e4 <_printf_i+0xa4>
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6011      	str	r1, [r2, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	da03      	bge.n	800509e <_printf_i+0x5e>
 8005096:	222d      	movs	r2, #45	; 0x2d
 8005098:	425b      	negs	r3, r3
 800509a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800509e:	486f      	ldr	r0, [pc, #444]	; (800525c <_printf_i+0x21c>)
 80050a0:	220a      	movs	r2, #10
 80050a2:	e039      	b.n	8005118 <_printf_i+0xd8>
 80050a4:	2973      	cmp	r1, #115	; 0x73
 80050a6:	f000 809d 	beq.w	80051e4 <_printf_i+0x1a4>
 80050aa:	d808      	bhi.n	80050be <_printf_i+0x7e>
 80050ac:	296f      	cmp	r1, #111	; 0x6f
 80050ae:	d020      	beq.n	80050f2 <_printf_i+0xb2>
 80050b0:	2970      	cmp	r1, #112	; 0x70
 80050b2:	d1dd      	bne.n	8005070 <_printf_i+0x30>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	f043 0320 	orr.w	r3, r3, #32
 80050ba:	6023      	str	r3, [r4, #0]
 80050bc:	e003      	b.n	80050c6 <_printf_i+0x86>
 80050be:	2975      	cmp	r1, #117	; 0x75
 80050c0:	d017      	beq.n	80050f2 <_printf_i+0xb2>
 80050c2:	2978      	cmp	r1, #120	; 0x78
 80050c4:	d1d4      	bne.n	8005070 <_printf_i+0x30>
 80050c6:	2378      	movs	r3, #120	; 0x78
 80050c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80050cc:	4864      	ldr	r0, [pc, #400]	; (8005260 <_printf_i+0x220>)
 80050ce:	e055      	b.n	800517c <_printf_i+0x13c>
 80050d0:	6813      	ldr	r3, [r2, #0]
 80050d2:	1d19      	adds	r1, r3, #4
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6011      	str	r1, [r2, #0]
 80050d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050e0:	2301      	movs	r3, #1
 80050e2:	e08c      	b.n	80051fe <_printf_i+0x1be>
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6011      	str	r1, [r2, #0]
 80050e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80050ec:	bf18      	it	ne
 80050ee:	b21b      	sxthne	r3, r3
 80050f0:	e7cf      	b.n	8005092 <_printf_i+0x52>
 80050f2:	6813      	ldr	r3, [r2, #0]
 80050f4:	6825      	ldr	r5, [r4, #0]
 80050f6:	1d18      	adds	r0, r3, #4
 80050f8:	6010      	str	r0, [r2, #0]
 80050fa:	0628      	lsls	r0, r5, #24
 80050fc:	d501      	bpl.n	8005102 <_printf_i+0xc2>
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	e002      	b.n	8005108 <_printf_i+0xc8>
 8005102:	0668      	lsls	r0, r5, #25
 8005104:	d5fb      	bpl.n	80050fe <_printf_i+0xbe>
 8005106:	881b      	ldrh	r3, [r3, #0]
 8005108:	4854      	ldr	r0, [pc, #336]	; (800525c <_printf_i+0x21c>)
 800510a:	296f      	cmp	r1, #111	; 0x6f
 800510c:	bf14      	ite	ne
 800510e:	220a      	movne	r2, #10
 8005110:	2208      	moveq	r2, #8
 8005112:	2100      	movs	r1, #0
 8005114:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005118:	6865      	ldr	r5, [r4, #4]
 800511a:	60a5      	str	r5, [r4, #8]
 800511c:	2d00      	cmp	r5, #0
 800511e:	f2c0 8095 	blt.w	800524c <_printf_i+0x20c>
 8005122:	6821      	ldr	r1, [r4, #0]
 8005124:	f021 0104 	bic.w	r1, r1, #4
 8005128:	6021      	str	r1, [r4, #0]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d13d      	bne.n	80051aa <_printf_i+0x16a>
 800512e:	2d00      	cmp	r5, #0
 8005130:	f040 808e 	bne.w	8005250 <_printf_i+0x210>
 8005134:	4665      	mov	r5, ip
 8005136:	2a08      	cmp	r2, #8
 8005138:	d10b      	bne.n	8005152 <_printf_i+0x112>
 800513a:	6823      	ldr	r3, [r4, #0]
 800513c:	07db      	lsls	r3, r3, #31
 800513e:	d508      	bpl.n	8005152 <_printf_i+0x112>
 8005140:	6923      	ldr	r3, [r4, #16]
 8005142:	6862      	ldr	r2, [r4, #4]
 8005144:	429a      	cmp	r2, r3
 8005146:	bfde      	ittt	le
 8005148:	2330      	movle	r3, #48	; 0x30
 800514a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800514e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005152:	ebac 0305 	sub.w	r3, ip, r5
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	f8cd 8000 	str.w	r8, [sp]
 800515c:	463b      	mov	r3, r7
 800515e:	aa03      	add	r2, sp, #12
 8005160:	4621      	mov	r1, r4
 8005162:	4630      	mov	r0, r6
 8005164:	f7ff fef6 	bl	8004f54 <_printf_common>
 8005168:	3001      	adds	r0, #1
 800516a:	d14d      	bne.n	8005208 <_printf_i+0x1c8>
 800516c:	f04f 30ff 	mov.w	r0, #4294967295
 8005170:	b005      	add	sp, #20
 8005172:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005176:	4839      	ldr	r0, [pc, #228]	; (800525c <_printf_i+0x21c>)
 8005178:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800517c:	6813      	ldr	r3, [r2, #0]
 800517e:	6821      	ldr	r1, [r4, #0]
 8005180:	1d1d      	adds	r5, r3, #4
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6015      	str	r5, [r2, #0]
 8005186:	060a      	lsls	r2, r1, #24
 8005188:	d50b      	bpl.n	80051a2 <_printf_i+0x162>
 800518a:	07ca      	lsls	r2, r1, #31
 800518c:	bf44      	itt	mi
 800518e:	f041 0120 	orrmi.w	r1, r1, #32
 8005192:	6021      	strmi	r1, [r4, #0]
 8005194:	b91b      	cbnz	r3, 800519e <_printf_i+0x15e>
 8005196:	6822      	ldr	r2, [r4, #0]
 8005198:	f022 0220 	bic.w	r2, r2, #32
 800519c:	6022      	str	r2, [r4, #0]
 800519e:	2210      	movs	r2, #16
 80051a0:	e7b7      	b.n	8005112 <_printf_i+0xd2>
 80051a2:	064d      	lsls	r5, r1, #25
 80051a4:	bf48      	it	mi
 80051a6:	b29b      	uxthmi	r3, r3
 80051a8:	e7ef      	b.n	800518a <_printf_i+0x14a>
 80051aa:	4665      	mov	r5, ip
 80051ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80051b0:	fb02 3311 	mls	r3, r2, r1, r3
 80051b4:	5cc3      	ldrb	r3, [r0, r3]
 80051b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80051ba:	460b      	mov	r3, r1
 80051bc:	2900      	cmp	r1, #0
 80051be:	d1f5      	bne.n	80051ac <_printf_i+0x16c>
 80051c0:	e7b9      	b.n	8005136 <_printf_i+0xf6>
 80051c2:	6813      	ldr	r3, [r2, #0]
 80051c4:	6825      	ldr	r5, [r4, #0]
 80051c6:	6961      	ldr	r1, [r4, #20]
 80051c8:	1d18      	adds	r0, r3, #4
 80051ca:	6010      	str	r0, [r2, #0]
 80051cc:	0628      	lsls	r0, r5, #24
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	d501      	bpl.n	80051d6 <_printf_i+0x196>
 80051d2:	6019      	str	r1, [r3, #0]
 80051d4:	e002      	b.n	80051dc <_printf_i+0x19c>
 80051d6:	066a      	lsls	r2, r5, #25
 80051d8:	d5fb      	bpl.n	80051d2 <_printf_i+0x192>
 80051da:	8019      	strh	r1, [r3, #0]
 80051dc:	2300      	movs	r3, #0
 80051de:	6123      	str	r3, [r4, #16]
 80051e0:	4665      	mov	r5, ip
 80051e2:	e7b9      	b.n	8005158 <_printf_i+0x118>
 80051e4:	6813      	ldr	r3, [r2, #0]
 80051e6:	1d19      	adds	r1, r3, #4
 80051e8:	6011      	str	r1, [r2, #0]
 80051ea:	681d      	ldr	r5, [r3, #0]
 80051ec:	6862      	ldr	r2, [r4, #4]
 80051ee:	2100      	movs	r1, #0
 80051f0:	4628      	mov	r0, r5
 80051f2:	f7fa fff5 	bl	80001e0 <memchr>
 80051f6:	b108      	cbz	r0, 80051fc <_printf_i+0x1bc>
 80051f8:	1b40      	subs	r0, r0, r5
 80051fa:	6060      	str	r0, [r4, #4]
 80051fc:	6863      	ldr	r3, [r4, #4]
 80051fe:	6123      	str	r3, [r4, #16]
 8005200:	2300      	movs	r3, #0
 8005202:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005206:	e7a7      	b.n	8005158 <_printf_i+0x118>
 8005208:	6923      	ldr	r3, [r4, #16]
 800520a:	462a      	mov	r2, r5
 800520c:	4639      	mov	r1, r7
 800520e:	4630      	mov	r0, r6
 8005210:	47c0      	blx	r8
 8005212:	3001      	adds	r0, #1
 8005214:	d0aa      	beq.n	800516c <_printf_i+0x12c>
 8005216:	6823      	ldr	r3, [r4, #0]
 8005218:	079b      	lsls	r3, r3, #30
 800521a:	d413      	bmi.n	8005244 <_printf_i+0x204>
 800521c:	68e0      	ldr	r0, [r4, #12]
 800521e:	9b03      	ldr	r3, [sp, #12]
 8005220:	4298      	cmp	r0, r3
 8005222:	bfb8      	it	lt
 8005224:	4618      	movlt	r0, r3
 8005226:	e7a3      	b.n	8005170 <_printf_i+0x130>
 8005228:	2301      	movs	r3, #1
 800522a:	464a      	mov	r2, r9
 800522c:	4639      	mov	r1, r7
 800522e:	4630      	mov	r0, r6
 8005230:	47c0      	blx	r8
 8005232:	3001      	adds	r0, #1
 8005234:	d09a      	beq.n	800516c <_printf_i+0x12c>
 8005236:	3501      	adds	r5, #1
 8005238:	68e3      	ldr	r3, [r4, #12]
 800523a:	9a03      	ldr	r2, [sp, #12]
 800523c:	1a9b      	subs	r3, r3, r2
 800523e:	42ab      	cmp	r3, r5
 8005240:	dcf2      	bgt.n	8005228 <_printf_i+0x1e8>
 8005242:	e7eb      	b.n	800521c <_printf_i+0x1dc>
 8005244:	2500      	movs	r5, #0
 8005246:	f104 0919 	add.w	r9, r4, #25
 800524a:	e7f5      	b.n	8005238 <_printf_i+0x1f8>
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1ac      	bne.n	80051aa <_printf_i+0x16a>
 8005250:	7803      	ldrb	r3, [r0, #0]
 8005252:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005256:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800525a:	e76c      	b.n	8005136 <_printf_i+0xf6>
 800525c:	080057b9 	.word	0x080057b9
 8005260:	080057ca 	.word	0x080057ca

08005264 <memcpy>:
 8005264:	b510      	push	{r4, lr}
 8005266:	1e43      	subs	r3, r0, #1
 8005268:	440a      	add	r2, r1
 800526a:	4291      	cmp	r1, r2
 800526c:	d100      	bne.n	8005270 <memcpy+0xc>
 800526e:	bd10      	pop	{r4, pc}
 8005270:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005274:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005278:	e7f7      	b.n	800526a <memcpy+0x6>

0800527a <memmove>:
 800527a:	4288      	cmp	r0, r1
 800527c:	b510      	push	{r4, lr}
 800527e:	eb01 0302 	add.w	r3, r1, r2
 8005282:	d807      	bhi.n	8005294 <memmove+0x1a>
 8005284:	1e42      	subs	r2, r0, #1
 8005286:	4299      	cmp	r1, r3
 8005288:	d00a      	beq.n	80052a0 <memmove+0x26>
 800528a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800528e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005292:	e7f8      	b.n	8005286 <memmove+0xc>
 8005294:	4283      	cmp	r3, r0
 8005296:	d9f5      	bls.n	8005284 <memmove+0xa>
 8005298:	1881      	adds	r1, r0, r2
 800529a:	1ad2      	subs	r2, r2, r3
 800529c:	42d3      	cmn	r3, r2
 800529e:	d100      	bne.n	80052a2 <memmove+0x28>
 80052a0:	bd10      	pop	{r4, pc}
 80052a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052a6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80052aa:	e7f7      	b.n	800529c <memmove+0x22>

080052ac <_free_r>:
 80052ac:	b538      	push	{r3, r4, r5, lr}
 80052ae:	4605      	mov	r5, r0
 80052b0:	2900      	cmp	r1, #0
 80052b2:	d045      	beq.n	8005340 <_free_r+0x94>
 80052b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052b8:	1f0c      	subs	r4, r1, #4
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	bfb8      	it	lt
 80052be:	18e4      	addlt	r4, r4, r3
 80052c0:	f000 f8d2 	bl	8005468 <__malloc_lock>
 80052c4:	4a1f      	ldr	r2, [pc, #124]	; (8005344 <_free_r+0x98>)
 80052c6:	6813      	ldr	r3, [r2, #0]
 80052c8:	4610      	mov	r0, r2
 80052ca:	b933      	cbnz	r3, 80052da <_free_r+0x2e>
 80052cc:	6063      	str	r3, [r4, #4]
 80052ce:	6014      	str	r4, [r2, #0]
 80052d0:	4628      	mov	r0, r5
 80052d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052d6:	f000 b8c8 	b.w	800546a <__malloc_unlock>
 80052da:	42a3      	cmp	r3, r4
 80052dc:	d90c      	bls.n	80052f8 <_free_r+0x4c>
 80052de:	6821      	ldr	r1, [r4, #0]
 80052e0:	1862      	adds	r2, r4, r1
 80052e2:	4293      	cmp	r3, r2
 80052e4:	bf04      	itt	eq
 80052e6:	681a      	ldreq	r2, [r3, #0]
 80052e8:	685b      	ldreq	r3, [r3, #4]
 80052ea:	6063      	str	r3, [r4, #4]
 80052ec:	bf04      	itt	eq
 80052ee:	1852      	addeq	r2, r2, r1
 80052f0:	6022      	streq	r2, [r4, #0]
 80052f2:	6004      	str	r4, [r0, #0]
 80052f4:	e7ec      	b.n	80052d0 <_free_r+0x24>
 80052f6:	4613      	mov	r3, r2
 80052f8:	685a      	ldr	r2, [r3, #4]
 80052fa:	b10a      	cbz	r2, 8005300 <_free_r+0x54>
 80052fc:	42a2      	cmp	r2, r4
 80052fe:	d9fa      	bls.n	80052f6 <_free_r+0x4a>
 8005300:	6819      	ldr	r1, [r3, #0]
 8005302:	1858      	adds	r0, r3, r1
 8005304:	42a0      	cmp	r0, r4
 8005306:	d10b      	bne.n	8005320 <_free_r+0x74>
 8005308:	6820      	ldr	r0, [r4, #0]
 800530a:	4401      	add	r1, r0
 800530c:	1858      	adds	r0, r3, r1
 800530e:	4282      	cmp	r2, r0
 8005310:	6019      	str	r1, [r3, #0]
 8005312:	d1dd      	bne.n	80052d0 <_free_r+0x24>
 8005314:	6810      	ldr	r0, [r2, #0]
 8005316:	6852      	ldr	r2, [r2, #4]
 8005318:	605a      	str	r2, [r3, #4]
 800531a:	4401      	add	r1, r0
 800531c:	6019      	str	r1, [r3, #0]
 800531e:	e7d7      	b.n	80052d0 <_free_r+0x24>
 8005320:	d902      	bls.n	8005328 <_free_r+0x7c>
 8005322:	230c      	movs	r3, #12
 8005324:	602b      	str	r3, [r5, #0]
 8005326:	e7d3      	b.n	80052d0 <_free_r+0x24>
 8005328:	6820      	ldr	r0, [r4, #0]
 800532a:	1821      	adds	r1, r4, r0
 800532c:	428a      	cmp	r2, r1
 800532e:	bf04      	itt	eq
 8005330:	6811      	ldreq	r1, [r2, #0]
 8005332:	6852      	ldreq	r2, [r2, #4]
 8005334:	6062      	str	r2, [r4, #4]
 8005336:	bf04      	itt	eq
 8005338:	1809      	addeq	r1, r1, r0
 800533a:	6021      	streq	r1, [r4, #0]
 800533c:	605c      	str	r4, [r3, #4]
 800533e:	e7c7      	b.n	80052d0 <_free_r+0x24>
 8005340:	bd38      	pop	{r3, r4, r5, pc}
 8005342:	bf00      	nop
 8005344:	200000bc 	.word	0x200000bc

08005348 <_malloc_r>:
 8005348:	b570      	push	{r4, r5, r6, lr}
 800534a:	1ccd      	adds	r5, r1, #3
 800534c:	f025 0503 	bic.w	r5, r5, #3
 8005350:	3508      	adds	r5, #8
 8005352:	2d0c      	cmp	r5, #12
 8005354:	bf38      	it	cc
 8005356:	250c      	movcc	r5, #12
 8005358:	2d00      	cmp	r5, #0
 800535a:	4606      	mov	r6, r0
 800535c:	db01      	blt.n	8005362 <_malloc_r+0x1a>
 800535e:	42a9      	cmp	r1, r5
 8005360:	d903      	bls.n	800536a <_malloc_r+0x22>
 8005362:	230c      	movs	r3, #12
 8005364:	6033      	str	r3, [r6, #0]
 8005366:	2000      	movs	r0, #0
 8005368:	bd70      	pop	{r4, r5, r6, pc}
 800536a:	f000 f87d 	bl	8005468 <__malloc_lock>
 800536e:	4a21      	ldr	r2, [pc, #132]	; (80053f4 <_malloc_r+0xac>)
 8005370:	6814      	ldr	r4, [r2, #0]
 8005372:	4621      	mov	r1, r4
 8005374:	b991      	cbnz	r1, 800539c <_malloc_r+0x54>
 8005376:	4c20      	ldr	r4, [pc, #128]	; (80053f8 <_malloc_r+0xb0>)
 8005378:	6823      	ldr	r3, [r4, #0]
 800537a:	b91b      	cbnz	r3, 8005384 <_malloc_r+0x3c>
 800537c:	4630      	mov	r0, r6
 800537e:	f000 f863 	bl	8005448 <_sbrk_r>
 8005382:	6020      	str	r0, [r4, #0]
 8005384:	4629      	mov	r1, r5
 8005386:	4630      	mov	r0, r6
 8005388:	f000 f85e 	bl	8005448 <_sbrk_r>
 800538c:	1c43      	adds	r3, r0, #1
 800538e:	d124      	bne.n	80053da <_malloc_r+0x92>
 8005390:	230c      	movs	r3, #12
 8005392:	6033      	str	r3, [r6, #0]
 8005394:	4630      	mov	r0, r6
 8005396:	f000 f868 	bl	800546a <__malloc_unlock>
 800539a:	e7e4      	b.n	8005366 <_malloc_r+0x1e>
 800539c:	680b      	ldr	r3, [r1, #0]
 800539e:	1b5b      	subs	r3, r3, r5
 80053a0:	d418      	bmi.n	80053d4 <_malloc_r+0x8c>
 80053a2:	2b0b      	cmp	r3, #11
 80053a4:	d90f      	bls.n	80053c6 <_malloc_r+0x7e>
 80053a6:	600b      	str	r3, [r1, #0]
 80053a8:	50cd      	str	r5, [r1, r3]
 80053aa:	18cc      	adds	r4, r1, r3
 80053ac:	4630      	mov	r0, r6
 80053ae:	f000 f85c 	bl	800546a <__malloc_unlock>
 80053b2:	f104 000b 	add.w	r0, r4, #11
 80053b6:	1d23      	adds	r3, r4, #4
 80053b8:	f020 0007 	bic.w	r0, r0, #7
 80053bc:	1ac3      	subs	r3, r0, r3
 80053be:	d0d3      	beq.n	8005368 <_malloc_r+0x20>
 80053c0:	425a      	negs	r2, r3
 80053c2:	50e2      	str	r2, [r4, r3]
 80053c4:	e7d0      	b.n	8005368 <_malloc_r+0x20>
 80053c6:	428c      	cmp	r4, r1
 80053c8:	684b      	ldr	r3, [r1, #4]
 80053ca:	bf16      	itet	ne
 80053cc:	6063      	strne	r3, [r4, #4]
 80053ce:	6013      	streq	r3, [r2, #0]
 80053d0:	460c      	movne	r4, r1
 80053d2:	e7eb      	b.n	80053ac <_malloc_r+0x64>
 80053d4:	460c      	mov	r4, r1
 80053d6:	6849      	ldr	r1, [r1, #4]
 80053d8:	e7cc      	b.n	8005374 <_malloc_r+0x2c>
 80053da:	1cc4      	adds	r4, r0, #3
 80053dc:	f024 0403 	bic.w	r4, r4, #3
 80053e0:	42a0      	cmp	r0, r4
 80053e2:	d005      	beq.n	80053f0 <_malloc_r+0xa8>
 80053e4:	1a21      	subs	r1, r4, r0
 80053e6:	4630      	mov	r0, r6
 80053e8:	f000 f82e 	bl	8005448 <_sbrk_r>
 80053ec:	3001      	adds	r0, #1
 80053ee:	d0cf      	beq.n	8005390 <_malloc_r+0x48>
 80053f0:	6025      	str	r5, [r4, #0]
 80053f2:	e7db      	b.n	80053ac <_malloc_r+0x64>
 80053f4:	200000bc 	.word	0x200000bc
 80053f8:	200000c0 	.word	0x200000c0

080053fc <_realloc_r>:
 80053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fe:	4607      	mov	r7, r0
 8005400:	4614      	mov	r4, r2
 8005402:	460e      	mov	r6, r1
 8005404:	b921      	cbnz	r1, 8005410 <_realloc_r+0x14>
 8005406:	4611      	mov	r1, r2
 8005408:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800540c:	f7ff bf9c 	b.w	8005348 <_malloc_r>
 8005410:	b922      	cbnz	r2, 800541c <_realloc_r+0x20>
 8005412:	f7ff ff4b 	bl	80052ac <_free_r>
 8005416:	4625      	mov	r5, r4
 8005418:	4628      	mov	r0, r5
 800541a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800541c:	f000 f826 	bl	800546c <_malloc_usable_size_r>
 8005420:	42a0      	cmp	r0, r4
 8005422:	d20f      	bcs.n	8005444 <_realloc_r+0x48>
 8005424:	4621      	mov	r1, r4
 8005426:	4638      	mov	r0, r7
 8005428:	f7ff ff8e 	bl	8005348 <_malloc_r>
 800542c:	4605      	mov	r5, r0
 800542e:	2800      	cmp	r0, #0
 8005430:	d0f2      	beq.n	8005418 <_realloc_r+0x1c>
 8005432:	4631      	mov	r1, r6
 8005434:	4622      	mov	r2, r4
 8005436:	f7ff ff15 	bl	8005264 <memcpy>
 800543a:	4631      	mov	r1, r6
 800543c:	4638      	mov	r0, r7
 800543e:	f7ff ff35 	bl	80052ac <_free_r>
 8005442:	e7e9      	b.n	8005418 <_realloc_r+0x1c>
 8005444:	4635      	mov	r5, r6
 8005446:	e7e7      	b.n	8005418 <_realloc_r+0x1c>

08005448 <_sbrk_r>:
 8005448:	b538      	push	{r3, r4, r5, lr}
 800544a:	4c06      	ldr	r4, [pc, #24]	; (8005464 <_sbrk_r+0x1c>)
 800544c:	2300      	movs	r3, #0
 800544e:	4605      	mov	r5, r0
 8005450:	4608      	mov	r0, r1
 8005452:	6023      	str	r3, [r4, #0]
 8005454:	f7fc fe1a 	bl	800208c <_sbrk>
 8005458:	1c43      	adds	r3, r0, #1
 800545a:	d102      	bne.n	8005462 <_sbrk_r+0x1a>
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	b103      	cbz	r3, 8005462 <_sbrk_r+0x1a>
 8005460:	602b      	str	r3, [r5, #0]
 8005462:	bd38      	pop	{r3, r4, r5, pc}
 8005464:	2000046c 	.word	0x2000046c

08005468 <__malloc_lock>:
 8005468:	4770      	bx	lr

0800546a <__malloc_unlock>:
 800546a:	4770      	bx	lr

0800546c <_malloc_usable_size_r>:
 800546c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005470:	1f18      	subs	r0, r3, #4
 8005472:	2b00      	cmp	r3, #0
 8005474:	bfbc      	itt	lt
 8005476:	580b      	ldrlt	r3, [r1, r0]
 8005478:	18c0      	addlt	r0, r0, r3
 800547a:	4770      	bx	lr

0800547c <_init>:
 800547c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800547e:	bf00      	nop
 8005480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005482:	bc08      	pop	{r3}
 8005484:	469e      	mov	lr, r3
 8005486:	4770      	bx	lr

08005488 <_fini>:
 8005488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800548a:	bf00      	nop
 800548c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800548e:	bc08      	pop	{r3}
 8005490:	469e      	mov	lr, r3
 8005492:	4770      	bx	lr
