

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2'
================================================================
* Date:           Mon Oct 13 17:12:04 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.218 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102400|   102400|         2|          1|          1|  102400|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.14ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 9 [1/1] (1.14ns)   --->   "%store_ln49 = store i9 0, i9 %r" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 9 'store' 'store_ln49' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 10 [1/1] (1.14ns)   --->   "%store_ln51 = store i9 0, i9 %c" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 10 'store' 'store_ln51' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.21>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%icmp_ln49 = icmp_eq  i17 %indvar_flatten_load, i17 102400" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 13 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln49_1 = add i17 %indvar_flatten_load, i17 1" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 14 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc10.i, void %VITIS_LOOP_59_4.lr.ph.i.exitStub" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 15 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_load = load i9 %c" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 16 'load' 'c_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_load = load i9 %r" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 17 'load' 'r_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.62ns)   --->   "%add_ln49 = add i9 %r_load, i9 1" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 18 'add' 'add_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.62ns)   --->   "%icmp_ln51 = icmp_eq  i9 %c_load, i9 320" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 19 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.72ns)   --->   "%select_ln49 = select i1 %icmp_ln51, i9 0, i9 %c_load" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 20 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.72ns)   --->   "%select_ln49_1 = select i1 %icmp_ln51, i9 %add_ln49, i9 %r_load" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 21 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %select_ln49_1, i8 0" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %select_ln49_1, i6 0" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 23 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %tmp_1" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 24 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_1 = add i17 %tmp, i17 %zext_ln51" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 25 'add' 'add_ln51_1' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %select_ln49" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 26 'zext' 'zext_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.86ns) (root node of TernaryAdder)   --->   "%add_ln53 = add i17 %add_ln51_1, i17 %zext_ln53" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 27 'add' 'add_ln53' <Predicate = (!icmp_ln49)> <Delay = 2.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (1.62ns)   --->   "%add_ln51 = add i9 %select_ln49, i9 1" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 28 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%store_ln49 = store i17 %add_ln49_1, i17 %indvar_flatten" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 29 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.14>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln49 = store i9 %select_ln49_1, i9 %r" [fmm_hls_greedy_potential.cpp:49]   --->   Operation 30 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.14>
ST_2 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln51 = store i9 %add_ln51, i9 %c" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 31 'store' 'store_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.14>
ST_2 : Operation 39 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_51_2_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i17 %add_ln53" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 34 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln53_1" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 35 'getelementptr' 'M_e_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:52]   --->   Operation 36 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln53 = store i32 0, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:53]   --->   Operation 37 'store' 'store_ln53' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc.i" [fmm_hls_greedy_potential.cpp:51]   --->   Operation 38 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.146ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [5]  (1.146 ns)

 <State 2>: 5.218ns
The critical path consists of the following:
	'load' operation 9 bit ('c_load', fmm_hls_greedy_potential.cpp:51) on local variable 'c', fmm_hls_greedy_potential.cpp:51 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', fmm_hls_greedy_potential.cpp:51) [20]  (1.628 ns)
	'select' operation 9 bit ('select_ln49', fmm_hls_greedy_potential.cpp:49) [21]  (0.723 ns)
	'add' operation 17 bit ('add_ln53', fmm_hls_greedy_potential.cpp:53) [28]  (2.867 ns)

 <State 3>: 2.417ns
The critical path consists of the following:
	'getelementptr' operation 17 bit ('M_e_addr', fmm_hls_greedy_potential.cpp:53) [30]  (0.000 ns)
	'store' operation 0 bit ('store_ln53', fmm_hls_greedy_potential.cpp:53) of constant 0 on array 'M_e' [32]  (2.417 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
