/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 21 14:43:27 2015
 *                 Full Compile MD5 Checksum  6f40c93fa7adf1b7b596c84d59590a10
 *                     (minus title and desc)
 *                 MD5 Checksum               b1b8c76af39c441b8e9ab1ae2930543d
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     88
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_H__
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_H__

/***************************************************************************
 *XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR - Context 0 to 31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31 0x20a4f780 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_SET_0_31 0x20a4f784 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_CLEAR_0_31 0x20a4f788 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 0x20a4f78c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_MASK_SET_0_31 0x20a4f790 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_MASK_CLEAR_0_31 0x20a4f794 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_STATUS_0_31 0x20a4f798 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_SET_0_31 0x20a4f79c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_CLEAR_0_31 0x20a4f7a0 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 0x20a4f7a4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_MASK_SET_0_31 0x20a4f7a8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31 0x20a4f7ac /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_H__ */

/* End of File */
