// Seed: 1072171233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_10 == id_4;
  uwire id_11;
  wire  id_12;
  assign id_8 = 1 < id_11;
  assign id_8 = 1;
  wire id_13;
  tri1 id_14 = id_4;
  wire id_15;
  assign id_8 = id_5 >> 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 id_10
    , id_18,
    input wand id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    input uwire id_15,
    output wand id_16
);
  always @("" or negedge 1) begin
    $display(id_7, 1, 1);
    $display(1'b0);
  end
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18
  );
endmodule
