# Final Project Reti Logiche 2021/2022
 
This is an implementation of a convolutional encoder in VHDL for the final project of the course "Reti Logiche" @ Politecnico di Milano
 
