{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446103448738 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HUCB2P0_TOP 5CGXFC7D7F31C8 " "Selected device 5CGXFC7D7F31C8 for design \"HUCB2P0_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446103448968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446103449141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446103449142 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1446103449954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446103451918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446103454738 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1446103455049 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 307 " "No exact pin location assignment(s) for 5 pins of 307 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1446103455838 ""}
{ "Info" "IFOCT_OCT_CREATED_CONTROL_BLOCK" "termination_blk0 " "Created on-chip termination control block \"termination_blk0\" " {  } { { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termination_blk0~O_SERDATAOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 24273 9684 10422 0}  }  } }  } 0 174060 "Created on-chip termination control block \"%1!s!\" " 0 0 "Fitter" 0 -1 1446103456213 ""}
{ "Info" "IFOCT_OCT_CREATED_RZQ_PIN" "termination_blk0~_rzq_pad " "Created on-chip termination (OCT) RZQ pin \"termination_blk0~_rzq_pad\" " {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termination_blk0~_rzq_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 24274 9684 10422 0}  }  } }  } 0 174063 "Created on-chip termination (OCT) RZQ pin \"%1!s!\" " 0 0 "Fitter" 0 -1 1446103456213 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "termination_blk0~_rzq_pad " "RUP, RDN, or RZQ pin termination_blk0~_rzq_pad not assigned to an exact location on the device" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { termination_blk0~_rzq_pad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 24274 9684 10422 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1446103456214 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1446103456214 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "47 " "47 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_oclk I_adca_oclk(n) " "differential I/O pin \"I_adca_oclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_oclk(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_oclk } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_oclk" } { 0 "I_adca_oclk(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 88 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_oclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 521 9684 10422 0} { 0 { 0 ""} 0 1017 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_oclk(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_oclk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[0\] I_adca_d\[0\](n) " "differential I/O pin \"I_adca_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[0\]" } { 0 "I_adca_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 347 9684 10422 0} { 0 { 0 ""} 0 1011 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[1\] I_adca_d\[1\](n) " "differential I/O pin \"I_adca_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[1\]" } { 0 "I_adca_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 348 9684 10422 0} { 0 { 0 ""} 0 1012 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[2\] I_adca_d\[2\](n) " "differential I/O pin \"I_adca_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[2\]" } { 0 "I_adca_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 349 9684 10422 0} { 0 { 0 ""} 0 1013 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[3\] I_adca_d\[3\](n) " "differential I/O pin \"I_adca_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[3\]" } { 0 "I_adca_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 350 9684 10422 0} { 0 { 0 ""} 0 1014 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[4\] I_adca_d\[4\](n) " "differential I/O pin \"I_adca_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[4\]" } { 0 "I_adca_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 351 9684 10422 0} { 0 { 0 ""} 0 1015 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adca_d\[5\] I_adca_d\[5\](n) " "differential I/O pin \"I_adca_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adca_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adca_d\[5\]" } { 0 "I_adca_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 90 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 352 9684 10422 0} { 0 { 0 ""} 0 1016 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adca_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adca_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[0\] I_adcb_d\[0\](n) " "differential I/O pin \"I_adcb_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[0\]" } { 0 "I_adcb_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 353 9684 10422 0} { 0 { 0 ""} 0 1018 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[1\] I_adcb_d\[1\](n) " "differential I/O pin \"I_adcb_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[1\]" } { 0 "I_adcb_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 354 9684 10422 0} { 0 { 0 ""} 0 1019 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[2\] I_adcb_d\[2\](n) " "differential I/O pin \"I_adcb_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[2\]" } { 0 "I_adcb_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 355 9684 10422 0} { 0 { 0 ""} 0 1020 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[3\] I_adcb_d\[3\](n) " "differential I/O pin \"I_adcb_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[3\]" } { 0 "I_adcb_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 356 9684 10422 0} { 0 { 0 ""} 0 1021 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[4\] I_adcb_d\[4\](n) " "differential I/O pin \"I_adcb_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[4\]" } { 0 "I_adcb_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 357 9684 10422 0} { 0 { 0 ""} 0 1022 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcb_d\[5\] I_adcb_d\[5\](n) " "differential I/O pin \"I_adcb_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcb_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcb_d\[5\]" } { 0 "I_adcb_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 91 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 358 9684 10422 0} { 0 { 0 ""} 0 1023 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcb_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcb_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[0\] I_adcc_d\[0\](n) " "differential I/O pin \"I_adcc_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[0\]" } { 0 "I_adcc_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 359 9684 10422 0} { 0 { 0 ""} 0 1024 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[1\] I_adcc_d\[1\](n) " "differential I/O pin \"I_adcc_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[1\]" } { 0 "I_adcc_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 360 9684 10422 0} { 0 { 0 ""} 0 1025 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[2\] I_adcc_d\[2\](n) " "differential I/O pin \"I_adcc_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[2\]" } { 0 "I_adcc_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 361 9684 10422 0} { 0 { 0 ""} 0 1026 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[3\] I_adcc_d\[3\](n) " "differential I/O pin \"I_adcc_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[3\]" } { 0 "I_adcc_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 362 9684 10422 0} { 0 { 0 ""} 0 1027 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[4\] I_adcc_d\[4\](n) " "differential I/O pin \"I_adcc_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[4\]" } { 0 "I_adcc_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 363 9684 10422 0} { 0 { 0 ""} 0 1028 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcc_d\[5\] I_adcc_d\[5\](n) " "differential I/O pin \"I_adcc_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcc_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcc_d\[5\]" } { 0 "I_adcc_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 92 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 364 9684 10422 0} { 0 { 0 ""} 0 1029 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcc_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcc_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[0\] I_adcd_d\[0\](n) " "differential I/O pin \"I_adcd_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[0\]" } { 0 "I_adcd_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 365 9684 10422 0} { 0 { 0 ""} 0 1030 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[1\] I_adcd_d\[1\](n) " "differential I/O pin \"I_adcd_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[1\]" } { 0 "I_adcd_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 366 9684 10422 0} { 0 { 0 ""} 0 1031 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[2\] I_adcd_d\[2\](n) " "differential I/O pin \"I_adcd_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[2\]" } { 0 "I_adcd_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 367 9684 10422 0} { 0 { 0 ""} 0 1032 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[3\] I_adcd_d\[3\](n) " "differential I/O pin \"I_adcd_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[3\]" } { 0 "I_adcd_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 368 9684 10422 0} { 0 { 0 ""} 0 1033 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[4\] I_adcd_d\[4\](n) " "differential I/O pin \"I_adcd_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[4\]" } { 0 "I_adcd_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 369 9684 10422 0} { 0 { 0 ""} 0 1034 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcd_d\[5\] I_adcd_d\[5\](n) " "differential I/O pin \"I_adcd_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcd_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcd_d\[5\]" } { 0 "I_adcd_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 93 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 370 9684 10422 0} { 0 { 0 ""} 0 1035 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcd_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcd_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_clk I_adce_clk(n) " "differential I/O pin \"I_adce_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_clk(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_clk } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_clk" } { 0 "I_adce_clk(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 96 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 522 9684 10422 0} { 0 { 0 ""} 0 1036 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_clk(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[0\] I_adce_d\[0\](n) " "differential I/O pin \"I_adce_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[0\]" } { 0 "I_adce_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 371 9684 10422 0} { 0 { 0 ""} 0 1037 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[1\] I_adce_d\[1\](n) " "differential I/O pin \"I_adce_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[1\]" } { 0 "I_adce_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 372 9684 10422 0} { 0 { 0 ""} 0 1038 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[2\] I_adce_d\[2\](n) " "differential I/O pin \"I_adce_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[2\]" } { 0 "I_adce_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 373 9684 10422 0} { 0 { 0 ""} 0 1039 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[3\] I_adce_d\[3\](n) " "differential I/O pin \"I_adce_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[3\]" } { 0 "I_adce_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 374 9684 10422 0} { 0 { 0 ""} 0 1040 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[4\] I_adce_d\[4\](n) " "differential I/O pin \"I_adce_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[4\]" } { 0 "I_adce_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 375 9684 10422 0} { 0 { 0 ""} 0 1041 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_d\[5\] I_adce_d\[5\](n) " "differential I/O pin \"I_adce_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_d\[5\]" } { 0 "I_adce_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 97 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 376 9684 10422 0} { 0 { 0 ""} 0 1042 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adce_or I_adce_or(n) " "differential I/O pin \"I_adce_or\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adce_or(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_or } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adce_or" } { 0 "I_adce_or(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 98 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_or } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 523 9684 10422 0} { 0 { 0 ""} 0 1043 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adce_or(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adce_or(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_or I_adcf_or(n) " "differential I/O pin \"I_adcf_or\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_or(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_or } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_or" } { 0 "I_adcf_or(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 106 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_or } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 528 9684 10422 0} { 0 { 0 ""} 0 1057 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_or(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_or(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_clk I_adcf_clk(n) " "differential I/O pin \"I_adcf_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_clk(n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_clk } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_clk" } { 0 "I_adcf_clk(n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 104 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 527 9684 10422 0} { 0 { 0 ""} 0 1044 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_clk(n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[0\] I_adcf_d\[0\](n) " "differential I/O pin \"I_adcf_d\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[0\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[0\]" } { 0 "I_adcf_d\[0\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 377 9684 10422 0} { 0 { 0 ""} 0 1045 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[0](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[0](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[10\] I_adcf_d\[10\](n) " "differential I/O pin \"I_adcf_d\[10\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[10\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[10] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[10\]" } { 0 "I_adcf_d\[10\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 387 9684 10422 0} { 0 { 0 ""} 0 1055 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[10](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[10](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[11\] I_adcf_d\[11\](n) " "differential I/O pin \"I_adcf_d\[11\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[11\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[11] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[11\]" } { 0 "I_adcf_d\[11\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 388 9684 10422 0} { 0 { 0 ""} 0 1056 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[11](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[11](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[1\] I_adcf_d\[1\](n) " "differential I/O pin \"I_adcf_d\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[1\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[1\]" } { 0 "I_adcf_d\[1\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 378 9684 10422 0} { 0 { 0 ""} 0 1046 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[1](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[1](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[2\] I_adcf_d\[2\](n) " "differential I/O pin \"I_adcf_d\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[2\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[2\]" } { 0 "I_adcf_d\[2\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 379 9684 10422 0} { 0 { 0 ""} 0 1047 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[2](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[2](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[3\] I_adcf_d\[3\](n) " "differential I/O pin \"I_adcf_d\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[3\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[3\]" } { 0 "I_adcf_d\[3\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 380 9684 10422 0} { 0 { 0 ""} 0 1048 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[3](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[3](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[4\] I_adcf_d\[4\](n) " "differential I/O pin \"I_adcf_d\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[4\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[4\]" } { 0 "I_adcf_d\[4\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 381 9684 10422 0} { 0 { 0 ""} 0 1049 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[4](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[4](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[5\] I_adcf_d\[5\](n) " "differential I/O pin \"I_adcf_d\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[5\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[5\]" } { 0 "I_adcf_d\[5\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 382 9684 10422 0} { 0 { 0 ""} 0 1050 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[5](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[5](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[6\] I_adcf_d\[6\](n) " "differential I/O pin \"I_adcf_d\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[6\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[6] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[6\]" } { 0 "I_adcf_d\[6\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 383 9684 10422 0} { 0 { 0 ""} 0 1051 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[6](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[6](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[7\] I_adcf_d\[7\](n) " "differential I/O pin \"I_adcf_d\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[7\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[7] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[7\]" } { 0 "I_adcf_d\[7\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 384 9684 10422 0} { 0 { 0 ""} 0 1052 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[7](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[7](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[8\] I_adcf_d\[8\](n) " "differential I/O pin \"I_adcf_d\[8\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[8\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[8] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[8\]" } { 0 "I_adcf_d\[8\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 385 9684 10422 0} { 0 { 0 ""} 0 1053 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[8](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[8](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "I_adcf_d\[9\] I_adcf_d\[9\](n) " "differential I/O pin \"I_adcf_d\[9\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"I_adcf_d\[9\](n)\"." {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[9] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_adcf_d\[9\]" } { 0 "I_adcf_d\[9\](n)" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 105 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 386 9684 10422 0} { 0 { 0 ""} 0 1054 9684 10422 0}  }  } } { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { I_adcf_d[9](n) } } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_adcf_d[9](n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1446103467768 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1446103467768 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471645 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471645 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471645 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[5\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[5\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471660 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471660 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471660 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[2\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[2\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471660 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471660 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103471660 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103471660 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1446103471770 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474840 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474840 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474840 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[5\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[5\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474855 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474855 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474855 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[2\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[2\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474855 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474855 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103474855 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103474855 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1446103474871 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1446103474871 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y74_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y74_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1446103474871 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1446103474871 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 989 global CLKCTRL_G6 " "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 989 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1446103475027 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "usb_121pll:U4_usb_pll\|usb_121pll_0002:usb_121pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1446103475027 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1956 global CLKCTRL_G10 " "adc_pll:U5_adc_pll\|adc_pll_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1956 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1446103475027 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1446103475027 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "I_ref_clk~inputCLKENA0 157 global CLKCTRL_G9 " "I_ref_clk~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1446103475027 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1446103475027 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475855 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475855 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475871 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[5\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[5\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475871 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[4\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[4\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475871 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475871 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[2\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[2\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475871 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcd_d\[1\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcd_d\[1\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475871 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "8A I_adcc_d\[0\] " "Too many 2.5-V SE IO in bank 8A with LVDS RX pin I_adcc_d\[0\]. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[5\] 4 " "SE I/O O_usb_gpio\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[4\] 4 " "SE I/O O_usb_gpio\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[3\] 4 " "SE I/O O_usb_gpio\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[2\] 4 " "SE I/O O_usb_gpio\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[1\] 4 " "SE I/O O_usb_gpio\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_gpio\[0\] 4 " "SE I/O O_usb_gpio\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[3\] 4 " "SE I/O O_usb_i2s\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[2\] 4 " "SE I/O O_usb_i2s\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[1\] 4 " "SE I/O O_usb_i2s\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_i2s\[0\] 4 " "SE I/O O_usb_i2s\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_clk 4 " "SE I/O O_usb_clk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_cts 4 " "SE I/O O_usb_uart_cts contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_uart_rxd 4 " "SE I/O O_usb_uart_rxd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_reset 4 " "SE I/O O_usb_reset contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_int 4 " "SE I/O O_usb_int contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pkt 4 " "SE I/O O_usb_pkt contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a1 4 " "SE I/O O_usb_a1 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_a0 4 " "SE I/O O_usb_a0 contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_oe 4 " "SE I/O O_usb_oe contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_rd 4 " "SE I/O O_usb_rd contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_wr 4 " "SE I/O O_usb_wr contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_cs 4 " "SE I/O O_usb_cs contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "O_usb_pclk 4 " "SE I/O O_usb_pclk contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[13\] 4 " "SE I/O IO_usb_dq\[13\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[12\] 4 " "SE I/O IO_usb_dq\[12\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[11\] 4 " "SE I/O IO_usb_dq\[11\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[10\] 4 " "SE I/O IO_usb_dq\[10\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[9\] 4 " "SE I/O IO_usb_dq\[9\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[8\] 4 " "SE I/O IO_usb_dq\[8\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[7\] 4 " "SE I/O IO_usb_dq\[7\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[6\] 4 " "SE I/O IO_usb_dq\[6\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[5\] 4 " "SE I/O IO_usb_dq\[5\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[4\] 4 " "SE I/O IO_usb_dq\[4\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[3\] 4 " "SE I/O IO_usb_dq\[3\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[2\] 4 " "SE I/O IO_usb_dq\[2\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[1\] 4 " "SE I/O IO_usb_dq\[1\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[0\] 4 " "SE I/O IO_usb_dq\[0\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[31\] 4 " "SE I/O IO_usb_dq\[31\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[30\] 4 " "SE I/O IO_usb_dq\[30\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[29\] 4 " "SE I/O IO_usb_dq\[29\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[28\] 4 " "SE I/O IO_usb_dq\[28\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[27\] 4 " "SE I/O IO_usb_dq\[27\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[26\] 4 " "SE I/O IO_usb_dq\[26\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[25\] 4 " "SE I/O IO_usb_dq\[25\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[24\] 4 " "SE I/O IO_usb_dq\[24\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[23\] 4 " "SE I/O IO_usb_dq\[23\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[22\] 4 " "SE I/O IO_usb_dq\[22\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[21\] 4 " "SE I/O IO_usb_dq\[21\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[20\] 4 " "SE I/O IO_usb_dq\[20\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[19\] 4 " "SE I/O IO_usb_dq\[19\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[18\] 4 " "SE I/O IO_usb_dq\[18\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[17\] 4 " "SE I/O IO_usb_dq\[17\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[16\] 4 " "SE I/O IO_usb_dq\[16\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[15\] 4 " "SE I/O IO_usb_dq\[15\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""} { "Info" "ICIO_IO_CONTRIBUTION" "IO_usb_dq\[14\] 4 " "SE I/O IO_usb_dq\[14\] contributed to 4% of the margin due to SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the margin due to SSN" 0 0 "Quartus II" 0 -1 1446103475871 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1446103475871 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446103475887 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o3q1 " "Entity dcfifo_o3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t0q1 " "Entity dcfifo_t0q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_uhs1 " "Entity dcfifo_uhs1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446103480575 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1446103480575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_qe9:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1446103480622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480622 ""}  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1446103480622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1446103480622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480622 ""}  } { { "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera_14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1446103480622 ""}
{ "Info" "ISTA_SDC_FOUND" "tt.sdc " "Reading SDC File: 'tt.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446103480653 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.166 -waveform \{0.000 2.083\} -name I_adcf_clk I_adcf_clk " "create_clock -period 4.166 -waveform \{0.000 2.083\} -name I_adcf_clk I_adcf_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 50.000 -waveform \{0.000 25.000\} -name I_ref_clk I_ref_clk " "create_clock -period 50.000 -waveform \{0.000 25.000\} -name I_ref_clk I_ref_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 15 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 15 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480668 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 50.01 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase 50.01 -duty_cycle 50.00 -name \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480668 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1446103480668 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk_4883 " "Node: S_clk_4883 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p2s_dac:U8_p2s_dac\|ld S_clk_4883 " "Register p2s_dac:U8_p2s_dac\|ld is being clocked by S_clk_4883" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446103480684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446103480684 "|HUCB2P0_TOP|S_clk_4883"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_key_start_dclk " "Node: S_key_start_dclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_key_start_temp1 S_key_start_dclk " "Register S_key_start_temp1 is being clocked by S_key_start_dclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446103480684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446103480684 "|HUCB2P0_TOP|S_key_start_dclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_DA_a " "Node: S_DA_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register S_DA_addr\[0\] S_DA_a " "Register S_DA_addr\[0\] is being clocked by S_DA_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446103480684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446103480684 "|HUCB2P0_TOP|S_DA_a"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480731 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1446103480731 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1446103480809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1446103480809 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1446103480825 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166   I_adcf_clk " "   4.166   I_adcf_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000    I_ref_clk " "  50.000    I_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  16.666 U4_usb_pll\|usb_121pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.851 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.851 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.664 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  16.664 U5_adc_pll\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446103480825 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1446103480825 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446103481403 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446103481418 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446103481450 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446103481497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446103481497 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446103481512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446103482348 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1446103482363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446103482363 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK " "Node \"FPGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK(n) " "Node \"FPGA_CLK(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RCLK " "Node \"PCIE_RCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RCLK(n) " "Node \"PCIE_RCLK(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RCLK(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_0 " "Node \"PCIE_RX_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_0(n) " "Node \"PCIE_RX_0(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_0(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_1 " "Node \"PCIE_RX_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_1(n) " "Node \"PCIE_RX_1(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_1(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_2 " "Node \"PCIE_RX_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_2(n) " "Node \"PCIE_RX_2(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_2(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_3 " "Node \"PCIE_RX_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_3(n) " "Node \"PCIE_RX_3(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_3(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_0 " "Node \"PCIE_TX_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_0(n) " "Node \"PCIE_TX_0(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_0(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_1 " "Node \"PCIE_TX_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_1(n) " "Node \"PCIE_TX_1(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_1(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_2 " "Node \"PCIE_TX_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_2(n) " "Node \"PCIE_TX_2(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_2(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_3 " "Node \"PCIE_TX_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_3(n) " "Node \"PCIE_TX_3(n)\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_3(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446103483332 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1446103483332 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446103483410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446103494679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446103499085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446103499242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446103511735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446103511735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446103517326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 11 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446103546189 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446103546189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446103569312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446103569890 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446103569890 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "16.34 " "Total time spent on timing analysis during the Fitter is 16.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446103673919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446103683073 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446103730077 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446103730218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446103775879 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:23 " "Fitter post-fit operations ending: elapsed time is 00:02:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446103822036 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1446103830906 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D0 a permanently disabled " "Pin DDR3_D0 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 41 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D1 a permanently disabled " "Pin DDR3_D1 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 42 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 488 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D2 a permanently disabled " "Pin DDR3_D2 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D2 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D2" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 43 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 489 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D3 a permanently disabled " "Pin DDR3_D3 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D3 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D3" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 44 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 490 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D4 a permanently disabled " "Pin DDR3_D4 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D4 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D4" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 45 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 491 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D5 a permanently disabled " "Pin DDR3_D5 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D5 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D5" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 46 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 492 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D6 a permanently disabled " "Pin DDR3_D6 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D6 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D6" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 47 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D7 a permanently disabled " "Pin DDR3_D7 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D7 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D7" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 48 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D8 a permanently disabled " "Pin DDR3_D8 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D8 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D8" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 49 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D9 a permanently disabled " "Pin DDR3_D9 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D9 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D9" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 50 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 496 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D10 a permanently disabled " "Pin DDR3_D10 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D10 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D10" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 51 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D11 a permanently disabled " "Pin DDR3_D11 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D11 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D11" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 52 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 498 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D12 a permanently disabled " "Pin DDR3_D12 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D12 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D12" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 53 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 499 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D13 a permanently disabled " "Pin DDR3_D13 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D13 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D13" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 54 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D14 a permanently disabled " "Pin DDR3_D14 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D14 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D14" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 55 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 501 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_D15 a permanently disabled " "Pin DDR3_D15 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D15 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D15" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 56 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS0 a permanently disabled " "Pin DDR3_DQS0 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 67 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 506 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS0_n a permanently disabled " "Pin DDR3_DQS0_n has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 68 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS1 a permanently disabled " "Pin DDR3_DQS1 has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 69 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 508 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQS1_n a permanently disabled " "Pin DDR3_DQS1_n has a permanently disabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 70 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 509 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[0\] a permanently enabled " "Pin IO_usb_dq\[0\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[0\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 421 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[1\] a permanently enabled " "Pin IO_usb_dq\[1\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[1] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[1\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 422 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[2\] a permanently enabled " "Pin IO_usb_dq\[2\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[2] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[2\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 423 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[3\] a permanently enabled " "Pin IO_usb_dq\[3\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[3] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[3\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 424 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[4\] a permanently enabled " "Pin IO_usb_dq\[4\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[4] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[4\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 425 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[5\] a permanently enabled " "Pin IO_usb_dq\[5\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[5] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[5\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 426 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[6\] a permanently enabled " "Pin IO_usb_dq\[6\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[6] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[6\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 427 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[7\] a permanently enabled " "Pin IO_usb_dq\[7\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[7] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[7\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 428 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[8\] a permanently enabled " "Pin IO_usb_dq\[8\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[8] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[8\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 429 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[9\] a permanently enabled " "Pin IO_usb_dq\[9\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[9] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[9\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 430 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[10\] a permanently enabled " "Pin IO_usb_dq\[10\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[10] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[10\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 431 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[11\] a permanently enabled " "Pin IO_usb_dq\[11\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[11] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[11\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 432 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[12\] a permanently enabled " "Pin IO_usb_dq\[12\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[12] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[12\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 433 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[13\] a permanently enabled " "Pin IO_usb_dq\[13\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[13] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[13\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 434 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[14\] a permanently enabled " "Pin IO_usb_dq\[14\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[14] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[14\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 435 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[15\] a permanently enabled " "Pin IO_usb_dq\[15\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[15] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[15\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 436 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[16\] a permanently enabled " "Pin IO_usb_dq\[16\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[16] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[16\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 437 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[17\] a permanently enabled " "Pin IO_usb_dq\[17\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[17] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[17\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 438 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[18\] a permanently enabled " "Pin IO_usb_dq\[18\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[18] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[18\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 439 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[19\] a permanently enabled " "Pin IO_usb_dq\[19\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[19] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[19\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[20\] a permanently enabled " "Pin IO_usb_dq\[20\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[20] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[20\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[21\] a permanently enabled " "Pin IO_usb_dq\[21\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[21] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[21\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[22\] a permanently enabled " "Pin IO_usb_dq\[22\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[22] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[22\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 443 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[23\] a permanently enabled " "Pin IO_usb_dq\[23\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[23] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[23\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[24\] a permanently enabled " "Pin IO_usb_dq\[24\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[24] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[24\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 445 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[25\] a permanently enabled " "Pin IO_usb_dq\[25\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[25] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[25\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 446 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[26\] a permanently enabled " "Pin IO_usb_dq\[26\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[26] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[26\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 447 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[27\] a permanently enabled " "Pin IO_usb_dq\[27\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[27] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[27\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 448 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[28\] a permanently enabled " "Pin IO_usb_dq\[28\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[28] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[28\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 449 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[29\] a permanently enabled " "Pin IO_usb_dq\[29\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[29] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[29\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 450 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[30\] a permanently enabled " "Pin IO_usb_dq\[30\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[30] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[30\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 451 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_usb_dq\[31\] a permanently enabled " "Pin IO_usb_dq\[31\] has a permanently enabled output enable" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { IO_usb_dq[31] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_usb_dq\[31\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 241 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_usb_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 452 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1446103837903 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1446103837903 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "25 " "Following 25 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_ODT\[0\] GND " "Pin DDR3_ODT\[0\] has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_ODT[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT\[0\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 71 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_ODT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 344 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DML GND " "Pin DDR3_DML has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DML } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DML" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 72 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DML } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 510 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_CKE\[0\] GND " "Pin DDR3_CKE\[0\] has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_CKE[0] } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE\[0\]" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 73 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_CKE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 345 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DMU GND " "Pin DDR3_DMU has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DMU } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DMU" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 74 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DMU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 511 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_RST GND " "Pin DDR3_RST has GND driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_RST } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RST" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 76 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 512 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D0 VCC " "Pin DDR3_D0 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 41 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 487 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D1 VCC " "Pin DDR3_D1 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 42 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 488 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D2 VCC " "Pin DDR3_D2 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D2 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D2" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 43 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 489 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D3 VCC " "Pin DDR3_D3 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D3 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D3" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 44 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 490 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D4 VCC " "Pin DDR3_D4 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D4 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D4" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 45 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 491 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D5 VCC " "Pin DDR3_D5 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D5 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D5" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 46 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 492 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D6 VCC " "Pin DDR3_D6 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D6 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D6" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 47 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 493 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D7 VCC " "Pin DDR3_D7 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D7 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D7" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 48 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 494 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D8 VCC " "Pin DDR3_D8 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D8 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D8" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 49 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 495 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D9 VCC " "Pin DDR3_D9 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D9 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D9" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 50 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 496 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D10 VCC " "Pin DDR3_D10 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D10 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D10" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 51 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 497 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D11 VCC " "Pin DDR3_D11 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D11 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D11" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 52 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 498 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D12 VCC " "Pin DDR3_D12 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D12 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D12" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 53 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 499 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D13 VCC " "Pin DDR3_D13 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D13 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D13" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 54 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 500 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D14 VCC " "Pin DDR3_D14 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D14 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D14" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 55 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 501 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_D15 VCC " "Pin DDR3_D15 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_D15 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_D15" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 56 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_D15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 502 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS0 VCC " "Pin DDR3_DQS0 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 67 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 506 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS0_n VCC " "Pin DDR3_DQS0_n has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS0_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS0_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 68 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS0_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS1 VCC " "Pin DDR3_DQS1 has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1 } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 69 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 508 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQS1_n VCC " "Pin DDR3_DQS1_n has VCC driving its datain port" {  } { { "d:/altera_14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_14.0/quartus/bin64/pin_planner.ppl" { DDR3_DQS1_n } } } { "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS1_n" } } } } { "HUCB2P0_TOP.vhd" "" { Text "D:/another_team/HUCB2P0_150701/HUCB2P0_TOP.vhd" 70 0 0 } } { "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDR3_DQS1_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/another_team/HUCB2P0_150701/" { { 0 { 0 ""} 0 509 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1446103838091 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1446103838091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.fit.smsg " "Generated suppressed messages file D:/another_team/HUCB2P0_150701/output_files/HUCB2P0_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446103888657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2118 " "Peak virtual memory: 2118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446103949335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 15:32:29 2015 " "Processing ended: Thu Oct 29 15:32:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446103949335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:39 " "Elapsed time: 00:08:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446103949335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:35 " "Total CPU time (on all processors): 00:03:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446103949335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446103949335 ""}
