 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 08:07:08 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/REGs_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][7]/CK (DFFRHQX4M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][7]/Q (DFFRHQX4M)                 0.32       0.32 f
  U0_RegFile/REG_1[7] (Reg_File_ADDR_WD4_DATA_WD8)        0.00       0.32 f
  U0_ALU/B[7] (ALU_op_size8_rslt_size16_fun_size4)        0.00       0.32 f
  U0_ALU/U166/Y (AOI22XLM)                                0.16       0.48 r
  U0_ALU/U122/Y (NAND3BX2M)                               0.10       0.58 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       0.58 f
  data arrival time                                                  0.58

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)       0.46       0.46 f
  U0_ALU/U110/Y (OAI2B11X2M)               0.20       0.66 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                   0.66

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)       0.38       0.38 r
  U0_ALU/U115/Y (AOI211X2M)                0.08       0.46 f
  U0_ALU/U113/Y (NAND3BX2M)                0.07       0.53 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)       0.00       0.53 r
  data arrival time                                   0.53

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)       0.38       0.38 r
  U0_ALU/U134/Y (AOI211X2M)                0.08       0.46 f
  U0_ALU/U132/Y (NAND3BX2M)                0.07       0.53 r
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)       0.00       0.53 r
  data arrival time                                   0.53

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)       0.38       0.38 r
  U0_ALU/U118/Y (AOI211X2M)                0.08       0.46 f
  U0_ALU/U116/Y (NAND3BX2M)                0.07       0.53 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)       0.00       0.53 r
  data arrival time                                   0.53

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)       0.38       0.38 r
  U0_ALU/U103/Y (AOI211X2M)                0.08       0.46 f
  U0_ALU/U102/Y (NAND3BX2M)                0.07       0.53 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)       0.00       0.53 r
  data arrival time                                   0.53

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)       0.38       0.38 r
  U0_ALU/U91/Y (AOI211X2M)                 0.08       0.46 f
  U0_ALU/U89/Y (NAND3BX2M)                 0.07       0.53 r
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)       0.00       0.53 r
  data arrival time                                   0.53

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U94/Y (AOI22X1M)                                 0.15       0.62 r
  U0_ALU/U93/Y (NAND2X2M)                                 0.06       0.68 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U106/Y (AOI22X1M)                                0.15       0.62 r
  U0_ALU/U105/Y (NAND2X2M)                                0.06       0.68 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U108/Y (AOI22X1M)                                0.15       0.62 r
  U0_ALU/U107/Y (NAND2X2M)                                0.06       0.68 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U101/Y (AOI22X1M)                                0.15       0.62 r
  U0_ALU/U100/Y (NAND2X2M)                                0.06       0.68 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U99/Y (AOI22X1M)                                 0.15       0.62 r
  U0_ALU/U98/Y (NAND2X2M)                                 0.06       0.68 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)       0.46       0.46 f
  U0_ALU/U121/Y (AOI22X1M)                 0.15       0.62 r
  U0_ALU/U120/Y (NAND2X2M)                 0.06       0.68 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)       0.00       0.68 f
  data arrival time                                   0.68

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U97/Y (AOI22X1M)                                 0.15       0.62 r
  U0_ALU/U96/Y (NAND2X2M)                                 0.06       0.68 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.68 f
  data arrival time                                                  0.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]/CK (DFFRX1M)          0.00       0.00 r
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]/QN (DFFRX1M)          0.36       0.36 r
  U0_SYS_CNTRL/U4/Y (OAI22X1M)                            0.20       0.56 f
  U0_SYS_CNTRL/ALU_FUN[0] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       0.56 f
  U0_ALU/ALU_FUN[0] (ALU_op_size8_rslt_size16_fun_size4)
                                                          0.00       0.56 f
  U0_ALU/U64/Y (NAND3BX2M)                                0.16       0.72 r
  U0_ALU/U4/Y (OAI2B1X4M)                                 0.07       0.79 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       0.79 f
  data arrival time                                                  0.79

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]/CK (DFFRX1M)          0.00       0.00 r
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]/QN (DFFRX1M)          0.37       0.37 r
  U0_SYS_CNTRL/U5/Y (OAI22X1M)                            0.18       0.54 f
  U0_SYS_CNTRL/ALU_FUN[2] (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                                          0.00       0.54 f
  U0_ALU/ALU_FUN[2] (ALU_op_size8_rslt_size16_fun_size4)
                                                          0.00       0.54 f
  U0_ALU/U54/Y (NAND4X2M)                                 0.17       0.72 r
  U0_ALU/U37/Y (OAI21X2M)                                 0.06       0.78 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U139/Y (AO22X1M)                  0.16       0.52 r
  U0_ALU/U87/Y (NOR3BX2M)                  0.06       0.58 f
  U0_ALU/U85/Y (NAND3BX2M)                 0.07       0.65 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)       0.00       0.65 r
  data arrival time                                   0.65

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]/CK (DFFRX1M)          0.00       0.00 r
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]/QN (DFFRX1M)          0.36       0.36 r
  U0_SYS_CNTRL/U90/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]/D (DFFRX1M)           0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[0]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]/CK (DFFRX1M)          0.00       0.00 r
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]/QN (DFFRX1M)          0.36       0.36 r
  U0_SYS_CNTRL/U88/Y (OAI22X1M)                           0.08       0.44 f
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]/D (DFFRX1M)           0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[1]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]/CK (DFFRX1M)          0.00       0.00 r
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]/QN (DFFRX1M)          0.37       0.37 r
  U0_SYS_CNTRL/U89/Y (OAI22X1M)                           0.08       0.45 f
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]/D (DFFRX1M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[2]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: RST_SYNC_1/sychronizer_reg[1]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/sychronizer_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/sychronizer_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  RST_SYNC_1/sychronizer_reg[1]/Q (DFFRQX2M)              0.45       0.45 f
  RST_SYNC_1/sychronizer_reg[0]/D (DFFRQX2M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/sychronizer_reg[0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_DATA_SYNC/en_sychronizer_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/en_sychronizer_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/en_sychronizer_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_DATA_SYNC/en_sychronizer_reg[1]/Q (DFFRQX2M)         0.45       0.45 f
  U0_DATA_SYNC/en_sychronizer_reg[0]/D (DFFRQX2M)         0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/en_sychronizer_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_DATA_SYNC/en_sychronizer_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/pulse_gen_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/en_sychronizer_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  U0_DATA_SYNC/en_sychronizer_reg[0]/Q (DFFRQX2M)         0.46       0.46 f
  U0_DATA_SYNC/pulse_gen_reg/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/pulse_gen_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]/CK (DFFRX1M)          0.00       0.00 r
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]/QN (DFFRX1M)          0.40       0.40 r
  U0_SYS_CNTRL/U87/Y (OAI22X1M)                           0.09       0.49 f
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]/D (DFFRX1M)           0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CNTRL/INTERNAL_TEMP_reg[3]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_RegFile/REGs_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][6]/Q (DFFRHQX2M)                 0.27       0.27 r
  U0_RegFile/U238/Y (MX2XLM)                              0.19       0.46 r
  U0_RegFile/REGs_reg[1][6]/D (DFFRHQX2M)                 0.00       0.46 r
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/REGs_reg[1][6]/CK (DFFRHQX2M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/U12/Y (XNOR2X2M)           0.06       0.52 f
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_RegFile/REGs_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[0][7]/CK (DFFRHQX1M)                0.00       0.00 r
  U0_RegFile/REGs_reg[0][7]/Q (DFFRHQX1M)                 0.32       0.32 r
  U0_RegFile/U239/Y (MX2XLM)                              0.21       0.53 r
  U0_RegFile/REGs_reg[0][7]/D (DFFRHQX1M)                 0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/REGs_reg[0][7]/CK (DFFRHQX1M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]/Q (DFFRQX2M)
                                                          0.51       0.51 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/U11/Y (XNOR2X2M)           0.07       0.58 f
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_RegFile/REGs_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][0]/CK (DFFRHQX4M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][0]/Q (DFFRHQX4M)                 0.35       0.35 r
  U0_RegFile/U236/Y (MX2XLM)                              0.24       0.59 r
  U0_RegFile/REGs_reg[1][0]/D (DFFRHQX4M)                 0.00       0.59 r
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/REGs_reg[1][0]/CK (DFFRHQX4M)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_RegFile/REGs_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REGs_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REGs_reg[1][3]/CK (DFFRHQX4M)                0.00       0.00 r
  U0_RegFile/REGs_reg[1][3]/Q (DFFRHQX4M)                 0.35       0.35 r
  U0_RegFile/U235/Y (MX2XLM)                              0.24       0.59 r
  U0_RegFile/REGs_reg[1][3]/D (DFFRHQX4M)                 0.00       0.59 r
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/REGs_reg[1][3]/CK (DFFRHQX4M)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/R2W_SYNC/sychronizer_reg[3][0]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  CTRL_2_TX_FIFO/R2W_SYNC/SYNC[3] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                                          0.00       0.39 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/R_PTR_SYNC[3] (WRITE_FULL_ADDR_WIDTH3)
                                                          0.00       0.39 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/U25/Y (NOR4X1M)            0.07       0.46 f
  CTRL_2_TX_FIFO/U0_WRITE_FULL/U19/Y (AOI2B1X1M)          0.08       0.54 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/U18/Y (OAI2BB2X1M)         0.08       0.62 f
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[3]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_DATA_SYNC/pulse_gen_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/pulse_gen_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_DATA_SYNC/pulse_gen_reg/Q (DFFRQX2M)                 0.35       0.35 r
  U0_DATA_SYNC/U4/Y (NAND2BX2M)                           0.17       0.52 r
  U0_DATA_SYNC/U3/Y (INVX2M)                              0.10       0.62 f
  U0_DATA_SYNC/enable_pulse_reg/D (DFFRQX2M)              0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  CTRL_2_TX_FIFO/U0_WRITE_FULL/U7/Y (OAI32X1M)            0.13       0.63 f
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_WRITE_FULL/W_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: RX_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  RX_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  RX_ClkDiv/U23/Y (XNOR2X2M)               0.05       0.43 f
  RX_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: TX_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  TX_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  TX_ClkDiv/U13/Y (XNOR2X2M)               0.05       0.43 f
  TX_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.43 f
  data arrival time                                   0.43

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/QN (DFFRX1M)      0.36       0.36 r
  RX_ClkDiv/U4/Y (AOI211X2M)               0.08       0.44 f
  RX_ClkDiv/count_reg[1]/D (DFFRQX2M)      0.00       0.44 f
  data arrival time                                   0.44

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX_ClkDiv/count_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: RST_SYNC_2/sychronizer_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/sychronizer_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sychronizer_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  RST_SYNC_2/sychronizer_reg[1]/Q (DFFRQX2M)              0.45       0.45 f
  RST_SYNC_2/sychronizer_reg[0]/D (DFFRQX2M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sychronizer_reg[0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.43       0.43 r
  TX_ClkDiv/U12/Y (NOR2X2M)                               0.05       0.48 f
  TX_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/Q (DFFRX1M)       0.53       0.53 r
  RX_ClkDiv/U16/Y (NOR2X2M)                0.05       0.58 f
  RX_ClkDiv/count_reg[0]/D (DFFRX1M)       0.00       0.58 f
  data arrival time                                   0.58

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/QN (DFFRX1M)      0.36       0.36 r
  RX_ClkDiv/U7/Y (NOR2X2M)                 0.09       0.45 f
  RX_ClkDiv/U18/Y (NAND4X2M)               0.09       0.54 r
  RX_ClkDiv/U17/Y (OAI21X2M)               0.04       0.58 f
  RX_ClkDiv/count_reg[3]/D (DFFRQX2M)      0.00       0.58 f
  data arrival time                                   0.58

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX_ClkDiv/count_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: TX_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.39       0.39 r
  TX_ClkDiv/U11/Y (XNOR2X2M)                              0.18       0.57 r
  TX_ClkDiv/U10/Y (NOR2X2M)                               0.05       0.61 f
  TX_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: TX_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.39       0.39 r
  TX_ClkDiv/U17/S (ADDHX1M)                               0.10       0.49 f
  TX_ClkDiv/U6/Y (NOR2BX2M)                               0.12       0.61 f
  TX_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: TX_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.39       0.39 r
  TX_ClkDiv/U18/S (ADDHX1M)                               0.10       0.49 f
  TX_ClkDiv/U5/Y (NOR2BX2M)                               0.12       0.61 f
  TX_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.39       0.39 r
  TX_ClkDiv/U16/S (ADDHX1M)                               0.10       0.49 f
  TX_ClkDiv/U7/Y (NOR2BX2M)                               0.12       0.61 f
  TX_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: TX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  TX_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.43       0.43 r
  TX_ClkDiv/U15/S (ADDHX1M)                               0.07       0.49 f
  TX_ClkDiv/U8/Y (NOR2BX2M)                               0.13       0.62 f
  TX_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: RX_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_ClkDiv/count_reg[0]/CK (DFFRX1M)      0.00       0.00 r
  RX_ClkDiv/count_reg[0]/QN (DFFRX1M)      0.36       0.36 r
  RX_ClkDiv/U7/Y (NOR2X2M)                 0.09       0.45 f
  RX_ClkDiv/U22/Y (AOI32X1M)               0.15       0.60 r
  RX_ClkDiv/U21/Y (INVX2M)                 0.04       0.64 f
  RX_ClkDiv/count_reg[2]/D (DFFRQX2M)      0.00       0.64 f
  data arrival time                                   0.64

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err (stp_chk)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/stp_err (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/stp_err (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00       0.37 r
  U0_UART/stp_err (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       0.37 r
  framing_error (out)                                     0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                       54.53


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err (par_chk_data_wd8)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/par_err (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/par_err (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                                          0.00       0.37 r
  U0_UART/par_err (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       0.37 r
  parity_error (out)                                      0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                       54.53


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U17/Y (NOR2X2M)
                                                          0.06       0.52 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U9/Y (OAI32X1M)
                                                          0.12       0.58 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U14/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U13/Y (OAI21X2M)
                                                          0.04       0.59 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U6/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U5/Y (OAI21X2M)
                                                          0.04       0.59 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U12/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U11/Y (OAI21X2M)
                                                          0.04       0.59 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U20/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U19/Y (OAI21X2M)
                                                          0.04       0.59 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U18/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U17/Y (OAI21X2M)
                                                          0.04       0.59 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U10/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U9/Y (OAI21X2M)
                                                          0.04       0.59 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U16/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U15/Y (OAI21X2M)
                                                          0.04       0.60 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U8/Y (OAI21X2M)
                                                          0.07       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/U7/Y (OAI21X2M)
                                                          0.04       0.60 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U24/Y (OAI32X1M)
                                                          0.12       0.60 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U16/Y (XNOR2X2M)
                                                          0.19       0.59 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U15/Y (NOR2X2M)
                                                          0.05       0.63 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U78/Y (CLKINVX1M)
                                                          0.08       0.54 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U62/Y (MXI2X1M)
                                                          0.09       0.63 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U23/S (ADDHX1M)
                                                          0.10       0.52 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.12       0.64 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U51/Y (CLKINVX1M)
                                                          0.08       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U39/Y (MXI2X1M)
                                                          0.09       0.64 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U38/Y (OAI31X1M)
                                                          0.06       0.43 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U37/Y (OAI31X1M)
                                                          0.12       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/sampled_bit (data_smapling_prescale_wd6)
                                                          0.00       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/sampled_bit (stp_chk)
                                                          0.00       0.55 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/U2/Y (OAI2BB2XLM)
                                                          0.09       0.65 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/U52/Y (CLKMX2X2M)
                                                          0.19       0.65 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/U3/Y (OAI2BB2X1M)
                                                          0.15       0.52 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U19/Y (CLKXOR2X2M)
                                                          0.23       0.64 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U18/Y (NOR2X2M)
                                                          0.04       0.68 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U22/S (ADDHX1M)
                                                          0.08       0.54 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/U8/Y (NOR2BX2M)
                                                          0.13       0.67 f
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/W2R_SYNC/sychronizer_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/FSM/U13/Y (OAI32X1M)                 0.08       0.52 f
  U0_UART/U0_UART_TX/FSM/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/FSM/U19/Y (OAI21X2M)                 0.08       0.52 f
  U0_UART/U0_UART_TX/FSM/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/FSM/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U22/Y (NOR2X2M)
                                                          0.08       0.58 f
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_PULSE_GEN/pulse_reg_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/pulse_reg_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/pulse_reg_reg/Q (DFFRQX2M)                 0.36       0.36 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.06       0.42 f
  U0_PULSE_GEN/OUT (PULSE_GEN)                            0.00       0.42 f
  CTRL_2_TX_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.42 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_INC (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       0.42 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U4/Y (NAND2X2M)            0.08       0.51 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U8/Y (OAI32X1M)            0.08       0.59 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pulse_reg_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/FSM/U12/Y (OAI221X1M)                0.17       0.61 f
  U0_UART/U0_UART_TX/FSM/Busy (UART_TX_fsm)               0.00       0.61 f
  U0_UART/U0_UART_TX/Busy (UART_TX_TOP_TX_data_width8)
                                                          0.00       0.61 f
  U0_UART/TX_Busy (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                                          0.00       0.61 f
  U0_PULSE_GEN/IN (PULSE_GEN)                             0.00       0.61 f
  U0_PULSE_GEN/pulse_reg_reg/D (DFFRQX2M)                 0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pulse_reg_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_PULSE_GEN/pulse_reg_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/pulse_reg_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/pulse_reg_reg/Q (DFFRQX2M)                 0.36       0.36 r
  U0_PULSE_GEN/U3/Y (NOR2BX2M)                            0.06       0.42 f
  U0_PULSE_GEN/OUT (PULSE_GEN)                            0.00       0.42 f
  CTRL_2_TX_FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                                          0.00       0.42 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_INC (READ_EMPTY_ADDR_WIDTH3)
                                                          0.00       0.42 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U20/Y (NAND4X2M)           0.09       0.52 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U18/Y (OAI2BB2X1M)         0.10       0.62 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/FSM/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/FSM/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_TX/FSM/U10/Y (INVX2M)                   0.09       0.49 f
  U0_UART/U0_UART_TX/FSM/U18/Y (AOI2B1X1M)                0.10       0.58 r
  U0_UART/U0_UART_TX/FSM/U17/Y (NOR2X2M)                  0.04       0.63 f
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/FSM/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U22/Y (INVX2M)             0.09       0.49 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/U7/Y (CLKXOR2X2M)          0.15       0.65 f
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CTRL_2_TX_FIFO/U0_READ_EMPTY/R_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U17/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U13/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U16/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U12/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U18/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U14/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U15/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/U11/Y (AO22X1M)
                                                          0.14       0.51 r
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK/P_DATA_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


1
