<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Core_iDeivid.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_module.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CU_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CU_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CU_module.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InstMemory_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InstMemory_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="InstMemory_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="InstMemory_module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstMemory_module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstMemory_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InstMemory_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InstMemory_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstMemory_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstMemory_module_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstMemory_module_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstMemory_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX2_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX2_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX2_module.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PC_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PC_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PC_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PC_module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PC_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PC_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_module_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_module_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile_module.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbInstMemory_module_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbInstMemory_module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tbInstMemory_module_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbInstMemory_module_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1352129800" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1352129800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352133302" xil_pn:in_ck="2555225312642442512" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1352133302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InstMemory_module.vhd"/>
      <outfile xil_pn:name="PC_module.vhd"/>
      <outfile xil_pn:name="RegisterFile_module.vhd"/>
      <outfile xil_pn:name="tbInstMemory_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352132001" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8806632930399498808" xil_pn:start_ts="1352132001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352132001" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4502889358962204106" xil_pn:start_ts="1352132001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352129800" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7414717211510306649" xil_pn:start_ts="1352129800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352133302" xil_pn:in_ck="2555225312642442512" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1352133302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InstMemory_module.vhd"/>
      <outfile xil_pn:name="PC_module.vhd"/>
      <outfile xil_pn:name="RegisterFile_module.vhd"/>
      <outfile xil_pn:name="tbInstMemory_module.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352133306" xil_pn:in_ck="2555225312642442512" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3448437921889337202" xil_pn:start_ts="1352133302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbInstMemory_module_beh.prj"/>
      <outfile xil_pn:name="tbInstMemory_module_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1352133306" xil_pn:in_ck="-4883309266769368351" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5056759135827251999" xil_pn:start_ts="1352133306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tbInstMemory_module_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1351774661" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1351774661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351777901" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7463263733781631649" xil_pn:start_ts="1351777901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351777901" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7414717211510306649" xil_pn:start_ts="1351777901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351777901" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1351777901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351777901" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6217291534786857569" xil_pn:start_ts="1351777901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351777901" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1351777901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1351777901" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7309345412380109425" xil_pn:start_ts="1351777901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352131403" xil_pn:in_ck="8345341139015432462" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7710709324099985576" xil_pn:start_ts="1352131398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="InstMemory_module.lso"/>
      <outfile xil_pn:name="InstMemory_module.ngc"/>
      <outfile xil_pn:name="InstMemory_module.ngr"/>
      <outfile xil_pn:name="InstMemory_module.prj"/>
      <outfile xil_pn:name="InstMemory_module.stx"/>
      <outfile xil_pn:name="InstMemory_module.syr"/>
      <outfile xil_pn:name="InstMemory_module.xst"/>
      <outfile xil_pn:name="InstMemory_module_vhdl.prj"/>
      <outfile xil_pn:name="InstMemory_module_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
