

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_45_4'
================================================================
* Date:           Mon Mar 31 13:44:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cx_V = alloca i32 1"   --->   Operation 19 'alloca' 'cx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cy_V = alloca i32 1"   --->   Operation 20 'alloca' 'cy_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%iChannel_V = alloca i32 1"   --->   Operation 22 'alloca' 'iChannel_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 200000, void @empty_8, void @empty_21, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%icmp_ln1027_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027_1"   --->   Operation 25 'read' 'icmp_ln1027_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coeffs"   --->   Operation 26 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln39_3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln39_3"   --->   Operation 27 'read' 'mul_ln39_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln38_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln38"   --->   Operation 28 'read' 'mul_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln17"   --->   Operation 29 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 30 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln17_1"   --->   Operation 31 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 32 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten29"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel_V"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy_V"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %cx_V"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cx_V_1 = load i12 %cx_V"   --->   Operation 39 'load' 'cx_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten"   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i96 %indvar_flatten29"   --->   Operation 41 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cx_V_cast = zext i12 %cx_V_1"   --->   Operation 42 'zext' 'cx_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %cx_V_cast, i32 %convWidth_read"   --->   Operation 43 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (3.12ns)   --->   "%icmp_ln1027_4 = icmp_eq  i96 %indvar_flatten29_load, i96 %mul_ln17_1_read"   --->   Operation 44 'icmp' 'icmp_ln1027_4' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (4.43ns)   --->   "%add_ln1027_3 = add i96 %indvar_flatten29_load, i96 1"   --->   Operation 45 'add' 'add_ln1027_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_4, void %for.inc38.loopexit, void %VITIS_LOOP_56_5.loopexit.exitStub"   --->   Operation 46 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%iChannel_V_load = load i32 %iChannel_V"   --->   Operation 47 'load' 'iChannel_V_load' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln840_1 = add i32 %iChannel_V_load, i32 1"   --->   Operation 48 'add' 'add_ln840_1' <Predicate = (!icmp_ln1027_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.77ns)   --->   "%icmp_ln1027_5 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln17_read"   --->   Operation 49 'icmp' 'icmp_ln1027_5' <Predicate = (!icmp_ln1027_4)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_5, i32 %add_ln840_1, i32 %iChannel_V_load"   --->   Operation 50 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln1027_2 = add i64 %indvar_flatten_load, i64 1"   --->   Operation 51 'add' 'add_ln1027_2' <Predicate = (!icmp_ln1027_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.48ns)   --->   "%select_ln1027_7 = select i1 %icmp_ln1027_5, i64 1, i64 %add_ln1027_2"   --->   Operation 52 'select' 'select_ln1027_7' <Predicate = (!icmp_ln1027_4)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln45 = store i96 %add_ln1027_3, i96 %indvar_flatten29" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 53 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln1027_1, i32 %iChannel_V" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 54 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln45 = store i64 %select_ln1027_7, i64 %indvar_flatten" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 55 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 56 'br' 'br_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.85>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 %and_ln1027, void %for.inc.split"   --->   Operation 57 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 58 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%cy_V_load = load i32 %cy_V"   --->   Operation 61 'load' 'cy_V_load' <Predicate = (!icmp_ln1027_4 & !icmp_ln1027_5)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln1027)   --->   "%or_ln1027 = or i1 %icmp_ln1027_5, i1 %first_iter_0"   --->   Operation 62 'or' 'or_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_5, i32 0, i32 %cy_V_load"   --->   Operation 63 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln1027_2)   --->   "%or_ln1027_1 = or i1 %icmp_ln1027_5, i1 %first_iter_01"   --->   Operation 64 'or' 'or_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %select_ln1027_1" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 65 'zext' 'zext_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln1027_1, i2 0" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i34 %tmp_3" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 67 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.63ns)   --->   "%sub_ln47 = sub i35 %zext_ln47_1, i35 %zext_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 68 'sub' 'sub_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1027_1 = sext i35 %sub_ln47"   --->   Operation 69 'sext' 'sext_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %select_ln1027_1"   --->   Operation 70 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 71 [5/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 71 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.99ns)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_5, i1 %icmp_ln1027_1_read, i1 %icmp_ln1027"   --->   Operation 72 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln840_2 = add i32 %select_ln1027, i32 1"   --->   Operation 73 'add' 'add_ln840_2' <Predicate = (!icmp_ln1027_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1027_2 = or i1 %select_ln1027_3, i1 %or_ln1027_1"   --->   Operation 74 'or' 'or_ln1027_2' <Predicate = (!icmp_ln1027_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_4)   --->   "%or_ln1027_3 = or i1 %select_ln1027_3, i1 %icmp_ln1027_5"   --->   Operation 75 'or' 'or_ln1027_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln1027_4 = select i1 %or_ln1027_3, i12 0, i12 %cx_V_1"   --->   Operation 76 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027_4)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.69ns)   --->   "%select_ln1027_5 = select i1 %select_ln1027_3, i32 %add_ln840_2, i32 %select_ln1027"   --->   Operation 77 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i32 %select_ln1027_5" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 78 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.67ns)   --->   "%add_ln47 = add i36 %sext_ln1027_1, i36 %zext_ln47_2" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 79 'add' 'add_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i36 %add_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 80 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i36 %add_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 81 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln1027)   --->   "%xor_ln1027 = xor i1 %select_ln1027_3, i1 1"   --->   Operation 82 'xor' 'xor_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1027 = and i1 %or_ln1027, i1 %xor_ln1027"   --->   Operation 83 'and' 'and_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %or_ln1027_2, void %for.inc.split, void %new.body.VITIS_LOOP_45_4" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 84 'br' 'br_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %and_ln1027, void %for.first.iter.for.inc, void %for.first.iter.VITIS_LOOP_45_4" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 85 'br' 'br_ln44' <Predicate = (!icmp_ln1027_4 & or_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.split" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 86 'br' 'br_ln45' <Predicate = (!icmp_ln1027_4 & or_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.54ns)   --->   "%add_ln840 = add i12 %select_ln1027_4, i12 1"   --->   Operation 87 'add' 'add_ln840' <Predicate = (!icmp_ln1027_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln1027_5, i32 %cy_V" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 88 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln45 = store i12 %add_ln840, i12 %cx_V" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 89 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.85>
ST_4 : Operation 90 [4/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 90 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln47_1, i2 0" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 91 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47_1 = sub i12 %p_shl, i12 %trunc_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 92 'sub' 'sub_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i12 %sub_ln47_1, i12 %select_ln1027_4" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 93 'add' 'add_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.85>
ST_5 : Operation 94 [3/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 94 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.85>
ST_6 : Operation 95 [2/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 95 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.85>
ST_7 : Operation 96 [1/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 96 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 97 [1/1] (3.46ns)   --->   "%add_ln1027 = add i62 %mul_ln1027, i62 %mul_ln39_3_read"   --->   Operation 97 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln44_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln1027, i2 0"   --->   Operation 98 'bitconcatenate' 'sext_ln44_mid2_v_v_v_v' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.52ns)   --->   "%add_ln1027_1 = add i64 %sext_ln44_mid2_v_v_v_v, i64 %coeffs_read"   --->   Operation 99 'add' 'add_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln44_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027_1, i32 2, i32 63"   --->   Operation 100 'partselect' 'sext_ln44_mid2_v' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1027 = sext i62 %sext_ln44_mid2_v"   --->   Operation 102 'sext' 'sext_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i12 %add_ln47_1" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 106 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln47_3" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 107 'getelementptr' 'coeff_cache_addr' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1027" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 108 'getelementptr' 'gmem_addr' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 0.00>
ST_9 : Operation 109 [7/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 109 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln1027" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 110 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [6/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 111 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 112 [5/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 112 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 113 [4/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 113 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 114 [3/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 114 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 115 [2/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 115 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 116 [1/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 116 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.first.iter.for.inc" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 117 'br' 'br_ln44' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:48]   --->   Operation 118 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln1027_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln1027_4)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 119 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_2_read, i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 120 'store' 'store_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten29') [15]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten29' [25]  (1.59 ns)

 <State 2>: 6.59ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load') on local variable 'indvar_flatten' [35]  (0 ns)
	'add' operation ('add_ln1027_2') [101]  (3.52 ns)
	'select' operation ('select_ln1027_7') [102]  (1.48 ns)
	'store' operation ('store_ln45', HLS_Optimized/conv2d.cpp:45) of variable 'select_ln1027_7' on local variable 'indvar_flatten' [105]  (1.59 ns)

 <State 3>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [60]  (6.86 ns)

 <State 4>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [60]  (6.86 ns)

 <State 5>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [60]  (6.86 ns)

 <State 6>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [60]  (6.86 ns)

 <State 7>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [60]  (6.86 ns)

 <State 8>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln1027') [61]  (3.47 ns)
	'add' operation ('add_ln1027_1') [63]  (3.52 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', HLS_Optimized/conv2d.cpp:44) [90]  (0 ns)
	bus request operation ('empty_46', HLS_Optimized/conv2d.cpp:44) on port 'gmem' (HLS_Optimized/conv2d.cpp:44) [91]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_46', HLS_Optimized/conv2d.cpp:44) on port 'gmem' (HLS_Optimized/conv2d.cpp:44) [91]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_46', HLS_Optimized/conv2d.cpp:44) on port 'gmem' (HLS_Optimized/conv2d.cpp:44) [91]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_46', HLS_Optimized/conv2d.cpp:44) on port 'gmem' (HLS_Optimized/conv2d.cpp:44) [91]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_46', HLS_Optimized/conv2d.cpp:44) on port 'gmem' (HLS_Optimized/conv2d.cpp:44) [91]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_46', HLS_Optimized/conv2d.cpp:44) on port 'gmem' (HLS_Optimized/conv2d.cpp:44) [91]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_46', HLS_Optimized/conv2d.cpp:44) on port 'gmem' (HLS_Optimized/conv2d.cpp:44) [91]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', HLS_Optimized/conv2d.cpp:48) on port 'gmem' (HLS_Optimized/conv2d.cpp:48) [98]  (7.3 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln47', HLS_Optimized/conv2d.cpp:47) of variable 'gmem_addr_2_read', HLS_Optimized/conv2d.cpp:48 on array 'coeff_cache' [99]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
