
project-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b670  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800b780  0800b780  0001b780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c07c  0800c07c  0001c07c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800c084  0800c084  0001c084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c08c  0800c08c  0001c08c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a60  20000000  0800c090  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000644  20000a60  0800caf0  00020a60  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010a4  0800caf0  000210a4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020a60  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015e4e  00000000  00000000  00020a89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000378c  00000000  00000000  000368d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000014a0  00000000  00000000  0003a068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001378  00000000  00000000  0003b508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00018d5d  00000000  00000000  0003c880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015e98  00000000  00000000  000555dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000829e3  00000000  00000000  0006b475  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000ede58  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006ccc  00000000  00000000  000edeac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a60 	.word	0x20000a60
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b768 	.word	0x0800b768

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a64 	.word	0x20000a64
 800014c:	0800b768 	.word	0x0800b768

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <tm1637_CLKhigh>:

extern uint32_t Timer1;
extern uint8_t CurrentDisplay[4];
extern uint8_t tm1637_Segments[8];
void tm1637_CLKhigh()
{																	  	//SCL high period
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);		  	//Setting SCL frequency
 8000e24:	2201      	movs	r2, #1
 8000e26:	2108      	movs	r1, #8
 8000e28:	4807      	ldr	r0, [pc, #28]	; (8000e48 <tm1637_CLKhigh+0x28>)
 8000e2a:	f003 faf2 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2108      	movs	r1, #8
 8000e32:	4805      	ldr	r0, [pc, #20]	; (8000e48 <tm1637_CLKhigh+0x28>)
 8000e34:	f003 faed 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	2108      	movs	r1, #8
 8000e3c:	4802      	ldr	r0, [pc, #8]	; (8000e48 <tm1637_CLKhigh+0x28>)
 8000e3e:	f003 fae8 	bl	8004412 <HAL_GPIO_WritePin>
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40010c00 	.word	0x40010c00

08000e4c <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);		//SCL low period
 8000e50:	2200      	movs	r2, #0
 8000e52:	2108      	movs	r1, #8
 8000e54:	4807      	ldr	r0, [pc, #28]	; (8000e74 <tm1637_CLKlow+0x28>)
 8000e56:	f003 fadc 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2108      	movs	r1, #8
 8000e5e:	4805      	ldr	r0, [pc, #20]	; (8000e74 <tm1637_CLKlow+0x28>)
 8000e60:	f003 fad7 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	2108      	movs	r1, #8
 8000e68:	4802      	ldr	r0, [pc, #8]	; (8000e74 <tm1637_CLKlow+0x28>)
 8000e6a:	f003 fad2 	bl	8004412 <HAL_GPIO_WritePin>
}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40010c00 	.word	0x40010c00

08000e78 <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);			//SDO high period
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2120      	movs	r1, #32
 8000e80:	4807      	ldr	r0, [pc, #28]	; (8000ea0 <tm1637_SDOhigh+0x28>)
 8000e82:	f003 fac6 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8000e86:	2201      	movs	r2, #1
 8000e88:	2120      	movs	r1, #32
 8000e8a:	4805      	ldr	r0, [pc, #20]	; (8000ea0 <tm1637_SDOhigh+0x28>)
 8000e8c:	f003 fac1 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8000e90:	2201      	movs	r2, #1
 8000e92:	2120      	movs	r1, #32
 8000e94:	4802      	ldr	r0, [pc, #8]	; (8000ea0 <tm1637_SDOhigh+0x28>)
 8000e96:	f003 fabc 	bl	8004412 <HAL_GPIO_WritePin>
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40010c00 	.word	0x40010c00

08000ea4 <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);			//SDO low period
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2120      	movs	r1, #32
 8000eac:	4807      	ldr	r0, [pc, #28]	; (8000ecc <tm1637_SDOlow+0x28>)
 8000eae:	f003 fab0 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2120      	movs	r1, #32
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <tm1637_SDOlow+0x28>)
 8000eb8:	f003 faab 	bl	8004412 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2120      	movs	r1, #32
 8000ec0:	4802      	ldr	r0, [pc, #8]	; (8000ecc <tm1637_SDOlow+0x28>)
 8000ec2:	f003 faa6 	bl	8004412 <HAL_GPIO_WritePin>
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40010c00 	.word	0x40010c00

08000ed0 <tm1637_StartPacket>:
void tm1637_StartPacket()												//Lower SDO line while CLK line is high
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8000ed4:	f7ff ffa4 	bl	8000e20 <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8000ed8:	f7ff ffce 	bl	8000e78 <tm1637_SDOhigh>
	tm1637_SDOlow();
 8000edc:	f7ff ffe2 	bl	8000ea4 <tm1637_SDOlow>

	tm1637_CLKlow();
 8000ee0:	f7ff ffb4 	bl	8000e4c <tm1637_CLKlow>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <tm1637_EndPacket>:
void tm1637_EndPacket()													//SDO line is pulled high while SCL line is high
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 8000eec:	f7ff ffae 	bl	8000e4c <tm1637_CLKlow>
	tm1637_SDOlow();
 8000ef0:	f7ff ffd8 	bl	8000ea4 <tm1637_SDOlow>

	tm1637_CLKhigh();
 8000ef4:	f7ff ff94 	bl	8000e20 <tm1637_CLKhigh>
	tm1637_SDOhigh();
 8000ef8:	f7ff ffbe 	bl	8000e78 <tm1637_SDOhigh>
}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)							//Low level data transfer function
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8000f08:	2300      	movs	r3, #0
 8000f0a:	73fb      	strb	r3, [r7, #15]
 8000f0c:	e015      	b.n	8000f3a <tm1637_DataOut+0x3a>
	{
		tm1637_CLKlow();
 8000f0e:	f7ff ff9d 	bl	8000e4c <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)							//Check logic level
 8000f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	4413      	add	r3, r2
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d102      	bne.n	8000f26 <tm1637_DataOut+0x26>
		{
			tm1637_SDOhigh();
 8000f20:	f7ff ffaa 	bl	8000e78 <tm1637_SDOhigh>
 8000f24:	e001      	b.n	8000f2a <tm1637_DataOut+0x2a>

		}
		else
		{
			tm1637_SDOlow();
 8000f26:	f7ff ffbd 	bl	8000ea4 <tm1637_SDOlow>

		}
		tm1637_CLKhigh();
 8000f2a:	f7ff ff79 	bl	8000e20 <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8000f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	3301      	adds	r3, #1
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	73fb      	strb	r3, [r7, #15]
 8000f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	dde5      	ble.n	8000f0e <tm1637_DataOut+0xe>
	} 
}
 8000f42:	bf00      	nop
 8000f44:	bf00      	nop
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	75fb      	strb	r3, [r7, #23]
 8000f60:	e015      	b.n	8000f8e <tm1637_TxCommand+0x42>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	7dfb      	ldrb	r3, [r7, #23]
 8000f6a:	fa42 f303 	asr.w	r3, r2, r3
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	bf14      	ite	ne
 8000f76:	2301      	movne	r3, #1
 8000f78:	2300      	moveq	r3, #0
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	7dfb      	ldrb	r3, [r7, #23]
 8000f7e:	f107 0118 	add.w	r1, r7, #24
 8000f82:	440b      	add	r3, r1
 8000f84:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	75fb      	strb	r3, [r7, #23]
 8000f8e:	7dfb      	ldrb	r3, [r7, #23]
 8000f90:	2b07      	cmp	r3, #7
 8000f92:	d9e6      	bls.n	8000f62 <tm1637_TxCommand+0x16>

																		//Convert from byte to bit per array element
	}

	tm1637_StartPacket();												//Send start packet bit
 8000f94:	f7ff ff9c 	bl	8000ed0 <tm1637_StartPacket>
	tm1637_DataOut(ByteData);											//Send one byte
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff ffaf 	bl	8000f00 <tm1637_DataOut>
	tm1637_CLKlow();													//Send one CLK for acknowledgment
 8000fa2:	f7ff ff53 	bl	8000e4c <tm1637_CLKlow>
	tm1637_CLKhigh();
 8000fa6:	f7ff ff3b 	bl	8000e20 <tm1637_CLKhigh>
	tm1637_ACKcheck();													//wait for acknowledgment.
 8000faa:	f000 f87f 	bl	80010ac <tm1637_ACKcheck>
	if((Command[0] & 0xC0) != (0xC0))										//Check if the received packet is not an address.
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000fb6:	2bc0      	cmp	r3, #192	; 0xc0
 8000fb8:	d001      	beq.n	8000fbe <tm1637_TxCommand+0x72>
	{
		tm1637_EndPacket();
 8000fba:	f7ff ff95 	bl	8000ee8 <tm1637_EndPacket>
	}

}
 8000fbe:	bf00      	nop
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <tm1637_TxData>:
void tm1637_TxData(uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b086      	sub	sp, #24
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	460b      	mov	r3, r1
 8000fd0:	70fb      	strb	r3, [r7, #3]
	uint8_t ByteData[8] = {0};
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < PacketSize; i++)
 8000fda:	2300      	movs	r3, #0
 8000fdc:	75fb      	strb	r3, [r7, #23]
 8000fde:	e02b      	b.n	8001038 <tm1637_TxData+0x72>
	{
		for(uint8_t j = 0; j < 8; j++)
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	75bb      	strb	r3, [r7, #22]
 8000fe4:	e017      	b.n	8001016 <tm1637_TxData+0x50>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	4413      	add	r3, r2
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	7dbb      	ldrb	r3, [r7, #22]
 8000ff2:	fa42 f303 	asr.w	r3, r2, r3
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	bf14      	ite	ne
 8000ffe:	2301      	movne	r3, #1
 8001000:	2300      	moveq	r3, #0
 8001002:	b2da      	uxtb	r2, r3
 8001004:	7dbb      	ldrb	r3, [r7, #22]
 8001006:	f107 0118 	add.w	r1, r7, #24
 800100a:	440b      	add	r3, r1
 800100c:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t j = 0; j < 8; j++)
 8001010:	7dbb      	ldrb	r3, [r7, #22]
 8001012:	3301      	adds	r3, #1
 8001014:	75bb      	strb	r3, [r7, #22]
 8001016:	7dbb      	ldrb	r3, [r7, #22]
 8001018:	2b07      	cmp	r3, #7
 800101a:	d9e4      	bls.n	8000fe6 <tm1637_TxData+0x20>
		}
		tm1637_DataOut(ByteData);
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ff6d 	bl	8000f00 <tm1637_DataOut>
		tm1637_CLKlow();
 8001026:	f7ff ff11 	bl	8000e4c <tm1637_CLKlow>
		tm1637_CLKhigh();
 800102a:	f7ff fef9 	bl	8000e20 <tm1637_CLKhigh>
		tm1637_ACKcheck();												//Transmit byte by byte
 800102e:	f000 f83d 	bl	80010ac <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 8001032:	7dfb      	ldrb	r3, [r7, #23]
 8001034:	3301      	adds	r3, #1
 8001036:	75fb      	strb	r3, [r7, #23]
 8001038:	7dfa      	ldrb	r2, [r7, #23]
 800103a:	78fb      	ldrb	r3, [r7, #3]
 800103c:	429a      	cmp	r2, r3
 800103e:	d3cf      	bcc.n	8000fe0 <tm1637_TxData+0x1a>

	}
	tm1637_EndPacket();													//Send end packet at the end of data transmission.
 8001040:	f7ff ff52 	bl	8000ee8 <tm1637_EndPacket>


}
 8001044:	bf00      	nop
 8001046:	3718      	adds	r7, #24
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)								//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};								//To read ACK from TM1637 and to write data to it
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = SCLK_Pin;
 8001064:	2308      	movs	r3, #8
 8001066:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2302      	movs	r3, #2
 800106e:	617b      	str	r3, [r7, #20]
	switch (Direction)													//Depending on the function input initialize the pin as input or output
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d00a      	beq.n	800108c <tm1637_Initialize+0x40>
 8001076:	2b01      	cmp	r3, #1
 8001078:	d111      	bne.n	800109e <tm1637_Initialize+0x52>
	{
		case DISPLAY2STM:
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	4619      	mov	r1, r3
 8001084:	4808      	ldr	r0, [pc, #32]	; (80010a8 <tm1637_Initialize+0x5c>)
 8001086:	f003 f829 	bl	80040dc <HAL_GPIO_Init>
			break;
 800108a:	e008      	b.n	800109e <tm1637_Initialize+0x52>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108c:	2301      	movs	r3, #1
 800108e:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001090:	f107 0308 	add.w	r3, r7, #8
 8001094:	4619      	mov	r1, r3
 8001096:	4804      	ldr	r0, [pc, #16]	; (80010a8 <tm1637_Initialize+0x5c>)
 8001098:	f003 f820 	bl	80040dc <HAL_GPIO_Init>
			break;
 800109c:	bf00      	nop

	}

}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40011400 	.word	0x40011400

080010ac <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	//Wait for acknowledgment bit
	tm1637_Initialize(DISPLAY2STM);										//initialize pin as input
 80010b0:	2001      	movs	r0, #1
 80010b2:	f7ff ffcb 	bl	800104c <tm1637_Initialize>
	tm1637_CLKlow();													//lower CLK line
 80010b6:	f7ff fec9 	bl	8000e4c <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80010ba:	e002      	b.n	80010c2 <tm1637_ACKcheck+0x16>
	tm1637_Initialize(STM2DISPLAY);										//initialize pin as output for data transfer
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ffc5 	bl	800104c <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80010c2:	2108      	movs	r1, #8
 80010c4:	4804      	ldr	r0, [pc, #16]	; (80010d8 <tm1637_ACKcheck+0x2c>)
 80010c6:	f003 f98d 	bl	80043e4 <HAL_GPIO_ReadPin>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1f5      	bne.n	80010bc <tm1637_ACKcheck+0x10>
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40010c00 	.word	0x40010c00

080010dc <tm1637_DisplayHandle>:
	tm1637_TxData(EmptyBuffer, 4);
	CommandCarrier[0] = DISPLAY_OFF;
	tm1637_TxCommand(CommandCarrier);
}
uint8_t tm1637_DisplayHandle(uint8_t Brightness, uint8_t *DisplayBuffer)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	6039      	str	r1, [r7, #0]
 80010e6:	71fb      	strb	r3, [r7, #7]
	//This function handles the low level protocol used to set data address of TM1637 and turn the display on
	//#param Brightness is used to set the brightness level of the display. This function accepts Brightness value between 0 and 7
	//#param *DisplayBuffer is the buffer used to map data from the RAM to the display each element corresponds to one segment in the display
	uint8_t CommandCarrier[1] = {0};
 80010e8:	2300      	movs	r3, #0
 80010ea:	733b      	strb	r3, [r7, #12]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
	if(Brightness <= 7)												//there are 7 levels of brightness
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	d819      	bhi.n	800112a <tm1637_DisplayHandle+0x4e>
	{
	  CommandCarrier[0] = DATA_SET;									//Send set data command
 80010f6:	2340      	movs	r3, #64	; 0x40
 80010f8:	733b      	strb	r3, [r7, #12]
	  tm1637_TxCommand(CommandCarrier);
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff ff24 	bl	8000f4c <tm1637_TxCommand>
	  CommandCarrier[0] = C0H;										//Set address
 8001104:	23c0      	movs	r3, #192	; 0xc0
 8001106:	733b      	strb	r3, [r7, #12]
	  tm1637_TxCommand(CommandCarrier);
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff1d 	bl	8000f4c <tm1637_TxCommand>

	  tm1637_TxData(DisplayBuffer, 4);								//Map the data stored in RAM to the display
 8001112:	2104      	movs	r1, #4
 8001114:	6838      	ldr	r0, [r7, #0]
 8001116:	f7ff ff56 	bl	8000fc6 <tm1637_TxData>
	  tm1637_SetBrighness(Brightness);								//Turn on display and set brightness
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f809 	bl	8001134 <tm1637_SetBrighness>
		ParameterFalidation = TM1637_OK;
 8001122:	2300      	movs	r3, #0
 8001124:	73fb      	strb	r3, [r7, #15]
		return ParameterFalidation;
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	e000      	b.n	800112c <tm1637_DisplayHandle+0x50>
	}
	return ParameterFalidation;
 800112a:	7bfb      	ldrb	r3, [r7, #15]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <tm1637_SetBrighness>:
tm1637_StatusTypedef tm1637_SetBrighness(uint8_t BrighnessLevel)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
	uint8_t BrighnessBuffer[8] = {0};
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	75bb      	strb	r3, [r7, #22]
	if(BrighnessLevel <= 7)												//there are 7 levels of brightness
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	2b07      	cmp	r3, #7
 800114e:	d830      	bhi.n	80011b2 <tm1637_SetBrighness+0x7e>
	{																	//Any value above that will be ignored.
		BrighnessLevel = BrighnessLevel | DISPLAY_ON;					//Set Brightness level with display on command
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	f063 0377 	orn	r3, r3, #119	; 0x77
 8001156:	71fb      	strb	r3, [r7, #7]

		for(uint8_t i = 0; i < 8; i++)
 8001158:	2300      	movs	r3, #0
 800115a:	75fb      	strb	r3, [r7, #23]
 800115c:	e013      	b.n	8001186 <tm1637_SetBrighness+0x52>
		{
			BrighnessBuffer[i] = (BrighnessLevel & (0x01 << i)) && 1;
 800115e:	79fa      	ldrb	r2, [r7, #7]
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	fa42 f303 	asr.w	r3, r2, r3
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b00      	cmp	r3, #0
 800116c:	bf14      	ite	ne
 800116e:	2301      	movne	r3, #1
 8001170:	2300      	moveq	r3, #0
 8001172:	b2da      	uxtb	r2, r3
 8001174:	7dfb      	ldrb	r3, [r7, #23]
 8001176:	f107 0118 	add.w	r1, r7, #24
 800117a:	440b      	add	r3, r1
 800117c:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t i = 0; i < 8; i++)
 8001180:	7dfb      	ldrb	r3, [r7, #23]
 8001182:	3301      	adds	r3, #1
 8001184:	75fb      	strb	r3, [r7, #23]
 8001186:	7dfb      	ldrb	r3, [r7, #23]
 8001188:	2b07      	cmp	r3, #7
 800118a:	d9e8      	bls.n	800115e <tm1637_SetBrighness+0x2a>
		}
		tm1637_StartPacket();
 800118c:	f7ff fea0 	bl	8000ed0 <tm1637_StartPacket>
		tm1637_DataOut(BrighnessBuffer);
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff feb3 	bl	8000f00 <tm1637_DataOut>
		tm1637_CLKlow();													//Send one CLK for acknowledgment
 800119a:	f7ff fe57 	bl	8000e4c <tm1637_CLKlow>
		tm1637_CLKhigh();
 800119e:	f7ff fe3f 	bl	8000e20 <tm1637_CLKhigh>
		tm1637_ACKcheck();													//wait for acknowledgment.
 80011a2:	f7ff ff83 	bl	80010ac <tm1637_ACKcheck>
		tm1637_EndPacket();
 80011a6:	f7ff fe9f 	bl	8000ee8 <tm1637_EndPacket>
		ParameterFalidation = TM1637_OK;
 80011aa:	2300      	movs	r3, #0
 80011ac:	75bb      	strb	r3, [r7, #22]
		return ParameterFalidation;
 80011ae:	7dbb      	ldrb	r3, [r7, #22]
 80011b0:	e000      	b.n	80011b4 <tm1637_SetBrighness+0x80>
	}
	return ParameterFalidation;
 80011b2:	7dbb      	ldrb	r3, [r7, #22]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <char2segments>:
		  }

	  }
}

uint8_t char2segments(char c) {
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
        switch (c) {
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	3b20      	subs	r3, #32
 80011ca:	2b5a      	cmp	r3, #90	; 0x5a
 80011cc:	f200 811a 	bhi.w	8001404 <char2segments+0x248>
 80011d0:	a201      	add	r2, pc, #4	; (adr r2, 80011d8 <char2segments+0x1c>)
 80011d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d6:	bf00      	nop
 80011d8:	0800137d 	.word	0x0800137d
 80011dc:	08001405 	.word	0x08001405
 80011e0:	08001405 	.word	0x08001405
 80011e4:	08001405 	.word	0x08001405
 80011e8:	08001405 	.word	0x08001405
 80011ec:	08001405 	.word	0x08001405
 80011f0:	08001405 	.word	0x08001405
 80011f4:	08001405 	.word	0x08001405
 80011f8:	08001405 	.word	0x08001405
 80011fc:	08001405 	.word	0x08001405
 8001200:	08001379 	.word	0x08001379
 8001204:	08001405 	.word	0x08001405
 8001208:	08001405 	.word	0x08001405
 800120c:	08001375 	.word	0x08001375
 8001210:	08001405 	.word	0x08001405
 8001214:	08001405 	.word	0x08001405
 8001218:	08001345 	.word	0x08001345
 800121c:	08001349 	.word	0x08001349
 8001220:	0800134d 	.word	0x0800134d
 8001224:	08001351 	.word	0x08001351
 8001228:	08001355 	.word	0x08001355
 800122c:	08001359 	.word	0x08001359
 8001230:	0800135d 	.word	0x0800135d
 8001234:	08001361 	.word	0x08001361
 8001238:	08001365 	.word	0x08001365
 800123c:	08001369 	.word	0x08001369
 8001240:	08001405 	.word	0x08001405
 8001244:	08001405 	.word	0x08001405
 8001248:	08001405 	.word	0x08001405
 800124c:	08001405 	.word	0x08001405
 8001250:	08001405 	.word	0x08001405
 8001254:	08001405 	.word	0x08001405
 8001258:	08001405 	.word	0x08001405
 800125c:	08001381 	.word	0x08001381
 8001260:	08001389 	.word	0x08001389
 8001264:	0800138d 	.word	0x0800138d
 8001268:	08001395 	.word	0x08001395
 800126c:	08001399 	.word	0x08001399
 8001270:	0800139d 	.word	0x0800139d
 8001274:	080013a1 	.word	0x080013a1
 8001278:	080013a5 	.word	0x080013a5
 800127c:	080013ad 	.word	0x080013ad
 8001280:	080013b5 	.word	0x080013b5
 8001284:	080013bd 	.word	0x080013bd
 8001288:	080013c1 	.word	0x080013c1
 800128c:	080013c5 	.word	0x080013c5
 8001290:	080013c9 	.word	0x080013c9
 8001294:	080013cd 	.word	0x080013cd
 8001298:	080013d1 	.word	0x080013d1
 800129c:	080013d5 	.word	0x080013d5
 80012a0:	080013dd 	.word	0x080013dd
 80012a4:	080013e1 	.word	0x080013e1
 80012a8:	080013e5 	.word	0x080013e5
 80012ac:	080013e9 	.word	0x080013e9
 80012b0:	080013ed 	.word	0x080013ed
 80012b4:	080013f1 	.word	0x080013f1
 80012b8:	080013f9 	.word	0x080013f9
 80012bc:	080013fd 	.word	0x080013fd
 80012c0:	08001401 	.word	0x08001401
 80012c4:	08001405 	.word	0x08001405
 80012c8:	08001405 	.word	0x08001405
 80012cc:	08001405 	.word	0x08001405
 80012d0:	08001371 	.word	0x08001371
 80012d4:	0800136d 	.word	0x0800136d
 80012d8:	08001405 	.word	0x08001405
 80012dc:	08001385 	.word	0x08001385
 80012e0:	08001389 	.word	0x08001389
 80012e4:	08001391 	.word	0x08001391
 80012e8:	08001395 	.word	0x08001395
 80012ec:	08001399 	.word	0x08001399
 80012f0:	0800139d 	.word	0x0800139d
 80012f4:	080013a1 	.word	0x080013a1
 80012f8:	080013a9 	.word	0x080013a9
 80012fc:	080013b1 	.word	0x080013b1
 8001300:	080013b9 	.word	0x080013b9
 8001304:	080013bd 	.word	0x080013bd
 8001308:	080013c1 	.word	0x080013c1
 800130c:	080013c5 	.word	0x080013c5
 8001310:	080013c9 	.word	0x080013c9
 8001314:	080013cd 	.word	0x080013cd
 8001318:	080013d1 	.word	0x080013d1
 800131c:	080013d9 	.word	0x080013d9
 8001320:	080013dd 	.word	0x080013dd
 8001324:	080013e1 	.word	0x080013e1
 8001328:	080013e5 	.word	0x080013e5
 800132c:	080013e9 	.word	0x080013e9
 8001330:	080013ed 	.word	0x080013ed
 8001334:	080013f5 	.word	0x080013f5
 8001338:	080013f9 	.word	0x080013f9
 800133c:	080013fd 	.word	0x080013fd
 8001340:	08001401 	.word	0x08001401
			case '0' : return 0x3f;
 8001344:	233f      	movs	r3, #63	; 0x3f
 8001346:	e05e      	b.n	8001406 <char2segments+0x24a>
			case '1' : return 0x06;
 8001348:	2306      	movs	r3, #6
 800134a:	e05c      	b.n	8001406 <char2segments+0x24a>
			case '2' : return 0x5b;
 800134c:	235b      	movs	r3, #91	; 0x5b
 800134e:	e05a      	b.n	8001406 <char2segments+0x24a>
			case '3' : return 0x4f;
 8001350:	234f      	movs	r3, #79	; 0x4f
 8001352:	e058      	b.n	8001406 <char2segments+0x24a>
			case '4' : return 0x66;
 8001354:	2366      	movs	r3, #102	; 0x66
 8001356:	e056      	b.n	8001406 <char2segments+0x24a>
			case '5' : return 0x6d;
 8001358:	236d      	movs	r3, #109	; 0x6d
 800135a:	e054      	b.n	8001406 <char2segments+0x24a>
			case '6' : return 0x7d;
 800135c:	237d      	movs	r3, #125	; 0x7d
 800135e:	e052      	b.n	8001406 <char2segments+0x24a>
			case '7' : return 0x07;
 8001360:	2307      	movs	r3, #7
 8001362:	e050      	b.n	8001406 <char2segments+0x24a>
			case '8' : return 0x7f;
 8001364:	237f      	movs	r3, #127	; 0x7f
 8001366:	e04e      	b.n	8001406 <char2segments+0x24a>
			case '9' : return 0x6f;
 8001368:	236f      	movs	r3, #111	; 0x6f
 800136a:	e04c      	b.n	8001406 <char2segments+0x24a>
            case '_' : return 0x08;
 800136c:	2308      	movs	r3, #8
 800136e:	e04a      	b.n	8001406 <char2segments+0x24a>
            case '^' : return 0x01; // 
 8001370:	2301      	movs	r3, #1
 8001372:	e048      	b.n	8001406 <char2segments+0x24a>
            case '-' : return 0x40;
 8001374:	2340      	movs	r3, #64	; 0x40
 8001376:	e046      	b.n	8001406 <char2segments+0x24a>
            case '*' : return 0x63; // 
 8001378:	2363      	movs	r3, #99	; 0x63
 800137a:	e044      	b.n	8001406 <char2segments+0x24a>
            case ' ' : return 0x00; // space
 800137c:	2300      	movs	r3, #0
 800137e:	e042      	b.n	8001406 <char2segments+0x24a>
            case 'A' : return 0x77; // upper case A
 8001380:	2377      	movs	r3, #119	; 0x77
 8001382:	e040      	b.n	8001406 <char2segments+0x24a>
            case 'a' : return 0x5f; // lower case a
 8001384:	235f      	movs	r3, #95	; 0x5f
 8001386:	e03e      	b.n	8001406 <char2segments+0x24a>
            case 'B' :              // lower case b
            case 'b' : return 0x7c; // lower case b
 8001388:	237c      	movs	r3, #124	; 0x7c
 800138a:	e03c      	b.n	8001406 <char2segments+0x24a>
            case 'C' : return 0x39; // upper case C
 800138c:	2339      	movs	r3, #57	; 0x39
 800138e:	e03a      	b.n	8001406 <char2segments+0x24a>
            case 'c' : return 0x58; // lower case c
 8001390:	2358      	movs	r3, #88	; 0x58
 8001392:	e038      	b.n	8001406 <char2segments+0x24a>
            case 'D' :              // lower case d
            case 'd' : return 0x5e; // lower case d
 8001394:	235e      	movs	r3, #94	; 0x5e
 8001396:	e036      	b.n	8001406 <char2segments+0x24a>
            case 'E' :              // upper case E
            case 'e' : return 0x79; // upper case E
 8001398:	2379      	movs	r3, #121	; 0x79
 800139a:	e034      	b.n	8001406 <char2segments+0x24a>
            case 'F' :              // upper case F
            case 'f' : return 0x71; // upper case F
 800139c:	2371      	movs	r3, #113	; 0x71
 800139e:	e032      	b.n	8001406 <char2segments+0x24a>
            case 'G' :              // upper case G
            case 'g' : return 0x35; // upper case G
 80013a0:	2335      	movs	r3, #53	; 0x35
 80013a2:	e030      	b.n	8001406 <char2segments+0x24a>
            case 'H' : return 0x76; // upper case H
 80013a4:	2376      	movs	r3, #118	; 0x76
 80013a6:	e02e      	b.n	8001406 <char2segments+0x24a>
            case 'h' : return 0x74; // lower case h
 80013a8:	2374      	movs	r3, #116	; 0x74
 80013aa:	e02c      	b.n	8001406 <char2segments+0x24a>
            case 'I' : return 0x06; // 1
 80013ac:	2306      	movs	r3, #6
 80013ae:	e02a      	b.n	8001406 <char2segments+0x24a>
            case 'i' : return 0x04; // lower case i
 80013b0:	2304      	movs	r3, #4
 80013b2:	e028      	b.n	8001406 <char2segments+0x24a>
            case 'J' : return 0x1e; // upper case J
 80013b4:	231e      	movs	r3, #30
 80013b6:	e026      	b.n	8001406 <char2segments+0x24a>
            case 'j' : return 0x16; // lower case j
 80013b8:	2316      	movs	r3, #22
 80013ba:	e024      	b.n	8001406 <char2segments+0x24a>
            case 'K' :              // upper case K
            case 'k' : return 0x75; // upper case K
 80013bc:	2375      	movs	r3, #117	; 0x75
 80013be:	e022      	b.n	8001406 <char2segments+0x24a>
            case 'L' :              // upper case L
            case 'l' : return 0x38; // upper case L
 80013c0:	2338      	movs	r3, #56	; 0x38
 80013c2:	e020      	b.n	8001406 <char2segments+0x24a>
            case 'M' :              // twice tall n
            case 'm' : return 0x37; // twice tall 
 80013c4:	2337      	movs	r3, #55	; 0x37
 80013c6:	e01e      	b.n	8001406 <char2segments+0x24a>
            case 'N' :              // lower case n
            case 'n' : return 0x54; // lower case n
 80013c8:	2354      	movs	r3, #84	; 0x54
 80013ca:	e01c      	b.n	8001406 <char2segments+0x24a>
            case 'O' :              // lower case o
            case 'o' : return 0x5c; // lower case o
 80013cc:	235c      	movs	r3, #92	; 0x5c
 80013ce:	e01a      	b.n	8001406 <char2segments+0x24a>
            case 'P' :              // upper case P
            case 'p' : return 0x73; // upper case P
 80013d0:	2373      	movs	r3, #115	; 0x73
 80013d2:	e018      	b.n	8001406 <char2segments+0x24a>
            case 'Q' : return 0x7b; // upper case Q
 80013d4:	237b      	movs	r3, #123	; 0x7b
 80013d6:	e016      	b.n	8001406 <char2segments+0x24a>
            case 'q' : return 0x67; // lower case q
 80013d8:	2367      	movs	r3, #103	; 0x67
 80013da:	e014      	b.n	8001406 <char2segments+0x24a>
            case 'R' :              // lower case r
            case 'r' : return 0x50; // lower case r
 80013dc:	2350      	movs	r3, #80	; 0x50
 80013de:	e012      	b.n	8001406 <char2segments+0x24a>
            case 'S' :              // 5
            case 's' : return 0x6d; // 5
 80013e0:	236d      	movs	r3, #109	; 0x6d
 80013e2:	e010      	b.n	8001406 <char2segments+0x24a>
            case 'T' :              // lower case t
            case 't' : return 0x78; // lower case t
 80013e4:	2378      	movs	r3, #120	; 0x78
 80013e6:	e00e      	b.n	8001406 <char2segments+0x24a>
            case 'U' :              // lower case u
            case 'u' : return 0x1c; // lower case u
 80013e8:	231c      	movs	r3, #28
 80013ea:	e00c      	b.n	8001406 <char2segments+0x24a>
            case 'V' :              // twice tall u
            case 'v' : return 0x3e; // twice tall u
 80013ec:	233e      	movs	r3, #62	; 0x3e
 80013ee:	e00a      	b.n	8001406 <char2segments+0x24a>
            case 'W' : return 0x7e; // upside down A
 80013f0:	237e      	movs	r3, #126	; 0x7e
 80013f2:	e008      	b.n	8001406 <char2segments+0x24a>
            case 'w' : return 0x2a; // separated w
 80013f4:	232a      	movs	r3, #42	; 0x2a
 80013f6:	e006      	b.n	8001406 <char2segments+0x24a>
            case 'X' :              // upper case H
            case 'x' : return 0x76; // upper case H
 80013f8:	2376      	movs	r3, #118	; 0x76
 80013fa:	e004      	b.n	8001406 <char2segments+0x24a>
            case 'Y' :              // lower case y
            case 'y' : return 0x6e; // lower case y
 80013fc:	236e      	movs	r3, #110	; 0x6e
 80013fe:	e002      	b.n	8001406 <char2segments+0x24a>
            case 'Z' :              // separated Z
            case 'z' : return 0x1b; // separated Z
 8001400:	231b      	movs	r3, #27
 8001402:	e000      	b.n	8001406 <char2segments+0x24a>
        }
        return 0;
 8001404:	2300      	movs	r3, #0
    }
 8001406:	4618      	mov	r0, r3
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db0b      	blt.n	800143a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	f003 021f 	and.w	r2, r3, #31
 8001428:	4906      	ldr	r1, [pc, #24]	; (8001444 <__NVIC_EnableIRQ+0x34>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	095b      	lsrs	r3, r3, #5
 8001430:	2001      	movs	r0, #1
 8001432:	fa00 f202 	lsl.w	r2, r0, r2
 8001436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100

08001448 <process_ms>:
  		};
uint16_t port_clock[4] = {PIN_1_MOTEUR, PIN_2_MOTEUR, PIN_3_MOTEUR, PIN_4_MOTEUR};
uint16_t port_timer[4] = {PIN_4_MOTEUR, PIN_3_MOTEUR, PIN_2_MOTEUR, PIN_1_MOTEUR}; 	//tourne  l'envers

  //a placer avant  : Systick_add_callback_function(&process_ms); (souvent dans init)
static void process_ms(void){
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  	static volatile uint16_t t=0;	//uint8_t max = 255 => on prend 16 bits pour aller jusqu'a 1000 = 1s
  	if(t==1000){
 800144c:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <process_ms+0x30>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	b29b      	uxth	r3, r3
 8001452:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001456:	d103      	bne.n	8001460 <process_ms+0x18>
  		t=0;
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <process_ms+0x30>)
 800145a:	2200      	movs	r2, #0
 800145c:	801a      	strh	r2, [r3, #0]
  		//HAL_GPIO_TogglePin(LED_GREEN_GPIO, LED_GREEN_PIN);
  	}
  	else{
		t++;
	}
}
 800145e:	e006      	b.n	800146e <process_ms+0x26>
		t++;
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <process_ms+0x30>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	b29b      	uxth	r3, r3
 8001466:	3301      	adds	r3, #1
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b03      	ldr	r3, [pc, #12]	; (8001478 <process_ms+0x30>)
 800146c:	801a      	strh	r2, [r3, #0]
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	20000a8c 	.word	0x20000a8c

0800147c <main>:

  int main(void){
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af02      	add	r7, sp, #8
	  /* USER CODE BEGIN 1 */
	  //DP is connected to the second digit MSB
	  tm1637_Segments[0] = A_SEG;
 8001482:	4b3e      	ldr	r3, [pc, #248]	; (800157c <main+0x100>)
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
	  tm1637_Segments[1] = B_SEG;
 8001488:	4b3c      	ldr	r3, [pc, #240]	; (800157c <main+0x100>)
 800148a:	2202      	movs	r2, #2
 800148c:	705a      	strb	r2, [r3, #1]
	  tm1637_Segments[2] = C_SEG;
 800148e:	4b3b      	ldr	r3, [pc, #236]	; (800157c <main+0x100>)
 8001490:	2204      	movs	r2, #4
 8001492:	709a      	strb	r2, [r3, #2]
	  tm1637_Segments[3] = D_SEG;
 8001494:	4b39      	ldr	r3, [pc, #228]	; (800157c <main+0x100>)
 8001496:	2208      	movs	r2, #8
 8001498:	70da      	strb	r2, [r3, #3]
	  tm1637_Segments[4] = E_SEG;
 800149a:	4b38      	ldr	r3, [pc, #224]	; (800157c <main+0x100>)
 800149c:	2210      	movs	r2, #16
 800149e:	711a      	strb	r2, [r3, #4]
	  tm1637_Segments[5] = F_SEG;
 80014a0:	4b36      	ldr	r3, [pc, #216]	; (800157c <main+0x100>)
 80014a2:	2220      	movs	r2, #32
 80014a4:	715a      	strb	r2, [r3, #5]
	  tm1637_Segments[6] = G_SEG;
 80014a6:	4b35      	ldr	r3, [pc, #212]	; (800157c <main+0x100>)
 80014a8:	2240      	movs	r2, #64	; 0x40
 80014aa:	719a      	strb	r2, [r3, #6]
	  tm1637_Segments[7] = DP_SEG;
 80014ac:	4b33      	ldr	r3, [pc, #204]	; (800157c <main+0x100>)
 80014ae:	2280      	movs	r2, #128	; 0x80
 80014b0:	71da      	strb	r2, [r3, #7]
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 80014b2:	f001 fe49 	bl	8003148 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 80014b6:	f000 fa55 	bl	8001964 <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 80014ba:	f000 fac7 	bl	8001a4c <MX_GPIO_Init>
	  MX_I2C1_Init();
 80014be:	f000 fa97 	bl	80019f0 <MX_I2C1_Init>
	  /* USER CODE BEGIN 2 */
	  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2108      	movs	r1, #8
 80014c6:	482e      	ldr	r0, [pc, #184]	; (8001580 <main+0x104>)
 80014c8:	f002 ffa3 	bl	8004412 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80014cc:	2201      	movs	r2, #1
 80014ce:	2120      	movs	r1, #32
 80014d0:	482b      	ldr	r0, [pc, #172]	; (8001580 <main+0x104>)
 80014d2:	f002 ff9e 	bl	8004412 <HAL_GPIO_WritePin>

	  tm1637_DisplayHandle(4, CurrentDisplay);						//
 80014d6:	492b      	ldr	r1, [pc, #172]	; (8001584 <main+0x108>)
 80014d8:	2004      	movs	r0, #4
 80014da:	f7ff fdff 	bl	80010dc <tm1637_DisplayHandle>

  	  Timer1Enable = ENABLE;										//Turn on systick based timer
 80014de:	4b2a      	ldr	r3, [pc, #168]	; (8001588 <main+0x10c>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]





  	  ADC_init();
 80014e4:	f000 fb72 	bl	8001bcc <ADC_init>

  	  //init moteur
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_1_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80014e8:	2303      	movs	r3, #3
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2300      	movs	r3, #0
 80014ee:	2201      	movs	r2, #1
 80014f0:	2101      	movs	r1, #1
 80014f2:	4826      	ldr	r0, [pc, #152]	; (800158c <main+0x110>)
 80014f4:	f000 fd18 	bl	8001f28 <BSP_GPIO_PinCfg>
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_2_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80014f8:	2303      	movs	r3, #3
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2300      	movs	r3, #0
 80014fe:	2201      	movs	r2, #1
 8001500:	2102      	movs	r1, #2
 8001502:	4822      	ldr	r0, [pc, #136]	; (800158c <main+0x110>)
 8001504:	f000 fd10 	bl	8001f28 <BSP_GPIO_PinCfg>
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_3_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001508:	2303      	movs	r3, #3
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	2300      	movs	r3, #0
 800150e:	2201      	movs	r2, #1
 8001510:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001514:	481d      	ldr	r0, [pc, #116]	; (800158c <main+0x110>)
 8001516:	f000 fd07 	bl	8001f28 <BSP_GPIO_PinCfg>
  	  BSP_GPIO_PinCfg(GPIO_MOTEUR, PIN_4_MOTEUR, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 800151a:	2303      	movs	r3, #3
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2300      	movs	r3, #0
 8001520:	2201      	movs	r2, #1
 8001522:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001526:	4819      	ldr	r0, [pc, #100]	; (800158c <main+0x110>)
 8001528:	f000 fcfe 	bl	8001f28 <BSP_GPIO_PinCfg>

  	  //fin init moteur


  	  //Autorise la demande d'interruption correspondante  interrompre le processeur
  	  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800152c:	2028      	movs	r0, #40	; 0x28
 800152e:	f7ff ff6f 	bl	8001410 <__NVIC_EnableIRQ>
  	  Systick_add_callback_function(&process_ms);
 8001532:	4817      	ldr	r0, [pc, #92]	; (8001590 <main+0x114>)
 8001534:	f001 fdde 	bl	80030f4 <Systick_add_callback_function>



  	  while (1){
  		  switch(etat){
 8001538:	4b16      	ldr	r3, [pc, #88]	; (8001594 <main+0x118>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b04      	cmp	r3, #4
 800153e:	d8fb      	bhi.n	8001538 <main+0xbc>
 8001540:	a201      	add	r2, pc, #4	; (adr r2, 8001548 <main+0xcc>)
 8001542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001546:	bf00      	nop
 8001548:	08001539 	.word	0x08001539
 800154c:	08001539 	.word	0x08001539
 8001550:	08001539 	.word	0x08001539
 8001554:	0800155d 	.word	0x0800155d
 8001558:	0800156b 	.word	0x0800156b
  		  	 		 //remise a 0h00 (ou remettre a xhxx?)
  		  	 		 break;
  		  	 	case PARAM_TIMER:
  		  	 	     // activ avec interruption
  		  	 	     //code parametrer le timer (avec pot pour rgler valeur, btn 1 pour passer heure->minute, et btn 2 pour valider (affichage avec afficheur numrique))
  		  	 		 param(0);
 800155c:	2000      	movs	r0, #0
 800155e:	f000 f839 	bl	80015d4 <param>
  		  	 		 etat = TIMER; //le goto est fait dans les parametres
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <main+0x118>)
 8001564:	2201      	movs	r2, #1
 8001566:	701a      	strb	r2, [r3, #0]
  		  	 	     break;
 8001568:	e006      	b.n	8001578 <main+0xfc>
  		  	 	case PARAM_CLOCK:
  		  	 	     param(1);
 800156a:	2001      	movs	r0, #1
 800156c:	f000 f832 	bl	80015d4 <param>
  		  	 	     etat = CLOCK;
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <main+0x118>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
  		  	 	     break;
 8001576:	bf00      	nop
  		  switch(etat){
 8001578:	e7de      	b.n	8001538 <main+0xbc>
 800157a:	bf00      	nop
 800157c:	20000a80 	.word	0x20000a80
 8001580:	40010c00 	.word	0x40010c00
 8001584:	20000a7c 	.word	0x20000a7c
 8001588:	20000000 	.word	0x20000000
 800158c:	40010800 	.word	0x40010800
 8001590:	08001449 	.word	0x08001449
 8001594:	20000001 	.word	0x20000001

08001598 <EXTI15_10_IRQHandler>:





void EXTI15_10_IRQHandler(){
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	//Acquittement du flag d'interruption
	__HAL_GPIO_EXTI_CLEAR_IT(BLUE_BUTTON_PIN);
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <EXTI15_10_IRQHandler+0x34>)
 800159e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015a2:	615a      	str	r2, [r3, #20]
	//code de l'utilisateur...ici un clignotement de la LED verte.
	if(readButton_D()){
 80015a4:	f000 f9d2 	bl	800194c <readButton_D>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d003      	beq.n	80015b6 <EXTI15_10_IRQHandler+0x1e>
		etat = PARAM_TIMER;
 80015ae:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <EXTI15_10_IRQHandler+0x38>)
 80015b0:	2203      	movs	r2, #3
 80015b2:	701a      	strb	r2, [r3, #0]
	}
	else if(readButton_G()){
		etat = PARAM_CLOCK;
	}
}
 80015b4:	e007      	b.n	80015c6 <EXTI15_10_IRQHandler+0x2e>
	else if(readButton_G()){
 80015b6:	f000 f9bd 	bl	8001934 <readButton_G>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d002      	beq.n	80015c6 <EXTI15_10_IRQHandler+0x2e>
		etat = PARAM_CLOCK;
 80015c0:	4b03      	ldr	r3, [pc, #12]	; (80015d0 <EXTI15_10_IRQHandler+0x38>)
 80015c2:	2204      	movs	r2, #4
 80015c4:	701a      	strb	r2, [r3, #0]
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40010400 	.word	0x40010400
 80015d0:	20000001 	.word	0x20000001

080015d4 <param>:

uint32_t param(bool_e clock){
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	uint8_t minutes  = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  	uint8_t secondes = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  	bool_e fini = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
  	bool_e min_sec = 0;		//= 0 <==> minutes 	/ = 1 <==> secondes
 80015ec:	2300      	movs	r3, #0
 80015ee:	61fb      	str	r3, [r7, #28]

  	bool_e bouton_d = readButton_D();
 80015f0:	f000 f9ac 	bl	800194c <readButton_D>
 80015f4:	60b8      	str	r0, [r7, #8]
  	bool_e ancien_bouton_d = bouton_d;
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	61bb      	str	r3, [r7, #24]
  	bool_e bouton_g = readButton_G();
 80015fa:	f000 f99b 	bl	8001934 <readButton_G>
 80015fe:	6178      	str	r0, [r7, #20]
  	bool_e ancien_bouton_g = bouton_d;
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	613b      	str	r3, [r7, #16]

  	while(!fini){
 8001604:	e03d      	b.n	8001682 <param+0xae>
  		if(!min_sec){//selection minutes
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d114      	bne.n	8001636 <param+0x62>
  			minutes = lecture_pot(clock);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f000 f959 	bl	80018c4 <lecture_pot>
 8001612:	4603      	mov	r3, r0
 8001614:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  			bouton_g = readButton_G();
 8001618:	f000 f98c 	bl	8001934 <readButton_G>
 800161c:	6178      	str	r0, [r7, #20]
  			if(bouton_g != ancien_bouton_g && bouton_g==1){	//si on appuie sur le bouton gauche
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	429a      	cmp	r2, r3
 8001624:	d018      	beq.n	8001658 <param+0x84>
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d115      	bne.n	8001658 <param+0x84>
  				min_sec = 1;
 800162c:	2301      	movs	r3, #1
 800162e:	61fb      	str	r3, [r7, #28]
  				ancien_bouton_g = bouton_g;
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	e010      	b.n	8001658 <param+0x84>
  			}
  		}
  		else{
  			secondes = lecture_pot(0);
 8001636:	2000      	movs	r0, #0
 8001638:	f000 f944 	bl	80018c4 <lecture_pot>
 800163c:	4603      	mov	r3, r0
 800163e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  			if(bouton_g != ancien_bouton_g && bouton_g==1){	//si on appuie sur le bouton gauche
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	429a      	cmp	r2, r3
 8001648:	d006      	beq.n	8001658 <param+0x84>
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d103      	bne.n	8001658 <param+0x84>
  				min_sec = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]
  				ancien_bouton_g = bouton_g;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	613b      	str	r3, [r7, #16]
  			}
  		}
  		if(bouton_d != ancien_bouton_d && bouton_d==1){	//si on appuie sur le bouton droit
 8001658:	68ba      	ldr	r2, [r7, #8]
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	429a      	cmp	r2, r3
 800165e:	d004      	beq.n	800166a <param+0x96>
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d101      	bne.n	800166a <param+0x96>
  			fini = 1;
 8001666:	2301      	movs	r3, #1
 8001668:	623b      	str	r3, [r7, #32]
  		}
  		ancien_bouton_g = bouton_g;
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	613b      	str	r3, [r7, #16]
 		ancien_bouton_d = bouton_d;
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	61bb      	str	r3, [r7, #24]
  		//affichage selection minutes et secondes
 		affiche_digit(minutes, secondes);
 8001672:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001676:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800167a:	4611      	mov	r1, r2
 800167c:	4618      	mov	r0, r3
 800167e:	f000 f8d3 	bl	8001828 <affiche_digit>
  	while(!fini){
 8001682:	6a3b      	ldr	r3, [r7, #32]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0be      	beq.n	8001606 <param+0x32>
 	}
	uint32_t ms=0;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
  	if(clock){		//si parametre horloge : heures + minutes
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d012      	beq.n	80016b8 <param+0xe4>
  		ms = ((minutes*60*60) + (secondes*60))*1000;
 8001692:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001696:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800169a:	fb02 f103 	mul.w	r1, r2, r3
 800169e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80016a2:	4613      	mov	r3, r2
 80016a4:	011b      	lsls	r3, r3, #4
 80016a6:	1a9b      	subs	r3, r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	440b      	add	r3, r1
 80016ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016b0:	fb02 f303 	mul.w	r3, r2, r3
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e00e      	b.n	80016d6 <param+0x102>
  	}
  	else{			//sinon timer = minutes + secondes
  		ms = ((minutes*60)+secondes)*1000;
 80016b8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80016bc:	4613      	mov	r3, r2
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	1a9b      	subs	r3, r3, r2
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	461a      	mov	r2, r3
 80016c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016ca:	4413      	add	r3, r2
 80016cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016d0:	fb02 f303 	mul.w	r3, r2, r3
 80016d4:	60fb      	str	r3, [r7, #12]
  	}
  	ms = (ms>0)? ms : -ms;

  	go_to(ms,clock);
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	68f8      	ldr	r0, [r7, #12]
 80016da:	f000 f805 	bl	80016e8 <go_to>

  	return ms;		//retourne le nb de ms  mettre  l'horloge
 80016de:	68fb      	ldr	r3, [r7, #12]
  }
 80016e0:	4618      	mov	r0, r3
 80016e2:	3728      	adds	r7, #40	; 0x28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <go_to>:


//prend ms en entre et positionne l'heure mcanique  la bonne position
//temps -> position(=nb de step a faire)
void go_to(uint32_t ms, bool_e clock){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
	uint32_t step = STEPS_PER_ROTATION * ms / MILLIS_PER_MIN / RATIO;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	031b      	lsls	r3, r3, #12
 80016f6:	4a07      	ldr	r2, [pc, #28]	; (8001714 <go_to+0x2c>)
 80016f8:	fba2 2303 	umull	r2, r3, r2, r3
 80016fc:	0c5b      	lsrs	r3, r3, #17
 80016fe:	60fb      	str	r3, [r7, #12]
	rotate(step,clock);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	6839      	ldr	r1, [r7, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f000 f806 	bl	8001718 <rotate>
}
 800170c:	bf00      	nop
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	25387daf 	.word	0x25387daf

08001718 <rotate>:

void rotate(uint8_t step, bool_e clock){
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	6039      	str	r1, [r7, #0]
 8001722:	71fb      	strb	r3, [r7, #7]
	static uint8_t phase = 0;
	uint8_t i;
	uint8_t j;                         //i,j for loops
	uint8_t delta = (step > 0) ? 1 : 7;   //?
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <rotate+0x16>
 800172a:	2301      	movs	r3, #1
 800172c:	e000      	b.n	8001730 <rotate+0x18>
 800172e:	2307      	movs	r3, #7
 8001730:	737b      	strb	r3, [r7, #13]

	step = (step > 0) ? step : -step;   //step set to positive
	for(j = 0; j < step; j++) {         //tant qu'on a pas fait le nombre de pas a faire
 8001732:	2300      	movs	r3, #0
 8001734:	73bb      	strb	r3, [r7, #14]
 8001736:	e040      	b.n	80017ba <rotate+0xa2>
		phase = (phase + delta) % 8;
 8001738:	4b35      	ldr	r3, [pc, #212]	; (8001810 <rotate+0xf8>)
 800173a:	781a      	ldrb	r2, [r3, #0]
 800173c:	7b7b      	ldrb	r3, [r7, #13]
 800173e:	4413      	add	r3, r2
 8001740:	b2db      	uxtb	r3, r3
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	b2da      	uxtb	r2, r3
 8001748:	4b31      	ldr	r3, [pc, #196]	; (8001810 <rotate+0xf8>)
 800174a:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < 4; i++) {
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]
 8001750:	e02a      	b.n	80017a8 <rotate+0x90>
			if(clock){
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d012      	beq.n	800177e <rotate+0x66>
				HAL_GPIO_WritePin(GPIO_MOTEUR, port_clock[i], seq[phase][i]);
 8001758:	7bfb      	ldrb	r3, [r7, #15]
 800175a:	4a2e      	ldr	r2, [pc, #184]	; (8001814 <rotate+0xfc>)
 800175c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001760:	4b2b      	ldr	r3, [pc, #172]	; (8001810 <rotate+0xf8>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	482b      	ldr	r0, [pc, #172]	; (8001818 <rotate+0x100>)
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	4413      	add	r3, r2
 800176e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	461a      	mov	r2, r3
 8001776:	4829      	ldr	r0, [pc, #164]	; (800181c <rotate+0x104>)
 8001778:	f002 fe4b 	bl	8004412 <HAL_GPIO_WritePin>
 800177c:	e011      	b.n	80017a2 <rotate+0x8a>
			}
			else{
				HAL_GPIO_WritePin(GPIO_MOTEUR, port_timer[i], seq[phase][i]);
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	4a27      	ldr	r2, [pc, #156]	; (8001820 <rotate+0x108>)
 8001782:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001786:	4b22      	ldr	r3, [pc, #136]	; (8001810 <rotate+0xf8>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	461a      	mov	r2, r3
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	4822      	ldr	r0, [pc, #136]	; (8001818 <rotate+0x100>)
 8001790:	0092      	lsls	r2, r2, #2
 8001792:	4413      	add	r3, r2
 8001794:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001798:	b2db      	uxtb	r3, r3
 800179a:	461a      	mov	r2, r3
 800179c:	481f      	ldr	r0, [pc, #124]	; (800181c <rotate+0x104>)
 800179e:	f002 fe38 	bl	8004412 <HAL_GPIO_WritePin>
		for(i = 0; i < 4; i++) {
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	3301      	adds	r3, #1
 80017a6:	73fb      	strb	r3, [r7, #15]
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d9d1      	bls.n	8001752 <rotate+0x3a>
			}

		}
		HAL_Delay(DELAYSTEP);
 80017ae:	2001      	movs	r0, #1
 80017b0:	f001 fd2c 	bl	800320c <HAL_Delay>
	for(j = 0; j < step; j++) {         //tant qu'on a pas fait le nombre de pas a faire
 80017b4:	7bbb      	ldrb	r3, [r7, #14]
 80017b6:	3301      	adds	r3, #1
 80017b8:	73bb      	strb	r3, [r7, #14]
 80017ba:	7bba      	ldrb	r2, [r7, #14]
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d3ba      	bcc.n	8001738 <rotate+0x20>
	}
	if(clock){				//savoir o on est
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d006      	beq.n	80017d6 <rotate+0xbe>
		position += step;
 80017c8:	79fa      	ldrb	r2, [r7, #7]
 80017ca:	4b16      	ldr	r3, [pc, #88]	; (8001824 <rotate+0x10c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4413      	add	r3, r2
 80017d0:	4a14      	ldr	r2, [pc, #80]	; (8001824 <rotate+0x10c>)
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	e005      	b.n	80017e2 <rotate+0xca>
	}
	else{
		position-=step;
 80017d6:	4b13      	ldr	r3, [pc, #76]	; (8001824 <rotate+0x10c>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	4a11      	ldr	r2, [pc, #68]	; (8001824 <rotate+0x10c>)
 80017e0:	6013      	str	r3, [r2, #0]
	}
	// power cut
	for(i = 0; i < 4; i++) {
 80017e2:	2300      	movs	r3, #0
 80017e4:	73fb      	strb	r3, [r7, #15]
 80017e6:	e00b      	b.n	8001800 <rotate+0xe8>
		HAL_GPIO_WritePin(GPIO_A, port_clock[i], LOW);		//ici peut importe clock/timer, on met tt a 0
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	4a0a      	ldr	r2, [pc, #40]	; (8001814 <rotate+0xfc>)
 80017ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017f0:	2200      	movs	r2, #0
 80017f2:	4619      	mov	r1, r3
 80017f4:	4809      	ldr	r0, [pc, #36]	; (800181c <rotate+0x104>)
 80017f6:	f002 fe0c 	bl	8004412 <HAL_GPIO_WritePin>
	for(i = 0; i < 4; i++) {
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	3301      	adds	r3, #1
 80017fe:	73fb      	strb	r3, [r7, #15]
 8001800:	7bfb      	ldrb	r3, [r7, #15]
 8001802:	2b03      	cmp	r3, #3
 8001804:	d9f0      	bls.n	80017e8 <rotate+0xd0>
	}
}
 8001806:	bf00      	nop
 8001808:	bf00      	nop
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000a8e 	.word	0x20000a8e
 8001814:	20000084 	.word	0x20000084
 8001818:	20000004 	.word	0x20000004
 800181c:	40010800 	.word	0x40010800
 8001820:	2000008c 	.word	0x2000008c
 8001824:	20000a88 	.word	0x20000a88

08001828 <affiche_digit>:



void affiche_digit(uint8_t x, uint8_t y){
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	460a      	mov	r2, r1
 8001832:	71fb      	strb	r3, [r7, #7]
 8001834:	4613      	mov	r3, r2
 8001836:	71bb      	strb	r3, [r7, #6]
	uint8_t texte[4];
  	texte[0] = char2segments(x/10+'0');
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	4a21      	ldr	r2, [pc, #132]	; (80018c0 <affiche_digit+0x98>)
 800183c:	fba2 2303 	umull	r2, r3, r2, r3
 8001840:	08db      	lsrs	r3, r3, #3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	3330      	adds	r3, #48	; 0x30
 8001846:	b2db      	uxtb	r3, r3
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fcb7 	bl	80011bc <char2segments>
 800184e:	4603      	mov	r3, r0
 8001850:	733b      	strb	r3, [r7, #12]
  	texte[1] = char2segments(x%10+'0');
 8001852:	79fa      	ldrb	r2, [r7, #7]
 8001854:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <affiche_digit+0x98>)
 8001856:	fba3 1302 	umull	r1, r3, r3, r2
 800185a:	08d9      	lsrs	r1, r3, #3
 800185c:	460b      	mov	r3, r1
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	b2db      	uxtb	r3, r3
 8001868:	3330      	adds	r3, #48	; 0x30
 800186a:	b2db      	uxtb	r3, r3
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fca5 	bl	80011bc <char2segments>
 8001872:	4603      	mov	r3, r0
 8001874:	737b      	strb	r3, [r7, #13]
  	texte[2] = char2segments(y/10+'0');
 8001876:	79bb      	ldrb	r3, [r7, #6]
 8001878:	4a11      	ldr	r2, [pc, #68]	; (80018c0 <affiche_digit+0x98>)
 800187a:	fba2 2303 	umull	r2, r3, r2, r3
 800187e:	08db      	lsrs	r3, r3, #3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	3330      	adds	r3, #48	; 0x30
 8001884:	b2db      	uxtb	r3, r3
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fc98 	bl	80011bc <char2segments>
 800188c:	4603      	mov	r3, r0
 800188e:	73bb      	strb	r3, [r7, #14]
  	texte[3] = char2segments(y/10+'0');
 8001890:	79bb      	ldrb	r3, [r7, #6]
 8001892:	4a0b      	ldr	r2, [pc, #44]	; (80018c0 <affiche_digit+0x98>)
 8001894:	fba2 2303 	umull	r2, r3, r2, r3
 8001898:	08db      	lsrs	r3, r3, #3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	3330      	adds	r3, #48	; 0x30
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fc8b 	bl	80011bc <char2segments>
 80018a6:	4603      	mov	r3, r0
 80018a8:	73fb      	strb	r3, [r7, #15]
  	tm1637_DisplayHandle(7, texte);
 80018aa:	f107 030c 	add.w	r3, r7, #12
 80018ae:	4619      	mov	r1, r3
 80018b0:	2007      	movs	r0, #7
 80018b2:	f7ff fc13 	bl	80010dc <tm1637_DisplayHandle>
}
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	cccccccd 	.word	0xcccccccd

080018c4 <lecture_pot>:



uint8_t lecture_pot(bool_e vq){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
	uint16_t valeur =0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	81fb      	strh	r3, [r7, #14]
	valeur = ADC_getValue(ADC_SENSOR_CHANNEL);
 80018d0:	2005      	movs	r0, #5
 80018d2:	f000 fa1f 	bl	8001d14 <ADC_getValue>
 80018d6:	4603      	mov	r3, r0
 80018d8:	81fb      	strh	r3, [r7, #14]
	valeur = (valeur<4010)? valeur : 0;
 80018da:	89fb      	ldrh	r3, [r7, #14]
 80018dc:	f640 72a9 	movw	r2, #4009	; 0xfa9
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d801      	bhi.n	80018e8 <lecture_pot+0x24>
 80018e4:	89fb      	ldrh	r3, [r7, #14]
 80018e6:	e000      	b.n	80018ea <lecture_pot+0x26>
 80018e8:	2300      	movs	r3, #0
 80018ea:	81fb      	strh	r3, [r7, #14]
	if(vq){
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d00c      	beq.n	800190c <lecture_pot+0x48>
		valeur = valeur*24/4028;
 80018f2:	89fa      	ldrh	r2, [r7, #14]
 80018f4:	4613      	mov	r3, r2
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	4413      	add	r3, r2
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	4a0c      	ldr	r2, [pc, #48]	; (8001930 <lecture_pot+0x6c>)
 80018fe:	fb82 1203 	smull	r1, r2, r2, r3
 8001902:	1212      	asrs	r2, r2, #8
 8001904:	17db      	asrs	r3, r3, #31
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	81fb      	strh	r3, [r7, #14]
 800190a:	e00b      	b.n	8001924 <lecture_pot+0x60>
	}
	else{
		valeur = valeur*60/4028;
 800190c:	89fa      	ldrh	r2, [r7, #14]
 800190e:	4613      	mov	r3, r2
 8001910:	011b      	lsls	r3, r3, #4
 8001912:	1a9b      	subs	r3, r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4a06      	ldr	r2, [pc, #24]	; (8001930 <lecture_pot+0x6c>)
 8001918:	fb82 1203 	smull	r1, r2, r2, r3
 800191c:	1212      	asrs	r2, r2, #8
 800191e:	17db      	asrs	r3, r3, #31
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	81fb      	strh	r3, [r7, #14]
	}
	return valeur;
 8001924:	89fb      	ldrh	r3, [r7, #14]
 8001926:	b2db      	uxtb	r3, r3
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	104525e1 	.word	0x104525e1

08001934 <readButton_G>:

//lit bouton gauche
bool_e readButton_G(void){
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIO_BOUTON, PIN_BOUTON_GAUCHE);
 8001938:	2180      	movs	r1, #128	; 0x80
 800193a:	4803      	ldr	r0, [pc, #12]	; (8001948 <readButton_G+0x14>)
 800193c:	f002 fd52 	bl	80043e4 <HAL_GPIO_ReadPin>
 8001940:	4603      	mov	r3, r0
}
 8001942:	4618      	mov	r0, r3
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40010800 	.word	0x40010800

0800194c <readButton_D>:

//lit bouton droit
bool_e readButton_D(void){
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIO_BOUTON, PIN_BOUTON_DROIT);
 8001950:	2140      	movs	r1, #64	; 0x40
 8001952:	4803      	ldr	r0, [pc, #12]	; (8001960 <readButton_D+0x14>)
 8001954:	f002 fd46 	bl	80043e4 <HAL_GPIO_ReadPin>
 8001958:	4603      	mov	r3, r0
}
 800195a:	4618      	mov	r0, r3
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40010800 	.word	0x40010800

08001964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b090      	sub	sp, #64	; 0x40
 8001968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800196a:	f107 0318 	add.w	r3, r7, #24
 800196e:	2228      	movs	r2, #40	; 0x28
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f004 f918 	bl	8005ba8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
 8001984:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001986:	2301      	movs	r3, #1
 8001988:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800198a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800198e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001990:	2300      	movs	r3, #0
 8001992:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001994:	2301      	movs	r3, #1
 8001996:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001998:	2302      	movs	r3, #2
 800199a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800199c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80019a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80019a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a8:	f107 0318 	add.w	r3, r7, #24
 80019ac:	4618      	mov	r0, r3
 80019ae:	f002 fe63 	bl	8004678 <HAL_RCC_OscConfig>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019b8:	f000 f894 	bl	8001ae4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019bc:	230f      	movs	r3, #15
 80019be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019c0:	2302      	movs	r3, #2
 80019c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	2102      	movs	r1, #2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f003 f8ce 	bl	8004b78 <HAL_RCC_ClockConfig>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80019e2:	f000 f87f 	bl	8001ae4 <Error_Handler>
  }
}
 80019e6:	bf00      	nop
 80019e8:	3740      	adds	r7, #64	; 0x40
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019f4:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <MX_I2C1_Init+0x50>)
 80019f6:	4a13      	ldr	r2, [pc, #76]	; (8001a44 <MX_I2C1_Init+0x54>)
 80019f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <MX_I2C1_Init+0x50>)
 80019fc:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <MX_I2C1_Init+0x58>)
 80019fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a14:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a1a:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a20:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a26:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a2c:	4804      	ldr	r0, [pc, #16]	; (8001a40 <MX_I2C1_Init+0x50>)
 8001a2e:	f002 fd09 	bl	8004444 <HAL_I2C_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a38:	f000 f854 	bl	8001ae4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	2000103c 	.word	0x2000103c
 8001a44:	40005400 	.word	0x40005400
 8001a48:	000186a0 	.word	0x000186a0

08001a4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b088      	sub	sp, #32
 8001a50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a52:	f107 0310 	add.w	r3, r7, #16
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
 8001a5e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a60:	4b1e      	ldr	r3, [pc, #120]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	4a1d      	ldr	r2, [pc, #116]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a66:	f043 0320 	orr.w	r3, r3, #32
 8001a6a:	6193      	str	r3, [r2, #24]
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	f003 0320 	and.w	r3, r3, #32
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a78:	4b18      	ldr	r3, [pc, #96]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	4a17      	ldr	r2, [pc, #92]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a7e:	f043 0308 	orr.w	r3, r3, #8
 8001a82:	6193      	str	r3, [r2, #24]
 8001a84:	4b15      	ldr	r3, [pc, #84]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	f003 0308 	and.w	r3, r3, #8
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a90:	4b12      	ldr	r3, [pc, #72]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	4a11      	ldr	r2, [pc, #68]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a96:	f043 0304 	orr.w	r3, r3, #4
 8001a9a:	6193      	str	r3, [r2, #24]
 8001a9c:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <MX_GPIO_Init+0x90>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|SCLK_Pin|SDO_Pin, GPIO_PIN_SET);
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f640 0128 	movw	r1, #2088	; 0x828
 8001aae:	480c      	ldr	r0, [pc, #48]	; (8001ae0 <MX_GPIO_Init+0x94>)
 8001ab0:	f002 fcaf 	bl	8004412 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB11 SCLK_Pin SDO_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|SCLK_Pin|SDO_Pin;
 8001ab4:	f640 0328 	movw	r3, #2088	; 0x828
 8001ab8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 0310 	add.w	r3, r7, #16
 8001aca:	4619      	mov	r1, r3
 8001acc:	4804      	ldr	r0, [pc, #16]	; (8001ae0 <MX_GPIO_Init+0x94>)
 8001ace:	f002 fb05 	bl	80040dc <HAL_GPIO_Init>

}
 8001ad2:	bf00      	nop
 8001ad4:	3720      	adds	r7, #32
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	40010c00 	.word	0x40010c00

08001ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001af6:	2300      	movs	r3, #0
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	e006      	b.n	8001b0a <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	4a30      	ldr	r2, [pc, #192]	; (8001bc0 <PORTS_adc_init+0xd0>)
 8001b00:	21ff      	movs	r1, #255	; 0xff
 8001b02:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
 8001b06:	3301      	adds	r3, #1
 8001b08:	73fb      	strb	r3, [r7, #15]
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	2b12      	cmp	r3, #18
 8001b0e:	d9f5      	bls.n	8001afc <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001b10:	2307      	movs	r3, #7
 8001b12:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001b18:	2301      	movs	r3, #1
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	2203      	movs	r2, #3
 8001b20:	2101      	movs	r1, #1
 8001b22:	4828      	ldr	r0, [pc, #160]	; (8001bc4 <PORTS_adc_init+0xd4>)
 8001b24:	f000 fa00 	bl	8001f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	b25a      	sxtb	r2, r3
 8001b2c:	4b24      	ldr	r3, [pc, #144]	; (8001bc0 <PORTS_adc_init+0xd0>)
 8001b2e:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3301      	adds	r3, #1
 8001b34:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001b3a:	463b      	mov	r3, r7
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4822      	ldr	r0, [pc, #136]	; (8001bc8 <PORTS_adc_init+0xd8>)
 8001b40:	f001 fd64 	bl	800360c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001b44:	2301      	movs	r3, #1
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	2300      	movs	r3, #0
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	2102      	movs	r1, #2
 8001b4e:	481d      	ldr	r0, [pc, #116]	; (8001bc4 <PORTS_adc_init+0xd4>)
 8001b50:	f000 f9ea 	bl	8001f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	b25a      	sxtb	r2, r3
 8001b58:	4b19      	ldr	r3, [pc, #100]	; (8001bc0 <PORTS_adc_init+0xd0>)
 8001b5a:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8001b62:	2301      	movs	r3, #1
 8001b64:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001b66:	463b      	mov	r3, r7
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4817      	ldr	r0, [pc, #92]	; (8001bc8 <PORTS_adc_init+0xd8>)
 8001b6c:	f001 fd4e 	bl	800360c <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_4;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN5
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001b70:	2301      	movs	r3, #1
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	2300      	movs	r3, #0
 8001b76:	2203      	movs	r2, #3
 8001b78:	2120      	movs	r1, #32
 8001b7a:	4812      	ldr	r0, [pc, #72]	; (8001bc4 <PORTS_adc_init+0xd4>)
 8001b7c:	f000 f9d4 	bl	8001f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_5] = (int8_t)sConfig.Rank;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	b25a      	sxtb	r2, r3
 8001b84:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <PORTS_adc_init+0xd0>)
 8001b86:	715a      	strb	r2, [r3, #5]
		sConfig.Rank++;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_5;
 8001b8e:	2305      	movs	r3, #5
 8001b90:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001b92:	463b      	mov	r3, r7
 8001b94:	4619      	mov	r1, r3
 8001b96:	480c      	ldr	r0, [pc, #48]	; (8001bc8 <PORTS_adc_init+0xd8>)
 8001b98:	f001 fd38 	bl	800360c <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	b25a      	sxtb	r2, r3
 8001ba0:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <PORTS_adc_init+0xd0>)
 8001ba2:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 8001baa:	2311      	movs	r3, #17
 8001bac:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001bae:	463b      	mov	r3, r7
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4805      	ldr	r0, [pc, #20]	; (8001bc8 <PORTS_adc_init+0xd8>)
 8001bb4:	f001 fd2a 	bl	800360c <HAL_ADC_ConfigChannel>
	#endif

}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000adc 	.word	0x20000adc
 8001bc4:	40010800 	.word	0x40010800
 8001bc8:	20000af0 	.word	0x20000af0

08001bcc <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8001bd2:	4b4a      	ldr	r3, [pc, #296]	; (8001cfc <ADC_init+0x130>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	4a49      	ldr	r2, [pc, #292]	; (8001cfc <ADC_init+0x130>)
 8001bd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bdc:	6193      	str	r3, [r2, #24]
 8001bde:	4b47      	ldr	r3, [pc, #284]	; (8001cfc <ADC_init+0x130>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8001bea:	4b44      	ldr	r3, [pc, #272]	; (8001cfc <ADC_init+0x130>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001bf2:	4a42      	ldr	r2, [pc, #264]	; (8001cfc <ADC_init+0x130>)
 8001bf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bf8:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c00:	2002      	movs	r0, #2
 8001c02:	f000 fc39 	bl	8002478 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8001c06:	2002      	movs	r0, #2
 8001c08:	f000 fd7e 	bl	8002708 <TIMER_get_phandler>
 8001c0c:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001c0e:	2330      	movs	r3, #48	; 0x30
 8001c10:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001c12:	2380      	movs	r3, #128	; 0x80
 8001c14:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8001c16:	f107 030c 	add.w	r3, r7, #12
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	6978      	ldr	r0, [r7, #20]
 8001c1e:	f003 fa25 	bl	800506c <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8001c22:	2140      	movs	r1, #64	; 0x40
 8001c24:	6978      	ldr	r0, [r7, #20]
 8001c26:	f003 f998 	bl	8004f5a <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001c2a:	4b35      	ldr	r3, [pc, #212]	; (8001d00 <ADC_init+0x134>)
 8001c2c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001c30:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 8001c32:	4b33      	ldr	r3, [pc, #204]	; (8001d00 <ADC_init+0x134>)
 8001c34:	4a33      	ldr	r2, [pc, #204]	; (8001d04 <ADC_init+0x138>)
 8001c36:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001c38:	4b31      	ldr	r3, [pc, #196]	; (8001d00 <ADC_init+0x134>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001c3e:	4b30      	ldr	r3, [pc, #192]	; (8001d00 <ADC_init+0x134>)
 8001c40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c44:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 8001c46:	4b2e      	ldr	r3, [pc, #184]	; (8001d00 <ADC_init+0x134>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001c4c:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <ADC_init+0x134>)
 8001c4e:	2204      	movs	r2, #4
 8001c50:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001c52:	4b2b      	ldr	r3, [pc, #172]	; (8001d00 <ADC_init+0x134>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001c58:	4b29      	ldr	r3, [pc, #164]	; (8001d00 <ADC_init+0x134>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001c5e:	4828      	ldr	r0, [pc, #160]	; (8001d00 <ADC_init+0x134>)
 8001c60:	f001 faf8 	bl	8003254 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 8001c64:	f7ff ff44 	bl	8001af0 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001c68:	4b24      	ldr	r3, [pc, #144]	; (8001cfc <ADC_init+0x130>)
 8001c6a:	695b      	ldr	r3, [r3, #20]
 8001c6c:	4a23      	ldr	r2, [pc, #140]	; (8001cfc <ADC_init+0x130>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6153      	str	r3, [r2, #20]
 8001c74:	4b21      	ldr	r3, [pc, #132]	; (8001cfc <ADC_init+0x130>)
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 8001c80:	4b21      	ldr	r3, [pc, #132]	; (8001d08 <ADC_init+0x13c>)
 8001c82:	4a22      	ldr	r2, [pc, #136]	; (8001d0c <ADC_init+0x140>)
 8001c84:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 8001c86:	4b20      	ldr	r3, [pc, #128]	; (8001d08 <ADC_init+0x13c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <ADC_init+0x13c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 8001c92:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <ADC_init+0x13c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 8001c98:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <ADC_init+0x13c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	; (8001d08 <ADC_init+0x13c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8001ca4:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <ADC_init+0x13c>)
 8001ca6:	2280      	movs	r2, #128	; 0x80
 8001ca8:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001caa:	4b17      	ldr	r3, [pc, #92]	; (8001d08 <ADC_init+0x13c>)
 8001cac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cb0:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cb2:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <ADC_init+0x13c>)
 8001cb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cb8:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 8001cba:	4b13      	ldr	r3, [pc, #76]	; (8001d08 <ADC_init+0x13c>)
 8001cbc:	2220      	movs	r2, #32
 8001cbe:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8001cc0:	4b11      	ldr	r3, [pc, #68]	; (8001d08 <ADC_init+0x13c>)
 8001cc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cc6:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8001cc8:	480f      	ldr	r0, [pc, #60]	; (8001d08 <ADC_init+0x13c>)
 8001cca:	f001 ffa3 	bl	8003c14 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001cce:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <ADC_init+0x134>)
 8001cd0:	4a0d      	ldr	r2, [pc, #52]	; (8001d08 <ADC_init+0x13c>)
 8001cd2:	621a      	str	r2, [r3, #32]
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <ADC_init+0x13c>)
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <ADC_init+0x134>)
 8001cd8:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2100      	movs	r1, #0
 8001cde:	200b      	movs	r0, #11
 8001ce0:	f001 ff55 	bl	8003b8e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 8001ce4:	200b      	movs	r0, #11
 8001ce6:	f001 ff6e 	bl	8003bc6 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001cea:	2204      	movs	r2, #4
 8001cec:	4908      	ldr	r1, [pc, #32]	; (8001d10 <ADC_init+0x144>)
 8001cee:	4804      	ldr	r0, [pc, #16]	; (8001d00 <ADC_init+0x134>)
 8001cf0:	f001 fb92 	bl	8003418 <HAL_ADC_Start_DMA>

}
 8001cf4:	bf00      	nop
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	20000af0 	.word	0x20000af0
 8001d04:	40012400 	.word	0x40012400
 8001d08:	20000b20 	.word	0x20000b20
 8001d0c:	40020008 	.word	0x40020008
 8001d10:	20000a90 	.word	0x20000a90

08001d14 <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	4a0d      	ldr	r2, [pc, #52]	; (8001d58 <ADC_getValue+0x44>)
 8001d22:	56d3      	ldrsb	r3, [r2, r3]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d002      	beq.n	8001d30 <ADC_getValue+0x1c>
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	2b12      	cmp	r3, #18
 8001d2e:	d907      	bls.n	8001d40 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	4619      	mov	r1, r3
 8001d34:	4809      	ldr	r0, [pc, #36]	; (8001d5c <ADC_getValue+0x48>)
 8001d36:	f003 ff4b 	bl	8005bd0 <printf>
		return -1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3e:	e007      	b.n	8001d50 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <ADC_getValue+0x44>)
 8001d44:	56d3      	ldrsb	r3, [r2, r3]
 8001d46:	461a      	mov	r2, r3
 8001d48:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <ADC_getValue+0x4c>)
 8001d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d4e:	b21b      	sxth	r3, r3
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000adc 	.word	0x20000adc
 8001d5c:	0800b7b8 	.word	0x0800b7b8
 8001d60:	20000a90 	.word	0x20000a90

08001d64 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001d68:	4b07      	ldr	r3, [pc, #28]	; (8001d88 <DMA1_Channel1_IRQHandler+0x24>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001d6e:	4807      	ldr	r0, [pc, #28]	; (8001d8c <DMA1_Channel1_IRQHandler+0x28>)
 8001d70:	f002 f880 	bl	8003e74 <HAL_DMA_IRQHandler>
	if(callback_function)
 8001d74:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <DMA1_Channel1_IRQHandler+0x2c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d002      	beq.n	8001d82 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001d7c:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <DMA1_Channel1_IRQHandler+0x2c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4798      	blx	r3
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20000b68 	.word	0x20000b68
 8001d8c:	20000b20 	.word	0x20000b20
 8001d90:	20000b64 	.word	0x20000b64

08001d94 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	2201      	movs	r2, #1
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001da8:	4b10      	ldr	r3, [pc, #64]	; (8001dec <EXTI_call+0x58>)
 8001daa:	695a      	ldr	r2, [r3, #20]
 8001dac:	89fb      	ldrh	r3, [r7, #14]
 8001dae:	4013      	ands	r3, r2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d016      	beq.n	8001de2 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001db4:	4a0d      	ldr	r2, [pc, #52]	; (8001dec <EXTI_call+0x58>)
 8001db6:	89fb      	ldrh	r3, [r7, #14]
 8001db8:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001dba:	4b0d      	ldr	r3, [pc, #52]	; (8001df0 <EXTI_call+0x5c>)
 8001dbc:	881a      	ldrh	r2, [r3, #0]
 8001dbe:	89fb      	ldrh	r3, [r7, #14]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00c      	beq.n	8001de2 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	4a0a      	ldr	r2, [pc, #40]	; (8001df4 <EXTI_call+0x60>)
 8001dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d006      	beq.n	8001de2 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	4a07      	ldr	r2, [pc, #28]	; (8001df4 <EXTI_call+0x60>)
 8001dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ddc:	89fa      	ldrh	r2, [r7, #14]
 8001dde:	4610      	mov	r0, r2
 8001de0:	4798      	blx	r3
		}
	}
}
 8001de2:	bf00      	nop
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40010400 	.word	0x40010400
 8001df0:	20000bac 	.word	0x20000bac
 8001df4:	20000b6c 	.word	0x20000b6c

08001df8 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7ff ffc9 	bl	8001d94 <EXTI_call>
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001e0a:	2001      	movs	r0, #1
 8001e0c:	f7ff ffc2 	bl	8001d94 <EXTI_call>
}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001e18:	2002      	movs	r0, #2
 8001e1a:	f7ff ffbb 	bl	8001d94 <EXTI_call>
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001e26:	2003      	movs	r0, #3
 8001e28:	f7ff ffb4 	bl	8001d94 <EXTI_call>
}
 8001e2c:	bf00      	nop
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001e34:	2004      	movs	r0, #4
 8001e36:	f7ff ffad 	bl	8001d94 <EXTI_call>
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001e42:	2005      	movs	r0, #5
 8001e44:	f7ff ffa6 	bl	8001d94 <EXTI_call>
	EXTI_call(6);
 8001e48:	2006      	movs	r0, #6
 8001e4a:	f7ff ffa3 	bl	8001d94 <EXTI_call>
	EXTI_call(7);
 8001e4e:	2007      	movs	r0, #7
 8001e50:	f7ff ffa0 	bl	8001d94 <EXTI_call>
	EXTI_call(8);
 8001e54:	2008      	movs	r0, #8
 8001e56:	f7ff ff9d 	bl	8001d94 <EXTI_call>
	EXTI_call(9);
 8001e5a:	2009      	movs	r0, #9
 8001e5c:	f7ff ff9a 	bl	8001d94 <EXTI_call>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b089      	sub	sp, #36	; 0x24
 8001e68:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001e6a:	4b2d      	ldr	r3, [pc, #180]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	4a2c      	ldr	r2, [pc, #176]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001e70:	f043 0304 	orr.w	r3, r3, #4
 8001e74:	6193      	str	r3, [r2, #24]
 8001e76:	4b2a      	ldr	r3, [pc, #168]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	f003 0304 	and.w	r3, r3, #4
 8001e7e:	61bb      	str	r3, [r7, #24]
 8001e80:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e82:	4b27      	ldr	r3, [pc, #156]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	4a26      	ldr	r2, [pc, #152]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001e88:	f043 0308 	orr.w	r3, r3, #8
 8001e8c:	6193      	str	r3, [r2, #24]
 8001e8e:	4b24      	ldr	r3, [pc, #144]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	f003 0308 	and.w	r3, r3, #8
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9a:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001e9c:	699b      	ldr	r3, [r3, #24]
 8001e9e:	4a20      	ldr	r2, [pc, #128]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ea0:	f043 0310 	orr.w	r3, r3, #16
 8001ea4:	6193      	str	r3, [r2, #24]
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	f003 0310 	and.w	r3, r3, #16
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb2:	4b1b      	ldr	r3, [pc, #108]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	4a1a      	ldr	r2, [pc, #104]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001eb8:	f043 0320 	orr.w	r3, r3, #32
 8001ebc:	6193      	str	r3, [r2, #24]
 8001ebe:	4b18      	ldr	r3, [pc, #96]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 0320 	and.w	r3, r3, #32
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	4a14      	ldr	r2, [pc, #80]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ed4:	6193      	str	r3, [r2, #24]
 8001ed6:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ede:	60bb      	str	r3, [r7, #8]
 8001ee0:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6193      	str	r3, [r2, #24]
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <BSP_GPIO_Enable+0xbc>)
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8001efa:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <BSP_GPIO_Enable+0xc0>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	61fb      	str	r3, [r7, #28]
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f06:	61fb      	str	r3, [r7, #28]
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f0e:	61fb      	str	r3, [r7, #28]
 8001f10:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <BSP_GPIO_Enable+0xc0>)
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	6053      	str	r3, [r2, #4]
}
 8001f16:	bf00      	nop
 8001f18:	3724      	adds	r7, #36	; 0x24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40010000 	.word	0x40010000

08001f28 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b088      	sub	sp, #32
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f44:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001f46:	f107 0310 	add.w	r3, r7, #16
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f002 f8c5 	bl	80040dc <HAL_GPIO_Init>
}
 8001f52:	bf00      	nop
 8001f54:	3720      	adds	r7, #32
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f60:	f3bf 8f4f 	dsb	sy
}
 8001f64:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f66:	4b06      	ldr	r3, [pc, #24]	; (8001f80 <__NVIC_SystemReset+0x24>)
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f6e:	4904      	ldr	r1, [pc, #16]	; (8001f80 <__NVIC_SystemReset+0x24>)
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <__NVIC_SystemReset+0x28>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f76:	f3bf 8f4f 	dsb	sy
}
 8001f7a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <__NVIC_SystemReset+0x20>
 8001f80:	e000ed00 	.word	0xe000ed00
 8001f84:	05fa0004 	.word	0x05fa0004

08001f88 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001f8c:	f7ff ff6a 	bl	8001e64 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001f90:	f000 f809 	bl	8001fa6 <SYS_ClockConfig>
}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	f001 fdeb 	bl	8003b78 <HAL_NVIC_SetPriorityGrouping>
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b090      	sub	sp, #64	; 0x40
 8001faa:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001fac:	f107 0318 	add.w	r3, r7, #24
 8001fb0:	2228      	movs	r2, #40	; 0x28
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f003 fdf7 	bl	8005ba8 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001fc2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fcc:	2310      	movs	r3, #16
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001fdc:	f107 0318 	add.w	r3, r7, #24
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f002 fb49 	bl	8004678 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fee:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001ff8:	230f      	movs	r3, #15
 8001ffa:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001ffc:	1d3b      	adds	r3, r7, #4
 8001ffe:	2102      	movs	r1, #2
 8002000:	4618      	mov	r0, r3
 8002002:	f002 fdb9 	bl	8004b78 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8002006:	f000 ffb7 	bl	8002f78 <SystemCoreClockUpdate>
}
 800200a:	bf00      	nop
 800200c:	3740      	adds	r7, #64	; 0x40
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 800201c:	2204      	movs	r2, #4
 800201e:	4902      	ldr	r1, [pc, #8]	; (8002028 <_exit+0x14>)
 8002020:	2001      	movs	r0, #1
 8002022:	f000 f8b7 	bl	8002194 <_write>
	while (1) {
 8002026:	e7fe      	b.n	8002026 <_exit+0x12>
 8002028:	0800b814 	.word	0x0800b814

0800202c <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800203c:	605a      	str	r2, [r3, #4]
	return 0;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr

0800204a <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0
	return 1;
 800204e:	2301      	movs	r3, #1
}
 8002050:	4618      	mov	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002062:	f003 fb35 	bl	80056d0 <__errno>
 8002066:	4603      	mov	r3, r0
 8002068:	2216      	movs	r2, #22
 800206a:	601a      	str	r2, [r3, #0]
	return (-1);
 800206c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002080:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <_sbrk+0x50>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d102      	bne.n	800208e <_sbrk+0x16>
		heap_end = &end;
 8002088:	4b0f      	ldr	r3, [pc, #60]	; (80020c8 <_sbrk+0x50>)
 800208a:	4a10      	ldr	r2, [pc, #64]	; (80020cc <_sbrk+0x54>)
 800208c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800208e:	4b0e      	ldr	r3, [pc, #56]	; (80020c8 <_sbrk+0x50>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002094:	4b0c      	ldr	r3, [pc, #48]	; (80020c8 <_sbrk+0x50>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4413      	add	r3, r2
 800209c:	466a      	mov	r2, sp
 800209e:	4293      	cmp	r3, r2
 80020a0:	d907      	bls.n	80020b2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80020a2:	f003 fb15 	bl	80056d0 <__errno>
 80020a6:	4603      	mov	r3, r0
 80020a8:	220c      	movs	r2, #12
 80020aa:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80020ac:	f04f 33ff 	mov.w	r3, #4294967295
 80020b0:	e006      	b.n	80020c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80020b2:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <_sbrk+0x50>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	4a03      	ldr	r2, [pc, #12]	; (80020c8 <_sbrk+0x50>)
 80020bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80020be:	68fb      	ldr	r3, [r7, #12]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000bb8 	.word	0x20000bb8
 80020cc:	200010a8 	.word	0x200010a8

080020d0 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80020da:	f003 faf9 	bl	80056d0 <__errno>
 80020de:	4603      	mov	r3, r0
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80020e4:	6838      	ldr	r0, [r7, #0]
 80020e6:	f7ff ffc7 	bl	8002078 <_sbrk>
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f2:	d10b      	bne.n	800210c <_sbrk_r+0x3c>
 80020f4:	f003 faec 	bl	80056d0 <__errno>
 80020f8:	4603      	mov	r3, r0
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d005      	beq.n	800210c <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002100:	f003 fae6 	bl	80056d0 <__errno>
 8002104:	4603      	mov	r3, r0
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	601a      	str	r2, [r3, #0]
  return ret;
 800210c:	68fb      	ldr	r3, [r7, #12]
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d122      	bne.n	8002174 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
 8002132:	e01a      	b.n	800216a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002134:	bf00      	nop
 8002136:	4b16      	ldr	r3, [pc, #88]	; (8002190 <_read+0x78>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fbec 	bl	8002918 <UART_data_ready>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0f7      	beq.n	8002136 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002146:	4b12      	ldr	r3, [pc, #72]	; (8002190 <_read+0x78>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f000 fc02 	bl	8002954 <UART_get_next_byte>
 8002150:	4603      	mov	r3, r0
 8002152:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	1c5a      	adds	r2, r3, #1
 8002158:	60ba      	str	r2, [r7, #8]
 800215a:	7dfa      	ldrb	r2, [r7, #23]
 800215c:	701a      	strb	r2, [r3, #0]
				num++;
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	3301      	adds	r3, #1
 8002162:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	3301      	adds	r3, #1
 8002168:	61fb      	str	r3, [r7, #28]
 800216a:	69fa      	ldr	r2, [r7, #28]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	429a      	cmp	r2, r3
 8002170:	dbe0      	blt.n	8002134 <_read+0x1c>
			}
			break;
 8002172:	e007      	b.n	8002184 <_read+0x6c>
		default:
			errno = EBADF;
 8002174:	f003 faac 	bl	80056d0 <__errno>
 8002178:	4603      	mov	r3, r0
 800217a:	2209      	movs	r2, #9
 800217c:	601a      	str	r2, [r3, #0]
			return -1;
 800217e:	f04f 33ff 	mov.w	r3, #4294967295
 8002182:	e000      	b.n	8002186 <_read+0x6e>
	}
	return num;
 8002184:	69bb      	ldr	r3, [r7, #24]
}
 8002186:	4618      	mov	r0, r3
 8002188:	3720      	adds	r7, #32
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000bb0 	.word	0x20000bb0

08002194 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d003      	beq.n	80021ae <_write+0x1a>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d014      	beq.n	80021d6 <_write+0x42>
 80021ac:	e027      	b.n	80021fe <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	e00b      	b.n	80021cc <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80021b4:	4b18      	ldr	r3, [pc, #96]	; (8002218 <_write+0x84>)
 80021b6:	7818      	ldrb	r0, [r3, #0]
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	1c5a      	adds	r2, r3, #1
 80021bc:	60ba      	str	r2, [r7, #8]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4619      	mov	r1, r3
 80021c2:	f000 fc23 	bl	8002a0c <UART_putc>
			for (n = 0; n < len; n++)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3301      	adds	r3, #1
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	dbef      	blt.n	80021b4 <_write+0x20>
#endif
			}
			break;
 80021d4:	e01b      	b.n	800220e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	e00b      	b.n	80021f4 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80021dc:	4b0f      	ldr	r3, [pc, #60]	; (800221c <_write+0x88>)
 80021de:	7818      	ldrb	r0, [r3, #0]
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	1c5a      	adds	r2, r3, #1
 80021e4:	60ba      	str	r2, [r7, #8]
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f000 fc0f 	bl	8002a0c <UART_putc>
			for (n = 0; n < len; n++)
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	3301      	adds	r3, #1
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	697a      	ldr	r2, [r7, #20]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	dbef      	blt.n	80021dc <_write+0x48>
#endif
			}
			break;
 80021fc:	e007      	b.n	800220e <_write+0x7a>
		default:
			errno = EBADF;
 80021fe:	f003 fa67 	bl	80056d0 <__errno>
 8002202:	4603      	mov	r3, r0
 8002204:	2209      	movs	r2, #9
 8002206:	601a      	str	r2, [r3, #0]
			return -1;
 8002208:	f04f 33ff 	mov.w	r3, #4294967295
 800220c:	e000      	b.n	8002210 <_write+0x7c>
	}
	return len;
 800220e:	687b      	ldr	r3, [r7, #4]
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000bae 	.word	0x20000bae
 800221c:	20000baf 	.word	0x20000baf

08002220 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002220:	b40f      	push	{r0, r1, r2, r3}
 8002222:	b580      	push	{r7, lr}
 8002224:	b0c2      	sub	sp, #264	; 0x108
 8002226:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002228:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800222c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002230:	4638      	mov	r0, r7
 8002232:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002236:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800223a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800223e:	f006 f949 	bl	80084d4 <vsnprintf>
 8002242:	4603      	mov	r3, r0
 8002244:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002248:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800224c:	2bff      	cmp	r3, #255	; 0xff
 800224e:	d902      	bls.n	8002256 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002250:	23ff      	movs	r3, #255	; 0xff
 8002252:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002256:	463b      	mov	r3, r7
 8002258:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800225c:	4619      	mov	r1, r3
 800225e:	2001      	movs	r0, #1
 8002260:	f000 fc16 	bl	8002a90 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002264:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002268:	4618      	mov	r0, r3
 800226a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800226e:	46bd      	mov	sp, r7
 8002270:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002274:	b004      	add	sp, #16
 8002276:	4770      	bx	lr

08002278 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002278:	b580      	push	{r7, lr}
 800227a:	b086      	sub	sp, #24
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002282:	4b52      	ldr	r3, [pc, #328]	; (80023cc <dump_trap_info+0x154>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a52      	ldr	r2, [pc, #328]	; (80023d0 <dump_trap_info+0x158>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d001      	beq.n	8002290 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 800228c:	f7ff fe66 	bl	8001f5c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002290:	f3ef 8305 	mrs	r3, IPSR
 8002294:	60fb      	str	r3, [r7, #12]
  return(result);
 8002296:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002298:	b2db      	uxtb	r3, r3
 800229a:	4619      	mov	r1, r3
 800229c:	484d      	ldr	r0, [pc, #308]	; (80023d4 <dump_trap_info+0x15c>)
 800229e:	f7ff ffbf 	bl	8002220 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80022ac:	484a      	ldr	r0, [pc, #296]	; (80023d8 <dump_trap_info+0x160>)
 80022ae:	f7ff ffb7 	bl	8002220 <dump_printf>
 80022b2:	e002      	b.n	80022ba <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80022b4:	4849      	ldr	r0, [pc, #292]	; (80023dc <dump_trap_info+0x164>)
 80022b6:	f7ff ffb3 	bl	8002220 <dump_printf>

	int offset, i;
	offset = 0;
 80022ba:	2300      	movs	r3, #0
 80022bc:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80022be:	4848      	ldr	r0, [pc, #288]	; (80023e0 <dump_trap_info+0x168>)
 80022c0:	f7ff ffae 	bl	8002220 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	4413      	add	r3, r2
 80022cc:	6819      	ldr	r1, [r3, #0]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3301      	adds	r3, #1
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	4413      	add	r3, r2
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	461a      	mov	r2, r3
 80022dc:	4841      	ldr	r0, [pc, #260]	; (80023e4 <dump_trap_info+0x16c>)
 80022de:	f7ff ff9f 	bl	8002220 <dump_printf>
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	3302      	adds	r3, #2
 80022e6:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	4413      	add	r3, r2
 80022f0:	6819      	ldr	r1, [r3, #0]
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3301      	adds	r3, #1
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	4413      	add	r3, r2
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	4839      	ldr	r0, [pc, #228]	; (80023e8 <dump_trap_info+0x170>)
 8002302:	f7ff ff8d 	bl	8002220 <dump_printf>
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	3302      	adds	r3, #2
 800230a:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	617a      	str	r2, [r7, #20]
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	4413      	add	r3, r2
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4619      	mov	r1, r3
 800231c:	4833      	ldr	r0, [pc, #204]	; (80023ec <dump_trap_info+0x174>)
 800231e:	f7ff ff7f 	bl	8002220 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	1c5a      	adds	r2, r3, #1
 8002326:	617a      	str	r2, [r7, #20]
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4619      	mov	r1, r3
 8002332:	482f      	ldr	r0, [pc, #188]	; (80023f0 <dump_trap_info+0x178>)
 8002334:	f7ff ff74 	bl	8002220 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	1c5a      	adds	r2, r3, #1
 800233c:	617a      	str	r2, [r7, #20]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	4413      	add	r3, r2
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4619      	mov	r1, r3
 8002348:	482a      	ldr	r0, [pc, #168]	; (80023f4 <dump_trap_info+0x17c>)
 800234a:	f7ff ff69 	bl	8002220 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	1c5a      	adds	r2, r3, #1
 8002352:	617a      	str	r2, [r7, #20]
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4619      	mov	r1, r3
 800235e:	4826      	ldr	r0, [pc, #152]	; (80023f8 <dump_trap_info+0x180>)
 8002360:	f7ff ff5e 	bl	8002220 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002364:	4825      	ldr	r0, [pc, #148]	; (80023fc <dump_trap_info+0x184>)
 8002366:	f7ff ff5b 	bl	8002220 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800236a:	2300      	movs	r3, #0
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	e019      	b.n	80023a4 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	3301      	adds	r3, #1
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b00      	cmp	r3, #0
 800237a:	d105      	bne.n	8002388 <dump_trap_info+0x110>
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <dump_trap_info+0x110>
			dump_printf("\n");
 8002382:	481f      	ldr	r0, [pc, #124]	; (8002400 <dump_trap_info+0x188>)
 8002384:	f7ff ff4c 	bl	8002220 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	617a      	str	r2, [r7, #20]
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	4413      	add	r3, r2
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4619      	mov	r1, r3
 8002398:	481a      	ldr	r0, [pc, #104]	; (8002404 <dump_trap_info+0x18c>)
 800239a:	f7ff ff41 	bl	8002220 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	3301      	adds	r3, #1
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	2b1f      	cmp	r3, #31
 80023a8:	dc06      	bgt.n	80023b8 <dump_trap_info+0x140>
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	4413      	add	r3, r2
 80023b2:	4a15      	ldr	r2, [pc, #84]	; (8002408 <dump_trap_info+0x190>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d3db      	bcc.n	8002370 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80023b8:	4811      	ldr	r0, [pc, #68]	; (8002400 <dump_trap_info+0x188>)
 80023ba:	f7ff ff31 	bl	8002220 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80023be:	4813      	ldr	r0, [pc, #76]	; (800240c <dump_trap_info+0x194>)
 80023c0:	f7ff ff2e 	bl	8002220 <dump_printf>
}
 80023c4:	bf00      	nop
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000bb4 	.word	0x20000bb4
 80023d0:	e5e0e5e0 	.word	0xe5e0e5e0
 80023d4:	0800b858 	.word	0x0800b858
 80023d8:	0800b878 	.word	0x0800b878
 80023dc:	0800b890 	.word	0x0800b890
 80023e0:	0800b8ac 	.word	0x0800b8ac
 80023e4:	0800b8c0 	.word	0x0800b8c0
 80023e8:	0800b8e0 	.word	0x0800b8e0
 80023ec:	0800b900 	.word	0x0800b900
 80023f0:	0800b910 	.word	0x0800b910
 80023f4:	0800b924 	.word	0x0800b924
 80023f8:	0800b938 	.word	0x0800b938
 80023fc:	0800b94c 	.word	0x0800b94c
 8002400:	0800b95c 	.word	0x0800b95c
 8002404:	0800b960 	.word	0x0800b960
 8002408:	20005000 	.word	0x20005000
 800240c:	0800b96c 	.word	0x0800b96c

08002410 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8002410:	f01e 0f04 	tst.w	lr, #4
 8002414:	bf0c      	ite	eq
 8002416:	f3ef 8008 	mrseq	r0, MSP
 800241a:	f3ef 8009 	mrsne	r0, PSP
 800241e:	4671      	mov	r1, lr
 8002420:	f7ff bf2a 	b.w	8002278 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002424:	bf00      	nop
	...

08002428 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 800242c:	4802      	ldr	r0, [pc, #8]	; (8002438 <NMI_Handler+0x10>)
 800242e:	f7ff fef7 	bl	8002220 <dump_printf>
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	0800b984 	.word	0x0800b984

0800243c <SVC_Handler>:

void SVC_Handler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <SVC_Handler+0x10>)
 8002442:	f7ff feed 	bl	8002220 <dump_printf>
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	0800b998 	.word	0x0800b998

08002450 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <DebugMon_Handler+0x10>)
 8002456:	f7ff fee3 	bl	8002220 <dump_printf>
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	0800b9b8 	.word	0x0800b9b8

08002464 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <PendSV_Handler+0x10>)
 800246a:	f7ff fed9 	bl	8002220 <dump_printf>
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	0800b9d4 	.word	0x0800b9d4

08002478 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002478:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800247c:	b090      	sub	sp, #64	; 0x40
 800247e:	af00      	add	r7, sp, #0
 8002480:	4603      	mov	r3, r0
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
 8002486:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002488:	7bfb      	ldrb	r3, [r7, #15]
 800248a:	2b03      	cmp	r3, #3
 800248c:	d83e      	bhi.n	800250c <TIMER_run_us+0x94>
 800248e:	a201      	add	r2, pc, #4	; (adr r2, 8002494 <TIMER_run_us+0x1c>)
 8002490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002494:	080024a5 	.word	0x080024a5
 8002498:	080024bf 	.word	0x080024bf
 800249c:	080024d9 	.word	0x080024d9
 80024a0:	080024f3 	.word	0x080024f3
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80024a4:	4b94      	ldr	r3, [pc, #592]	; (80026f8 <TIMER_run_us+0x280>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	4a93      	ldr	r2, [pc, #588]	; (80026f8 <TIMER_run_us+0x280>)
 80024aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024ae:	6193      	str	r3, [r2, #24]
 80024b0:	4b91      	ldr	r3, [pc, #580]	; (80026f8 <TIMER_run_us+0x280>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024b8:	61fb      	str	r3, [r7, #28]
 80024ba:	69fb      	ldr	r3, [r7, #28]
			break;
 80024bc:	e027      	b.n	800250e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80024be:	4b8e      	ldr	r3, [pc, #568]	; (80026f8 <TIMER_run_us+0x280>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	4a8d      	ldr	r2, [pc, #564]	; (80026f8 <TIMER_run_us+0x280>)
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	61d3      	str	r3, [r2, #28]
 80024ca:	4b8b      	ldr	r3, [pc, #556]	; (80026f8 <TIMER_run_us+0x280>)
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	61bb      	str	r3, [r7, #24]
 80024d4:	69bb      	ldr	r3, [r7, #24]
			break;
 80024d6:	e01a      	b.n	800250e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80024d8:	4b87      	ldr	r3, [pc, #540]	; (80026f8 <TIMER_run_us+0x280>)
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	4a86      	ldr	r2, [pc, #536]	; (80026f8 <TIMER_run_us+0x280>)
 80024de:	f043 0302 	orr.w	r3, r3, #2
 80024e2:	61d3      	str	r3, [r2, #28]
 80024e4:	4b84      	ldr	r3, [pc, #528]	; (80026f8 <TIMER_run_us+0x280>)
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	617b      	str	r3, [r7, #20]
 80024ee:	697b      	ldr	r3, [r7, #20]
			break;
 80024f0:	e00d      	b.n	800250e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80024f2:	4b81      	ldr	r3, [pc, #516]	; (80026f8 <TIMER_run_us+0x280>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	4a80      	ldr	r2, [pc, #512]	; (80026f8 <TIMER_run_us+0x280>)
 80024f8:	f043 0304 	orr.w	r3, r3, #4
 80024fc:	61d3      	str	r3, [r2, #28]
 80024fe:	4b7e      	ldr	r3, [pc, #504]	; (80026f8 <TIMER_run_us+0x280>)
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	f003 0304 	and.w	r3, r3, #4
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	693b      	ldr	r3, [r7, #16]
			break;
 800250a:	e000      	b.n	800250e <TIMER_run_us+0x96>
		default:
			break;
 800250c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 800250e:	7bfa      	ldrb	r2, [r7, #15]
 8002510:	7bfb      	ldrb	r3, [r7, #15]
 8002512:	497a      	ldr	r1, [pc, #488]	; (80026fc <TIMER_run_us+0x284>)
 8002514:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002518:	4979      	ldr	r1, [pc, #484]	; (8002700 <TIMER_run_us+0x288>)
 800251a:	019b      	lsls	r3, r3, #6
 800251c:	440b      	add	r3, r1
 800251e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002520:	7bfb      	ldrb	r3, [r7, #15]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10d      	bne.n	8002542 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002526:	f002 fc8f 	bl	8004e48 <HAL_RCC_GetPCLK2Freq>
 800252a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800252c:	4b72      	ldr	r3, [pc, #456]	; (80026f8 <TIMER_run_us+0x280>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	0adb      	lsrs	r3, r3, #11
 8002532:	f003 0307 	and.w	r3, r3, #7
 8002536:	2b00      	cmp	r3, #0
 8002538:	d010      	beq.n	800255c <TIMER_run_us+0xe4>
			freq *= 2;
 800253a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002540:	e00c      	b.n	800255c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002542:	f002 fc6d 	bl	8004e20 <HAL_RCC_GetPCLK1Freq>
 8002546:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002548:	4b6b      	ldr	r3, [pc, #428]	; (80026f8 <TIMER_run_us+0x280>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	0a1b      	lsrs	r3, r3, #8
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	2b00      	cmp	r3, #0
 8002554:	d002      	beq.n	800255c <TIMER_run_us+0xe4>
			freq *= 2;
 8002556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800255c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800255e:	461a      	mov	r2, r3
 8002560:	f04f 0300 	mov.w	r3, #0
 8002564:	a162      	add	r1, pc, #392	; (adr r1, 80026f0 <TIMER_run_us+0x278>)
 8002566:	e9d1 0100 	ldrd	r0, r1, [r1]
 800256a:	f7fe fa8d 	bl	8000a88 <__aeabi_ldivmod>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	461c      	mov	r4, r3
 800257a:	f04f 0500 	mov.w	r5, #0
 800257e:	4622      	mov	r2, r4
 8002580:	462b      	mov	r3, r5
 8002582:	f04f 0000 	mov.w	r0, #0
 8002586:	f04f 0100 	mov.w	r1, #0
 800258a:	0159      	lsls	r1, r3, #5
 800258c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002590:	0150      	lsls	r0, r2, #5
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	1b12      	subs	r2, r2, r4
 8002598:	eb63 0305 	sbc.w	r3, r3, r5
 800259c:	f04f 0000 	mov.w	r0, #0
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	0259      	lsls	r1, r3, #9
 80025a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80025aa:	0250      	lsls	r0, r2, #9
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	1912      	adds	r2, r2, r4
 80025b2:	eb45 0303 	adc.w	r3, r5, r3
 80025b6:	f04f 0000 	mov.w	r0, #0
 80025ba:	f04f 0100 	mov.w	r1, #0
 80025be:	0199      	lsls	r1, r3, #6
 80025c0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80025c4:	0190      	lsls	r0, r2, #6
 80025c6:	1a80      	subs	r0, r0, r2
 80025c8:	eb61 0103 	sbc.w	r1, r1, r3
 80025cc:	eb10 0804 	adds.w	r8, r0, r4
 80025d0:	eb41 0905 	adc.w	r9, r1, r5
 80025d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80025d8:	4640      	mov	r0, r8
 80025da:	4649      	mov	r1, r9
 80025dc:	f7fe faa4 	bl	8000b28 <__aeabi_uldivmod>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80025e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	bf08      	it	eq
 80025f0:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80025f4:	d329      	bcc.n	800264a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80025f6:	2301      	movs	r3, #1
 80025f8:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 80025fa:	e00e      	b.n	800261a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 80025fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8002602:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	0842      	lsrs	r2, r0, #1
 8002610:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002614:	084b      	lsrs	r3, r1, #1
 8002616:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 800261a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800261e:	2b00      	cmp	r3, #0
 8002620:	bf08      	it	eq
 8002622:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002626:	d2e9      	bcs.n	80025fc <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002628:	7bfb      	ldrb	r3, [r7, #15]
 800262a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800262c:	3a01      	subs	r2, #1
 800262e:	4934      	ldr	r1, [pc, #208]	; (8002700 <TIMER_run_us+0x288>)
 8002630:	019b      	lsls	r3, r3, #6
 8002632:	440b      	add	r3, r1
 8002634:	3304      	adds	r3, #4
 8002636:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	3a01      	subs	r2, #1
 800263e:	4930      	ldr	r1, [pc, #192]	; (8002700 <TIMER_run_us+0x288>)
 8002640:	019b      	lsls	r3, r3, #6
 8002642:	440b      	add	r3, r1
 8002644:	330c      	adds	r3, #12
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	e00e      	b.n	8002668 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800264a:	7bfb      	ldrb	r3, [r7, #15]
 800264c:	4a2c      	ldr	r2, [pc, #176]	; (8002700 <TIMER_run_us+0x288>)
 800264e:	019b      	lsls	r3, r3, #6
 8002650:	4413      	add	r3, r2
 8002652:	3304      	adds	r3, #4
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002658:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800265a:	7bfb      	ldrb	r3, [r7, #15]
 800265c:	3a01      	subs	r2, #1
 800265e:	4928      	ldr	r1, [pc, #160]	; (8002700 <TIMER_run_us+0x288>)
 8002660:	019b      	lsls	r3, r3, #6
 8002662:	440b      	add	r3, r1
 8002664:	330c      	adds	r3, #12
 8002666:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	4a25      	ldr	r2, [pc, #148]	; (8002700 <TIMER_run_us+0x288>)
 800266c:	019b      	lsls	r3, r3, #6
 800266e:	4413      	add	r3, r2
 8002670:	3310      	adds	r3, #16
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	4a21      	ldr	r2, [pc, #132]	; (8002700 <TIMER_run_us+0x288>)
 800267a:	019b      	lsls	r3, r3, #6
 800267c:	4413      	add	r3, r2
 800267e:	3308      	adds	r3, #8
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	019b      	lsls	r3, r3, #6
 8002688:	4a1d      	ldr	r2, [pc, #116]	; (8002700 <TIMER_run_us+0x288>)
 800268a:	4413      	add	r3, r2
 800268c:	4618      	mov	r0, r3
 800268e:	f002 fc0d 	bl	8004eac <HAL_TIM_Base_Init>

	if(enable_irq)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d011      	beq.n	80026bc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f8b0 	bl	8002800 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	4a18      	ldr	r2, [pc, #96]	; (8002704 <TIMER_run_us+0x28c>)
 80026a4:	56d3      	ldrsb	r3, [r2, r3]
 80026a6:	2201      	movs	r2, #1
 80026a8:	2104      	movs	r1, #4
 80026aa:	4618      	mov	r0, r3
 80026ac:	f001 fa6f 	bl	8003b8e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	4a14      	ldr	r2, [pc, #80]	; (8002704 <TIMER_run_us+0x28c>)
 80026b4:	56d3      	ldrsb	r3, [r2, r3]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f001 fa85 	bl	8003bc6 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	019b      	lsls	r3, r3, #6
 80026c0:	4a0f      	ldr	r2, [pc, #60]	; (8002700 <TIMER_run_us+0x288>)
 80026c2:	4413      	add	r3, r2
 80026c4:	4618      	mov	r0, r3
 80026c6:	f002 fc25 	bl	8004f14 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	4a0c      	ldr	r2, [pc, #48]	; (8002700 <TIMER_run_us+0x288>)
 80026ce:	019b      	lsls	r3, r3, #6
 80026d0:	4413      	add	r3, r2
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	4909      	ldr	r1, [pc, #36]	; (8002700 <TIMER_run_us+0x288>)
 80026da:	019b      	lsls	r3, r3, #6
 80026dc:	440b      	add	r3, r1
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 0201 	orr.w	r2, r2, #1
 80026e4:	601a      	str	r2, [r3, #0]
}
 80026e6:	bf00      	nop
 80026e8:	3740      	adds	r7, #64	; 0x40
 80026ea:	46bd      	mov	sp, r7
 80026ec:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80026f0:	d4a51000 	.word	0xd4a51000
 80026f4:	000000e8 	.word	0x000000e8
 80026f8:	40021000 	.word	0x40021000
 80026fc:	20000094 	.word	0x20000094
 8002700:	20000bbc 	.word	0x20000bbc
 8002704:	0800bc9c 	.word	0x0800bc9c

08002708 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8002712:	79fb      	ldrb	r3, [r7, #7]
 8002714:	019b      	lsls	r3, r3, #6
 8002716:	4a03      	ldr	r2, [pc, #12]	; (8002724 <TIMER_get_phandler+0x1c>)
 8002718:	4413      	add	r3, r2
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	20000bbc 	.word	0x20000bbc

08002728 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0

}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr

08002734 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0

}
 8002738:	bf00      	nop
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr

08002740 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0

}
 8002744:	bf00      	nop
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0

}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800275c:	4b07      	ldr	r3, [pc, #28]	; (800277c <TIM1_UP_IRQHandler+0x24>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b01      	cmp	r3, #1
 8002768:	d106      	bne.n	8002778 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800276a:	4b04      	ldr	r3, [pc, #16]	; (800277c <TIM1_UP_IRQHandler+0x24>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f06f 0201 	mvn.w	r2, #1
 8002772:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002774:	f7ff ffd8 	bl	8002728 <TIMER1_user_handler_it>
	}
}
 8002778:	bf00      	nop
 800277a:	bd80      	pop	{r7, pc}
 800277c:	20000bbc 	.word	0x20000bbc

08002780 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002784:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <TIM2_IRQHandler+0x24>)
 8002786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b01      	cmp	r3, #1
 8002790:	d106      	bne.n	80027a0 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002792:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <TIM2_IRQHandler+0x24>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	f06f 0201 	mvn.w	r2, #1
 800279a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800279c:	f7ff ffca 	bl	8002734 <TIMER2_user_handler_it>
	}
}
 80027a0:	bf00      	nop
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	20000bbc 	.word	0x20000bbc

080027a8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80027ac:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <TIM3_IRQHandler+0x28>)
 80027ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d107      	bne.n	80027cc <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80027bc:	4b04      	ldr	r3, [pc, #16]	; (80027d0 <TIM3_IRQHandler+0x28>)
 80027be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027c2:	f06f 0201 	mvn.w	r2, #1
 80027c6:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80027c8:	f7ff ffba 	bl	8002740 <TIMER3_user_handler_it>
	}
}
 80027cc:	bf00      	nop
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000bbc 	.word	0x20000bbc

080027d4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80027d8:	4b08      	ldr	r3, [pc, #32]	; (80027fc <TIM4_IRQHandler+0x28>)
 80027da:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d107      	bne.n	80027f8 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80027e8:	4b04      	ldr	r3, [pc, #16]	; (80027fc <TIM4_IRQHandler+0x28>)
 80027ea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80027ee:	f06f 0201 	mvn.w	r2, #1
 80027f2:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80027f4:	f7ff ffaa 	bl	800274c <TIMER4_user_handler_it>
	}
}
 80027f8:	bf00      	nop
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20000bbc 	.word	0x20000bbc

08002800 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	2b03      	cmp	r3, #3
 800280e:	d825      	bhi.n	800285c <clear_it_status+0x5c>
 8002810:	a201      	add	r2, pc, #4	; (adr r2, 8002818 <clear_it_status+0x18>)
 8002812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002816:	bf00      	nop
 8002818:	08002829 	.word	0x08002829
 800281c:	08002835 	.word	0x08002835
 8002820:	08002841 	.word	0x08002841
 8002824:	0800284f 	.word	0x0800284f
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002828:	4b0f      	ldr	r3, [pc, #60]	; (8002868 <clear_it_status+0x68>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f06f 0201 	mvn.w	r2, #1
 8002830:	611a      	str	r2, [r3, #16]
			break;
 8002832:	e014      	b.n	800285e <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <clear_it_status+0x68>)
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	f06f 0201 	mvn.w	r2, #1
 800283c:	611a      	str	r2, [r3, #16]
			break;
 800283e:	e00e      	b.n	800285e <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002840:	4b09      	ldr	r3, [pc, #36]	; (8002868 <clear_it_status+0x68>)
 8002842:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002846:	f06f 0201 	mvn.w	r2, #1
 800284a:	611a      	str	r2, [r3, #16]
			break;
 800284c:	e007      	b.n	800285e <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800284e:	4b06      	ldr	r3, [pc, #24]	; (8002868 <clear_it_status+0x68>)
 8002850:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002854:	f06f 0201 	mvn.w	r2, #1
 8002858:	611a      	str	r2, [r3, #16]
			break;
 800285a:	e000      	b.n	800285e <clear_it_status+0x5e>
		default:
			break;
 800285c:	bf00      	nop

	}
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	20000bbc 	.word	0x20000bbc

0800286c <__NVIC_EnableIRQ>:
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287a:	2b00      	cmp	r3, #0
 800287c:	db0b      	blt.n	8002896 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	f003 021f 	and.w	r2, r3, #31
 8002884:	4906      	ldr	r1, [pc, #24]	; (80028a0 <__NVIC_EnableIRQ+0x34>)
 8002886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288a:	095b      	lsrs	r3, r3, #5
 800288c:	2001      	movs	r0, #1
 800288e:	fa00 f202 	lsl.w	r2, r0, r2
 8002892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	e000e100 	.word	0xe000e100

080028a4 <__NVIC_DisableIRQ>:
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	db12      	blt.n	80028dc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b6:	79fb      	ldrb	r3, [r7, #7]
 80028b8:	f003 021f 	and.w	r2, r3, #31
 80028bc:	490a      	ldr	r1, [pc, #40]	; (80028e8 <__NVIC_DisableIRQ+0x44>)
 80028be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c2:	095b      	lsrs	r3, r3, #5
 80028c4:	2001      	movs	r0, #1
 80028c6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ca:	3320      	adds	r3, #32
 80028cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80028d0:	f3bf 8f4f 	dsb	sy
}
 80028d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028d6:	f3bf 8f6f 	isb	sy
}
 80028da:	bf00      	nop
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	e000e100 	.word	0xe000e100

080028ec <__NVIC_SystemReset>:
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80028f0:	f3bf 8f4f 	dsb	sy
}
 80028f4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80028f6:	4b06      	ldr	r3, [pc, #24]	; (8002910 <__NVIC_SystemReset+0x24>)
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80028fe:	4904      	ldr	r1, [pc, #16]	; (8002910 <__NVIC_SystemReset+0x24>)
 8002900:	4b04      	ldr	r3, [pc, #16]	; (8002914 <__NVIC_SystemReset+0x28>)
 8002902:	4313      	orrs	r3, r2
 8002904:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002906:	f3bf 8f4f 	dsb	sy
}
 800290a:	bf00      	nop
    __NOP();
 800290c:	bf00      	nop
 800290e:	e7fd      	b.n	800290c <__NVIC_SystemReset+0x20>
 8002910:	e000ed00 	.word	0xe000ed00
 8002914:	05fa0004 	.word	0x05fa0004

08002918 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	2b02      	cmp	r3, #2
 8002926:	d906      	bls.n	8002936 <UART_data_ready+0x1e>
 8002928:	4a07      	ldr	r2, [pc, #28]	; (8002948 <UART_data_ready+0x30>)
 800292a:	21c8      	movs	r1, #200	; 0xc8
 800292c:	4807      	ldr	r0, [pc, #28]	; (800294c <UART_data_ready+0x34>)
 800292e:	f003 f94f 	bl	8005bd0 <printf>
 8002932:	f7ff ffdb 	bl	80028ec <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	4a05      	ldr	r2, [pc, #20]	; (8002950 <UART_data_ready+0x38>)
 800293a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	0800ba48 	.word	0x0800ba48
 800294c:	0800ba0c 	.word	0x0800ba0c
 8002950:	20000f0c 	.word	0x20000f0c

08002954 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	2b02      	cmp	r3, #2
 8002962:	d906      	bls.n	8002972 <UART_get_next_byte+0x1e>
 8002964:	4a22      	ldr	r2, [pc, #136]	; (80029f0 <UART_get_next_byte+0x9c>)
 8002966:	21d4      	movs	r1, #212	; 0xd4
 8002968:	4822      	ldr	r0, [pc, #136]	; (80029f4 <UART_get_next_byte+0xa0>)
 800296a:	f003 f931 	bl	8005bd0 <printf>
 800296e:	f7ff ffbd 	bl	80028ec <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	4a20      	ldr	r2, [pc, #128]	; (80029f8 <UART_get_next_byte+0xa4>)
 8002976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <UART_get_next_byte+0x2e>
		return 0;
 800297e:	2300      	movs	r3, #0
 8002980:	e031      	b.n	80029e6 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002982:	79fa      	ldrb	r2, [r7, #7]
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	491d      	ldr	r1, [pc, #116]	; (80029fc <UART_get_next_byte+0xa8>)
 8002988:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800298c:	491c      	ldr	r1, [pc, #112]	; (8002a00 <UART_get_next_byte+0xac>)
 800298e:	01d2      	lsls	r2, r2, #7
 8002990:	440a      	add	r2, r1
 8002992:	4413      	add	r3, r2
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	4a18      	ldr	r2, [pc, #96]	; (80029fc <UART_get_next_byte+0xa8>)
 800299c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a0:	1c5a      	adds	r2, r3, #1
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029a8:	4914      	ldr	r1, [pc, #80]	; (80029fc <UART_get_next_byte+0xa8>)
 80029aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80029ae:	79fb      	ldrb	r3, [r7, #7]
 80029b0:	4a14      	ldr	r2, [pc, #80]	; (8002a04 <UART_get_next_byte+0xb0>)
 80029b2:	56d3      	ldrsb	r3, [r2, r3]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff ff75 	bl	80028a4 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	4a12      	ldr	r2, [pc, #72]	; (8002a08 <UART_get_next_byte+0xb4>)
 80029be:	5cd3      	ldrb	r3, [r2, r3]
 80029c0:	4619      	mov	r1, r3
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	4a0d      	ldr	r2, [pc, #52]	; (80029fc <UART_get_next_byte+0xa8>)
 80029c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ca:	4299      	cmp	r1, r3
 80029cc:	d104      	bne.n	80029d8 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	4a09      	ldr	r2, [pc, #36]	; (80029f8 <UART_get_next_byte+0xa4>)
 80029d2:	2100      	movs	r1, #0
 80029d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	4a0a      	ldr	r2, [pc, #40]	; (8002a04 <UART_get_next_byte+0xb0>)
 80029dc:	56d3      	ldrsb	r3, [r2, r3]
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff ff44 	bl	800286c <__NVIC_EnableIRQ>
	return ret;
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	0800ba48 	.word	0x0800ba48
 80029f4:	0800ba0c 	.word	0x0800ba0c
 80029f8:	20000f0c 	.word	0x20000f0c
 80029fc:	20000f00 	.word	0x20000f00
 8002a00:	20000d7c 	.word	0x20000d7c
 8002a04:	0800bca0 	.word	0x0800bca0
 8002a08:	20000efc 	.word	0x20000efc

08002a0c <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	460a      	mov	r2, r1
 8002a16:	71fb      	strb	r3, [r7, #7]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d907      	bls.n	8002a32 <UART_putc+0x26>
 8002a22:	4a16      	ldr	r2, [pc, #88]	; (8002a7c <UART_putc+0x70>)
 8002a24:	f240 113d 	movw	r1, #317	; 0x13d
 8002a28:	4815      	ldr	r0, [pc, #84]	; (8002a80 <UART_putc+0x74>)
 8002a2a:	f003 f8d1 	bl	8005bd0 <printf>
 8002a2e:	f7ff ff5d 	bl	80028ec <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	4a13      	ldr	r2, [pc, #76]	; (8002a84 <UART_putc+0x78>)
 8002a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d019      	beq.n	8002a72 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	4a11      	ldr	r2, [pc, #68]	; (8002a88 <UART_putc+0x7c>)
 8002a42:	56d3      	ldrsb	r3, [r2, r3]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff2d 	bl	80028a4 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	019b      	lsls	r3, r3, #6
 8002a4e:	4a0f      	ldr	r2, [pc, #60]	; (8002a8c <UART_putc+0x80>)
 8002a50:	4413      	add	r3, r2
 8002a52:	1db9      	adds	r1, r7, #6
 8002a54:	2201      	movs	r2, #1
 8002a56:	4618      	mov	r0, r3
 8002a58:	f002 fb4c 	bl	80050f4 <HAL_UART_Transmit_IT>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	4a09      	ldr	r2, [pc, #36]	; (8002a88 <UART_putc+0x7c>)
 8002a64:	56d3      	ldrsb	r3, [r2, r3]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff ff00 	bl	800286c <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d0e5      	beq.n	8002a3e <UART_putc+0x32>
	}
}
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	0800ba48 	.word	0x0800ba48
 8002a80:	0800ba0c 	.word	0x0800ba0c
 8002a84:	20000f18 	.word	0x20000f18
 8002a88:	0800bca0 	.word	0x0800bca0
 8002a8c:	20000cbc 	.word	0x20000cbc

08002a90 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
 8002a9c:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
 8002aa0:	4a13      	ldr	r2, [pc, #76]	; (8002af0 <UART_impolite_force_puts_on_uart+0x60>)
 8002aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d01d      	beq.n	8002ae6 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
 8002aac:	4a11      	ldr	r2, [pc, #68]	; (8002af4 <UART_impolite_force_puts_on_uart+0x64>)
 8002aae:	019b      	lsls	r3, r3, #6
 8002ab0:	4413      	add	r3, r2
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	e010      	b.n	8002ade <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002abc:	bf00      	nop
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d0f9      	beq.n	8002abe <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	4413      	add	r3, r2
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	3301      	adds	r3, #1
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d3ea      	bcc.n	8002abc <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002ae6:	bf00      	nop
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr
 8002af0:	20000f18 	.word	0x20000f18
 8002af4:	20000cbc 	.word	0x20000cbc

08002af8 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002afc:	4802      	ldr	r0, [pc, #8]	; (8002b08 <USART1_IRQHandler+0x10>)
 8002afe:	f002 fb91 	bl	8005224 <HAL_UART_IRQHandler>
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000cbc 	.word	0x20000cbc

08002b0c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002b10:	4802      	ldr	r0, [pc, #8]	; (8002b1c <USART2_IRQHandler+0x10>)
 8002b12:	f002 fb87 	bl	8005224 <HAL_UART_IRQHandler>
}
 8002b16:	bf00      	nop
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20000cfc 	.word	0x20000cfc

08002b20 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002b24:	4802      	ldr	r0, [pc, #8]	; (8002b30 <USART3_IRQHandler+0x10>)
 8002b26:	f002 fb7d 	bl	8005224 <HAL_UART_IRQHandler>
}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000d3c 	.word	0x20000d3c

08002b34 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1e      	ldr	r2, [pc, #120]	; (8002bbc <HAL_UART_RxCpltCallback+0x88>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d102      	bne.n	8002b4c <HAL_UART_RxCpltCallback+0x18>
 8002b46:	2300      	movs	r3, #0
 8002b48:	73fb      	strb	r3, [r7, #15]
 8002b4a:	e00e      	b.n	8002b6a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1b      	ldr	r2, [pc, #108]	; (8002bc0 <HAL_UART_RxCpltCallback+0x8c>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d102      	bne.n	8002b5c <HAL_UART_RxCpltCallback+0x28>
 8002b56:	2301      	movs	r3, #1
 8002b58:	73fb      	strb	r3, [r7, #15]
 8002b5a:	e006      	b.n	8002b6a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a18      	ldr	r2, [pc, #96]	; (8002bc4 <HAL_UART_RxCpltCallback+0x90>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d126      	bne.n	8002bb4 <HAL_UART_RxCpltCallback+0x80>
 8002b66:	2302      	movs	r3, #2
 8002b68:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	4a16      	ldr	r2, [pc, #88]	; (8002bc8 <HAL_UART_RxCpltCallback+0x94>)
 8002b6e:	2101      	movs	r1, #1
 8002b70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	4a15      	ldr	r2, [pc, #84]	; (8002bcc <HAL_UART_RxCpltCallback+0x98>)
 8002b78:	5cd3      	ldrb	r3, [r2, r3]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	425a      	negs	r2, r3
 8002b7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b86:	bf58      	it	pl
 8002b88:	4253      	negpl	r3, r2
 8002b8a:	7bfa      	ldrb	r2, [r7, #15]
 8002b8c:	b2d9      	uxtb	r1, r3
 8002b8e:	4b0f      	ldr	r3, [pc, #60]	; (8002bcc <HAL_UART_RxCpltCallback+0x98>)
 8002b90:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
 8002b94:	019b      	lsls	r3, r3, #6
 8002b96:	4a0e      	ldr	r2, [pc, #56]	; (8002bd0 <HAL_UART_RxCpltCallback+0x9c>)
 8002b98:	1898      	adds	r0, r3, r2
 8002b9a:	7bfb      	ldrb	r3, [r7, #15]
 8002b9c:	7bfa      	ldrb	r2, [r7, #15]
 8002b9e:	490b      	ldr	r1, [pc, #44]	; (8002bcc <HAL_UART_RxCpltCallback+0x98>)
 8002ba0:	5c8a      	ldrb	r2, [r1, r2]
 8002ba2:	01db      	lsls	r3, r3, #7
 8002ba4:	4413      	add	r3, r2
 8002ba6:	4a0b      	ldr	r2, [pc, #44]	; (8002bd4 <HAL_UART_RxCpltCallback+0xa0>)
 8002ba8:	4413      	add	r3, r2
 8002baa:	2201      	movs	r2, #1
 8002bac:	4619      	mov	r1, r3
 8002bae:	f002 fae5 	bl	800517c <HAL_UART_Receive_IT>
 8002bb2:	e000      	b.n	8002bb6 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002bb4:	bf00      	nop
}
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	40013800 	.word	0x40013800
 8002bc0:	40004400 	.word	0x40004400
 8002bc4:	40004800 	.word	0x40004800
 8002bc8:	20000f0c 	.word	0x20000f0c
 8002bcc:	20000efc 	.word	0x20000efc
 8002bd0:	20000cbc 	.word	0x20000cbc
 8002bd4:	20000d7c 	.word	0x20000d7c

08002bd8 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be4:	2b08      	cmp	r3, #8
 8002be6:	d106      	bne.n	8002bf6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2222      	movs	r2, #34	; 0x22
 8002bf2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002c04:	4b03      	ldr	r3, [pc, #12]	; (8002c14 <WWDG_IRQHandler+0x14>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4903      	ldr	r1, [pc, #12]	; (8002c18 <WWDG_IRQHandler+0x18>)
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff fb08 	bl	8002220 <dump_printf>
	while(1);
 8002c10:	e7fe      	b.n	8002c10 <WWDG_IRQHandler+0x10>
 8002c12:	bf00      	nop
 8002c14:	200000a4 	.word	0x200000a4
 8002c18:	0800bad8 	.word	0x0800bad8

08002c1c <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002c20:	4b03      	ldr	r3, [pc, #12]	; (8002c30 <PVD_IRQHandler+0x14>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4903      	ldr	r1, [pc, #12]	; (8002c34 <PVD_IRQHandler+0x18>)
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fafa 	bl	8002220 <dump_printf>
	while(1);
 8002c2c:	e7fe      	b.n	8002c2c <PVD_IRQHandler+0x10>
 8002c2e:	bf00      	nop
 8002c30:	200000a4 	.word	0x200000a4
 8002c34:	0800bae0 	.word	0x0800bae0

08002c38 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002c3c:	4b03      	ldr	r3, [pc, #12]	; (8002c4c <TAMPER_IRQHandler+0x14>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4903      	ldr	r1, [pc, #12]	; (8002c50 <TAMPER_IRQHandler+0x18>)
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff faec 	bl	8002220 <dump_printf>
	while(1);
 8002c48:	e7fe      	b.n	8002c48 <TAMPER_IRQHandler+0x10>
 8002c4a:	bf00      	nop
 8002c4c:	200000a4 	.word	0x200000a4
 8002c50:	0800bae4 	.word	0x0800bae4

08002c54 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002c58:	4b03      	ldr	r3, [pc, #12]	; (8002c68 <RTC_IRQHandler+0x14>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4903      	ldr	r1, [pc, #12]	; (8002c6c <RTC_IRQHandler+0x18>)
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fade 	bl	8002220 <dump_printf>
	while(1);
 8002c64:	e7fe      	b.n	8002c64 <RTC_IRQHandler+0x10>
 8002c66:	bf00      	nop
 8002c68:	200000a4 	.word	0x200000a4
 8002c6c:	0800baec 	.word	0x0800baec

08002c70 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002c74:	4b03      	ldr	r3, [pc, #12]	; (8002c84 <FLASH_IRQHandler+0x14>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4903      	ldr	r1, [pc, #12]	; (8002c88 <FLASH_IRQHandler+0x18>)
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff fad0 	bl	8002220 <dump_printf>
	while(1);
 8002c80:	e7fe      	b.n	8002c80 <FLASH_IRQHandler+0x10>
 8002c82:	bf00      	nop
 8002c84:	200000a4 	.word	0x200000a4
 8002c88:	0800baf0 	.word	0x0800baf0

08002c8c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002c90:	4b03      	ldr	r3, [pc, #12]	; (8002ca0 <RCC_IRQHandler+0x14>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4903      	ldr	r1, [pc, #12]	; (8002ca4 <RCC_IRQHandler+0x18>)
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fac2 	bl	8002220 <dump_printf>
	while(1);
 8002c9c:	e7fe      	b.n	8002c9c <RCC_IRQHandler+0x10>
 8002c9e:	bf00      	nop
 8002ca0:	200000a4 	.word	0x200000a4
 8002ca4:	0800baf8 	.word	0x0800baf8

08002ca8 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002cac:	4b03      	ldr	r3, [pc, #12]	; (8002cbc <DMA1_Channel2_IRQHandler+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4903      	ldr	r1, [pc, #12]	; (8002cc0 <DMA1_Channel2_IRQHandler+0x18>)
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff fab4 	bl	8002220 <dump_printf>
	while(1);
 8002cb8:	e7fe      	b.n	8002cb8 <DMA1_Channel2_IRQHandler+0x10>
 8002cba:	bf00      	nop
 8002cbc:	200000a4 	.word	0x200000a4
 8002cc0:	0800bb34 	.word	0x0800bb34

08002cc4 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002cc8:	4b03      	ldr	r3, [pc, #12]	; (8002cd8 <DMA1_Channel3_IRQHandler+0x14>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4903      	ldr	r1, [pc, #12]	; (8002cdc <DMA1_Channel3_IRQHandler+0x18>)
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff faa6 	bl	8002220 <dump_printf>
	while(1);
 8002cd4:	e7fe      	b.n	8002cd4 <DMA1_Channel3_IRQHandler+0x10>
 8002cd6:	bf00      	nop
 8002cd8:	200000a4 	.word	0x200000a4
 8002cdc:	0800bb44 	.word	0x0800bb44

08002ce0 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002ce4:	4b03      	ldr	r3, [pc, #12]	; (8002cf4 <DMA1_Channel4_IRQHandler+0x14>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4903      	ldr	r1, [pc, #12]	; (8002cf8 <DMA1_Channel4_IRQHandler+0x18>)
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff fa98 	bl	8002220 <dump_printf>
	while(1);
 8002cf0:	e7fe      	b.n	8002cf0 <DMA1_Channel4_IRQHandler+0x10>
 8002cf2:	bf00      	nop
 8002cf4:	200000a4 	.word	0x200000a4
 8002cf8:	0800bb54 	.word	0x0800bb54

08002cfc <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002d00:	4b03      	ldr	r3, [pc, #12]	; (8002d10 <DMA1_Channel5_IRQHandler+0x14>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4903      	ldr	r1, [pc, #12]	; (8002d14 <DMA1_Channel5_IRQHandler+0x18>)
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff fa8a 	bl	8002220 <dump_printf>
	while(1);
 8002d0c:	e7fe      	b.n	8002d0c <DMA1_Channel5_IRQHandler+0x10>
 8002d0e:	bf00      	nop
 8002d10:	200000a4 	.word	0x200000a4
 8002d14:	0800bb64 	.word	0x0800bb64

08002d18 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002d1c:	4b03      	ldr	r3, [pc, #12]	; (8002d2c <DMA1_Channel6_IRQHandler+0x14>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4903      	ldr	r1, [pc, #12]	; (8002d30 <DMA1_Channel6_IRQHandler+0x18>)
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff fa7c 	bl	8002220 <dump_printf>
	while(1);
 8002d28:	e7fe      	b.n	8002d28 <DMA1_Channel6_IRQHandler+0x10>
 8002d2a:	bf00      	nop
 8002d2c:	200000a4 	.word	0x200000a4
 8002d30:	0800bb74 	.word	0x0800bb74

08002d34 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002d38:	4b03      	ldr	r3, [pc, #12]	; (8002d48 <DMA1_Channel7_IRQHandler+0x14>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4903      	ldr	r1, [pc, #12]	; (8002d4c <DMA1_Channel7_IRQHandler+0x18>)
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff fa6e 	bl	8002220 <dump_printf>
	while(1);
 8002d44:	e7fe      	b.n	8002d44 <DMA1_Channel7_IRQHandler+0x10>
 8002d46:	bf00      	nop
 8002d48:	200000a4 	.word	0x200000a4
 8002d4c:	0800bb84 	.word	0x0800bb84

08002d50 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002d54:	4b03      	ldr	r3, [pc, #12]	; (8002d64 <ADC1_2_IRQHandler+0x14>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4903      	ldr	r1, [pc, #12]	; (8002d68 <ADC1_2_IRQHandler+0x18>)
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff fa60 	bl	8002220 <dump_printf>
	while(1);
 8002d60:	e7fe      	b.n	8002d60 <ADC1_2_IRQHandler+0x10>
 8002d62:	bf00      	nop
 8002d64:	200000a4 	.word	0x200000a4
 8002d68:	0800bb94 	.word	0x0800bb94

08002d6c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002d70:	4b03      	ldr	r3, [pc, #12]	; (8002d80 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4903      	ldr	r1, [pc, #12]	; (8002d84 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff fa52 	bl	8002220 <dump_printf>
	while(1);
 8002d7c:	e7fe      	b.n	8002d7c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002d7e:	bf00      	nop
 8002d80:	200000a4 	.word	0x200000a4
 8002d84:	0800bb9c 	.word	0x0800bb9c

08002d88 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002d8c:	4b03      	ldr	r3, [pc, #12]	; (8002d9c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4903      	ldr	r1, [pc, #12]	; (8002da0 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7ff fa44 	bl	8002220 <dump_printf>
	while(1);
 8002d98:	e7fe      	b.n	8002d98 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002d9a:	bf00      	nop
 8002d9c:	200000a4 	.word	0x200000a4
 8002da0:	0800bbac 	.word	0x0800bbac

08002da4 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002da8:	4b03      	ldr	r3, [pc, #12]	; (8002db8 <CAN1_RX1_IRQHandler+0x14>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4903      	ldr	r1, [pc, #12]	; (8002dbc <CAN1_RX1_IRQHandler+0x18>)
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fa36 	bl	8002220 <dump_printf>
	while(1);
 8002db4:	e7fe      	b.n	8002db4 <CAN1_RX1_IRQHandler+0x10>
 8002db6:	bf00      	nop
 8002db8:	200000a4 	.word	0x200000a4
 8002dbc:	0800bbbc 	.word	0x0800bbbc

08002dc0 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002dc4:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <CAN1_SCE_IRQHandler+0x14>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4903      	ldr	r1, [pc, #12]	; (8002dd8 <CAN1_SCE_IRQHandler+0x18>)
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff fa28 	bl	8002220 <dump_printf>
	while(1);
 8002dd0:	e7fe      	b.n	8002dd0 <CAN1_SCE_IRQHandler+0x10>
 8002dd2:	bf00      	nop
 8002dd4:	200000a4 	.word	0x200000a4
 8002dd8:	0800bbc8 	.word	0x0800bbc8

08002ddc <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002de0:	4b03      	ldr	r3, [pc, #12]	; (8002df0 <TIM1_BRK_IRQHandler+0x14>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4903      	ldr	r1, [pc, #12]	; (8002df4 <TIM1_BRK_IRQHandler+0x18>)
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fa1a 	bl	8002220 <dump_printf>
	while(1);
 8002dec:	e7fe      	b.n	8002dec <TIM1_BRK_IRQHandler+0x10>
 8002dee:	bf00      	nop
 8002df0:	200000a4 	.word	0x200000a4
 8002df4:	0800bbdc 	.word	0x0800bbdc

08002df8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002dfc:	4b03      	ldr	r3, [pc, #12]	; (8002e0c <TIM1_TRG_COM_IRQHandler+0x14>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4903      	ldr	r1, [pc, #12]	; (8002e10 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fa0c 	bl	8002220 <dump_printf>
	while(1);
 8002e08:	e7fe      	b.n	8002e08 <TIM1_TRG_COM_IRQHandler+0x10>
 8002e0a:	bf00      	nop
 8002e0c:	200000a4 	.word	0x200000a4
 8002e10:	0800bbf0 	.word	0x0800bbf0

08002e14 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002e18:	4b03      	ldr	r3, [pc, #12]	; (8002e28 <TIM1_CC_IRQHandler+0x14>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4903      	ldr	r1, [pc, #12]	; (8002e2c <TIM1_CC_IRQHandler+0x18>)
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff f9fe 	bl	8002220 <dump_printf>
	while(1);
 8002e24:	e7fe      	b.n	8002e24 <TIM1_CC_IRQHandler+0x10>
 8002e26:	bf00      	nop
 8002e28:	200000a4 	.word	0x200000a4
 8002e2c:	0800bc00 	.word	0x0800bc00

08002e30 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002e34:	4b03      	ldr	r3, [pc, #12]	; (8002e44 <I2C1_EV_IRQHandler+0x14>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4903      	ldr	r1, [pc, #12]	; (8002e48 <I2C1_EV_IRQHandler+0x18>)
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff f9f0 	bl	8002220 <dump_printf>
	while(1);
 8002e40:	e7fe      	b.n	8002e40 <I2C1_EV_IRQHandler+0x10>
 8002e42:	bf00      	nop
 8002e44:	200000a4 	.word	0x200000a4
 8002e48:	0800bc20 	.word	0x0800bc20

08002e4c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002e50:	4b03      	ldr	r3, [pc, #12]	; (8002e60 <I2C1_ER_IRQHandler+0x14>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4903      	ldr	r1, [pc, #12]	; (8002e64 <I2C1_ER_IRQHandler+0x18>)
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff f9e2 	bl	8002220 <dump_printf>
	while(1);
 8002e5c:	e7fe      	b.n	8002e5c <I2C1_ER_IRQHandler+0x10>
 8002e5e:	bf00      	nop
 8002e60:	200000a4 	.word	0x200000a4
 8002e64:	0800bc28 	.word	0x0800bc28

08002e68 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002e6c:	4b03      	ldr	r3, [pc, #12]	; (8002e7c <I2C2_EV_IRQHandler+0x14>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4903      	ldr	r1, [pc, #12]	; (8002e80 <I2C2_EV_IRQHandler+0x18>)
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff f9d4 	bl	8002220 <dump_printf>
	while(1);
 8002e78:	e7fe      	b.n	8002e78 <I2C2_EV_IRQHandler+0x10>
 8002e7a:	bf00      	nop
 8002e7c:	200000a4 	.word	0x200000a4
 8002e80:	0800bc30 	.word	0x0800bc30

08002e84 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002e88:	4b03      	ldr	r3, [pc, #12]	; (8002e98 <I2C2_ER_IRQHandler+0x14>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4903      	ldr	r1, [pc, #12]	; (8002e9c <I2C2_ER_IRQHandler+0x18>)
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f9c6 	bl	8002220 <dump_printf>
	while(1);
 8002e94:	e7fe      	b.n	8002e94 <I2C2_ER_IRQHandler+0x10>
 8002e96:	bf00      	nop
 8002e98:	200000a4 	.word	0x200000a4
 8002e9c:	0800bc38 	.word	0x0800bc38

08002ea0 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002ea4:	4b03      	ldr	r3, [pc, #12]	; (8002eb4 <SPI1_IRQHandler+0x14>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4903      	ldr	r1, [pc, #12]	; (8002eb8 <SPI1_IRQHandler+0x18>)
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff f9b8 	bl	8002220 <dump_printf>
	while(1);
 8002eb0:	e7fe      	b.n	8002eb0 <SPI1_IRQHandler+0x10>
 8002eb2:	bf00      	nop
 8002eb4:	200000a4 	.word	0x200000a4
 8002eb8:	0800bc40 	.word	0x0800bc40

08002ebc <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002ec0:	4b03      	ldr	r3, [pc, #12]	; (8002ed0 <SPI2_IRQHandler+0x14>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4903      	ldr	r1, [pc, #12]	; (8002ed4 <SPI2_IRQHandler+0x18>)
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7ff f9aa 	bl	8002220 <dump_printf>
	while(1);
 8002ecc:	e7fe      	b.n	8002ecc <SPI2_IRQHandler+0x10>
 8002ece:	bf00      	nop
 8002ed0:	200000a4 	.word	0x200000a4
 8002ed4:	0800bc48 	.word	0x0800bc48

08002ed8 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002edc:	4b03      	ldr	r3, [pc, #12]	; (8002eec <RTC_Alarm_IRQHandler+0x14>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4903      	ldr	r1, [pc, #12]	; (8002ef0 <RTC_Alarm_IRQHandler+0x18>)
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff f99c 	bl	8002220 <dump_printf>
	while(1);
 8002ee8:	e7fe      	b.n	8002ee8 <RTC_Alarm_IRQHandler+0x10>
 8002eea:	bf00      	nop
 8002eec:	200000a4 	.word	0x200000a4
 8002ef0:	0800bc74 	.word	0x0800bc74

08002ef4 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002ef8:	4b03      	ldr	r3, [pc, #12]	; (8002f08 <USBWakeUp_IRQHandler+0x14>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4903      	ldr	r1, [pc, #12]	; (8002f0c <USBWakeUp_IRQHandler+0x18>)
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7ff f98e 	bl	8002220 <dump_printf>
}
 8002f04:	bf00      	nop
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	200000a4 	.word	0x200000a4
 8002f0c:	0800bc80 	.word	0x0800bc80

08002f10 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002f14:	4b15      	ldr	r3, [pc, #84]	; (8002f6c <SystemInit+0x5c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a14      	ldr	r2, [pc, #80]	; (8002f6c <SystemInit+0x5c>)
 8002f1a:	f043 0301 	orr.w	r3, r3, #1
 8002f1e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002f20:	4b12      	ldr	r3, [pc, #72]	; (8002f6c <SystemInit+0x5c>)
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	4911      	ldr	r1, [pc, #68]	; (8002f6c <SystemInit+0x5c>)
 8002f26:	4b12      	ldr	r3, [pc, #72]	; (8002f70 <SystemInit+0x60>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002f2c:	4b0f      	ldr	r3, [pc, #60]	; (8002f6c <SystemInit+0x5c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a0e      	ldr	r2, [pc, #56]	; (8002f6c <SystemInit+0x5c>)
 8002f32:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f3a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002f3c:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <SystemInit+0x5c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a0a      	ldr	r2, [pc, #40]	; (8002f6c <SystemInit+0x5c>)
 8002f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f46:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002f48:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <SystemInit+0x5c>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	4a07      	ldr	r2, [pc, #28]	; (8002f6c <SystemInit+0x5c>)
 8002f4e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002f52:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002f54:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <SystemInit+0x5c>)
 8002f56:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002f5a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002f5c:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <SystemInit+0x64>)
 8002f5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f62:	609a      	str	r2, [r3, #8]
#endif 
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	f8ff0000 	.word	0xf8ff0000
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	2300      	movs	r3, #0
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	2300      	movs	r3, #0
 8002f88:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002f8a:	4b2f      	ldr	r3, [pc, #188]	; (8003048 <SystemCoreClockUpdate+0xd0>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d011      	beq.n	8002fbe <SystemCoreClockUpdate+0x46>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	d83a      	bhi.n	8003016 <SystemCoreClockUpdate+0x9e>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <SystemCoreClockUpdate+0x36>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2b04      	cmp	r3, #4
 8002faa:	d004      	beq.n	8002fb6 <SystemCoreClockUpdate+0x3e>
 8002fac:	e033      	b.n	8003016 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002fae:	4b27      	ldr	r3, [pc, #156]	; (800304c <SystemCoreClockUpdate+0xd4>)
 8002fb0:	4a27      	ldr	r2, [pc, #156]	; (8003050 <SystemCoreClockUpdate+0xd8>)
 8002fb2:	601a      	str	r2, [r3, #0]
      break;
 8002fb4:	e033      	b.n	800301e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002fb6:	4b25      	ldr	r3, [pc, #148]	; (800304c <SystemCoreClockUpdate+0xd4>)
 8002fb8:	4a25      	ldr	r2, [pc, #148]	; (8003050 <SystemCoreClockUpdate+0xd8>)
 8002fba:	601a      	str	r2, [r3, #0]
      break;
 8002fbc:	e02f      	b.n	800301e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002fbe:	4b22      	ldr	r3, [pc, #136]	; (8003048 <SystemCoreClockUpdate+0xd0>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002fc6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002fc8:	4b1f      	ldr	r3, [pc, #124]	; (8003048 <SystemCoreClockUpdate+0xd0>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	0c9b      	lsrs	r3, r3, #18
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d106      	bne.n	8002fee <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	4a1c      	ldr	r2, [pc, #112]	; (8003054 <SystemCoreClockUpdate+0xdc>)
 8002fe4:	fb02 f303 	mul.w	r3, r2, r3
 8002fe8:	4a18      	ldr	r2, [pc, #96]	; (800304c <SystemCoreClockUpdate+0xd4>)
 8002fea:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002fec:	e017      	b.n	800301e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002fee:	4b16      	ldr	r3, [pc, #88]	; (8003048 <SystemCoreClockUpdate+0xd0>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d006      	beq.n	8003008 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	4a15      	ldr	r2, [pc, #84]	; (8003054 <SystemCoreClockUpdate+0xdc>)
 8002ffe:	fb02 f303 	mul.w	r3, r2, r3
 8003002:	4a12      	ldr	r2, [pc, #72]	; (800304c <SystemCoreClockUpdate+0xd4>)
 8003004:	6013      	str	r3, [r2, #0]
      break;
 8003006:	e00a      	b.n	800301e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4a11      	ldr	r2, [pc, #68]	; (8003050 <SystemCoreClockUpdate+0xd8>)
 800300c:	fb02 f303 	mul.w	r3, r2, r3
 8003010:	4a0e      	ldr	r2, [pc, #56]	; (800304c <SystemCoreClockUpdate+0xd4>)
 8003012:	6013      	str	r3, [r2, #0]
      break;
 8003014:	e003      	b.n	800301e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003016:	4b0d      	ldr	r3, [pc, #52]	; (800304c <SystemCoreClockUpdate+0xd4>)
 8003018:	4a0d      	ldr	r2, [pc, #52]	; (8003050 <SystemCoreClockUpdate+0xd8>)
 800301a:	601a      	str	r2, [r3, #0]
      break;
 800301c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800301e:	4b0a      	ldr	r3, [pc, #40]	; (8003048 <SystemCoreClockUpdate+0xd0>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	091b      	lsrs	r3, r3, #4
 8003024:	f003 030f 	and.w	r3, r3, #15
 8003028:	4a0b      	ldr	r2, [pc, #44]	; (8003058 <SystemCoreClockUpdate+0xe0>)
 800302a:	5cd3      	ldrb	r3, [r2, r3]
 800302c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800302e:	4b07      	ldr	r3, [pc, #28]	; (800304c <SystemCoreClockUpdate+0xd4>)
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	fa22 f303 	lsr.w	r3, r2, r3
 8003038:	4a04      	ldr	r2, [pc, #16]	; (800304c <SystemCoreClockUpdate+0xd4>)
 800303a:	6013      	str	r3, [r2, #0]
}
 800303c:	bf00      	nop
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	40021000 	.word	0x40021000
 800304c:	200000a8 	.word	0x200000a8
 8003050:	007a1200 	.word	0x007a1200
 8003054:	003d0900 	.word	0x003d0900
 8003058:	0800bca4 	.word	0x0800bca4

0800305c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003062:	2300      	movs	r3, #0
 8003064:	71fb      	strb	r3, [r7, #7]
 8003066:	e007      	b.n	8003078 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	4a0b      	ldr	r2, [pc, #44]	; (8003098 <Systick_init+0x3c>)
 800306c:	2100      	movs	r1, #0
 800306e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003072:	79fb      	ldrb	r3, [r7, #7]
 8003074:	3301      	adds	r3, #1
 8003076:	71fb      	strb	r3, [r7, #7]
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	2b0f      	cmp	r3, #15
 800307c:	d9f4      	bls.n	8003068 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800307e:	2200      	movs	r2, #0
 8003080:	2100      	movs	r1, #0
 8003082:	f04f 30ff 	mov.w	r0, #4294967295
 8003086:	f000 fd82 	bl	8003b8e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800308a:	4b04      	ldr	r3, [pc, #16]	; (800309c <Systick_init+0x40>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]
}
 8003090:	bf00      	nop
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	20000f24 	.word	0x20000f24
 800309c:	20000f64 	.word	0x20000f64

080030a0 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80030a6:	f000 f895 	bl	80031d4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80030aa:	f000 fda6 	bl	8003bfa <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 80030ae:	4b0f      	ldr	r3, [pc, #60]	; (80030ec <SysTick_Handler+0x4c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <SysTick_Handler+0x1a>
		Systick_init();
 80030b6:	f7ff ffd1 	bl	800305c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80030ba:	2300      	movs	r3, #0
 80030bc:	71fb      	strb	r3, [r7, #7]
 80030be:	e00d      	b.n	80030dc <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	4a0b      	ldr	r2, [pc, #44]	; (80030f0 <SysTick_Handler+0x50>)
 80030c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d004      	beq.n	80030d6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	4a08      	ldr	r2, [pc, #32]	; (80030f0 <SysTick_Handler+0x50>)
 80030d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d4:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	3301      	adds	r3, #1
 80030da:	71fb      	strb	r3, [r7, #7]
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	2b0f      	cmp	r3, #15
 80030e0:	d9ee      	bls.n	80030c0 <SysTick_Handler+0x20>
	}
}
 80030e2:	bf00      	nop
 80030e4:	bf00      	nop
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20000f64 	.word	0x20000f64
 80030f0:	20000f24 	.word	0x20000f24

080030f4 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80030fc:	4b10      	ldr	r3, [pc, #64]	; (8003140 <Systick_add_callback_function+0x4c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <Systick_add_callback_function+0x14>
		Systick_init();
 8003104:	f7ff ffaa 	bl	800305c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003108:	2300      	movs	r3, #0
 800310a:	73fb      	strb	r3, [r7, #15]
 800310c:	e00f      	b.n	800312e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 800310e:	7bfb      	ldrb	r3, [r7, #15]
 8003110:	4a0c      	ldr	r2, [pc, #48]	; (8003144 <Systick_add_callback_function+0x50>)
 8003112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d106      	bne.n	8003128 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	4909      	ldr	r1, [pc, #36]	; (8003144 <Systick_add_callback_function+0x50>)
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003124:	2301      	movs	r3, #1
 8003126:	e006      	b.n	8003136 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003128:	7bfb      	ldrb	r3, [r7, #15]
 800312a:	3301      	adds	r3, #1
 800312c:	73fb      	strb	r3, [r7, #15]
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	2b0f      	cmp	r3, #15
 8003132:	d9ec      	bls.n	800310e <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003134:	2300      	movs	r3, #0

}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000f64 	.word	0x20000f64
 8003144:	20000f24 	.word	0x20000f24

08003148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800314c:	4b08      	ldr	r3, [pc, #32]	; (8003170 <HAL_Init+0x28>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a07      	ldr	r2, [pc, #28]	; (8003170 <HAL_Init+0x28>)
 8003152:	f043 0310 	orr.w	r3, r3, #16
 8003156:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003158:	2003      	movs	r0, #3
 800315a:	f000 fd0d 	bl	8003b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800315e:	200f      	movs	r0, #15
 8003160:	f000 f808 	bl	8003174 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003164:	f7fe ff10 	bl	8001f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40022000 	.word	0x40022000

08003174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800317c:	4b12      	ldr	r3, [pc, #72]	; (80031c8 <HAL_InitTick+0x54>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b12      	ldr	r3, [pc, #72]	; (80031cc <HAL_InitTick+0x58>)
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	4619      	mov	r1, r3
 8003186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800318a:	fbb3 f3f1 	udiv	r3, r3, r1
 800318e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003192:	4618      	mov	r0, r3
 8003194:	f000 fd25 	bl	8003be2 <HAL_SYSTICK_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e00e      	b.n	80031c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b0f      	cmp	r3, #15
 80031a6:	d80a      	bhi.n	80031be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031a8:	2200      	movs	r2, #0
 80031aa:	6879      	ldr	r1, [r7, #4]
 80031ac:	f04f 30ff 	mov.w	r0, #4294967295
 80031b0:	f000 fced 	bl	8003b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031b4:	4a06      	ldr	r2, [pc, #24]	; (80031d0 <HAL_InitTick+0x5c>)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
 80031bc:	e000      	b.n	80031c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3708      	adds	r7, #8
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	200000a8 	.word	0x200000a8
 80031cc:	200000b0 	.word	0x200000b0
 80031d0:	200000ac 	.word	0x200000ac

080031d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031d8:	4b05      	ldr	r3, [pc, #20]	; (80031f0 <HAL_IncTick+0x1c>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	461a      	mov	r2, r3
 80031de:	4b05      	ldr	r3, [pc, #20]	; (80031f4 <HAL_IncTick+0x20>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4413      	add	r3, r2
 80031e4:	4a03      	ldr	r2, [pc, #12]	; (80031f4 <HAL_IncTick+0x20>)
 80031e6:	6013      	str	r3, [r2, #0]
}
 80031e8:	bf00      	nop
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr
 80031f0:	200000b0 	.word	0x200000b0
 80031f4:	20001090 	.word	0x20001090

080031f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  return uwTick;
 80031fc:	4b02      	ldr	r3, [pc, #8]	; (8003208 <HAL_GetTick+0x10>)
 80031fe:	681b      	ldr	r3, [r3, #0]
}
 8003200:	4618      	mov	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr
 8003208:	20001090 	.word	0x20001090

0800320c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003214:	f7ff fff0 	bl	80031f8 <HAL_GetTick>
 8003218:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003224:	d005      	beq.n	8003232 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003226:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <HAL_Delay+0x44>)
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	461a      	mov	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4413      	add	r3, r2
 8003230:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003232:	bf00      	nop
 8003234:	f7ff ffe0 	bl	80031f8 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	429a      	cmp	r2, r3
 8003242:	d8f7      	bhi.n	8003234 <HAL_Delay+0x28>
  {
  }
}
 8003244:	bf00      	nop
 8003246:	bf00      	nop
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	200000b0 	.word	0x200000b0

08003254 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800325c:	2300      	movs	r3, #0
 800325e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003260:	2300      	movs	r3, #0
 8003262:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003264:	2300      	movs	r3, #0
 8003266:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003268:	2300      	movs	r3, #0
 800326a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e0be      	b.n	80033f4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003280:	2b00      	cmp	r3, #0
 8003282:	d109      	bne.n	8003298 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f8b6 	bl	8003404 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 fb01 	bl	80038a0 <ADC_ConversionStop_Disable>
 800329e:	4603      	mov	r3, r0
 80032a0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a6:	f003 0310 	and.w	r3, r3, #16
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f040 8099 	bne.w	80033e2 <HAL_ADC_Init+0x18e>
 80032b0:	7dfb      	ldrb	r3, [r7, #23]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f040 8095 	bne.w	80033e2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032c0:	f023 0302 	bic.w	r3, r3, #2
 80032c4:	f043 0202 	orr.w	r2, r3, #2
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80032d4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80032dc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ec:	d003      	beq.n	80032f6 <HAL_ADC_Init+0xa2>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d102      	bne.n	80032fc <HAL_ADC_Init+0xa8>
 80032f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032fa:	e000      	b.n	80032fe <HAL_ADC_Init+0xaa>
 80032fc:	2300      	movs	r3, #0
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	4313      	orrs	r3, r2
 8003302:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	695b      	ldr	r3, [r3, #20]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d119      	bne.n	8003340 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d109      	bne.n	8003328 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	3b01      	subs	r3, #1
 800331a:	035a      	lsls	r2, r3, #13
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	4313      	orrs	r3, r2
 8003320:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	e00b      	b.n	8003340 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332c:	f043 0220 	orr.w	r2, r3, #32
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003338:	f043 0201 	orr.w	r2, r3, #1
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	430a      	orrs	r2, r1
 8003352:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	4b28      	ldr	r3, [pc, #160]	; (80033fc <HAL_ADC_Init+0x1a8>)
 800335c:	4013      	ands	r3, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6812      	ldr	r2, [r2, #0]
 8003362:	68b9      	ldr	r1, [r7, #8]
 8003364:	430b      	orrs	r3, r1
 8003366:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003370:	d003      	beq.n	800337a <HAL_ADC_Init+0x126>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d104      	bne.n	8003384 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	3b01      	subs	r3, #1
 8003380:	051b      	lsls	r3, r3, #20
 8003382:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	430a      	orrs	r2, r1
 8003396:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	4b18      	ldr	r3, [pc, #96]	; (8003400 <HAL_ADC_Init+0x1ac>)
 80033a0:	4013      	ands	r3, r2
 80033a2:	68ba      	ldr	r2, [r7, #8]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d10b      	bne.n	80033c0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b2:	f023 0303 	bic.w	r3, r3, #3
 80033b6:	f043 0201 	orr.w	r2, r3, #1
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033be:	e018      	b.n	80033f2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c4:	f023 0312 	bic.w	r3, r3, #18
 80033c8:	f043 0210 	orr.w	r2, r3, #16
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d4:	f043 0201 	orr.w	r2, r3, #1
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033e0:	e007      	b.n	80033f2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e6:	f043 0210 	orr.w	r2, r3, #16
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80033f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3718      	adds	r7, #24
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	ffe1f7fd 	.word	0xffe1f7fd
 8003400:	ff1f0efe 	.word	0xff1f0efe

08003404 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	bc80      	pop	{r7}
 8003414:	4770      	bx	lr
	...

08003418 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a64      	ldr	r2, [pc, #400]	; (80035c0 <HAL_ADC_Start_DMA+0x1a8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d004      	beq.n	800343c <HAL_ADC_Start_DMA+0x24>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a63      	ldr	r2, [pc, #396]	; (80035c4 <HAL_ADC_Start_DMA+0x1ac>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d106      	bne.n	800344a <HAL_ADC_Start_DMA+0x32>
 800343c:	4b60      	ldr	r3, [pc, #384]	; (80035c0 <HAL_ADC_Start_DMA+0x1a8>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003444:	2b00      	cmp	r3, #0
 8003446:	f040 80b3 	bne.w	80035b0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_ADC_Start_DMA+0x40>
 8003454:	2302      	movs	r3, #2
 8003456:	e0ae      	b.n	80035b6 <HAL_ADC_Start_DMA+0x19e>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 f9cb 	bl	80037fc <ADC_Enable>
 8003466:	4603      	mov	r3, r0
 8003468:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800346a:	7dfb      	ldrb	r3, [r7, #23]
 800346c:	2b00      	cmp	r3, #0
 800346e:	f040 809a 	bne.w	80035a6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003476:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a4e      	ldr	r2, [pc, #312]	; (80035c4 <HAL_ADC_Start_DMA+0x1ac>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d105      	bne.n	800349c <HAL_ADC_Start_DMA+0x84>
 8003490:	4b4b      	ldr	r3, [pc, #300]	; (80035c0 <HAL_ADC_Start_DMA+0x1a8>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d115      	bne.n	80034c8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d026      	beq.n	8003504 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034c6:	e01d      	b.n	8003504 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a39      	ldr	r2, [pc, #228]	; (80035c0 <HAL_ADC_Start_DMA+0x1a8>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d004      	beq.n	80034e8 <HAL_ADC_Start_DMA+0xd0>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a38      	ldr	r2, [pc, #224]	; (80035c4 <HAL_ADC_Start_DMA+0x1ac>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d10d      	bne.n	8003504 <HAL_ADC_Start_DMA+0xec>
 80034e8:	4b35      	ldr	r3, [pc, #212]	; (80035c0 <HAL_ADC_Start_DMA+0x1a8>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d007      	beq.n	8003504 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d006      	beq.n	800351e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003514:	f023 0206 	bic.w	r2, r3, #6
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
 800351c:	e002      	b.n	8003524 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a1b      	ldr	r3, [r3, #32]
 8003530:	4a25      	ldr	r2, [pc, #148]	; (80035c8 <HAL_ADC_Start_DMA+0x1b0>)
 8003532:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	4a24      	ldr	r2, [pc, #144]	; (80035cc <HAL_ADC_Start_DMA+0x1b4>)
 800353a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	4a23      	ldr	r2, [pc, #140]	; (80035d0 <HAL_ADC_Start_DMA+0x1b8>)
 8003542:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f06f 0202 	mvn.w	r2, #2
 800354c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800355c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a18      	ldr	r0, [r3, #32]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	334c      	adds	r3, #76	; 0x4c
 8003568:	4619      	mov	r1, r3
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f000 fbab 	bl	8003cc8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800357c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003580:	d108      	bne.n	8003594 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003590:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003592:	e00f      	b.n	80035b4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80035a2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80035a4:	e006      	b.n	80035b4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80035ae:	e001      	b.n	80035b4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80035b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40012400 	.word	0x40012400
 80035c4:	40012800 	.word	0x40012800
 80035c8:	08003915 	.word	0x08003915
 80035cc:	08003991 	.word	0x08003991
 80035d0:	080039ad 	.word	0x080039ad

080035d4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bc80      	pop	{r7}
 80035e4:	4770      	bx	lr

080035e6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b083      	sub	sp, #12
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr

080035f8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr
	...

0800360c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003624:	2b01      	cmp	r3, #1
 8003626:	d101      	bne.n	800362c <HAL_ADC_ConfigChannel+0x20>
 8003628:	2302      	movs	r3, #2
 800362a:	e0dc      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x1da>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	2b06      	cmp	r3, #6
 800363a:	d81c      	bhi.n	8003676 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	3b05      	subs	r3, #5
 800364e:	221f      	movs	r2, #31
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	43db      	mvns	r3, r3
 8003656:	4019      	ands	r1, r3
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	3b05      	subs	r3, #5
 8003668:	fa00 f203 	lsl.w	r2, r0, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	635a      	str	r2, [r3, #52]	; 0x34
 8003674:	e03c      	b.n	80036f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	2b0c      	cmp	r3, #12
 800367c:	d81c      	bhi.n	80036b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685a      	ldr	r2, [r3, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	3b23      	subs	r3, #35	; 0x23
 8003690:	221f      	movs	r2, #31
 8003692:	fa02 f303 	lsl.w	r3, r2, r3
 8003696:	43db      	mvns	r3, r3
 8003698:	4019      	ands	r1, r3
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	6818      	ldr	r0, [r3, #0]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	4613      	mov	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	3b23      	subs	r3, #35	; 0x23
 80036aa:	fa00 f203 	lsl.w	r2, r0, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	631a      	str	r2, [r3, #48]	; 0x30
 80036b6:	e01b      	b.n	80036f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685a      	ldr	r2, [r3, #4]
 80036c2:	4613      	mov	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	4413      	add	r3, r2
 80036c8:	3b41      	subs	r3, #65	; 0x41
 80036ca:	221f      	movs	r2, #31
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	43db      	mvns	r3, r3
 80036d2:	4019      	ands	r1, r3
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	6818      	ldr	r0, [r3, #0]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	3b41      	subs	r3, #65	; 0x41
 80036e4:	fa00 f203 	lsl.w	r2, r0, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b09      	cmp	r3, #9
 80036f6:	d91c      	bls.n	8003732 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68d9      	ldr	r1, [r3, #12]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	4613      	mov	r3, r2
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	4413      	add	r3, r2
 8003708:	3b1e      	subs	r3, #30
 800370a:	2207      	movs	r2, #7
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	4019      	ands	r1, r3
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	6898      	ldr	r0, [r3, #8]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	4613      	mov	r3, r2
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	4413      	add	r3, r2
 8003722:	3b1e      	subs	r3, #30
 8003724:	fa00 f203 	lsl.w	r2, r0, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	60da      	str	r2, [r3, #12]
 8003730:	e019      	b.n	8003766 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6919      	ldr	r1, [r3, #16]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	2207      	movs	r2, #7
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	43db      	mvns	r3, r3
 800374a:	4019      	ands	r1, r3
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	6898      	ldr	r0, [r3, #8]
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	4613      	mov	r3, r2
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	4413      	add	r3, r2
 800375a:	fa00 f203 	lsl.w	r2, r0, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b10      	cmp	r3, #16
 800376c:	d003      	beq.n	8003776 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003772:	2b11      	cmp	r3, #17
 8003774:	d132      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a1d      	ldr	r2, [pc, #116]	; (80037f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d125      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d126      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800379c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b10      	cmp	r3, #16
 80037a4:	d11a      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037a6:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a13      	ldr	r2, [pc, #76]	; (80037f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80037ac:	fba2 2303 	umull	r2, r3, r2, r3
 80037b0:	0c9a      	lsrs	r2, r3, #18
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037bc:	e002      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	3b01      	subs	r3, #1
 80037c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f9      	bne.n	80037be <HAL_ADC_ConfigChannel+0x1b2>
 80037ca:	e007      	b.n	80037dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d0:	f043 0220 	orr.w	r2, r3, #32
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80037e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr
 80037f0:	40012400 	.word	0x40012400
 80037f4:	200000a8 	.word	0x200000a8
 80037f8:	431bde83 	.word	0x431bde83

080037fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003808:	2300      	movs	r3, #0
 800380a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b01      	cmp	r3, #1
 8003818:	d039      	beq.n	800388e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f042 0201 	orr.w	r2, r2, #1
 8003828:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800382a:	4b1b      	ldr	r3, [pc, #108]	; (8003898 <ADC_Enable+0x9c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a1b      	ldr	r2, [pc, #108]	; (800389c <ADC_Enable+0xa0>)
 8003830:	fba2 2303 	umull	r2, r3, r2, r3
 8003834:	0c9b      	lsrs	r3, r3, #18
 8003836:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003838:	e002      	b.n	8003840 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	3b01      	subs	r3, #1
 800383e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1f9      	bne.n	800383a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003846:	f7ff fcd7 	bl	80031f8 <HAL_GetTick>
 800384a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800384c:	e018      	b.n	8003880 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800384e:	f7ff fcd3 	bl	80031f8 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d911      	bls.n	8003880 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003860:	f043 0210 	orr.w	r2, r3, #16
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386c:	f043 0201 	orr.w	r2, r3, #1
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e007      	b.n	8003890 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b01      	cmp	r3, #1
 800388c:	d1df      	bne.n	800384e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	200000a8 	.word	0x200000a8
 800389c:	431bde83 	.word	0x431bde83

080038a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d127      	bne.n	800390a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038ca:	f7ff fc95 	bl	80031f8 <HAL_GetTick>
 80038ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80038d0:	e014      	b.n	80038fc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80038d2:	f7ff fc91 	bl	80031f8 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d90d      	bls.n	80038fc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e4:	f043 0210 	orr.w	r2, r3, #16
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f0:	f043 0201 	orr.w	r2, r3, #1
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e007      	b.n	800390c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b01      	cmp	r3, #1
 8003908:	d0e3      	beq.n	80038d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003920:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003926:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800392a:	2b00      	cmp	r3, #0
 800392c:	d127      	bne.n	800397e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003932:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003944:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003948:	d115      	bne.n	8003976 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800394e:	2b00      	cmp	r3, #0
 8003950:	d111      	bne.n	8003976 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003956:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003962:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d105      	bne.n	8003976 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800396e:	f043 0201 	orr.w	r2, r3, #1
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f7ff fe2c 	bl	80035d4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800397c:	e004      	b.n	8003988 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	4798      	blx	r3
}
 8003988:	bf00      	nop
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f7ff fe21 	bl	80035e6 <HAL_ADC_ConvHalfCpltCallback>
}
 80039a4:	bf00      	nop
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ca:	f043 0204 	orr.w	r2, r3, #4
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f7ff fe10 	bl	80035f8 <HAL_ADC_ErrorCallback>
}
 80039d8:	bf00      	nop
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <__NVIC_SetPriorityGrouping>:
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f003 0307 	and.w	r3, r3, #7
 80039ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039f0:	4b0c      	ldr	r3, [pc, #48]	; (8003a24 <__NVIC_SetPriorityGrouping+0x44>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039f6:	68ba      	ldr	r2, [r7, #8]
 80039f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039fc:	4013      	ands	r3, r2
 80039fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a12:	4a04      	ldr	r2, [pc, #16]	; (8003a24 <__NVIC_SetPriorityGrouping+0x44>)
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	60d3      	str	r3, [r2, #12]
}
 8003a18:	bf00      	nop
 8003a1a:	3714      	adds	r7, #20
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	e000ed00 	.word	0xe000ed00

08003a28 <__NVIC_GetPriorityGrouping>:
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a2c:	4b04      	ldr	r3, [pc, #16]	; (8003a40 <__NVIC_GetPriorityGrouping+0x18>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	0a1b      	lsrs	r3, r3, #8
 8003a32:	f003 0307 	and.w	r3, r3, #7
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc80      	pop	{r7}
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	e000ed00 	.word	0xe000ed00

08003a44 <__NVIC_EnableIRQ>:
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	db0b      	blt.n	8003a6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a56:	79fb      	ldrb	r3, [r7, #7]
 8003a58:	f003 021f 	and.w	r2, r3, #31
 8003a5c:	4906      	ldr	r1, [pc, #24]	; (8003a78 <__NVIC_EnableIRQ+0x34>)
 8003a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a62:	095b      	lsrs	r3, r3, #5
 8003a64:	2001      	movs	r0, #1
 8003a66:	fa00 f202 	lsl.w	r2, r0, r2
 8003a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bc80      	pop	{r7}
 8003a76:	4770      	bx	lr
 8003a78:	e000e100 	.word	0xe000e100

08003a7c <__NVIC_SetPriority>:
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	6039      	str	r1, [r7, #0]
 8003a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	db0a      	blt.n	8003aa6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	490c      	ldr	r1, [pc, #48]	; (8003ac8 <__NVIC_SetPriority+0x4c>)
 8003a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9a:	0112      	lsls	r2, r2, #4
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003aa4:	e00a      	b.n	8003abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	4908      	ldr	r1, [pc, #32]	; (8003acc <__NVIC_SetPriority+0x50>)
 8003aac:	79fb      	ldrb	r3, [r7, #7]
 8003aae:	f003 030f 	and.w	r3, r3, #15
 8003ab2:	3b04      	subs	r3, #4
 8003ab4:	0112      	lsls	r2, r2, #4
 8003ab6:	b2d2      	uxtb	r2, r2
 8003ab8:	440b      	add	r3, r1
 8003aba:	761a      	strb	r2, [r3, #24]
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	e000e100 	.word	0xe000e100
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <NVIC_EncodePriority>:
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b089      	sub	sp, #36	; 0x24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f1c3 0307 	rsb	r3, r3, #7
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	bf28      	it	cs
 8003aee:	2304      	movcs	r3, #4
 8003af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	3304      	adds	r3, #4
 8003af6:	2b06      	cmp	r3, #6
 8003af8:	d902      	bls.n	8003b00 <NVIC_EncodePriority+0x30>
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	3b03      	subs	r3, #3
 8003afe:	e000      	b.n	8003b02 <NVIC_EncodePriority+0x32>
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b04:	f04f 32ff 	mov.w	r2, #4294967295
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43da      	mvns	r2, r3
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	401a      	ands	r2, r3
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b18:	f04f 31ff 	mov.w	r1, #4294967295
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b22:	43d9      	mvns	r1, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b28:	4313      	orrs	r3, r2
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3724      	adds	r7, #36	; 0x24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr

08003b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b44:	d301      	bcc.n	8003b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b46:	2301      	movs	r3, #1
 8003b48:	e00f      	b.n	8003b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b4a:	4a0a      	ldr	r2, [pc, #40]	; (8003b74 <SysTick_Config+0x40>)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b52:	210f      	movs	r1, #15
 8003b54:	f04f 30ff 	mov.w	r0, #4294967295
 8003b58:	f7ff ff90 	bl	8003a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b5c:	4b05      	ldr	r3, [pc, #20]	; (8003b74 <SysTick_Config+0x40>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b62:	4b04      	ldr	r3, [pc, #16]	; (8003b74 <SysTick_Config+0x40>)
 8003b64:	2207      	movs	r2, #7
 8003b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	e000e010 	.word	0xe000e010

08003b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7ff ff2d 	bl	80039e0 <__NVIC_SetPriorityGrouping>
}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b086      	sub	sp, #24
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	4603      	mov	r3, r0
 8003b96:	60b9      	str	r1, [r7, #8]
 8003b98:	607a      	str	r2, [r7, #4]
 8003b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ba0:	f7ff ff42 	bl	8003a28 <__NVIC_GetPriorityGrouping>
 8003ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	68b9      	ldr	r1, [r7, #8]
 8003baa:	6978      	ldr	r0, [r7, #20]
 8003bac:	f7ff ff90 	bl	8003ad0 <NVIC_EncodePriority>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bb6:	4611      	mov	r1, r2
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff ff5f 	bl	8003a7c <__NVIC_SetPriority>
}
 8003bbe:	bf00      	nop
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	4603      	mov	r3, r0
 8003bce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff ff35 	bl	8003a44 <__NVIC_EnableIRQ>
}
 8003bda:	bf00      	nop
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f7ff ffa2 	bl	8003b34 <SysTick_Config>
 8003bf0:	4603      	mov	r3, r0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003bfe:	f000 f802 	bl	8003c06 <HAL_SYSTICK_Callback>
}
 8003c02:	bf00      	nop
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003c06:	b480      	push	{r7}
 8003c08:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003c0a:	bf00      	nop
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr
	...

08003c14 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e043      	b.n	8003cb2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	461a      	mov	r2, r3
 8003c30:	4b22      	ldr	r3, [pc, #136]	; (8003cbc <HAL_DMA_Init+0xa8>)
 8003c32:	4413      	add	r3, r2
 8003c34:	4a22      	ldr	r2, [pc, #136]	; (8003cc0 <HAL_DMA_Init+0xac>)
 8003c36:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3a:	091b      	lsrs	r3, r3, #4
 8003c3c:	009a      	lsls	r2, r3, #2
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a1f      	ldr	r2, [pc, #124]	; (8003cc4 <HAL_DMA_Init+0xb0>)
 8003c46:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c5e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	69db      	ldr	r3, [r3, #28]
 8003c8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c8c:	68fa      	ldr	r2, [r7, #12]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3714      	adds	r7, #20
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr
 8003cbc:	bffdfff8 	.word	0xbffdfff8
 8003cc0:	cccccccd 	.word	0xcccccccd
 8003cc4:	40020000 	.word	0x40020000

08003cc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
 8003cd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d101      	bne.n	8003ce8 <HAL_DMA_Start_IT+0x20>
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e04a      	b.n	8003d7e <HAL_DMA_Start_IT+0xb6>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d13a      	bne.n	8003d70 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0201 	bic.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	68b9      	ldr	r1, [r7, #8]
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f000 f9ae 	bl	8004080 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d008      	beq.n	8003d3e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 020e 	orr.w	r2, r2, #14
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	e00f      	b.n	8003d5e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f022 0204 	bic.w	r2, r2, #4
 8003d4c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f042 020a 	orr.w	r2, r2, #10
 8003d5c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f042 0201 	orr.w	r2, r2, #1
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	e005      	b.n	8003d7c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d78:	2302      	movs	r3, #2
 8003d7a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d005      	beq.n	8003daa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2204      	movs	r2, #4
 8003da2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	73fb      	strb	r3, [r7, #15]
 8003da8:	e051      	b.n	8003e4e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 020e 	bic.w	r2, r2, #14
 8003db8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0201 	bic.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a22      	ldr	r2, [pc, #136]	; (8003e58 <HAL_DMA_Abort_IT+0xd0>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d029      	beq.n	8003e28 <HAL_DMA_Abort_IT+0xa0>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a20      	ldr	r2, [pc, #128]	; (8003e5c <HAL_DMA_Abort_IT+0xd4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d022      	beq.n	8003e24 <HAL_DMA_Abort_IT+0x9c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a1f      	ldr	r2, [pc, #124]	; (8003e60 <HAL_DMA_Abort_IT+0xd8>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d01a      	beq.n	8003e1e <HAL_DMA_Abort_IT+0x96>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a1d      	ldr	r2, [pc, #116]	; (8003e64 <HAL_DMA_Abort_IT+0xdc>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d012      	beq.n	8003e18 <HAL_DMA_Abort_IT+0x90>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a1c      	ldr	r2, [pc, #112]	; (8003e68 <HAL_DMA_Abort_IT+0xe0>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d00a      	beq.n	8003e12 <HAL_DMA_Abort_IT+0x8a>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a1a      	ldr	r2, [pc, #104]	; (8003e6c <HAL_DMA_Abort_IT+0xe4>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d102      	bne.n	8003e0c <HAL_DMA_Abort_IT+0x84>
 8003e06:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e0a:	e00e      	b.n	8003e2a <HAL_DMA_Abort_IT+0xa2>
 8003e0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e10:	e00b      	b.n	8003e2a <HAL_DMA_Abort_IT+0xa2>
 8003e12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e16:	e008      	b.n	8003e2a <HAL_DMA_Abort_IT+0xa2>
 8003e18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e1c:	e005      	b.n	8003e2a <HAL_DMA_Abort_IT+0xa2>
 8003e1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e22:	e002      	b.n	8003e2a <HAL_DMA_Abort_IT+0xa2>
 8003e24:	2310      	movs	r3, #16
 8003e26:	e000      	b.n	8003e2a <HAL_DMA_Abort_IT+0xa2>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	4a11      	ldr	r2, [pc, #68]	; (8003e70 <HAL_DMA_Abort_IT+0xe8>)
 8003e2c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	4798      	blx	r3
    } 
  }
  return status;
 8003e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40020008 	.word	0x40020008
 8003e5c:	4002001c 	.word	0x4002001c
 8003e60:	40020030 	.word	0x40020030
 8003e64:	40020044 	.word	0x40020044
 8003e68:	40020058 	.word	0x40020058
 8003e6c:	4002006c 	.word	0x4002006c
 8003e70:	40020000 	.word	0x40020000

08003e74 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	2204      	movs	r2, #4
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d04f      	beq.n	8003f3c <HAL_DMA_IRQHandler+0xc8>
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	f003 0304 	and.w	r3, r3, #4
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d04a      	beq.n	8003f3c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0320 	and.w	r3, r3, #32
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d107      	bne.n	8003ec4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 0204 	bic.w	r2, r2, #4
 8003ec2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a66      	ldr	r2, [pc, #408]	; (8004064 <HAL_DMA_IRQHandler+0x1f0>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d029      	beq.n	8003f22 <HAL_DMA_IRQHandler+0xae>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a65      	ldr	r2, [pc, #404]	; (8004068 <HAL_DMA_IRQHandler+0x1f4>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d022      	beq.n	8003f1e <HAL_DMA_IRQHandler+0xaa>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a63      	ldr	r2, [pc, #396]	; (800406c <HAL_DMA_IRQHandler+0x1f8>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d01a      	beq.n	8003f18 <HAL_DMA_IRQHandler+0xa4>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a62      	ldr	r2, [pc, #392]	; (8004070 <HAL_DMA_IRQHandler+0x1fc>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d012      	beq.n	8003f12 <HAL_DMA_IRQHandler+0x9e>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a60      	ldr	r2, [pc, #384]	; (8004074 <HAL_DMA_IRQHandler+0x200>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d00a      	beq.n	8003f0c <HAL_DMA_IRQHandler+0x98>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a5f      	ldr	r2, [pc, #380]	; (8004078 <HAL_DMA_IRQHandler+0x204>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d102      	bne.n	8003f06 <HAL_DMA_IRQHandler+0x92>
 8003f00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f04:	e00e      	b.n	8003f24 <HAL_DMA_IRQHandler+0xb0>
 8003f06:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003f0a:	e00b      	b.n	8003f24 <HAL_DMA_IRQHandler+0xb0>
 8003f0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f10:	e008      	b.n	8003f24 <HAL_DMA_IRQHandler+0xb0>
 8003f12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f16:	e005      	b.n	8003f24 <HAL_DMA_IRQHandler+0xb0>
 8003f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f1c:	e002      	b.n	8003f24 <HAL_DMA_IRQHandler+0xb0>
 8003f1e:	2340      	movs	r3, #64	; 0x40
 8003f20:	e000      	b.n	8003f24 <HAL_DMA_IRQHandler+0xb0>
 8003f22:	2304      	movs	r3, #4
 8003f24:	4a55      	ldr	r2, [pc, #340]	; (800407c <HAL_DMA_IRQHandler+0x208>)
 8003f26:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 8094 	beq.w	800405a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003f3a:	e08e      	b.n	800405a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f40:	2202      	movs	r2, #2
 8003f42:	409a      	lsls	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	4013      	ands	r3, r2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d056      	beq.n	8003ffa <HAL_DMA_IRQHandler+0x186>
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d051      	beq.n	8003ffa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0320 	and.w	r3, r3, #32
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d10b      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 020a 	bic.w	r2, r2, #10
 8003f72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a38      	ldr	r2, [pc, #224]	; (8004064 <HAL_DMA_IRQHandler+0x1f0>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d029      	beq.n	8003fda <HAL_DMA_IRQHandler+0x166>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a37      	ldr	r2, [pc, #220]	; (8004068 <HAL_DMA_IRQHandler+0x1f4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d022      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x162>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a35      	ldr	r2, [pc, #212]	; (800406c <HAL_DMA_IRQHandler+0x1f8>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d01a      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x15c>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a34      	ldr	r2, [pc, #208]	; (8004070 <HAL_DMA_IRQHandler+0x1fc>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d012      	beq.n	8003fca <HAL_DMA_IRQHandler+0x156>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a32      	ldr	r2, [pc, #200]	; (8004074 <HAL_DMA_IRQHandler+0x200>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d00a      	beq.n	8003fc4 <HAL_DMA_IRQHandler+0x150>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a31      	ldr	r2, [pc, #196]	; (8004078 <HAL_DMA_IRQHandler+0x204>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d102      	bne.n	8003fbe <HAL_DMA_IRQHandler+0x14a>
 8003fb8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003fbc:	e00e      	b.n	8003fdc <HAL_DMA_IRQHandler+0x168>
 8003fbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fc2:	e00b      	b.n	8003fdc <HAL_DMA_IRQHandler+0x168>
 8003fc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003fc8:	e008      	b.n	8003fdc <HAL_DMA_IRQHandler+0x168>
 8003fca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fce:	e005      	b.n	8003fdc <HAL_DMA_IRQHandler+0x168>
 8003fd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fd4:	e002      	b.n	8003fdc <HAL_DMA_IRQHandler+0x168>
 8003fd6:	2320      	movs	r3, #32
 8003fd8:	e000      	b.n	8003fdc <HAL_DMA_IRQHandler+0x168>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	4a27      	ldr	r2, [pc, #156]	; (800407c <HAL_DMA_IRQHandler+0x208>)
 8003fde:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d034      	beq.n	800405a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003ff8:	e02f      	b.n	800405a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	2208      	movs	r2, #8
 8004000:	409a      	lsls	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	4013      	ands	r3, r2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d028      	beq.n	800405c <HAL_DMA_IRQHandler+0x1e8>
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f003 0308 	and.w	r3, r3, #8
 8004010:	2b00      	cmp	r3, #0
 8004012:	d023      	beq.n	800405c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 020e 	bic.w	r2, r2, #14
 8004022:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402c:	2101      	movs	r1, #1
 800402e:	fa01 f202 	lsl.w	r2, r1, r2
 8004032:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404e:	2b00      	cmp	r3, #0
 8004050:	d004      	beq.n	800405c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	4798      	blx	r3
    }
  }
  return;
 800405a:	bf00      	nop
 800405c:	bf00      	nop
}
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40020008 	.word	0x40020008
 8004068:	4002001c 	.word	0x4002001c
 800406c:	40020030 	.word	0x40020030
 8004070:	40020044 	.word	0x40020044
 8004074:	40020058 	.word	0x40020058
 8004078:	4002006c 	.word	0x4002006c
 800407c:	40020000 	.word	0x40020000

08004080 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
 800408c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004096:	2101      	movs	r1, #1
 8004098:	fa01 f202 	lsl.w	r2, r1, r2
 800409c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b10      	cmp	r3, #16
 80040ac:	d108      	bne.n	80040c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80040be:	e007      	b.n	80040d0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68ba      	ldr	r2, [r7, #8]
 80040c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	60da      	str	r2, [r3, #12]
}
 80040d0:	bf00      	nop
 80040d2:	3714      	adds	r7, #20
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bc80      	pop	{r7}
 80040d8:	4770      	bx	lr
	...

080040dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040dc:	b480      	push	{r7}
 80040de:	b08b      	sub	sp, #44	; 0x2c
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040e6:	2300      	movs	r3, #0
 80040e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80040ea:	2300      	movs	r3, #0
 80040ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040ee:	e169      	b.n	80043c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80040f0:	2201      	movs	r2, #1
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	69fa      	ldr	r2, [r7, #28]
 8004100:	4013      	ands	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	429a      	cmp	r2, r3
 800410a:	f040 8158 	bne.w	80043be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	4a9a      	ldr	r2, [pc, #616]	; (800437c <HAL_GPIO_Init+0x2a0>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d05e      	beq.n	80041d6 <HAL_GPIO_Init+0xfa>
 8004118:	4a98      	ldr	r2, [pc, #608]	; (800437c <HAL_GPIO_Init+0x2a0>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d875      	bhi.n	800420a <HAL_GPIO_Init+0x12e>
 800411e:	4a98      	ldr	r2, [pc, #608]	; (8004380 <HAL_GPIO_Init+0x2a4>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d058      	beq.n	80041d6 <HAL_GPIO_Init+0xfa>
 8004124:	4a96      	ldr	r2, [pc, #600]	; (8004380 <HAL_GPIO_Init+0x2a4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d86f      	bhi.n	800420a <HAL_GPIO_Init+0x12e>
 800412a:	4a96      	ldr	r2, [pc, #600]	; (8004384 <HAL_GPIO_Init+0x2a8>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d052      	beq.n	80041d6 <HAL_GPIO_Init+0xfa>
 8004130:	4a94      	ldr	r2, [pc, #592]	; (8004384 <HAL_GPIO_Init+0x2a8>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d869      	bhi.n	800420a <HAL_GPIO_Init+0x12e>
 8004136:	4a94      	ldr	r2, [pc, #592]	; (8004388 <HAL_GPIO_Init+0x2ac>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d04c      	beq.n	80041d6 <HAL_GPIO_Init+0xfa>
 800413c:	4a92      	ldr	r2, [pc, #584]	; (8004388 <HAL_GPIO_Init+0x2ac>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d863      	bhi.n	800420a <HAL_GPIO_Init+0x12e>
 8004142:	4a92      	ldr	r2, [pc, #584]	; (800438c <HAL_GPIO_Init+0x2b0>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d046      	beq.n	80041d6 <HAL_GPIO_Init+0xfa>
 8004148:	4a90      	ldr	r2, [pc, #576]	; (800438c <HAL_GPIO_Init+0x2b0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d85d      	bhi.n	800420a <HAL_GPIO_Init+0x12e>
 800414e:	2b12      	cmp	r3, #18
 8004150:	d82a      	bhi.n	80041a8 <HAL_GPIO_Init+0xcc>
 8004152:	2b12      	cmp	r3, #18
 8004154:	d859      	bhi.n	800420a <HAL_GPIO_Init+0x12e>
 8004156:	a201      	add	r2, pc, #4	; (adr r2, 800415c <HAL_GPIO_Init+0x80>)
 8004158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800415c:	080041d7 	.word	0x080041d7
 8004160:	080041b1 	.word	0x080041b1
 8004164:	080041c3 	.word	0x080041c3
 8004168:	08004205 	.word	0x08004205
 800416c:	0800420b 	.word	0x0800420b
 8004170:	0800420b 	.word	0x0800420b
 8004174:	0800420b 	.word	0x0800420b
 8004178:	0800420b 	.word	0x0800420b
 800417c:	0800420b 	.word	0x0800420b
 8004180:	0800420b 	.word	0x0800420b
 8004184:	0800420b 	.word	0x0800420b
 8004188:	0800420b 	.word	0x0800420b
 800418c:	0800420b 	.word	0x0800420b
 8004190:	0800420b 	.word	0x0800420b
 8004194:	0800420b 	.word	0x0800420b
 8004198:	0800420b 	.word	0x0800420b
 800419c:	0800420b 	.word	0x0800420b
 80041a0:	080041b9 	.word	0x080041b9
 80041a4:	080041cd 	.word	0x080041cd
 80041a8:	4a79      	ldr	r2, [pc, #484]	; (8004390 <HAL_GPIO_Init+0x2b4>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d013      	beq.n	80041d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80041ae:	e02c      	b.n	800420a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	623b      	str	r3, [r7, #32]
          break;
 80041b6:	e029      	b.n	800420c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	3304      	adds	r3, #4
 80041be:	623b      	str	r3, [r7, #32]
          break;
 80041c0:	e024      	b.n	800420c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	3308      	adds	r3, #8
 80041c8:	623b      	str	r3, [r7, #32]
          break;
 80041ca:	e01f      	b.n	800420c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	330c      	adds	r3, #12
 80041d2:	623b      	str	r3, [r7, #32]
          break;
 80041d4:	e01a      	b.n	800420c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d102      	bne.n	80041e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80041de:	2304      	movs	r3, #4
 80041e0:	623b      	str	r3, [r7, #32]
          break;
 80041e2:	e013      	b.n	800420c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d105      	bne.n	80041f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80041ec:	2308      	movs	r3, #8
 80041ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	69fa      	ldr	r2, [r7, #28]
 80041f4:	611a      	str	r2, [r3, #16]
          break;
 80041f6:	e009      	b.n	800420c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80041f8:	2308      	movs	r3, #8
 80041fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	69fa      	ldr	r2, [r7, #28]
 8004200:	615a      	str	r2, [r3, #20]
          break;
 8004202:	e003      	b.n	800420c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004204:	2300      	movs	r3, #0
 8004206:	623b      	str	r3, [r7, #32]
          break;
 8004208:	e000      	b.n	800420c <HAL_GPIO_Init+0x130>
          break;
 800420a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	2bff      	cmp	r3, #255	; 0xff
 8004210:	d801      	bhi.n	8004216 <HAL_GPIO_Init+0x13a>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	e001      	b.n	800421a <HAL_GPIO_Init+0x13e>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	3304      	adds	r3, #4
 800421a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	2bff      	cmp	r3, #255	; 0xff
 8004220:	d802      	bhi.n	8004228 <HAL_GPIO_Init+0x14c>
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	e002      	b.n	800422e <HAL_GPIO_Init+0x152>
 8004228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422a:	3b08      	subs	r3, #8
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	210f      	movs	r1, #15
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	fa01 f303 	lsl.w	r3, r1, r3
 800423c:	43db      	mvns	r3, r3
 800423e:	401a      	ands	r2, r3
 8004240:	6a39      	ldr	r1, [r7, #32]
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	fa01 f303 	lsl.w	r3, r1, r3
 8004248:	431a      	orrs	r2, r3
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 80b1 	beq.w	80043be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800425c:	4b4d      	ldr	r3, [pc, #308]	; (8004394 <HAL_GPIO_Init+0x2b8>)
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	4a4c      	ldr	r2, [pc, #304]	; (8004394 <HAL_GPIO_Init+0x2b8>)
 8004262:	f043 0301 	orr.w	r3, r3, #1
 8004266:	6193      	str	r3, [r2, #24]
 8004268:	4b4a      	ldr	r3, [pc, #296]	; (8004394 <HAL_GPIO_Init+0x2b8>)
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	60bb      	str	r3, [r7, #8]
 8004272:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004274:	4a48      	ldr	r2, [pc, #288]	; (8004398 <HAL_GPIO_Init+0x2bc>)
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	089b      	lsrs	r3, r3, #2
 800427a:	3302      	adds	r3, #2
 800427c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004280:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	f003 0303 	and.w	r3, r3, #3
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	220f      	movs	r2, #15
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	43db      	mvns	r3, r3
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	4013      	ands	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a40      	ldr	r2, [pc, #256]	; (800439c <HAL_GPIO_Init+0x2c0>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d013      	beq.n	80042c8 <HAL_GPIO_Init+0x1ec>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a3f      	ldr	r2, [pc, #252]	; (80043a0 <HAL_GPIO_Init+0x2c4>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d00d      	beq.n	80042c4 <HAL_GPIO_Init+0x1e8>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a3e      	ldr	r2, [pc, #248]	; (80043a4 <HAL_GPIO_Init+0x2c8>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d007      	beq.n	80042c0 <HAL_GPIO_Init+0x1e4>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a3d      	ldr	r2, [pc, #244]	; (80043a8 <HAL_GPIO_Init+0x2cc>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d101      	bne.n	80042bc <HAL_GPIO_Init+0x1e0>
 80042b8:	2303      	movs	r3, #3
 80042ba:	e006      	b.n	80042ca <HAL_GPIO_Init+0x1ee>
 80042bc:	2304      	movs	r3, #4
 80042be:	e004      	b.n	80042ca <HAL_GPIO_Init+0x1ee>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e002      	b.n	80042ca <HAL_GPIO_Init+0x1ee>
 80042c4:	2301      	movs	r3, #1
 80042c6:	e000      	b.n	80042ca <HAL_GPIO_Init+0x1ee>
 80042c8:	2300      	movs	r3, #0
 80042ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042cc:	f002 0203 	and.w	r2, r2, #3
 80042d0:	0092      	lsls	r2, r2, #2
 80042d2:	4093      	lsls	r3, r2
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80042da:	492f      	ldr	r1, [pc, #188]	; (8004398 <HAL_GPIO_Init+0x2bc>)
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	089b      	lsrs	r3, r3, #2
 80042e0:	3302      	adds	r3, #2
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d006      	beq.n	8004302 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80042f4:	4b2d      	ldr	r3, [pc, #180]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	492c      	ldr	r1, [pc, #176]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	600b      	str	r3, [r1, #0]
 8004300:	e006      	b.n	8004310 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004302:	4b2a      	ldr	r3, [pc, #168]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	43db      	mvns	r3, r3
 800430a:	4928      	ldr	r1, [pc, #160]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 800430c:	4013      	ands	r3, r2
 800430e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d006      	beq.n	800432a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800431c:	4b23      	ldr	r3, [pc, #140]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	4922      	ldr	r1, [pc, #136]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	4313      	orrs	r3, r2
 8004326:	604b      	str	r3, [r1, #4]
 8004328:	e006      	b.n	8004338 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800432a:	4b20      	ldr	r3, [pc, #128]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	43db      	mvns	r3, r3
 8004332:	491e      	ldr	r1, [pc, #120]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 8004334:	4013      	ands	r3, r2
 8004336:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d006      	beq.n	8004352 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004344:	4b19      	ldr	r3, [pc, #100]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	4918      	ldr	r1, [pc, #96]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	4313      	orrs	r3, r2
 800434e:	608b      	str	r3, [r1, #8]
 8004350:	e006      	b.n	8004360 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004352:	4b16      	ldr	r3, [pc, #88]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	43db      	mvns	r3, r3
 800435a:	4914      	ldr	r1, [pc, #80]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 800435c:	4013      	ands	r3, r2
 800435e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d021      	beq.n	80043b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800436c:	4b0f      	ldr	r3, [pc, #60]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 800436e:	68da      	ldr	r2, [r3, #12]
 8004370:	490e      	ldr	r1, [pc, #56]	; (80043ac <HAL_GPIO_Init+0x2d0>)
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	4313      	orrs	r3, r2
 8004376:	60cb      	str	r3, [r1, #12]
 8004378:	e021      	b.n	80043be <HAL_GPIO_Init+0x2e2>
 800437a:	bf00      	nop
 800437c:	10320000 	.word	0x10320000
 8004380:	10310000 	.word	0x10310000
 8004384:	10220000 	.word	0x10220000
 8004388:	10210000 	.word	0x10210000
 800438c:	10120000 	.word	0x10120000
 8004390:	10110000 	.word	0x10110000
 8004394:	40021000 	.word	0x40021000
 8004398:	40010000 	.word	0x40010000
 800439c:	40010800 	.word	0x40010800
 80043a0:	40010c00 	.word	0x40010c00
 80043a4:	40011000 	.word	0x40011000
 80043a8:	40011400 	.word	0x40011400
 80043ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <HAL_GPIO_Init+0x304>)
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	43db      	mvns	r3, r3
 80043b8:	4909      	ldr	r1, [pc, #36]	; (80043e0 <HAL_GPIO_Init+0x304>)
 80043ba:	4013      	ands	r3, r2
 80043bc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	3301      	adds	r3, #1
 80043c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ca:	fa22 f303 	lsr.w	r3, r2, r3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f47f ae8e 	bne.w	80040f0 <HAL_GPIO_Init+0x14>
  }
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop
 80043d8:	372c      	adds	r7, #44	; 0x2c
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr
 80043e0:	40010400 	.word	0x40010400

080043e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	460b      	mov	r3, r1
 80043ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689a      	ldr	r2, [r3, #8]
 80043f4:	887b      	ldrh	r3, [r7, #2]
 80043f6:	4013      	ands	r3, r2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043fc:	2301      	movs	r3, #1
 80043fe:	73fb      	strb	r3, [r7, #15]
 8004400:	e001      	b.n	8004406 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004402:	2300      	movs	r3, #0
 8004404:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004406:	7bfb      	ldrb	r3, [r7, #15]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	bc80      	pop	{r7}
 8004410:	4770      	bx	lr

08004412 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004412:	b480      	push	{r7}
 8004414:	b083      	sub	sp, #12
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
 800441a:	460b      	mov	r3, r1
 800441c:	807b      	strh	r3, [r7, #2]
 800441e:	4613      	mov	r3, r2
 8004420:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004422:	787b      	ldrb	r3, [r7, #1]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004428:	887a      	ldrh	r2, [r7, #2]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800442e:	e003      	b.n	8004438 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004430:	887b      	ldrh	r3, [r7, #2]
 8004432:	041a      	lsls	r2, r3, #16
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	611a      	str	r2, [r3, #16]
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	bc80      	pop	{r7}
 8004440:	4770      	bx	lr
	...

08004444 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 800444c:	2300      	movs	r3, #0
 800444e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8004450:	2300      	movs	r3, #0
 8004452:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e0f3      	b.n	8004646 <HAL_I2C_Init+0x202>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d106      	bne.n	8004478 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f8f6 	bl	8004664 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2224      	movs	r2, #36	; 0x24
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 0201 	bic.w	r2, r2, #1
 800448e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004490:	f000 fcc6 	bl	8004e20 <HAL_RCC_GetPCLK1Freq>
 8004494:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	4a6d      	ldr	r2, [pc, #436]	; (8004650 <HAL_I2C_Init+0x20c>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d807      	bhi.n	80044b0 <HAL_I2C_Init+0x6c>
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	4a6c      	ldr	r2, [pc, #432]	; (8004654 <HAL_I2C_Init+0x210>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	bf94      	ite	ls
 80044a8:	2301      	movls	r3, #1
 80044aa:	2300      	movhi	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	e006      	b.n	80044be <HAL_I2C_Init+0x7a>
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4a69      	ldr	r2, [pc, #420]	; (8004658 <HAL_I2C_Init+0x214>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	bf94      	ite	ls
 80044b8:	2301      	movls	r3, #1
 80044ba:	2300      	movhi	r3, #0
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e0bf      	b.n	8004646 <HAL_I2C_Init+0x202>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	4a64      	ldr	r2, [pc, #400]	; (800465c <HAL_I2C_Init+0x218>)
 80044ca:	fba2 2303 	umull	r2, r3, r2, r3
 80044ce:	0c9b      	lsrs	r3, r3, #18
 80044d0:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	4a5c      	ldr	r2, [pc, #368]	; (8004650 <HAL_I2C_Init+0x20c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d802      	bhi.n	80044ea <HAL_I2C_Init+0xa6>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	3301      	adds	r3, #1
 80044e8:	e009      	b.n	80044fe <HAL_I2C_Init+0xba>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044f0:	fb02 f303 	mul.w	r3, r2, r3
 80044f4:	4a5a      	ldr	r2, [pc, #360]	; (8004660 <HAL_I2C_Init+0x21c>)
 80044f6:	fba2 2303 	umull	r2, r3, r2, r3
 80044fa:	099b      	lsrs	r3, r3, #6
 80044fc:	3301      	adds	r3, #1
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	4a51      	ldr	r2, [pc, #324]	; (8004650 <HAL_I2C_Init+0x20c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d819      	bhi.n	8004542 <HAL_I2C_Init+0xfe>
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	1e5a      	subs	r2, r3, #1
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	fbb2 f3f3 	udiv	r3, r2, r3
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004522:	4013      	ands	r3, r2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00a      	beq.n	800453e <HAL_I2C_Init+0xfa>
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	1e5a      	subs	r2, r3, #1
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	fbb2 f3f3 	udiv	r3, r2, r3
 8004536:	3301      	adds	r3, #1
 8004538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800453c:	e051      	b.n	80045e2 <HAL_I2C_Init+0x19e>
 800453e:	2304      	movs	r3, #4
 8004540:	e04f      	b.n	80045e2 <HAL_I2C_Init+0x19e>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d111      	bne.n	800456e <HAL_I2C_Init+0x12a>
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	1e59      	subs	r1, r3, #1
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	4413      	add	r3, r2
 8004558:	fbb1 f3f3 	udiv	r3, r1, r3
 800455c:	3301      	adds	r3, #1
 800455e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004562:	2b00      	cmp	r3, #0
 8004564:	bf0c      	ite	eq
 8004566:	2301      	moveq	r3, #1
 8004568:	2300      	movne	r3, #0
 800456a:	b2db      	uxtb	r3, r3
 800456c:	e012      	b.n	8004594 <HAL_I2C_Init+0x150>
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	1e59      	subs	r1, r3, #1
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	4613      	mov	r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	4413      	add	r3, r2
 800457c:	009a      	lsls	r2, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	fbb1 f3f3 	udiv	r3, r1, r3
 8004584:	3301      	adds	r3, #1
 8004586:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800458a:	2b00      	cmp	r3, #0
 800458c:	bf0c      	ite	eq
 800458e:	2301      	moveq	r3, #1
 8004590:	2300      	movne	r3, #0
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <HAL_I2C_Init+0x158>
 8004598:	2301      	movs	r3, #1
 800459a:	e022      	b.n	80045e2 <HAL_I2C_Init+0x19e>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10e      	bne.n	80045c2 <HAL_I2C_Init+0x17e>
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	1e59      	subs	r1, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	4413      	add	r3, r2
 80045b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80045b6:	3301      	adds	r3, #1
 80045b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045c0:	e00f      	b.n	80045e2 <HAL_I2C_Init+0x19e>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	1e59      	subs	r1, r3, #1
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	4413      	add	r3, r2
 80045d0:	009a      	lsls	r2, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80045d8:	3301      	adds	r3, #1
 80045da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6812      	ldr	r2, [r2, #0]
 80045e6:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	69d9      	ldr	r1, [r3, #28]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1a      	ldr	r2, [r3, #32]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6919      	ldr	r1, [r3, #16]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68da      	ldr	r2, [r3, #12]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6959      	ldr	r1, [r3, #20]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	699a      	ldr	r2, [r3, #24]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0201 	orr.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2220      	movs	r2, #32
 8004632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	000186a0 	.word	0x000186a0
 8004654:	001e847f 	.word	0x001e847f
 8004658:	003d08ff 	.word	0x003d08ff
 800465c:	431bde83 	.word	0x431bde83
 8004660:	10624dd3 	.word	0x10624dd3

08004664 <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hi2c);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr
	...

08004678 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e26c      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 8087 	beq.w	80047a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004698:	4b92      	ldr	r3, [pc, #584]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 030c 	and.w	r3, r3, #12
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d00c      	beq.n	80046be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046a4:	4b8f      	ldr	r3, [pc, #572]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f003 030c 	and.w	r3, r3, #12
 80046ac:	2b08      	cmp	r3, #8
 80046ae:	d112      	bne.n	80046d6 <HAL_RCC_OscConfig+0x5e>
 80046b0:	4b8c      	ldr	r3, [pc, #560]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046bc:	d10b      	bne.n	80046d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046be:	4b89      	ldr	r3, [pc, #548]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d06c      	beq.n	80047a4 <HAL_RCC_OscConfig+0x12c>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d168      	bne.n	80047a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e246      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046de:	d106      	bne.n	80046ee <HAL_RCC_OscConfig+0x76>
 80046e0:	4b80      	ldr	r3, [pc, #512]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a7f      	ldr	r2, [pc, #508]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80046e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ea:	6013      	str	r3, [r2, #0]
 80046ec:	e02e      	b.n	800474c <HAL_RCC_OscConfig+0xd4>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10c      	bne.n	8004710 <HAL_RCC_OscConfig+0x98>
 80046f6:	4b7b      	ldr	r3, [pc, #492]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a7a      	ldr	r2, [pc, #488]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80046fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	4b78      	ldr	r3, [pc, #480]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a77      	ldr	r2, [pc, #476]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004708:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	e01d      	b.n	800474c <HAL_RCC_OscConfig+0xd4>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004718:	d10c      	bne.n	8004734 <HAL_RCC_OscConfig+0xbc>
 800471a:	4b72      	ldr	r3, [pc, #456]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a71      	ldr	r2, [pc, #452]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004720:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004724:	6013      	str	r3, [r2, #0]
 8004726:	4b6f      	ldr	r3, [pc, #444]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a6e      	ldr	r2, [pc, #440]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 800472c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004730:	6013      	str	r3, [r2, #0]
 8004732:	e00b      	b.n	800474c <HAL_RCC_OscConfig+0xd4>
 8004734:	4b6b      	ldr	r3, [pc, #428]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a6a      	ldr	r2, [pc, #424]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 800473a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800473e:	6013      	str	r3, [r2, #0]
 8004740:	4b68      	ldr	r3, [pc, #416]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a67      	ldr	r2, [pc, #412]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004746:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800474a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d013      	beq.n	800477c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004754:	f7fe fd50 	bl	80031f8 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800475a:	e008      	b.n	800476e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800475c:	f7fe fd4c 	bl	80031f8 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b64      	cmp	r3, #100	; 0x64
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e1fa      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800476e:	4b5d      	ldr	r3, [pc, #372]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f0      	beq.n	800475c <HAL_RCC_OscConfig+0xe4>
 800477a:	e014      	b.n	80047a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477c:	f7fe fd3c 	bl	80031f8 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004784:	f7fe fd38 	bl	80031f8 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b64      	cmp	r3, #100	; 0x64
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e1e6      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004796:	4b53      	ldr	r3, [pc, #332]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x10c>
 80047a2:	e000      	b.n	80047a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d063      	beq.n	800487a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047b2:	4b4c      	ldr	r3, [pc, #304]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f003 030c 	and.w	r3, r3, #12
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00b      	beq.n	80047d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80047be:	4b49      	ldr	r3, [pc, #292]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f003 030c 	and.w	r3, r3, #12
 80047c6:	2b08      	cmp	r3, #8
 80047c8:	d11c      	bne.n	8004804 <HAL_RCC_OscConfig+0x18c>
 80047ca:	4b46      	ldr	r3, [pc, #280]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d116      	bne.n	8004804 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047d6:	4b43      	ldr	r3, [pc, #268]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <HAL_RCC_OscConfig+0x176>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d001      	beq.n	80047ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e1ba      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ee:	4b3d      	ldr	r3, [pc, #244]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	00db      	lsls	r3, r3, #3
 80047fc:	4939      	ldr	r1, [pc, #228]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004802:	e03a      	b.n	800487a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d020      	beq.n	800484e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800480c:	4b36      	ldr	r3, [pc, #216]	; (80048e8 <HAL_RCC_OscConfig+0x270>)
 800480e:	2201      	movs	r2, #1
 8004810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004812:	f7fe fcf1 	bl	80031f8 <HAL_GetTick>
 8004816:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004818:	e008      	b.n	800482c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800481a:	f7fe fced 	bl	80031f8 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d901      	bls.n	800482c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e19b      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800482c:	4b2d      	ldr	r3, [pc, #180]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0f0      	beq.n	800481a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004838:	4b2a      	ldr	r3, [pc, #168]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	695b      	ldr	r3, [r3, #20]
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	4927      	ldr	r1, [pc, #156]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004848:	4313      	orrs	r3, r2
 800484a:	600b      	str	r3, [r1, #0]
 800484c:	e015      	b.n	800487a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800484e:	4b26      	ldr	r3, [pc, #152]	; (80048e8 <HAL_RCC_OscConfig+0x270>)
 8004850:	2200      	movs	r2, #0
 8004852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004854:	f7fe fcd0 	bl	80031f8 <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800485a:	e008      	b.n	800486e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800485c:	f7fe fccc 	bl	80031f8 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b02      	cmp	r3, #2
 8004868:	d901      	bls.n	800486e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e17a      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800486e:	4b1d      	ldr	r3, [pc, #116]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1f0      	bne.n	800485c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	2b00      	cmp	r3, #0
 8004884:	d03a      	beq.n	80048fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d019      	beq.n	80048c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800488e:	4b17      	ldr	r3, [pc, #92]	; (80048ec <HAL_RCC_OscConfig+0x274>)
 8004890:	2201      	movs	r2, #1
 8004892:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004894:	f7fe fcb0 	bl	80031f8 <HAL_GetTick>
 8004898:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800489a:	e008      	b.n	80048ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800489c:	f7fe fcac 	bl	80031f8 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e15a      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ae:	4b0d      	ldr	r3, [pc, #52]	; (80048e4 <HAL_RCC_OscConfig+0x26c>)
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d0f0      	beq.n	800489c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80048ba:	2001      	movs	r0, #1
 80048bc:	f000 fad8 	bl	8004e70 <RCC_Delay>
 80048c0:	e01c      	b.n	80048fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048c2:	4b0a      	ldr	r3, [pc, #40]	; (80048ec <HAL_RCC_OscConfig+0x274>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048c8:	f7fe fc96 	bl	80031f8 <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048ce:	e00f      	b.n	80048f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048d0:	f7fe fc92 	bl	80031f8 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d908      	bls.n	80048f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e140      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
 80048e2:	bf00      	nop
 80048e4:	40021000 	.word	0x40021000
 80048e8:	42420000 	.word	0x42420000
 80048ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048f0:	4b9e      	ldr	r3, [pc, #632]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1e9      	bne.n	80048d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	f000 80a6 	beq.w	8004a56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800490a:	2300      	movs	r3, #0
 800490c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800490e:	4b97      	ldr	r3, [pc, #604]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10d      	bne.n	8004936 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800491a:	4b94      	ldr	r3, [pc, #592]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	4a93      	ldr	r2, [pc, #588]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004924:	61d3      	str	r3, [r2, #28]
 8004926:	4b91      	ldr	r3, [pc, #580]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800492e:	60bb      	str	r3, [r7, #8]
 8004930:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004932:	2301      	movs	r3, #1
 8004934:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004936:	4b8e      	ldr	r3, [pc, #568]	; (8004b70 <HAL_RCC_OscConfig+0x4f8>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800493e:	2b00      	cmp	r3, #0
 8004940:	d118      	bne.n	8004974 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004942:	4b8b      	ldr	r3, [pc, #556]	; (8004b70 <HAL_RCC_OscConfig+0x4f8>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a8a      	ldr	r2, [pc, #552]	; (8004b70 <HAL_RCC_OscConfig+0x4f8>)
 8004948:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800494c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800494e:	f7fe fc53 	bl	80031f8 <HAL_GetTick>
 8004952:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004954:	e008      	b.n	8004968 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004956:	f7fe fc4f 	bl	80031f8 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b64      	cmp	r3, #100	; 0x64
 8004962:	d901      	bls.n	8004968 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e0fd      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004968:	4b81      	ldr	r3, [pc, #516]	; (8004b70 <HAL_RCC_OscConfig+0x4f8>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0f0      	beq.n	8004956 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d106      	bne.n	800498a <HAL_RCC_OscConfig+0x312>
 800497c:	4b7b      	ldr	r3, [pc, #492]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	4a7a      	ldr	r2, [pc, #488]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004982:	f043 0301 	orr.w	r3, r3, #1
 8004986:	6213      	str	r3, [r2, #32]
 8004988:	e02d      	b.n	80049e6 <HAL_RCC_OscConfig+0x36e>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d10c      	bne.n	80049ac <HAL_RCC_OscConfig+0x334>
 8004992:	4b76      	ldr	r3, [pc, #472]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	4a75      	ldr	r2, [pc, #468]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004998:	f023 0301 	bic.w	r3, r3, #1
 800499c:	6213      	str	r3, [r2, #32]
 800499e:	4b73      	ldr	r3, [pc, #460]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	4a72      	ldr	r2, [pc, #456]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049a4:	f023 0304 	bic.w	r3, r3, #4
 80049a8:	6213      	str	r3, [r2, #32]
 80049aa:	e01c      	b.n	80049e6 <HAL_RCC_OscConfig+0x36e>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	2b05      	cmp	r3, #5
 80049b2:	d10c      	bne.n	80049ce <HAL_RCC_OscConfig+0x356>
 80049b4:	4b6d      	ldr	r3, [pc, #436]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	4a6c      	ldr	r2, [pc, #432]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049ba:	f043 0304 	orr.w	r3, r3, #4
 80049be:	6213      	str	r3, [r2, #32]
 80049c0:	4b6a      	ldr	r3, [pc, #424]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	4a69      	ldr	r2, [pc, #420]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049c6:	f043 0301 	orr.w	r3, r3, #1
 80049ca:	6213      	str	r3, [r2, #32]
 80049cc:	e00b      	b.n	80049e6 <HAL_RCC_OscConfig+0x36e>
 80049ce:	4b67      	ldr	r3, [pc, #412]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	4a66      	ldr	r2, [pc, #408]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049d4:	f023 0301 	bic.w	r3, r3, #1
 80049d8:	6213      	str	r3, [r2, #32]
 80049da:	4b64      	ldr	r3, [pc, #400]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	4a63      	ldr	r2, [pc, #396]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 80049e0:	f023 0304 	bic.w	r3, r3, #4
 80049e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d015      	beq.n	8004a1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ee:	f7fe fc03 	bl	80031f8 <HAL_GetTick>
 80049f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f4:	e00a      	b.n	8004a0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049f6:	f7fe fbff 	bl	80031f8 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e0ab      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a0c:	4b57      	ldr	r3, [pc, #348]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0ee      	beq.n	80049f6 <HAL_RCC_OscConfig+0x37e>
 8004a18:	e014      	b.n	8004a44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a1a:	f7fe fbed 	bl	80031f8 <HAL_GetTick>
 8004a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a20:	e00a      	b.n	8004a38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a22:	f7fe fbe9 	bl	80031f8 <HAL_GetTick>
 8004a26:	4602      	mov	r2, r0
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d901      	bls.n	8004a38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e095      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a38:	4b4c      	ldr	r3, [pc, #304]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1ee      	bne.n	8004a22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a44:	7dfb      	ldrb	r3, [r7, #23]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d105      	bne.n	8004a56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a4a:	4b48      	ldr	r3, [pc, #288]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	4a47      	ldr	r2, [pc, #284]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004a50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	f000 8081 	beq.w	8004b62 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a60:	4b42      	ldr	r3, [pc, #264]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f003 030c 	and.w	r3, r3, #12
 8004a68:	2b08      	cmp	r3, #8
 8004a6a:	d061      	beq.n	8004b30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d146      	bne.n	8004b02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a74:	4b3f      	ldr	r3, [pc, #252]	; (8004b74 <HAL_RCC_OscConfig+0x4fc>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7a:	f7fe fbbd 	bl	80031f8 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a82:	f7fe fbb9 	bl	80031f8 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e067      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a94:	4b35      	ldr	r3, [pc, #212]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1f0      	bne.n	8004a82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aa8:	d108      	bne.n	8004abc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004aaa:	4b30      	ldr	r3, [pc, #192]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	492d      	ldr	r1, [pc, #180]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004abc:	4b2b      	ldr	r3, [pc, #172]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a19      	ldr	r1, [r3, #32]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	430b      	orrs	r3, r1
 8004ace:	4927      	ldr	r1, [pc, #156]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ad4:	4b27      	ldr	r3, [pc, #156]	; (8004b74 <HAL_RCC_OscConfig+0x4fc>)
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ada:	f7fe fb8d 	bl	80031f8 <HAL_GetTick>
 8004ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ae0:	e008      	b.n	8004af4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ae2:	f7fe fb89 	bl	80031f8 <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e037      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004af4:	4b1d      	ldr	r3, [pc, #116]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d0f0      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x46a>
 8004b00:	e02f      	b.n	8004b62 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b02:	4b1c      	ldr	r3, [pc, #112]	; (8004b74 <HAL_RCC_OscConfig+0x4fc>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b08:	f7fe fb76 	bl	80031f8 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b10:	f7fe fb72 	bl	80031f8 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e020      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b22:	4b12      	ldr	r3, [pc, #72]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x498>
 8004b2e:	e018      	b.n	8004b62 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	69db      	ldr	r3, [r3, #28]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d101      	bne.n	8004b3c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e013      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b3c:	4b0b      	ldr	r3, [pc, #44]	; (8004b6c <HAL_RCC_OscConfig+0x4f4>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d106      	bne.n	8004b5e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d001      	beq.n	8004b62 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e000      	b.n	8004b64 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40007000 	.word	0x40007000
 8004b74:	42420060 	.word	0x42420060

08004b78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e0d0      	b.n	8004d2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b8c:	4b6a      	ldr	r3, [pc, #424]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d910      	bls.n	8004bbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b9a:	4b67      	ldr	r3, [pc, #412]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f023 0207 	bic.w	r2, r3, #7
 8004ba2:	4965      	ldr	r1, [pc, #404]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004baa:	4b63      	ldr	r3, [pc, #396]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d001      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e0b8      	b.n	8004d2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d020      	beq.n	8004c0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d005      	beq.n	8004be0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bd4:	4b59      	ldr	r3, [pc, #356]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	4a58      	ldr	r2, [pc, #352]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004bde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0308 	and.w	r3, r3, #8
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bec:	4b53      	ldr	r3, [pc, #332]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	4a52      	ldr	r2, [pc, #328]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bf2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004bf6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bf8:	4b50      	ldr	r3, [pc, #320]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	494d      	ldr	r1, [pc, #308]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d040      	beq.n	8004c98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d107      	bne.n	8004c2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c1e:	4b47      	ldr	r3, [pc, #284]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d115      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e07f      	b.n	8004d2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d107      	bne.n	8004c46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c36:	4b41      	ldr	r3, [pc, #260]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d109      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e073      	b.n	8004d2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c46:	4b3d      	ldr	r3, [pc, #244]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e06b      	b.n	8004d2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c56:	4b39      	ldr	r3, [pc, #228]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f023 0203 	bic.w	r2, r3, #3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	4936      	ldr	r1, [pc, #216]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c68:	f7fe fac6 	bl	80031f8 <HAL_GetTick>
 8004c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c6e:	e00a      	b.n	8004c86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c70:	f7fe fac2 	bl	80031f8 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e053      	b.n	8004d2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c86:	4b2d      	ldr	r3, [pc, #180]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f003 020c 	and.w	r2, r3, #12
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d1eb      	bne.n	8004c70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c98:	4b27      	ldr	r3, [pc, #156]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d210      	bcs.n	8004cc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ca6:	4b24      	ldr	r3, [pc, #144]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f023 0207 	bic.w	r2, r3, #7
 8004cae:	4922      	ldr	r1, [pc, #136]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cb6:	4b20      	ldr	r3, [pc, #128]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0307 	and.w	r3, r3, #7
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d001      	beq.n	8004cc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e032      	b.n	8004d2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0304 	and.w	r3, r3, #4
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d008      	beq.n	8004ce6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cd4:	4b19      	ldr	r3, [pc, #100]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	4916      	ldr	r1, [pc, #88]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0308 	and.w	r3, r3, #8
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d009      	beq.n	8004d06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cf2:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	00db      	lsls	r3, r3, #3
 8004d00:	490e      	ldr	r1, [pc, #56]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d06:	f000 f821 	bl	8004d4c <HAL_RCC_GetSysClockFreq>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	4b0b      	ldr	r3, [pc, #44]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	091b      	lsrs	r3, r3, #4
 8004d12:	f003 030f 	and.w	r3, r3, #15
 8004d16:	490a      	ldr	r1, [pc, #40]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004d18:	5ccb      	ldrb	r3, [r1, r3]
 8004d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d1e:	4a09      	ldr	r2, [pc, #36]	; (8004d44 <HAL_RCC_ClockConfig+0x1cc>)
 8004d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d22:	4b09      	ldr	r3, [pc, #36]	; (8004d48 <HAL_RCC_ClockConfig+0x1d0>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fe fa24 	bl	8003174 <HAL_InitTick>

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40022000 	.word	0x40022000
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	0800bca4 	.word	0x0800bca4
 8004d44:	200000a8 	.word	0x200000a8
 8004d48:	200000ac 	.word	0x200000ac

08004d4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d4c:	b490      	push	{r4, r7}
 8004d4e:	b08a      	sub	sp, #40	; 0x28
 8004d50:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004d52:	4b2a      	ldr	r3, [pc, #168]	; (8004dfc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004d54:	1d3c      	adds	r4, r7, #4
 8004d56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004d5c:	f240 2301 	movw	r3, #513	; 0x201
 8004d60:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	61fb      	str	r3, [r7, #28]
 8004d66:	2300      	movs	r3, #0
 8004d68:	61bb      	str	r3, [r7, #24]
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d6e:	2300      	movs	r3, #0
 8004d70:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004d72:	2300      	movs	r3, #0
 8004d74:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004d76:	4b22      	ldr	r3, [pc, #136]	; (8004e00 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	f003 030c 	and.w	r3, r3, #12
 8004d82:	2b04      	cmp	r3, #4
 8004d84:	d002      	beq.n	8004d8c <HAL_RCC_GetSysClockFreq+0x40>
 8004d86:	2b08      	cmp	r3, #8
 8004d88:	d003      	beq.n	8004d92 <HAL_RCC_GetSysClockFreq+0x46>
 8004d8a:	e02d      	b.n	8004de8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d8c:	4b1d      	ldr	r3, [pc, #116]	; (8004e04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d8e:	623b      	str	r3, [r7, #32]
      break;
 8004d90:	e02d      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	0c9b      	lsrs	r3, r3, #18
 8004d96:	f003 030f 	and.w	r3, r3, #15
 8004d9a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004d9e:	4413      	add	r3, r2
 8004da0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004da4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d013      	beq.n	8004dd8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004db0:	4b13      	ldr	r3, [pc, #76]	; (8004e00 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	0c5b      	lsrs	r3, r3, #17
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004dc4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	4a0e      	ldr	r2, [pc, #56]	; (8004e04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004dca:	fb02 f203 	mul.w	r2, r2, r3
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd6:	e004      	b.n	8004de2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	4a0b      	ldr	r2, [pc, #44]	; (8004e08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ddc:	fb02 f303 	mul.w	r3, r2, r3
 8004de0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de4:	623b      	str	r3, [r7, #32]
      break;
 8004de6:	e002      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004de8:	4b06      	ldr	r3, [pc, #24]	; (8004e04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004dea:	623b      	str	r3, [r7, #32]
      break;
 8004dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dee:	6a3b      	ldr	r3, [r7, #32]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3728      	adds	r7, #40	; 0x28
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bc90      	pop	{r4, r7}
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	0800bc8c 	.word	0x0800bc8c
 8004e00:	40021000 	.word	0x40021000
 8004e04:	007a1200 	.word	0x007a1200
 8004e08:	003d0900 	.word	0x003d0900

08004e0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e10:	4b02      	ldr	r3, [pc, #8]	; (8004e1c <HAL_RCC_GetHCLKFreq+0x10>)
 8004e12:	681b      	ldr	r3, [r3, #0]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bc80      	pop	{r7}
 8004e1a:	4770      	bx	lr
 8004e1c:	200000a8 	.word	0x200000a8

08004e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e24:	f7ff fff2 	bl	8004e0c <HAL_RCC_GetHCLKFreq>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	4b05      	ldr	r3, [pc, #20]	; (8004e40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	0a1b      	lsrs	r3, r3, #8
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	4903      	ldr	r1, [pc, #12]	; (8004e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e36:	5ccb      	ldrb	r3, [r1, r3]
 8004e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	40021000 	.word	0x40021000
 8004e44:	0800bcb4 	.word	0x0800bcb4

08004e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e4c:	f7ff ffde 	bl	8004e0c <HAL_RCC_GetHCLKFreq>
 8004e50:	4602      	mov	r2, r0
 8004e52:	4b05      	ldr	r3, [pc, #20]	; (8004e68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	0adb      	lsrs	r3, r3, #11
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	4903      	ldr	r1, [pc, #12]	; (8004e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e5e:	5ccb      	ldrb	r3, [r1, r3]
 8004e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	0800bcb4 	.word	0x0800bcb4

08004e70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e78:	4b0a      	ldr	r3, [pc, #40]	; (8004ea4 <RCC_Delay+0x34>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <RCC_Delay+0x38>)
 8004e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e82:	0a5b      	lsrs	r3, r3, #9
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	fb02 f303 	mul.w	r3, r2, r3
 8004e8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e8c:	bf00      	nop
  }
  while (Delay --);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	1e5a      	subs	r2, r3, #1
 8004e92:	60fa      	str	r2, [r7, #12]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1f9      	bne.n	8004e8c <RCC_Delay+0x1c>
}
 8004e98:	bf00      	nop
 8004e9a:	bf00      	nop
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr
 8004ea4:	200000a8 	.word	0x200000a8
 8004ea8:	10624dd3 	.word	0x10624dd3

08004eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e01d      	b.n	8004efa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d106      	bne.n	8004ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f815 	bl	8004f02 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	4619      	mov	r1, r3
 8004eea:	4610      	mov	r0, r2
 8004eec:	f000 f85c 	bl	8004fa8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr

08004f14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0201 	orr.w	r2, r2, #1
 8004f2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2b06      	cmp	r3, #6
 8004f3c:	d007      	beq.n	8004f4e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f042 0201 	orr.w	r2, r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3714      	adds	r7, #20
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bc80      	pop	{r7}
 8004f58:	4770      	bx	lr

08004f5a <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
 8004f62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d101      	bne.n	8004f72 <HAL_TIM_GenerateEvent+0x18>
 8004f6e:	2302      	movs	r3, #2
 8004f70:	e014      	b.n	8004f9c <HAL_TIM_GenerateEvent+0x42>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bc80      	pop	{r7}
 8004fa4:	4770      	bx	lr
	...

08004fa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a29      	ldr	r2, [pc, #164]	; (8005060 <TIM_Base_SetConfig+0xb8>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d00b      	beq.n	8004fd8 <TIM_Base_SetConfig+0x30>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fc6:	d007      	beq.n	8004fd8 <TIM_Base_SetConfig+0x30>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a26      	ldr	r2, [pc, #152]	; (8005064 <TIM_Base_SetConfig+0xbc>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d003      	beq.n	8004fd8 <TIM_Base_SetConfig+0x30>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a25      	ldr	r2, [pc, #148]	; (8005068 <TIM_Base_SetConfig+0xc0>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d108      	bne.n	8004fea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a1c      	ldr	r2, [pc, #112]	; (8005060 <TIM_Base_SetConfig+0xb8>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d00b      	beq.n	800500a <TIM_Base_SetConfig+0x62>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ff8:	d007      	beq.n	800500a <TIM_Base_SetConfig+0x62>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a19      	ldr	r2, [pc, #100]	; (8005064 <TIM_Base_SetConfig+0xbc>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d003      	beq.n	800500a <TIM_Base_SetConfig+0x62>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a18      	ldr	r2, [pc, #96]	; (8005068 <TIM_Base_SetConfig+0xc0>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d108      	bne.n	800501c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	4313      	orrs	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a07      	ldr	r2, [pc, #28]	; (8005060 <TIM_Base_SetConfig+0xb8>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d103      	bne.n	8005050 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	691a      	ldr	r2, [r3, #16]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	615a      	str	r2, [r3, #20]
}
 8005056:	bf00      	nop
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	bc80      	pop	{r7}
 800505e:	4770      	bx	lr
 8005060:	40012c00 	.word	0x40012c00
 8005064:	40000400 	.word	0x40000400
 8005068:	40000800 	.word	0x40000800

0800506c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005080:	2302      	movs	r3, #2
 8005082:	e032      	b.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050bc:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bc80      	pop	{r7}
 80050f2:	4770      	bx	lr

080050f4 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	4613      	mov	r3, r2
 8005100:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b20      	cmp	r3, #32
 800510c:	d130      	bne.n	8005170 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d002      	beq.n	800511a <HAL_UART_Transmit_IT+0x26>
 8005114:	88fb      	ldrh	r3, [r7, #6]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e029      	b.n	8005172 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005124:	2b01      	cmp	r3, #1
 8005126:	d101      	bne.n	800512c <HAL_UART_Transmit_IT+0x38>
 8005128:	2302      	movs	r3, #2
 800512a:	e022      	b.n	8005172 <HAL_UART_Transmit_IT+0x7e>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	88fa      	ldrh	r2, [r7, #6]
 800513e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	88fa      	ldrh	r2, [r7, #6]
 8005144:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2221      	movs	r2, #33	; 0x21
 8005150:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800516a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800516c:	2300      	movs	r3, #0
 800516e:	e000      	b.n	8005172 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005170:	2302      	movs	r3, #2
  }
}
 8005172:	4618      	mov	r0, r3
 8005174:	3714      	adds	r7, #20
 8005176:	46bd      	mov	sp, r7
 8005178:	bc80      	pop	{r7}
 800517a:	4770      	bx	lr

0800517c <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	4613      	mov	r3, r2
 8005188:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b20      	cmp	r3, #32
 8005194:	d140      	bne.n	8005218 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d002      	beq.n	80051a2 <HAL_UART_Receive_IT+0x26>
 800519c:	88fb      	ldrh	r3, [r7, #6]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e039      	b.n	800521a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_UART_Receive_IT+0x38>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e032      	b.n	800521a <HAL_UART_Receive_IT+0x9e>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	68ba      	ldr	r2, [r7, #8]
 80051c0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	88fa      	ldrh	r2, [r7, #6]
 80051c6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	88fa      	ldrh	r2, [r7, #6]
 80051cc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2222      	movs	r2, #34	; 0x22
 80051d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68da      	ldr	r2, [r3, #12]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051f2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695a      	ldr	r2, [r3, #20]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0201 	orr.w	r2, r2, #1
 8005202:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0220 	orr.w	r2, r2, #32
 8005212:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005214:	2300      	movs	r3, #0
 8005216:	e000      	b.n	800521a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005218:	2302      	movs	r3, #2
  }
}
 800521a:	4618      	mov	r0, r3
 800521c:	3714      	adds	r7, #20
 800521e:	46bd      	mov	sp, r7
 8005220:	bc80      	pop	{r7}
 8005222:	4770      	bx	lr

08005224 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b088      	sub	sp, #32
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005244:	2300      	movs	r3, #0
 8005246:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005248:	2300      	movs	r3, #0
 800524a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	f003 030f 	and.w	r3, r3, #15
 8005252:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10d      	bne.n	8005276 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	f003 0320 	and.w	r3, r3, #32
 8005260:	2b00      	cmp	r3, #0
 8005262:	d008      	beq.n	8005276 <HAL_UART_IRQHandler+0x52>
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f979 	bl	8005566 <UART_Receive_IT>
      return;
 8005274:	e0cb      	b.n	800540e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 80ab 	beq.w	80053d4 <HAL_UART_IRQHandler+0x1b0>
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d105      	bne.n	8005294 <HAL_UART_IRQHandler+0x70>
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800528e:	2b00      	cmp	r3, #0
 8005290:	f000 80a0 	beq.w	80053d4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00a      	beq.n	80052b4 <HAL_UART_IRQHandler+0x90>
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d005      	beq.n	80052b4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ac:	f043 0201 	orr.w	r2, r3, #1
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f003 0304 	and.w	r3, r3, #4
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00a      	beq.n	80052d4 <HAL_UART_IRQHandler+0xb0>
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052cc:	f043 0202 	orr.w	r2, r3, #2
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00a      	beq.n	80052f4 <HAL_UART_IRQHandler+0xd0>
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d005      	beq.n	80052f4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	f043 0204 	orr.w	r2, r3, #4
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	f003 0308 	and.w	r3, r3, #8
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00a      	beq.n	8005314 <HAL_UART_IRQHandler+0xf0>
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	d005      	beq.n	8005314 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800530c:	f043 0208 	orr.w	r2, r3, #8
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005318:	2b00      	cmp	r3, #0
 800531a:	d077      	beq.n	800540c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	f003 0320 	and.w	r3, r3, #32
 8005322:	2b00      	cmp	r3, #0
 8005324:	d007      	beq.n	8005336 <HAL_UART_IRQHandler+0x112>
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	f003 0320 	and.w	r3, r3, #32
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f918 	bl	8005566 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005340:	2b00      	cmp	r3, #0
 8005342:	bf14      	ite	ne
 8005344:	2301      	movne	r3, #1
 8005346:	2300      	moveq	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005350:	f003 0308 	and.w	r3, r3, #8
 8005354:	2b00      	cmp	r3, #0
 8005356:	d102      	bne.n	800535e <HAL_UART_IRQHandler+0x13a>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d031      	beq.n	80053c2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f863 	bl	800542a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800536e:	2b00      	cmp	r3, #0
 8005370:	d023      	beq.n	80053ba <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	695a      	ldr	r2, [r3, #20]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005380:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005386:	2b00      	cmp	r3, #0
 8005388:	d013      	beq.n	80053b2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800538e:	4a21      	ldr	r2, [pc, #132]	; (8005414 <HAL_UART_IRQHandler+0x1f0>)
 8005390:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005396:	4618      	mov	r0, r3
 8005398:	f7fe fcf6 	bl	8003d88 <HAL_DMA_Abort_IT>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d016      	beq.n	80053d0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80053ac:	4610      	mov	r0, r2
 80053ae:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b0:	e00e      	b.n	80053d0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7fd fc10 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b8:	e00a      	b.n	80053d0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7fd fc0c 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c0:	e006      	b.n	80053d0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7fd fc08 	bl	8002bd8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80053ce:	e01d      	b.n	800540c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d0:	bf00      	nop
    return;
 80053d2:	e01b      	b.n	800540c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d008      	beq.n	80053f0 <HAL_UART_IRQHandler+0x1cc>
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f84f 	bl	800548c <UART_Transmit_IT>
    return;
 80053ee:	e00e      	b.n	800540e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d009      	beq.n	800540e <HAL_UART_IRQHandler+0x1ea>
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d004      	beq.n	800540e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f896 	bl	8005536 <UART_EndTransmit_IT>
    return;
 800540a:	e000      	b.n	800540e <HAL_UART_IRQHandler+0x1ea>
    return;
 800540c:	bf00      	nop
  }
}
 800540e:	3720      	adds	r7, #32
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	08005465 	.word	0x08005465

08005418 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005420:	bf00      	nop
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	bc80      	pop	{r7}
 8005428:	4770      	bx	lr

0800542a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800542a:	b480      	push	{r7}
 800542c:	b083      	sub	sp, #12
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68da      	ldr	r2, [r3, #12]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005440:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	695a      	ldr	r2, [r3, #20]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f022 0201 	bic.w	r2, r2, #1
 8005450:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2220      	movs	r2, #32
 8005456:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800545a:	bf00      	nop
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr

08005464 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f7fd fbaa 	bl	8002bd8 <HAL_UART_ErrorCallback>
}
 8005484:	bf00      	nop
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800549a:	b2db      	uxtb	r3, r3
 800549c:	2b21      	cmp	r3, #33	; 0x21
 800549e:	d144      	bne.n	800552a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054a8:	d11a      	bne.n	80054e0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	881b      	ldrh	r3, [r3, #0]
 80054b4:	461a      	mov	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054be:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d105      	bne.n	80054d4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	1c9a      	adds	r2, r3, #2
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	621a      	str	r2, [r3, #32]
 80054d2:	e00e      	b.n	80054f2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	621a      	str	r2, [r3, #32]
 80054de:	e008      	b.n	80054f2 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	1c59      	adds	r1, r3, #1
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	6211      	str	r1, [r2, #32]
 80054ea:	781a      	ldrb	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	3b01      	subs	r3, #1
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	4619      	mov	r1, r3
 8005500:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10f      	bne.n	8005526 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68da      	ldr	r2, [r3, #12]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005514:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68da      	ldr	r2, [r3, #12]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005524:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005526:	2300      	movs	r3, #0
 8005528:	e000      	b.n	800552c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800552a:	2302      	movs	r3, #2
  }
}
 800552c:	4618      	mov	r0, r3
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	bc80      	pop	{r7}
 8005534:	4770      	bx	lr

08005536 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b082      	sub	sp, #8
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68da      	ldr	r2, [r3, #12]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800554c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2220      	movs	r2, #32
 8005552:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7ff ff5e 	bl	8005418 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b084      	sub	sp, #16
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b22      	cmp	r3, #34	; 0x22
 8005578:	d171      	bne.n	800565e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005582:	d123      	bne.n	80055cc <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10e      	bne.n	80055b0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	b29b      	uxth	r3, r3
 800559a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800559e:	b29a      	uxth	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	1c9a      	adds	r2, r3, #2
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	629a      	str	r2, [r3, #40]	; 0x28
 80055ae:	e029      	b.n	8005604 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c4:	1c5a      	adds	r2, r3, #1
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	629a      	str	r2, [r3, #40]	; 0x28
 80055ca:	e01b      	b.n	8005604 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10a      	bne.n	80055ea <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6858      	ldr	r0, [r3, #4]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055de:	1c59      	adds	r1, r3, #1
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6291      	str	r1, [r2, #40]	; 0x28
 80055e4:	b2c2      	uxtb	r2, r0
 80055e6:	701a      	strb	r2, [r3, #0]
 80055e8:	e00c      	b.n	8005604 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f6:	1c58      	adds	r0, r3, #1
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	6288      	str	r0, [r1, #40]	; 0x28
 80055fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005608:	b29b      	uxth	r3, r3
 800560a:	3b01      	subs	r3, #1
 800560c:	b29b      	uxth	r3, r3
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	4619      	mov	r1, r3
 8005612:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005614:	2b00      	cmp	r3, #0
 8005616:	d120      	bne.n	800565a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68da      	ldr	r2, [r3, #12]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0220 	bic.w	r2, r2, #32
 8005626:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005636:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	695a      	ldr	r2, [r3, #20]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0201 	bic.w	r2, r2, #1
 8005646:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2220      	movs	r2, #32
 800564c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7fd fa6f 	bl	8002b34 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005656:	2300      	movs	r3, #0
 8005658:	e002      	b.n	8005660 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	e000      	b.n	8005660 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800565e:	2302      	movs	r3, #2
  }
}
 8005660:	4618      	mov	r0, r3
 8005662:	3710      	adds	r7, #16
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}

08005668 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005668:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800566a:	e003      	b.n	8005674 <LoopCopyDataInit>

0800566c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800566c:	4b12      	ldr	r3, [pc, #72]	; (80056b8 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800566e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005670:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005672:	3104      	adds	r1, #4

08005674 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005674:	4811      	ldr	r0, [pc, #68]	; (80056bc <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005676:	4b12      	ldr	r3, [pc, #72]	; (80056c0 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005678:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800567a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800567c:	d3f6      	bcc.n	800566c <CopyDataInit>
  ldr r2, =_sbss
 800567e:	4a11      	ldr	r2, [pc, #68]	; (80056c4 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8005680:	e002      	b.n	8005688 <LoopFillZerobss>

08005682 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005682:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005684:	f842 3b04 	str.w	r3, [r2], #4

08005688 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005688:	4b0f      	ldr	r3, [pc, #60]	; (80056c8 <LoopPaintStack+0x30>)
  cmp r2, r3
 800568a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800568c:	d3f9      	bcc.n	8005682 <FillZerobss>

  ldr r3, =0x55555555
 800568e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8005692:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8005696:	4a0c      	ldr	r2, [pc, #48]	; (80056c8 <LoopPaintStack+0x30>)

08005698 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8005698:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800569c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800569e:	d1fb      	bne.n	8005698 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80056a0:	f7fd fc36 	bl	8002f10 <SystemInit>
    bl  SystemCoreClockUpdate
 80056a4:	f7fd fc68 	bl	8002f78 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80056a8:	f7fc fc76 	bl	8001f98 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 80056ac:	f000 f816 	bl	80056dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80056b0:	f7fb fee4 	bl	800147c <main>
  b Infinite_Loop
 80056b4:	f000 b80a 	b.w	80056cc <Default_Handler>
  ldr r3, =_sidata
 80056b8:	0800c090 	.word	0x0800c090
  ldr r0, =_sdata
 80056bc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80056c0:	20000a60 	.word	0x20000a60
  ldr r2, =_sbss
 80056c4:	20000a60 	.word	0x20000a60
  ldr r3, = _ebss
 80056c8:	200010a4 	.word	0x200010a4

080056cc <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80056cc:	e7fe      	b.n	80056cc <Default_Handler>
	...

080056d0 <__errno>:
 80056d0:	4b01      	ldr	r3, [pc, #4]	; (80056d8 <__errno+0x8>)
 80056d2:	6818      	ldr	r0, [r3, #0]
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	200000b4 	.word	0x200000b4

080056dc <__libc_init_array>:
 80056dc:	b570      	push	{r4, r5, r6, lr}
 80056de:	2600      	movs	r6, #0
 80056e0:	4d0c      	ldr	r5, [pc, #48]	; (8005714 <__libc_init_array+0x38>)
 80056e2:	4c0d      	ldr	r4, [pc, #52]	; (8005718 <__libc_init_array+0x3c>)
 80056e4:	1b64      	subs	r4, r4, r5
 80056e6:	10a4      	asrs	r4, r4, #2
 80056e8:	42a6      	cmp	r6, r4
 80056ea:	d109      	bne.n	8005700 <__libc_init_array+0x24>
 80056ec:	f006 f83c 	bl	800b768 <_init>
 80056f0:	2600      	movs	r6, #0
 80056f2:	4d0a      	ldr	r5, [pc, #40]	; (800571c <__libc_init_array+0x40>)
 80056f4:	4c0a      	ldr	r4, [pc, #40]	; (8005720 <__libc_init_array+0x44>)
 80056f6:	1b64      	subs	r4, r4, r5
 80056f8:	10a4      	asrs	r4, r4, #2
 80056fa:	42a6      	cmp	r6, r4
 80056fc:	d105      	bne.n	800570a <__libc_init_array+0x2e>
 80056fe:	bd70      	pop	{r4, r5, r6, pc}
 8005700:	f855 3b04 	ldr.w	r3, [r5], #4
 8005704:	4798      	blx	r3
 8005706:	3601      	adds	r6, #1
 8005708:	e7ee      	b.n	80056e8 <__libc_init_array+0xc>
 800570a:	f855 3b04 	ldr.w	r3, [r5], #4
 800570e:	4798      	blx	r3
 8005710:	3601      	adds	r6, #1
 8005712:	e7f2      	b.n	80056fa <__libc_init_array+0x1e>
 8005714:	0800c084 	.word	0x0800c084
 8005718:	0800c084 	.word	0x0800c084
 800571c:	0800c084 	.word	0x0800c084
 8005720:	0800c08c 	.word	0x0800c08c

08005724 <_malloc_r>:
 8005724:	f101 030b 	add.w	r3, r1, #11
 8005728:	2b16      	cmp	r3, #22
 800572a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572e:	4605      	mov	r5, r0
 8005730:	d906      	bls.n	8005740 <_malloc_r+0x1c>
 8005732:	f033 0707 	bics.w	r7, r3, #7
 8005736:	d504      	bpl.n	8005742 <_malloc_r+0x1e>
 8005738:	230c      	movs	r3, #12
 800573a:	602b      	str	r3, [r5, #0]
 800573c:	2400      	movs	r4, #0
 800573e:	e1ae      	b.n	8005a9e <_malloc_r+0x37a>
 8005740:	2710      	movs	r7, #16
 8005742:	42b9      	cmp	r1, r7
 8005744:	d8f8      	bhi.n	8005738 <_malloc_r+0x14>
 8005746:	4628      	mov	r0, r5
 8005748:	f000 fa36 	bl	8005bb8 <__malloc_lock>
 800574c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8005750:	4ec3      	ldr	r6, [pc, #780]	; (8005a60 <_malloc_r+0x33c>)
 8005752:	d238      	bcs.n	80057c6 <_malloc_r+0xa2>
 8005754:	f107 0208 	add.w	r2, r7, #8
 8005758:	4432      	add	r2, r6
 800575a:	6854      	ldr	r4, [r2, #4]
 800575c:	f1a2 0108 	sub.w	r1, r2, #8
 8005760:	428c      	cmp	r4, r1
 8005762:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8005766:	d102      	bne.n	800576e <_malloc_r+0x4a>
 8005768:	68d4      	ldr	r4, [r2, #12]
 800576a:	42a2      	cmp	r2, r4
 800576c:	d010      	beq.n	8005790 <_malloc_r+0x6c>
 800576e:	6863      	ldr	r3, [r4, #4]
 8005770:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005774:	f023 0303 	bic.w	r3, r3, #3
 8005778:	60ca      	str	r2, [r1, #12]
 800577a:	4423      	add	r3, r4
 800577c:	6091      	str	r1, [r2, #8]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	f042 0201 	orr.w	r2, r2, #1
 8005784:	605a      	str	r2, [r3, #4]
 8005786:	4628      	mov	r0, r5
 8005788:	f000 fa1c 	bl	8005bc4 <__malloc_unlock>
 800578c:	3408      	adds	r4, #8
 800578e:	e186      	b.n	8005a9e <_malloc_r+0x37a>
 8005790:	3302      	adds	r3, #2
 8005792:	4ab4      	ldr	r2, [pc, #720]	; (8005a64 <_malloc_r+0x340>)
 8005794:	6934      	ldr	r4, [r6, #16]
 8005796:	4611      	mov	r1, r2
 8005798:	4294      	cmp	r4, r2
 800579a:	d077      	beq.n	800588c <_malloc_r+0x168>
 800579c:	6860      	ldr	r0, [r4, #4]
 800579e:	f020 0c03 	bic.w	ip, r0, #3
 80057a2:	ebac 0007 	sub.w	r0, ip, r7
 80057a6:	280f      	cmp	r0, #15
 80057a8:	dd48      	ble.n	800583c <_malloc_r+0x118>
 80057aa:	19e1      	adds	r1, r4, r7
 80057ac:	f040 0301 	orr.w	r3, r0, #1
 80057b0:	f047 0701 	orr.w	r7, r7, #1
 80057b4:	6067      	str	r7, [r4, #4]
 80057b6:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80057ba:	e9c1 2202 	strd	r2, r2, [r1, #8]
 80057be:	604b      	str	r3, [r1, #4]
 80057c0:	f844 000c 	str.w	r0, [r4, ip]
 80057c4:	e7df      	b.n	8005786 <_malloc_r+0x62>
 80057c6:	0a7b      	lsrs	r3, r7, #9
 80057c8:	d02a      	beq.n	8005820 <_malloc_r+0xfc>
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d812      	bhi.n	80057f4 <_malloc_r+0xd0>
 80057ce:	09bb      	lsrs	r3, r7, #6
 80057d0:	3338      	adds	r3, #56	; 0x38
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80057d8:	6854      	ldr	r4, [r2, #4]
 80057da:	f1a2 0c08 	sub.w	ip, r2, #8
 80057de:	4564      	cmp	r4, ip
 80057e0:	d006      	beq.n	80057f0 <_malloc_r+0xcc>
 80057e2:	6862      	ldr	r2, [r4, #4]
 80057e4:	f022 0203 	bic.w	r2, r2, #3
 80057e8:	1bd0      	subs	r0, r2, r7
 80057ea:	280f      	cmp	r0, #15
 80057ec:	dd1c      	ble.n	8005828 <_malloc_r+0x104>
 80057ee:	3b01      	subs	r3, #1
 80057f0:	3301      	adds	r3, #1
 80057f2:	e7ce      	b.n	8005792 <_malloc_r+0x6e>
 80057f4:	2b14      	cmp	r3, #20
 80057f6:	d801      	bhi.n	80057fc <_malloc_r+0xd8>
 80057f8:	335b      	adds	r3, #91	; 0x5b
 80057fa:	e7ea      	b.n	80057d2 <_malloc_r+0xae>
 80057fc:	2b54      	cmp	r3, #84	; 0x54
 80057fe:	d802      	bhi.n	8005806 <_malloc_r+0xe2>
 8005800:	0b3b      	lsrs	r3, r7, #12
 8005802:	336e      	adds	r3, #110	; 0x6e
 8005804:	e7e5      	b.n	80057d2 <_malloc_r+0xae>
 8005806:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800580a:	d802      	bhi.n	8005812 <_malloc_r+0xee>
 800580c:	0bfb      	lsrs	r3, r7, #15
 800580e:	3377      	adds	r3, #119	; 0x77
 8005810:	e7df      	b.n	80057d2 <_malloc_r+0xae>
 8005812:	f240 5254 	movw	r2, #1364	; 0x554
 8005816:	4293      	cmp	r3, r2
 8005818:	d804      	bhi.n	8005824 <_malloc_r+0x100>
 800581a:	0cbb      	lsrs	r3, r7, #18
 800581c:	337c      	adds	r3, #124	; 0x7c
 800581e:	e7d8      	b.n	80057d2 <_malloc_r+0xae>
 8005820:	233f      	movs	r3, #63	; 0x3f
 8005822:	e7d6      	b.n	80057d2 <_malloc_r+0xae>
 8005824:	237e      	movs	r3, #126	; 0x7e
 8005826:	e7d4      	b.n	80057d2 <_malloc_r+0xae>
 8005828:	2800      	cmp	r0, #0
 800582a:	68e1      	ldr	r1, [r4, #12]
 800582c:	db04      	blt.n	8005838 <_malloc_r+0x114>
 800582e:	68a3      	ldr	r3, [r4, #8]
 8005830:	60d9      	str	r1, [r3, #12]
 8005832:	608b      	str	r3, [r1, #8]
 8005834:	18a3      	adds	r3, r4, r2
 8005836:	e7a2      	b.n	800577e <_malloc_r+0x5a>
 8005838:	460c      	mov	r4, r1
 800583a:	e7d0      	b.n	80057de <_malloc_r+0xba>
 800583c:	2800      	cmp	r0, #0
 800583e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005842:	db07      	blt.n	8005854 <_malloc_r+0x130>
 8005844:	44a4      	add	ip, r4
 8005846:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800584a:	f043 0301 	orr.w	r3, r3, #1
 800584e:	f8cc 3004 	str.w	r3, [ip, #4]
 8005852:	e798      	b.n	8005786 <_malloc_r+0x62>
 8005854:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005858:	6870      	ldr	r0, [r6, #4]
 800585a:	f080 809e 	bcs.w	800599a <_malloc_r+0x276>
 800585e:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005862:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005866:	f04f 0c01 	mov.w	ip, #1
 800586a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800586e:	ea4c 0000 	orr.w	r0, ip, r0
 8005872:	3201      	adds	r2, #1
 8005874:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005878:	6070      	str	r0, [r6, #4]
 800587a:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800587e:	3808      	subs	r0, #8
 8005880:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005884:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005888:	f8cc 400c 	str.w	r4, [ip, #12]
 800588c:	2001      	movs	r0, #1
 800588e:	109a      	asrs	r2, r3, #2
 8005890:	fa00 f202 	lsl.w	r2, r0, r2
 8005894:	6870      	ldr	r0, [r6, #4]
 8005896:	4290      	cmp	r0, r2
 8005898:	d326      	bcc.n	80058e8 <_malloc_r+0x1c4>
 800589a:	4210      	tst	r0, r2
 800589c:	d106      	bne.n	80058ac <_malloc_r+0x188>
 800589e:	f023 0303 	bic.w	r3, r3, #3
 80058a2:	0052      	lsls	r2, r2, #1
 80058a4:	4210      	tst	r0, r2
 80058a6:	f103 0304 	add.w	r3, r3, #4
 80058aa:	d0fa      	beq.n	80058a2 <_malloc_r+0x17e>
 80058ac:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80058b0:	46c1      	mov	r9, r8
 80058b2:	469e      	mov	lr, r3
 80058b4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80058b8:	454c      	cmp	r4, r9
 80058ba:	f040 80b3 	bne.w	8005a24 <_malloc_r+0x300>
 80058be:	f10e 0e01 	add.w	lr, lr, #1
 80058c2:	f01e 0f03 	tst.w	lr, #3
 80058c6:	f109 0908 	add.w	r9, r9, #8
 80058ca:	d1f3      	bne.n	80058b4 <_malloc_r+0x190>
 80058cc:	0798      	lsls	r0, r3, #30
 80058ce:	f040 80ec 	bne.w	8005aaa <_malloc_r+0x386>
 80058d2:	6873      	ldr	r3, [r6, #4]
 80058d4:	ea23 0302 	bic.w	r3, r3, r2
 80058d8:	6073      	str	r3, [r6, #4]
 80058da:	6870      	ldr	r0, [r6, #4]
 80058dc:	0052      	lsls	r2, r2, #1
 80058de:	4290      	cmp	r0, r2
 80058e0:	d302      	bcc.n	80058e8 <_malloc_r+0x1c4>
 80058e2:	2a00      	cmp	r2, #0
 80058e4:	f040 80ed 	bne.w	8005ac2 <_malloc_r+0x39e>
 80058e8:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80058ec:	f8db 1004 	ldr.w	r1, [fp, #4]
 80058f0:	f021 0903 	bic.w	r9, r1, #3
 80058f4:	45b9      	cmp	r9, r7
 80058f6:	d304      	bcc.n	8005902 <_malloc_r+0x1de>
 80058f8:	eba9 0207 	sub.w	r2, r9, r7
 80058fc:	2a0f      	cmp	r2, #15
 80058fe:	f300 8148 	bgt.w	8005b92 <_malloc_r+0x46e>
 8005902:	4a59      	ldr	r2, [pc, #356]	; (8005a68 <_malloc_r+0x344>)
 8005904:	eb0b 0309 	add.w	r3, fp, r9
 8005908:	6811      	ldr	r1, [r2, #0]
 800590a:	2008      	movs	r0, #8
 800590c:	3110      	adds	r1, #16
 800590e:	4439      	add	r1, r7
 8005910:	9301      	str	r3, [sp, #4]
 8005912:	9100      	str	r1, [sp, #0]
 8005914:	f001 fb44 	bl	8006fa0 <sysconf>
 8005918:	e9dd 1300 	ldrd	r1, r3, [sp]
 800591c:	4680      	mov	r8, r0
 800591e:	4a53      	ldr	r2, [pc, #332]	; (8005a6c <_malloc_r+0x348>)
 8005920:	6810      	ldr	r0, [r2, #0]
 8005922:	3001      	adds	r0, #1
 8005924:	bf1f      	itttt	ne
 8005926:	f101 31ff 	addne.w	r1, r1, #4294967295
 800592a:	4441      	addne	r1, r8
 800592c:	f1c8 0000 	rsbne	r0, r8, #0
 8005930:	4001      	andne	r1, r0
 8005932:	4628      	mov	r0, r5
 8005934:	e9cd 1300 	strd	r1, r3, [sp]
 8005938:	f7fc fbca 	bl	80020d0 <_sbrk_r>
 800593c:	1c42      	adds	r2, r0, #1
 800593e:	4604      	mov	r4, r0
 8005940:	f000 80fb 	beq.w	8005b3a <_malloc_r+0x416>
 8005944:	9b01      	ldr	r3, [sp, #4]
 8005946:	9900      	ldr	r1, [sp, #0]
 8005948:	4283      	cmp	r3, r0
 800594a:	4a48      	ldr	r2, [pc, #288]	; (8005a6c <_malloc_r+0x348>)
 800594c:	d902      	bls.n	8005954 <_malloc_r+0x230>
 800594e:	45b3      	cmp	fp, r6
 8005950:	f040 80f3 	bne.w	8005b3a <_malloc_r+0x416>
 8005954:	f8df a120 	ldr.w	sl, [pc, #288]	; 8005a78 <_malloc_r+0x354>
 8005958:	42a3      	cmp	r3, r4
 800595a:	f8da 0000 	ldr.w	r0, [sl]
 800595e:	f108 3cff 	add.w	ip, r8, #4294967295
 8005962:	eb00 0e01 	add.w	lr, r0, r1
 8005966:	f8ca e000 	str.w	lr, [sl]
 800596a:	f040 80ac 	bne.w	8005ac6 <_malloc_r+0x3a2>
 800596e:	ea13 0f0c 	tst.w	r3, ip
 8005972:	f040 80a8 	bne.w	8005ac6 <_malloc_r+0x3a2>
 8005976:	68b3      	ldr	r3, [r6, #8]
 8005978:	4449      	add	r1, r9
 800597a:	f041 0101 	orr.w	r1, r1, #1
 800597e:	6059      	str	r1, [r3, #4]
 8005980:	4a3b      	ldr	r2, [pc, #236]	; (8005a70 <_malloc_r+0x34c>)
 8005982:	f8da 3000 	ldr.w	r3, [sl]
 8005986:	6811      	ldr	r1, [r2, #0]
 8005988:	428b      	cmp	r3, r1
 800598a:	bf88      	it	hi
 800598c:	6013      	strhi	r3, [r2, #0]
 800598e:	4a39      	ldr	r2, [pc, #228]	; (8005a74 <_malloc_r+0x350>)
 8005990:	6811      	ldr	r1, [r2, #0]
 8005992:	428b      	cmp	r3, r1
 8005994:	bf88      	it	hi
 8005996:	6013      	strhi	r3, [r2, #0]
 8005998:	e0cf      	b.n	8005b3a <_malloc_r+0x416>
 800599a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800599e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80059a2:	d218      	bcs.n	80059d6 <_malloc_r+0x2b2>
 80059a4:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80059a8:	3238      	adds	r2, #56	; 0x38
 80059aa:	f102 0e01 	add.w	lr, r2, #1
 80059ae:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80059b2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80059b6:	45f0      	cmp	r8, lr
 80059b8:	d12b      	bne.n	8005a12 <_malloc_r+0x2ee>
 80059ba:	f04f 0c01 	mov.w	ip, #1
 80059be:	1092      	asrs	r2, r2, #2
 80059c0:	fa0c f202 	lsl.w	r2, ip, r2
 80059c4:	4310      	orrs	r0, r2
 80059c6:	6070      	str	r0, [r6, #4]
 80059c8:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80059cc:	f8c8 4008 	str.w	r4, [r8, #8]
 80059d0:	f8ce 400c 	str.w	r4, [lr, #12]
 80059d4:	e75a      	b.n	800588c <_malloc_r+0x168>
 80059d6:	2a14      	cmp	r2, #20
 80059d8:	d801      	bhi.n	80059de <_malloc_r+0x2ba>
 80059da:	325b      	adds	r2, #91	; 0x5b
 80059dc:	e7e5      	b.n	80059aa <_malloc_r+0x286>
 80059de:	2a54      	cmp	r2, #84	; 0x54
 80059e0:	d803      	bhi.n	80059ea <_malloc_r+0x2c6>
 80059e2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80059e6:	326e      	adds	r2, #110	; 0x6e
 80059e8:	e7df      	b.n	80059aa <_malloc_r+0x286>
 80059ea:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80059ee:	d803      	bhi.n	80059f8 <_malloc_r+0x2d4>
 80059f0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80059f4:	3277      	adds	r2, #119	; 0x77
 80059f6:	e7d8      	b.n	80059aa <_malloc_r+0x286>
 80059f8:	f240 5e54 	movw	lr, #1364	; 0x554
 80059fc:	4572      	cmp	r2, lr
 80059fe:	bf96      	itet	ls
 8005a00:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005a04:	227e      	movhi	r2, #126	; 0x7e
 8005a06:	327c      	addls	r2, #124	; 0x7c
 8005a08:	e7cf      	b.n	80059aa <_malloc_r+0x286>
 8005a0a:	f8de e008 	ldr.w	lr, [lr, #8]
 8005a0e:	45f0      	cmp	r8, lr
 8005a10:	d005      	beq.n	8005a1e <_malloc_r+0x2fa>
 8005a12:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005a16:	f022 0203 	bic.w	r2, r2, #3
 8005a1a:	4562      	cmp	r2, ip
 8005a1c:	d8f5      	bhi.n	8005a0a <_malloc_r+0x2e6>
 8005a1e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8005a22:	e7d1      	b.n	80059c8 <_malloc_r+0x2a4>
 8005a24:	6860      	ldr	r0, [r4, #4]
 8005a26:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005a2a:	f020 0003 	bic.w	r0, r0, #3
 8005a2e:	eba0 0a07 	sub.w	sl, r0, r7
 8005a32:	f1ba 0f0f 	cmp.w	sl, #15
 8005a36:	dd21      	ble.n	8005a7c <_malloc_r+0x358>
 8005a38:	68a3      	ldr	r3, [r4, #8]
 8005a3a:	19e2      	adds	r2, r4, r7
 8005a3c:	f047 0701 	orr.w	r7, r7, #1
 8005a40:	6067      	str	r7, [r4, #4]
 8005a42:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005a46:	f8cc 3008 	str.w	r3, [ip, #8]
 8005a4a:	f04a 0301 	orr.w	r3, sl, #1
 8005a4e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005a52:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005a56:	6053      	str	r3, [r2, #4]
 8005a58:	f844 a000 	str.w	sl, [r4, r0]
 8005a5c:	e693      	b.n	8005786 <_malloc_r+0x62>
 8005a5e:	bf00      	nop
 8005a60:	200004e0 	.word	0x200004e0
 8005a64:	200004e8 	.word	0x200004e8
 8005a68:	20000f98 	.word	0x20000f98
 8005a6c:	200008e8 	.word	0x200008e8
 8005a70:	20000f90 	.word	0x20000f90
 8005a74:	20000f94 	.word	0x20000f94
 8005a78:	20000f68 	.word	0x20000f68
 8005a7c:	f1ba 0f00 	cmp.w	sl, #0
 8005a80:	db11      	blt.n	8005aa6 <_malloc_r+0x382>
 8005a82:	4420      	add	r0, r4
 8005a84:	6843      	ldr	r3, [r0, #4]
 8005a86:	f043 0301 	orr.w	r3, r3, #1
 8005a8a:	6043      	str	r3, [r0, #4]
 8005a8c:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005a90:	4628      	mov	r0, r5
 8005a92:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005a96:	f8cc 3008 	str.w	r3, [ip, #8]
 8005a9a:	f000 f893 	bl	8005bc4 <__malloc_unlock>
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	b003      	add	sp, #12
 8005aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa6:	4664      	mov	r4, ip
 8005aa8:	e706      	b.n	80058b8 <_malloc_r+0x194>
 8005aaa:	f858 0908 	ldr.w	r0, [r8], #-8
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	4540      	cmp	r0, r8
 8005ab2:	f43f af0b 	beq.w	80058cc <_malloc_r+0x1a8>
 8005ab6:	e710      	b.n	80058da <_malloc_r+0x1b6>
 8005ab8:	3304      	adds	r3, #4
 8005aba:	0052      	lsls	r2, r2, #1
 8005abc:	4210      	tst	r0, r2
 8005abe:	d0fb      	beq.n	8005ab8 <_malloc_r+0x394>
 8005ac0:	e6f4      	b.n	80058ac <_malloc_r+0x188>
 8005ac2:	4673      	mov	r3, lr
 8005ac4:	e7fa      	b.n	8005abc <_malloc_r+0x398>
 8005ac6:	6810      	ldr	r0, [r2, #0]
 8005ac8:	3001      	adds	r0, #1
 8005aca:	bf1b      	ittet	ne
 8005acc:	1ae3      	subne	r3, r4, r3
 8005ace:	4473      	addne	r3, lr
 8005ad0:	6014      	streq	r4, [r2, #0]
 8005ad2:	f8ca 3000 	strne.w	r3, [sl]
 8005ad6:	f014 0307 	ands.w	r3, r4, #7
 8005ada:	bf0e      	itee	eq
 8005adc:	4618      	moveq	r0, r3
 8005ade:	f1c3 0008 	rsbne	r0, r3, #8
 8005ae2:	1824      	addne	r4, r4, r0
 8005ae4:	1862      	adds	r2, r4, r1
 8005ae6:	ea02 010c 	and.w	r1, r2, ip
 8005aea:	4480      	add	r8, r0
 8005aec:	eba8 0801 	sub.w	r8, r8, r1
 8005af0:	ea08 080c 	and.w	r8, r8, ip
 8005af4:	4641      	mov	r1, r8
 8005af6:	4628      	mov	r0, r5
 8005af8:	9301      	str	r3, [sp, #4]
 8005afa:	9200      	str	r2, [sp, #0]
 8005afc:	f7fc fae8 	bl	80020d0 <_sbrk_r>
 8005b00:	1c43      	adds	r3, r0, #1
 8005b02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b06:	d105      	bne.n	8005b14 <_malloc_r+0x3f0>
 8005b08:	b32b      	cbz	r3, 8005b56 <_malloc_r+0x432>
 8005b0a:	f04f 0800 	mov.w	r8, #0
 8005b0e:	f1a3 0008 	sub.w	r0, r3, #8
 8005b12:	4410      	add	r0, r2
 8005b14:	f8da 2000 	ldr.w	r2, [sl]
 8005b18:	1b00      	subs	r0, r0, r4
 8005b1a:	4440      	add	r0, r8
 8005b1c:	4442      	add	r2, r8
 8005b1e:	f040 0001 	orr.w	r0, r0, #1
 8005b22:	45b3      	cmp	fp, r6
 8005b24:	60b4      	str	r4, [r6, #8]
 8005b26:	f8ca 2000 	str.w	r2, [sl]
 8005b2a:	6060      	str	r0, [r4, #4]
 8005b2c:	f43f af28 	beq.w	8005980 <_malloc_r+0x25c>
 8005b30:	f1b9 0f0f 	cmp.w	r9, #15
 8005b34:	d812      	bhi.n	8005b5c <_malloc_r+0x438>
 8005b36:	2301      	movs	r3, #1
 8005b38:	6063      	str	r3, [r4, #4]
 8005b3a:	68b3      	ldr	r3, [r6, #8]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f023 0303 	bic.w	r3, r3, #3
 8005b42:	42bb      	cmp	r3, r7
 8005b44:	eba3 0207 	sub.w	r2, r3, r7
 8005b48:	d301      	bcc.n	8005b4e <_malloc_r+0x42a>
 8005b4a:	2a0f      	cmp	r2, #15
 8005b4c:	dc21      	bgt.n	8005b92 <_malloc_r+0x46e>
 8005b4e:	4628      	mov	r0, r5
 8005b50:	f000 f838 	bl	8005bc4 <__malloc_unlock>
 8005b54:	e5f2      	b.n	800573c <_malloc_r+0x18>
 8005b56:	4610      	mov	r0, r2
 8005b58:	4698      	mov	r8, r3
 8005b5a:	e7db      	b.n	8005b14 <_malloc_r+0x3f0>
 8005b5c:	2205      	movs	r2, #5
 8005b5e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005b62:	f1a9 090c 	sub.w	r9, r9, #12
 8005b66:	f029 0907 	bic.w	r9, r9, #7
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	ea43 0309 	orr.w	r3, r3, r9
 8005b72:	f8cb 3004 	str.w	r3, [fp, #4]
 8005b76:	f1b9 0f0f 	cmp.w	r9, #15
 8005b7a:	eb0b 0309 	add.w	r3, fp, r9
 8005b7e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005b82:	f67f aefd 	bls.w	8005980 <_malloc_r+0x25c>
 8005b86:	4628      	mov	r0, r5
 8005b88:	f10b 0108 	add.w	r1, fp, #8
 8005b8c:	f003 fcf0 	bl	8009570 <_free_r>
 8005b90:	e6f6      	b.n	8005980 <_malloc_r+0x25c>
 8005b92:	68b4      	ldr	r4, [r6, #8]
 8005b94:	f047 0301 	orr.w	r3, r7, #1
 8005b98:	f042 0201 	orr.w	r2, r2, #1
 8005b9c:	4427      	add	r7, r4
 8005b9e:	6063      	str	r3, [r4, #4]
 8005ba0:	60b7      	str	r7, [r6, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	e5ef      	b.n	8005786 <_malloc_r+0x62>
 8005ba6:	bf00      	nop

08005ba8 <memset>:
 8005ba8:	4603      	mov	r3, r0
 8005baa:	4402      	add	r2, r0
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d100      	bne.n	8005bb2 <memset+0xa>
 8005bb0:	4770      	bx	lr
 8005bb2:	f803 1b01 	strb.w	r1, [r3], #1
 8005bb6:	e7f9      	b.n	8005bac <memset+0x4>

08005bb8 <__malloc_lock>:
 8005bb8:	4801      	ldr	r0, [pc, #4]	; (8005bc0 <__malloc_lock+0x8>)
 8005bba:	f003 bf09 	b.w	80099d0 <__retarget_lock_acquire_recursive>
 8005bbe:	bf00      	nop
 8005bc0:	20001098 	.word	0x20001098

08005bc4 <__malloc_unlock>:
 8005bc4:	4801      	ldr	r0, [pc, #4]	; (8005bcc <__malloc_unlock+0x8>)
 8005bc6:	f003 bf04 	b.w	80099d2 <__retarget_lock_release_recursive>
 8005bca:	bf00      	nop
 8005bcc:	20001098 	.word	0x20001098

08005bd0 <printf>:
 8005bd0:	b40f      	push	{r0, r1, r2, r3}
 8005bd2:	b507      	push	{r0, r1, r2, lr}
 8005bd4:	4906      	ldr	r1, [pc, #24]	; (8005bf0 <printf+0x20>)
 8005bd6:	ab04      	add	r3, sp, #16
 8005bd8:	6808      	ldr	r0, [r1, #0]
 8005bda:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bde:	6881      	ldr	r1, [r0, #8]
 8005be0:	9301      	str	r3, [sp, #4]
 8005be2:	f001 f9eb 	bl	8006fbc <_vfprintf_r>
 8005be6:	b003      	add	sp, #12
 8005be8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bec:	b004      	add	sp, #16
 8005bee:	4770      	bx	lr
 8005bf0:	200000b4 	.word	0x200000b4

08005bf4 <_svfprintf_r>:
 8005bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bf8:	b0d3      	sub	sp, #332	; 0x14c
 8005bfa:	468b      	mov	fp, r1
 8005bfc:	9207      	str	r2, [sp, #28]
 8005bfe:	461e      	mov	r6, r3
 8005c00:	4681      	mov	r9, r0
 8005c02:	f003 fedf 	bl	80099c4 <_localeconv_r>
 8005c06:	6803      	ldr	r3, [r0, #0]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	9318      	str	r3, [sp, #96]	; 0x60
 8005c0c:	f7fa faa0 	bl	8000150 <strlen>
 8005c10:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005c14:	9012      	str	r0, [sp, #72]	; 0x48
 8005c16:	061a      	lsls	r2, r3, #24
 8005c18:	d518      	bpl.n	8005c4c <_svfprintf_r+0x58>
 8005c1a:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005c1e:	b9ab      	cbnz	r3, 8005c4c <_svfprintf_r+0x58>
 8005c20:	2140      	movs	r1, #64	; 0x40
 8005c22:	4648      	mov	r0, r9
 8005c24:	f7ff fd7e 	bl	8005724 <_malloc_r>
 8005c28:	f8cb 0000 	str.w	r0, [fp]
 8005c2c:	f8cb 0010 	str.w	r0, [fp, #16]
 8005c30:	b948      	cbnz	r0, 8005c46 <_svfprintf_r+0x52>
 8005c32:	230c      	movs	r3, #12
 8005c34:	f8c9 3000 	str.w	r3, [r9]
 8005c38:	f04f 33ff 	mov.w	r3, #4294967295
 8005c3c:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c3e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005c40:	b053      	add	sp, #332	; 0x14c
 8005c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c46:	2340      	movs	r3, #64	; 0x40
 8005c48:	f8cb 3014 	str.w	r3, [fp, #20]
 8005c4c:	2500      	movs	r5, #0
 8005c4e:	2200      	movs	r2, #0
 8005c50:	2300      	movs	r3, #0
 8005c52:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005c56:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005c5a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8005c5e:	ac29      	add	r4, sp, #164	; 0xa4
 8005c60:	9426      	str	r4, [sp, #152]	; 0x98
 8005c62:	9508      	str	r5, [sp, #32]
 8005c64:	950e      	str	r5, [sp, #56]	; 0x38
 8005c66:	9516      	str	r5, [sp, #88]	; 0x58
 8005c68:	9519      	str	r5, [sp, #100]	; 0x64
 8005c6a:	9513      	str	r5, [sp, #76]	; 0x4c
 8005c6c:	9b07      	ldr	r3, [sp, #28]
 8005c6e:	461d      	mov	r5, r3
 8005c70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c74:	b10a      	cbz	r2, 8005c7a <_svfprintf_r+0x86>
 8005c76:	2a25      	cmp	r2, #37	; 0x25
 8005c78:	d1f9      	bne.n	8005c6e <_svfprintf_r+0x7a>
 8005c7a:	9b07      	ldr	r3, [sp, #28]
 8005c7c:	1aef      	subs	r7, r5, r3
 8005c7e:	d00d      	beq.n	8005c9c <_svfprintf_r+0xa8>
 8005c80:	e9c4 3700 	strd	r3, r7, [r4]
 8005c84:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005c86:	443b      	add	r3, r7
 8005c88:	9328      	str	r3, [sp, #160]	; 0xa0
 8005c8a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	2b07      	cmp	r3, #7
 8005c90:	9327      	str	r3, [sp, #156]	; 0x9c
 8005c92:	dc78      	bgt.n	8005d86 <_svfprintf_r+0x192>
 8005c94:	3408      	adds	r4, #8
 8005c96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c98:	443b      	add	r3, r7
 8005c9a:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c9c:	782b      	ldrb	r3, [r5, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f001 8142 	beq.w	8006f28 <_svfprintf_r+0x1334>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f04f 38ff 	mov.w	r8, #4294967295
 8005caa:	469a      	mov	sl, r3
 8005cac:	270a      	movs	r7, #10
 8005cae:	212b      	movs	r1, #43	; 0x2b
 8005cb0:	3501      	adds	r5, #1
 8005cb2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005cb6:	9314      	str	r3, [sp, #80]	; 0x50
 8005cb8:	462a      	mov	r2, r5
 8005cba:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005cbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005cc0:	920f      	str	r2, [sp, #60]	; 0x3c
 8005cc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cc4:	3b20      	subs	r3, #32
 8005cc6:	2b5a      	cmp	r3, #90	; 0x5a
 8005cc8:	f200 85a0 	bhi.w	800680c <_svfprintf_r+0xc18>
 8005ccc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005cd0:	059e007e 	.word	0x059e007e
 8005cd4:	0086059e 	.word	0x0086059e
 8005cd8:	059e059e 	.word	0x059e059e
 8005cdc:	0065059e 	.word	0x0065059e
 8005ce0:	059e059e 	.word	0x059e059e
 8005ce4:	00930089 	.word	0x00930089
 8005ce8:	0090059e 	.word	0x0090059e
 8005cec:	059e0096 	.word	0x059e0096
 8005cf0:	00b300b0 	.word	0x00b300b0
 8005cf4:	00b300b3 	.word	0x00b300b3
 8005cf8:	00b300b3 	.word	0x00b300b3
 8005cfc:	00b300b3 	.word	0x00b300b3
 8005d00:	00b300b3 	.word	0x00b300b3
 8005d04:	059e059e 	.word	0x059e059e
 8005d08:	059e059e 	.word	0x059e059e
 8005d0c:	059e059e 	.word	0x059e059e
 8005d10:	011d059e 	.word	0x011d059e
 8005d14:	00e0059e 	.word	0x00e0059e
 8005d18:	011d00f3 	.word	0x011d00f3
 8005d1c:	011d011d 	.word	0x011d011d
 8005d20:	059e059e 	.word	0x059e059e
 8005d24:	059e059e 	.word	0x059e059e
 8005d28:	059e00c3 	.word	0x059e00c3
 8005d2c:	0471059e 	.word	0x0471059e
 8005d30:	059e059e 	.word	0x059e059e
 8005d34:	04b8059e 	.word	0x04b8059e
 8005d38:	04da059e 	.word	0x04da059e
 8005d3c:	059e059e 	.word	0x059e059e
 8005d40:	059e04f9 	.word	0x059e04f9
 8005d44:	059e059e 	.word	0x059e059e
 8005d48:	059e059e 	.word	0x059e059e
 8005d4c:	059e059e 	.word	0x059e059e
 8005d50:	011d059e 	.word	0x011d059e
 8005d54:	00e0059e 	.word	0x00e0059e
 8005d58:	011d00f5 	.word	0x011d00f5
 8005d5c:	011d011d 	.word	0x011d011d
 8005d60:	00f500c6 	.word	0x00f500c6
 8005d64:	059e00da 	.word	0x059e00da
 8005d68:	059e00d3 	.word	0x059e00d3
 8005d6c:	0473044e 	.word	0x0473044e
 8005d70:	00da04a7 	.word	0x00da04a7
 8005d74:	04b8059e 	.word	0x04b8059e
 8005d78:	04dc007c 	.word	0x04dc007c
 8005d7c:	059e059e 	.word	0x059e059e
 8005d80:	059e0516 	.word	0x059e0516
 8005d84:	007c      	.short	0x007c
 8005d86:	4659      	mov	r1, fp
 8005d88:	4648      	mov	r0, r9
 8005d8a:	aa26      	add	r2, sp, #152	; 0x98
 8005d8c:	f004 fc2c 	bl	800a5e8 <__ssprint_r>
 8005d90:	2800      	cmp	r0, #0
 8005d92:	f040 8128 	bne.w	8005fe6 <_svfprintf_r+0x3f2>
 8005d96:	ac29      	add	r4, sp, #164	; 0xa4
 8005d98:	e77d      	b.n	8005c96 <_svfprintf_r+0xa2>
 8005d9a:	4648      	mov	r0, r9
 8005d9c:	f003 fe12 	bl	80099c4 <_localeconv_r>
 8005da0:	6843      	ldr	r3, [r0, #4]
 8005da2:	4618      	mov	r0, r3
 8005da4:	9319      	str	r3, [sp, #100]	; 0x64
 8005da6:	f7fa f9d3 	bl	8000150 <strlen>
 8005daa:	9016      	str	r0, [sp, #88]	; 0x58
 8005dac:	4648      	mov	r0, r9
 8005dae:	f003 fe09 	bl	80099c4 <_localeconv_r>
 8005db2:	6883      	ldr	r3, [r0, #8]
 8005db4:	212b      	movs	r1, #43	; 0x2b
 8005db6:	930e      	str	r3, [sp, #56]	; 0x38
 8005db8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005dba:	b12b      	cbz	r3, 8005dc8 <_svfprintf_r+0x1d4>
 8005dbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dbe:	b11b      	cbz	r3, 8005dc8 <_svfprintf_r+0x1d4>
 8005dc0:	781b      	ldrb	r3, [r3, #0]
 8005dc2:	b10b      	cbz	r3, 8005dc8 <_svfprintf_r+0x1d4>
 8005dc4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8005dc8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005dca:	e775      	b.n	8005cb8 <_svfprintf_r+0xc4>
 8005dcc:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1f9      	bne.n	8005dc8 <_svfprintf_r+0x1d4>
 8005dd4:	2320      	movs	r3, #32
 8005dd6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005dda:	e7f5      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005ddc:	f04a 0a01 	orr.w	sl, sl, #1
 8005de0:	e7f2      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005de2:	f856 3b04 	ldr.w	r3, [r6], #4
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	9314      	str	r3, [sp, #80]	; 0x50
 8005dea:	daed      	bge.n	8005dc8 <_svfprintf_r+0x1d4>
 8005dec:	425b      	negs	r3, r3
 8005dee:	9314      	str	r3, [sp, #80]	; 0x50
 8005df0:	f04a 0a04 	orr.w	sl, sl, #4
 8005df4:	e7e8      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005df6:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8005dfa:	e7e5      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005dfc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005dfe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005e02:	2b2a      	cmp	r3, #42	; 0x2a
 8005e04:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e06:	d110      	bne.n	8005e2a <_svfprintf_r+0x236>
 8005e08:	f856 0b04 	ldr.w	r0, [r6], #4
 8005e0c:	920f      	str	r2, [sp, #60]	; 0x3c
 8005e0e:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8005e12:	e7d9      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005e14:	fb07 3808 	mla	r8, r7, r8, r3
 8005e18:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005e1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e20:	3b30      	subs	r3, #48	; 0x30
 8005e22:	2b09      	cmp	r3, #9
 8005e24:	d9f6      	bls.n	8005e14 <_svfprintf_r+0x220>
 8005e26:	920f      	str	r2, [sp, #60]	; 0x3c
 8005e28:	e74b      	b.n	8005cc2 <_svfprintf_r+0xce>
 8005e2a:	f04f 0800 	mov.w	r8, #0
 8005e2e:	e7f6      	b.n	8005e1e <_svfprintf_r+0x22a>
 8005e30:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8005e34:	e7c8      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005e36:	2300      	movs	r3, #0
 8005e38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e3a:	9314      	str	r3, [sp, #80]	; 0x50
 8005e3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e3e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005e40:	3b30      	subs	r3, #48	; 0x30
 8005e42:	fb07 3300 	mla	r3, r7, r0, r3
 8005e46:	9314      	str	r3, [sp, #80]	; 0x50
 8005e48:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005e4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e4e:	3b30      	subs	r3, #48	; 0x30
 8005e50:	2b09      	cmp	r3, #9
 8005e52:	d9f3      	bls.n	8005e3c <_svfprintf_r+0x248>
 8005e54:	e7e7      	b.n	8005e26 <_svfprintf_r+0x232>
 8005e56:	f04a 0a08 	orr.w	sl, sl, #8
 8005e5a:	e7b5      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005e5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	2b68      	cmp	r3, #104	; 0x68
 8005e62:	bf01      	itttt	eq
 8005e64:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8005e66:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8005e6a:	3301      	addeq	r3, #1
 8005e6c:	930f      	streq	r3, [sp, #60]	; 0x3c
 8005e6e:	bf18      	it	ne
 8005e70:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8005e74:	e7a8      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005e76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	2b6c      	cmp	r3, #108	; 0x6c
 8005e7c:	d105      	bne.n	8005e8a <_svfprintf_r+0x296>
 8005e7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e80:	3301      	adds	r3, #1
 8005e82:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e84:	f04a 0a20 	orr.w	sl, sl, #32
 8005e88:	e79e      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005e8a:	f04a 0a10 	orr.w	sl, sl, #16
 8005e8e:	e79b      	b.n	8005dc8 <_svfprintf_r+0x1d4>
 8005e90:	4632      	mov	r2, r6
 8005e92:	2000      	movs	r0, #0
 8005e94:	f852 3b04 	ldr.w	r3, [r2], #4
 8005e98:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8005e9c:	920a      	str	r2, [sp, #40]	; 0x28
 8005e9e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005ea2:	ab39      	add	r3, sp, #228	; 0xe4
 8005ea4:	4607      	mov	r7, r0
 8005ea6:	f04f 0801 	mov.w	r8, #1
 8005eaa:	4606      	mov	r6, r0
 8005eac:	4605      	mov	r5, r0
 8005eae:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8005eb2:	9307      	str	r3, [sp, #28]
 8005eb4:	e1a9      	b.n	800620a <_svfprintf_r+0x616>
 8005eb6:	f04a 0a10 	orr.w	sl, sl, #16
 8005eba:	f01a 0f20 	tst.w	sl, #32
 8005ebe:	d011      	beq.n	8005ee4 <_svfprintf_r+0x2f0>
 8005ec0:	3607      	adds	r6, #7
 8005ec2:	f026 0307 	bic.w	r3, r6, #7
 8005ec6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005eca:	930a      	str	r3, [sp, #40]	; 0x28
 8005ecc:	2e00      	cmp	r6, #0
 8005ece:	f177 0300 	sbcs.w	r3, r7, #0
 8005ed2:	da05      	bge.n	8005ee0 <_svfprintf_r+0x2ec>
 8005ed4:	232d      	movs	r3, #45	; 0x2d
 8005ed6:	4276      	negs	r6, r6
 8005ed8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005edc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e377      	b.n	80065d4 <_svfprintf_r+0x9e0>
 8005ee4:	1d33      	adds	r3, r6, #4
 8005ee6:	f01a 0f10 	tst.w	sl, #16
 8005eea:	930a      	str	r3, [sp, #40]	; 0x28
 8005eec:	d002      	beq.n	8005ef4 <_svfprintf_r+0x300>
 8005eee:	6836      	ldr	r6, [r6, #0]
 8005ef0:	17f7      	asrs	r7, r6, #31
 8005ef2:	e7eb      	b.n	8005ecc <_svfprintf_r+0x2d8>
 8005ef4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005ef8:	6836      	ldr	r6, [r6, #0]
 8005efa:	d001      	beq.n	8005f00 <_svfprintf_r+0x30c>
 8005efc:	b236      	sxth	r6, r6
 8005efe:	e7f7      	b.n	8005ef0 <_svfprintf_r+0x2fc>
 8005f00:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005f04:	bf18      	it	ne
 8005f06:	b276      	sxtbne	r6, r6
 8005f08:	e7f2      	b.n	8005ef0 <_svfprintf_r+0x2fc>
 8005f0a:	3607      	adds	r6, #7
 8005f0c:	f026 0307 	bic.w	r3, r6, #7
 8005f10:	4619      	mov	r1, r3
 8005f12:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005f16:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005f1a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005f1e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005f22:	910a      	str	r1, [sp, #40]	; 0x28
 8005f24:	f04f 32ff 	mov.w	r2, #4294967295
 8005f28:	4630      	mov	r0, r6
 8005f2a:	4629      	mov	r1, r5
 8005f2c:	4b32      	ldr	r3, [pc, #200]	; (8005ff8 <_svfprintf_r+0x404>)
 8005f2e:	f7fa fd6d 	bl	8000a0c <__aeabi_dcmpun>
 8005f32:	bb08      	cbnz	r0, 8005f78 <_svfprintf_r+0x384>
 8005f34:	f04f 32ff 	mov.w	r2, #4294967295
 8005f38:	4630      	mov	r0, r6
 8005f3a:	4629      	mov	r1, r5
 8005f3c:	4b2e      	ldr	r3, [pc, #184]	; (8005ff8 <_svfprintf_r+0x404>)
 8005f3e:	f7fa fd47 	bl	80009d0 <__aeabi_dcmple>
 8005f42:	b9c8      	cbnz	r0, 8005f78 <_svfprintf_r+0x384>
 8005f44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	f7fa fd36 	bl	80009bc <__aeabi_dcmplt>
 8005f50:	b110      	cbz	r0, 8005f58 <_svfprintf_r+0x364>
 8005f52:	232d      	movs	r3, #45	; 0x2d
 8005f54:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005f58:	4a28      	ldr	r2, [pc, #160]	; (8005ffc <_svfprintf_r+0x408>)
 8005f5a:	4829      	ldr	r0, [pc, #164]	; (8006000 <_svfprintf_r+0x40c>)
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f60:	2700      	movs	r7, #0
 8005f62:	2947      	cmp	r1, #71	; 0x47
 8005f64:	bfc8      	it	gt
 8005f66:	4603      	movgt	r3, r0
 8005f68:	f04f 0803 	mov.w	r8, #3
 8005f6c:	9307      	str	r3, [sp, #28]
 8005f6e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8005f72:	463e      	mov	r6, r7
 8005f74:	f000 bc24 	b.w	80067c0 <_svfprintf_r+0xbcc>
 8005f78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f7c:	4610      	mov	r0, r2
 8005f7e:	4619      	mov	r1, r3
 8005f80:	f7fa fd44 	bl	8000a0c <__aeabi_dcmpun>
 8005f84:	4607      	mov	r7, r0
 8005f86:	b148      	cbz	r0, 8005f9c <_svfprintf_r+0x3a8>
 8005f88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f8a:	4a1e      	ldr	r2, [pc, #120]	; (8006004 <_svfprintf_r+0x410>)
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	bfb8      	it	lt
 8005f90:	232d      	movlt	r3, #45	; 0x2d
 8005f92:	481d      	ldr	r0, [pc, #116]	; (8006008 <_svfprintf_r+0x414>)
 8005f94:	bfb8      	it	lt
 8005f96:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8005f9a:	e7df      	b.n	8005f5c <_svfprintf_r+0x368>
 8005f9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f9e:	f023 0320 	bic.w	r3, r3, #32
 8005fa2:	2b41      	cmp	r3, #65	; 0x41
 8005fa4:	930c      	str	r3, [sp, #48]	; 0x30
 8005fa6:	d131      	bne.n	800600c <_svfprintf_r+0x418>
 8005fa8:	2330      	movs	r3, #48	; 0x30
 8005faa:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005fae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fb0:	f04a 0a02 	orr.w	sl, sl, #2
 8005fb4:	2b61      	cmp	r3, #97	; 0x61
 8005fb6:	bf0c      	ite	eq
 8005fb8:	2378      	moveq	r3, #120	; 0x78
 8005fba:	2358      	movne	r3, #88	; 0x58
 8005fbc:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8005fc0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005fc4:	f340 81fa 	ble.w	80063bc <_svfprintf_r+0x7c8>
 8005fc8:	4648      	mov	r0, r9
 8005fca:	f108 0101 	add.w	r1, r8, #1
 8005fce:	f7ff fba9 	bl	8005724 <_malloc_r>
 8005fd2:	9007      	str	r0, [sp, #28]
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	f040 81f4 	bne.w	80063c2 <_svfprintf_r+0x7ce>
 8005fda:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fe2:	f8ab 300c 	strh.w	r3, [fp, #12]
 8005fe6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005fea:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005fee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ff0:	bf18      	it	ne
 8005ff2:	f04f 33ff 	movne.w	r3, #4294967295
 8005ff6:	e621      	b.n	8005c3c <_svfprintf_r+0x48>
 8005ff8:	7fefffff 	.word	0x7fefffff
 8005ffc:	0800bcc0 	.word	0x0800bcc0
 8006000:	0800bcc4 	.word	0x0800bcc4
 8006004:	0800bcc8 	.word	0x0800bcc8
 8006008:	0800bccc 	.word	0x0800bccc
 800600c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006010:	f000 81d9 	beq.w	80063c6 <_svfprintf_r+0x7d2>
 8006014:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006016:	2b47      	cmp	r3, #71	; 0x47
 8006018:	d105      	bne.n	8006026 <_svfprintf_r+0x432>
 800601a:	f1b8 0f00 	cmp.w	r8, #0
 800601e:	d102      	bne.n	8006026 <_svfprintf_r+0x432>
 8006020:	4647      	mov	r7, r8
 8006022:	f04f 0801 	mov.w	r8, #1
 8006026:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800602a:	9315      	str	r3, [sp, #84]	; 0x54
 800602c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800602e:	1e1d      	subs	r5, r3, #0
 8006030:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006032:	9308      	str	r3, [sp, #32]
 8006034:	bfb7      	itett	lt
 8006036:	462b      	movlt	r3, r5
 8006038:	2300      	movge	r3, #0
 800603a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800603e:	232d      	movlt	r3, #45	; 0x2d
 8006040:	931c      	str	r3, [sp, #112]	; 0x70
 8006042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006044:	2b41      	cmp	r3, #65	; 0x41
 8006046:	f040 81d7 	bne.w	80063f8 <_svfprintf_r+0x804>
 800604a:	aa20      	add	r2, sp, #128	; 0x80
 800604c:	4629      	mov	r1, r5
 800604e:	9808      	ldr	r0, [sp, #32]
 8006050:	f004 fa40 	bl	800a4d4 <frexp>
 8006054:	2200      	movs	r2, #0
 8006056:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800605a:	f7fa fa3d 	bl	80004d8 <__aeabi_dmul>
 800605e:	4602      	mov	r2, r0
 8006060:	460b      	mov	r3, r1
 8006062:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006066:	2200      	movs	r2, #0
 8006068:	2300      	movs	r3, #0
 800606a:	f7fa fc9d 	bl	80009a8 <__aeabi_dcmpeq>
 800606e:	b108      	cbz	r0, 8006074 <_svfprintf_r+0x480>
 8006070:	2301      	movs	r3, #1
 8006072:	9320      	str	r3, [sp, #128]	; 0x80
 8006074:	4eb4      	ldr	r6, [pc, #720]	; (8006348 <_svfprintf_r+0x754>)
 8006076:	4bb5      	ldr	r3, [pc, #724]	; (800634c <_svfprintf_r+0x758>)
 8006078:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800607a:	9d07      	ldr	r5, [sp, #28]
 800607c:	2a61      	cmp	r2, #97	; 0x61
 800607e:	bf18      	it	ne
 8006080:	461e      	movne	r6, r3
 8006082:	9617      	str	r6, [sp, #92]	; 0x5c
 8006084:	f108 36ff 	add.w	r6, r8, #4294967295
 8006088:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800608c:	2200      	movs	r2, #0
 800608e:	4bb0      	ldr	r3, [pc, #704]	; (8006350 <_svfprintf_r+0x75c>)
 8006090:	f7fa fa22 	bl	80004d8 <__aeabi_dmul>
 8006094:	4602      	mov	r2, r0
 8006096:	460b      	mov	r3, r1
 8006098:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800609c:	f7fa fccc 	bl	8000a38 <__aeabi_d2iz>
 80060a0:	901d      	str	r0, [sp, #116]	; 0x74
 80060a2:	f7fa f9af 	bl	8000404 <__aeabi_i2d>
 80060a6:	4602      	mov	r2, r0
 80060a8:	460b      	mov	r3, r1
 80060aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80060ae:	f7fa f85b 	bl	8000168 <__aeabi_dsub>
 80060b2:	4602      	mov	r2, r0
 80060b4:	460b      	mov	r3, r1
 80060b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80060ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060bc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80060be:	960d      	str	r6, [sp, #52]	; 0x34
 80060c0:	5c9b      	ldrb	r3, [r3, r2]
 80060c2:	f805 3b01 	strb.w	r3, [r5], #1
 80060c6:	1c73      	adds	r3, r6, #1
 80060c8:	d006      	beq.n	80060d8 <_svfprintf_r+0x4e4>
 80060ca:	2200      	movs	r2, #0
 80060cc:	2300      	movs	r3, #0
 80060ce:	3e01      	subs	r6, #1
 80060d0:	f7fa fc6a 	bl	80009a8 <__aeabi_dcmpeq>
 80060d4:	2800      	cmp	r0, #0
 80060d6:	d0d7      	beq.n	8006088 <_svfprintf_r+0x494>
 80060d8:	2200      	movs	r2, #0
 80060da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80060de:	4b9d      	ldr	r3, [pc, #628]	; (8006354 <_svfprintf_r+0x760>)
 80060e0:	f7fa fc8a 	bl	80009f8 <__aeabi_dcmpgt>
 80060e4:	b960      	cbnz	r0, 8006100 <_svfprintf_r+0x50c>
 80060e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80060ea:	2200      	movs	r2, #0
 80060ec:	4b99      	ldr	r3, [pc, #612]	; (8006354 <_svfprintf_r+0x760>)
 80060ee:	f7fa fc5b 	bl	80009a8 <__aeabi_dcmpeq>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	f000 817b 	beq.w	80063ee <_svfprintf_r+0x7fa>
 80060f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80060fa:	07d8      	lsls	r0, r3, #31
 80060fc:	f140 8177 	bpl.w	80063ee <_svfprintf_r+0x7fa>
 8006100:	2030      	movs	r0, #48	; 0x30
 8006102:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006104:	9524      	str	r5, [sp, #144]	; 0x90
 8006106:	7bd9      	ldrb	r1, [r3, #15]
 8006108:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800610a:	1e53      	subs	r3, r2, #1
 800610c:	9324      	str	r3, [sp, #144]	; 0x90
 800610e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006112:	428b      	cmp	r3, r1
 8006114:	f000 815a 	beq.w	80063cc <_svfprintf_r+0x7d8>
 8006118:	2b39      	cmp	r3, #57	; 0x39
 800611a:	bf0b      	itete	eq
 800611c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800611e:	3301      	addne	r3, #1
 8006120:	7a9b      	ldrbeq	r3, [r3, #10]
 8006122:	b2db      	uxtbne	r3, r3
 8006124:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006128:	9b07      	ldr	r3, [sp, #28]
 800612a:	1aeb      	subs	r3, r5, r3
 800612c:	9308      	str	r3, [sp, #32]
 800612e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006130:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006132:	2b47      	cmp	r3, #71	; 0x47
 8006134:	f040 81ad 	bne.w	8006492 <_svfprintf_r+0x89e>
 8006138:	1ce9      	adds	r1, r5, #3
 800613a:	db02      	blt.n	8006142 <_svfprintf_r+0x54e>
 800613c:	45a8      	cmp	r8, r5
 800613e:	f280 81cf 	bge.w	80064e0 <_svfprintf_r+0x8ec>
 8006142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006144:	3b02      	subs	r3, #2
 8006146:	930b      	str	r3, [sp, #44]	; 0x2c
 8006148:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800614a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800614e:	f021 0120 	bic.w	r1, r1, #32
 8006152:	2941      	cmp	r1, #65	; 0x41
 8006154:	bf08      	it	eq
 8006156:	320f      	addeq	r2, #15
 8006158:	f105 33ff 	add.w	r3, r5, #4294967295
 800615c:	bf06      	itte	eq
 800615e:	b2d2      	uxtbeq	r2, r2
 8006160:	2101      	moveq	r1, #1
 8006162:	2100      	movne	r1, #0
 8006164:	2b00      	cmp	r3, #0
 8006166:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800616a:	bfb4      	ite	lt
 800616c:	222d      	movlt	r2, #45	; 0x2d
 800616e:	222b      	movge	r2, #43	; 0x2b
 8006170:	9320      	str	r3, [sp, #128]	; 0x80
 8006172:	bfb8      	it	lt
 8006174:	f1c5 0301 	rsblt	r3, r5, #1
 8006178:	2b09      	cmp	r3, #9
 800617a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800617e:	f340 819e 	ble.w	80064be <_svfprintf_r+0x8ca>
 8006182:	260a      	movs	r6, #10
 8006184:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006188:	fb93 f5f6 	sdiv	r5, r3, r6
 800618c:	4611      	mov	r1, r2
 800618e:	fb06 3015 	mls	r0, r6, r5, r3
 8006192:	3030      	adds	r0, #48	; 0x30
 8006194:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006198:	4618      	mov	r0, r3
 800619a:	2863      	cmp	r0, #99	; 0x63
 800619c:	462b      	mov	r3, r5
 800619e:	f102 32ff 	add.w	r2, r2, #4294967295
 80061a2:	dcf1      	bgt.n	8006188 <_svfprintf_r+0x594>
 80061a4:	3330      	adds	r3, #48	; 0x30
 80061a6:	1e88      	subs	r0, r1, #2
 80061a8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80061ac:	4603      	mov	r3, r0
 80061ae:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80061b2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80061b6:	42ab      	cmp	r3, r5
 80061b8:	f0c0 817c 	bcc.w	80064b4 <_svfprintf_r+0x8c0>
 80061bc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80061c0:	1a52      	subs	r2, r2, r1
 80061c2:	42a8      	cmp	r0, r5
 80061c4:	bf88      	it	hi
 80061c6:	2200      	movhi	r2, #0
 80061c8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80061cc:	441a      	add	r2, r3
 80061ce:	ab22      	add	r3, sp, #136	; 0x88
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	9a08      	ldr	r2, [sp, #32]
 80061d4:	931a      	str	r3, [sp, #104]	; 0x68
 80061d6:	2a01      	cmp	r2, #1
 80061d8:	eb03 0802 	add.w	r8, r3, r2
 80061dc:	dc02      	bgt.n	80061e4 <_svfprintf_r+0x5f0>
 80061de:	f01a 0f01 	tst.w	sl, #1
 80061e2:	d001      	beq.n	80061e8 <_svfprintf_r+0x5f4>
 80061e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061e6:	4498      	add	r8, r3
 80061e8:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80061ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061f0:	9315      	str	r3, [sp, #84]	; 0x54
 80061f2:	2300      	movs	r3, #0
 80061f4:	461d      	mov	r5, r3
 80061f6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80061fa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80061fc:	b113      	cbz	r3, 8006204 <_svfprintf_r+0x610>
 80061fe:	232d      	movs	r3, #45	; 0x2d
 8006200:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006204:	2600      	movs	r6, #0
 8006206:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800620a:	4546      	cmp	r6, r8
 800620c:	4633      	mov	r3, r6
 800620e:	bfb8      	it	lt
 8006210:	4643      	movlt	r3, r8
 8006212:	9315      	str	r3, [sp, #84]	; 0x54
 8006214:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006218:	b113      	cbz	r3, 8006220 <_svfprintf_r+0x62c>
 800621a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800621c:	3301      	adds	r3, #1
 800621e:	9315      	str	r3, [sp, #84]	; 0x54
 8006220:	f01a 0302 	ands.w	r3, sl, #2
 8006224:	931c      	str	r3, [sp, #112]	; 0x70
 8006226:	bf1e      	ittt	ne
 8006228:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800622a:	3302      	addne	r3, #2
 800622c:	9315      	strne	r3, [sp, #84]	; 0x54
 800622e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8006232:	931d      	str	r3, [sp, #116]	; 0x74
 8006234:	d121      	bne.n	800627a <_svfprintf_r+0x686>
 8006236:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800623a:	1a9b      	subs	r3, r3, r2
 800623c:	2b00      	cmp	r3, #0
 800623e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006240:	dd1b      	ble.n	800627a <_svfprintf_r+0x686>
 8006242:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006246:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006248:	3301      	adds	r3, #1
 800624a:	2810      	cmp	r0, #16
 800624c:	4842      	ldr	r0, [pc, #264]	; (8006358 <_svfprintf_r+0x764>)
 800624e:	f104 0108 	add.w	r1, r4, #8
 8006252:	6020      	str	r0, [r4, #0]
 8006254:	f300 82e6 	bgt.w	8006824 <_svfprintf_r+0xc30>
 8006258:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800625a:	2b07      	cmp	r3, #7
 800625c:	4402      	add	r2, r0
 800625e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006262:	6060      	str	r0, [r4, #4]
 8006264:	f340 82f3 	ble.w	800684e <_svfprintf_r+0xc5a>
 8006268:	4659      	mov	r1, fp
 800626a:	4648      	mov	r0, r9
 800626c:	aa26      	add	r2, sp, #152	; 0x98
 800626e:	f004 f9bb 	bl	800a5e8 <__ssprint_r>
 8006272:	2800      	cmp	r0, #0
 8006274:	f040 8636 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006278:	ac29      	add	r4, sp, #164	; 0xa4
 800627a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800627e:	b173      	cbz	r3, 800629e <_svfprintf_r+0x6aa>
 8006280:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	2301      	movs	r3, #1
 8006288:	6063      	str	r3, [r4, #4]
 800628a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800628c:	3301      	adds	r3, #1
 800628e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006290:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006292:	3301      	adds	r3, #1
 8006294:	2b07      	cmp	r3, #7
 8006296:	9327      	str	r3, [sp, #156]	; 0x9c
 8006298:	f300 82db 	bgt.w	8006852 <_svfprintf_r+0xc5e>
 800629c:	3408      	adds	r4, #8
 800629e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80062a0:	b16b      	cbz	r3, 80062be <_svfprintf_r+0x6ca>
 80062a2:	ab1f      	add	r3, sp, #124	; 0x7c
 80062a4:	6023      	str	r3, [r4, #0]
 80062a6:	2302      	movs	r3, #2
 80062a8:	6063      	str	r3, [r4, #4]
 80062aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80062ac:	3302      	adds	r3, #2
 80062ae:	9328      	str	r3, [sp, #160]	; 0xa0
 80062b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80062b2:	3301      	adds	r3, #1
 80062b4:	2b07      	cmp	r3, #7
 80062b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80062b8:	f300 82d5 	bgt.w	8006866 <_svfprintf_r+0xc72>
 80062bc:	3408      	adds	r4, #8
 80062be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80062c0:	2b80      	cmp	r3, #128	; 0x80
 80062c2:	d121      	bne.n	8006308 <_svfprintf_r+0x714>
 80062c4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80062c8:	1a9b      	subs	r3, r3, r2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	9317      	str	r3, [sp, #92]	; 0x5c
 80062ce:	dd1b      	ble.n	8006308 <_svfprintf_r+0x714>
 80062d0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80062d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80062d6:	3301      	adds	r3, #1
 80062d8:	2810      	cmp	r0, #16
 80062da:	4820      	ldr	r0, [pc, #128]	; (800635c <_svfprintf_r+0x768>)
 80062dc:	f104 0108 	add.w	r1, r4, #8
 80062e0:	6020      	str	r0, [r4, #0]
 80062e2:	f300 82ca 	bgt.w	800687a <_svfprintf_r+0xc86>
 80062e6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80062e8:	2b07      	cmp	r3, #7
 80062ea:	4402      	add	r2, r0
 80062ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80062f0:	6060      	str	r0, [r4, #4]
 80062f2:	f340 82d7 	ble.w	80068a4 <_svfprintf_r+0xcb0>
 80062f6:	4659      	mov	r1, fp
 80062f8:	4648      	mov	r0, r9
 80062fa:	aa26      	add	r2, sp, #152	; 0x98
 80062fc:	f004 f974 	bl	800a5e8 <__ssprint_r>
 8006300:	2800      	cmp	r0, #0
 8006302:	f040 85ef 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006306:	ac29      	add	r4, sp, #164	; 0xa4
 8006308:	eba6 0608 	sub.w	r6, r6, r8
 800630c:	2e00      	cmp	r6, #0
 800630e:	dd27      	ble.n	8006360 <_svfprintf_r+0x76c>
 8006310:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006314:	4811      	ldr	r0, [pc, #68]	; (800635c <_svfprintf_r+0x768>)
 8006316:	2e10      	cmp	r6, #16
 8006318:	f103 0301 	add.w	r3, r3, #1
 800631c:	f104 0108 	add.w	r1, r4, #8
 8006320:	6020      	str	r0, [r4, #0]
 8006322:	f300 82c1 	bgt.w	80068a8 <_svfprintf_r+0xcb4>
 8006326:	6066      	str	r6, [r4, #4]
 8006328:	2b07      	cmp	r3, #7
 800632a:	4416      	add	r6, r2
 800632c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006330:	f340 82cd 	ble.w	80068ce <_svfprintf_r+0xcda>
 8006334:	4659      	mov	r1, fp
 8006336:	4648      	mov	r0, r9
 8006338:	aa26      	add	r2, sp, #152	; 0x98
 800633a:	f004 f955 	bl	800a5e8 <__ssprint_r>
 800633e:	2800      	cmp	r0, #0
 8006340:	f040 85d0 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006344:	ac29      	add	r4, sp, #164	; 0xa4
 8006346:	e00b      	b.n	8006360 <_svfprintf_r+0x76c>
 8006348:	0800bcd0 	.word	0x0800bcd0
 800634c:	0800bce1 	.word	0x0800bce1
 8006350:	40300000 	.word	0x40300000
 8006354:	3fe00000 	.word	0x3fe00000
 8006358:	0800bcf4 	.word	0x0800bcf4
 800635c:	0800bd04 	.word	0x0800bd04
 8006360:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006364:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006366:	f040 82b9 	bne.w	80068dc <_svfprintf_r+0xce8>
 800636a:	9b07      	ldr	r3, [sp, #28]
 800636c:	4446      	add	r6, r8
 800636e:	e9c4 3800 	strd	r3, r8, [r4]
 8006372:	9628      	str	r6, [sp, #160]	; 0xa0
 8006374:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006376:	3301      	adds	r3, #1
 8006378:	2b07      	cmp	r3, #7
 800637a:	9327      	str	r3, [sp, #156]	; 0x9c
 800637c:	f300 82f4 	bgt.w	8006968 <_svfprintf_r+0xd74>
 8006380:	3408      	adds	r4, #8
 8006382:	f01a 0f04 	tst.w	sl, #4
 8006386:	f040 858e 	bne.w	8006ea6 <_svfprintf_r+0x12b2>
 800638a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800638e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006390:	428a      	cmp	r2, r1
 8006392:	bfac      	ite	ge
 8006394:	189b      	addge	r3, r3, r2
 8006396:	185b      	addlt	r3, r3, r1
 8006398:	9313      	str	r3, [sp, #76]	; 0x4c
 800639a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800639c:	b13b      	cbz	r3, 80063ae <_svfprintf_r+0x7ba>
 800639e:	4659      	mov	r1, fp
 80063a0:	4648      	mov	r0, r9
 80063a2:	aa26      	add	r2, sp, #152	; 0x98
 80063a4:	f004 f920 	bl	800a5e8 <__ssprint_r>
 80063a8:	2800      	cmp	r0, #0
 80063aa:	f040 859b 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 80063ae:	2300      	movs	r3, #0
 80063b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80063b2:	2f00      	cmp	r7, #0
 80063b4:	f040 85b2 	bne.w	8006f1c <_svfprintf_r+0x1328>
 80063b8:	ac29      	add	r4, sp, #164	; 0xa4
 80063ba:	e0e3      	b.n	8006584 <_svfprintf_r+0x990>
 80063bc:	ab39      	add	r3, sp, #228	; 0xe4
 80063be:	9307      	str	r3, [sp, #28]
 80063c0:	e631      	b.n	8006026 <_svfprintf_r+0x432>
 80063c2:	9f07      	ldr	r7, [sp, #28]
 80063c4:	e62f      	b.n	8006026 <_svfprintf_r+0x432>
 80063c6:	f04f 0806 	mov.w	r8, #6
 80063ca:	e62c      	b.n	8006026 <_svfprintf_r+0x432>
 80063cc:	f802 0c01 	strb.w	r0, [r2, #-1]
 80063d0:	e69a      	b.n	8006108 <_svfprintf_r+0x514>
 80063d2:	f803 0b01 	strb.w	r0, [r3], #1
 80063d6:	1aca      	subs	r2, r1, r3
 80063d8:	2a00      	cmp	r2, #0
 80063da:	dafa      	bge.n	80063d2 <_svfprintf_r+0x7de>
 80063dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063e0:	3201      	adds	r2, #1
 80063e2:	f103 0301 	add.w	r3, r3, #1
 80063e6:	bfb8      	it	lt
 80063e8:	2300      	movlt	r3, #0
 80063ea:	441d      	add	r5, r3
 80063ec:	e69c      	b.n	8006128 <_svfprintf_r+0x534>
 80063ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063f0:	462b      	mov	r3, r5
 80063f2:	2030      	movs	r0, #48	; 0x30
 80063f4:	18a9      	adds	r1, r5, r2
 80063f6:	e7ee      	b.n	80063d6 <_svfprintf_r+0x7e2>
 80063f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063fa:	2b46      	cmp	r3, #70	; 0x46
 80063fc:	d005      	beq.n	800640a <_svfprintf_r+0x816>
 80063fe:	2b45      	cmp	r3, #69	; 0x45
 8006400:	d11b      	bne.n	800643a <_svfprintf_r+0x846>
 8006402:	f108 0601 	add.w	r6, r8, #1
 8006406:	2302      	movs	r3, #2
 8006408:	e001      	b.n	800640e <_svfprintf_r+0x81a>
 800640a:	4646      	mov	r6, r8
 800640c:	2303      	movs	r3, #3
 800640e:	aa24      	add	r2, sp, #144	; 0x90
 8006410:	9204      	str	r2, [sp, #16]
 8006412:	aa21      	add	r2, sp, #132	; 0x84
 8006414:	9203      	str	r2, [sp, #12]
 8006416:	aa20      	add	r2, sp, #128	; 0x80
 8006418:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	4648      	mov	r0, r9
 8006420:	462b      	mov	r3, r5
 8006422:	9a08      	ldr	r2, [sp, #32]
 8006424:	f002 f95c 	bl	80086e0 <_dtoa_r>
 8006428:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800642a:	9007      	str	r0, [sp, #28]
 800642c:	2b47      	cmp	r3, #71	; 0x47
 800642e:	d106      	bne.n	800643e <_svfprintf_r+0x84a>
 8006430:	f01a 0f01 	tst.w	sl, #1
 8006434:	d103      	bne.n	800643e <_svfprintf_r+0x84a>
 8006436:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006438:	e676      	b.n	8006128 <_svfprintf_r+0x534>
 800643a:	4646      	mov	r6, r8
 800643c:	e7e3      	b.n	8006406 <_svfprintf_r+0x812>
 800643e:	9b07      	ldr	r3, [sp, #28]
 8006440:	4433      	add	r3, r6
 8006442:	930d      	str	r3, [sp, #52]	; 0x34
 8006444:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006446:	2b46      	cmp	r3, #70	; 0x46
 8006448:	d111      	bne.n	800646e <_svfprintf_r+0x87a>
 800644a:	9b07      	ldr	r3, [sp, #28]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	2b30      	cmp	r3, #48	; 0x30
 8006450:	d109      	bne.n	8006466 <_svfprintf_r+0x872>
 8006452:	2200      	movs	r2, #0
 8006454:	2300      	movs	r3, #0
 8006456:	4629      	mov	r1, r5
 8006458:	9808      	ldr	r0, [sp, #32]
 800645a:	f7fa faa5 	bl	80009a8 <__aeabi_dcmpeq>
 800645e:	b910      	cbnz	r0, 8006466 <_svfprintf_r+0x872>
 8006460:	f1c6 0601 	rsb	r6, r6, #1
 8006464:	9620      	str	r6, [sp, #128]	; 0x80
 8006466:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006468:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800646a:	441a      	add	r2, r3
 800646c:	920d      	str	r2, [sp, #52]	; 0x34
 800646e:	2200      	movs	r2, #0
 8006470:	2300      	movs	r3, #0
 8006472:	4629      	mov	r1, r5
 8006474:	9808      	ldr	r0, [sp, #32]
 8006476:	f7fa fa97 	bl	80009a8 <__aeabi_dcmpeq>
 800647a:	b108      	cbz	r0, 8006480 <_svfprintf_r+0x88c>
 800647c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800647e:	9324      	str	r3, [sp, #144]	; 0x90
 8006480:	2230      	movs	r2, #48	; 0x30
 8006482:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006484:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006486:	4299      	cmp	r1, r3
 8006488:	d9d5      	bls.n	8006436 <_svfprintf_r+0x842>
 800648a:	1c59      	adds	r1, r3, #1
 800648c:	9124      	str	r1, [sp, #144]	; 0x90
 800648e:	701a      	strb	r2, [r3, #0]
 8006490:	e7f7      	b.n	8006482 <_svfprintf_r+0x88e>
 8006492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006494:	2b46      	cmp	r3, #70	; 0x46
 8006496:	f47f ae57 	bne.w	8006148 <_svfprintf_r+0x554>
 800649a:	f00a 0301 	and.w	r3, sl, #1
 800649e:	2d00      	cmp	r5, #0
 80064a0:	ea43 0308 	orr.w	r3, r3, r8
 80064a4:	dd18      	ble.n	80064d8 <_svfprintf_r+0x8e4>
 80064a6:	b383      	cbz	r3, 800650a <_svfprintf_r+0x916>
 80064a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064aa:	18eb      	adds	r3, r5, r3
 80064ac:	4498      	add	r8, r3
 80064ae:	2366      	movs	r3, #102	; 0x66
 80064b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80064b2:	e030      	b.n	8006516 <_svfprintf_r+0x922>
 80064b4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80064b8:	f802 6b01 	strb.w	r6, [r2], #1
 80064bc:	e67b      	b.n	80061b6 <_svfprintf_r+0x5c2>
 80064be:	b941      	cbnz	r1, 80064d2 <_svfprintf_r+0x8de>
 80064c0:	2230      	movs	r2, #48	; 0x30
 80064c2:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80064c6:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80064ca:	3330      	adds	r3, #48	; 0x30
 80064cc:	f802 3b01 	strb.w	r3, [r2], #1
 80064d0:	e67d      	b.n	80061ce <_svfprintf_r+0x5da>
 80064d2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80064d6:	e7f8      	b.n	80064ca <_svfprintf_r+0x8d6>
 80064d8:	b1cb      	cbz	r3, 800650e <_svfprintf_r+0x91a>
 80064da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064dc:	3301      	adds	r3, #1
 80064de:	e7e5      	b.n	80064ac <_svfprintf_r+0x8b8>
 80064e0:	9b08      	ldr	r3, [sp, #32]
 80064e2:	429d      	cmp	r5, r3
 80064e4:	db07      	blt.n	80064f6 <_svfprintf_r+0x902>
 80064e6:	f01a 0f01 	tst.w	sl, #1
 80064ea:	d029      	beq.n	8006540 <_svfprintf_r+0x94c>
 80064ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064ee:	eb05 0803 	add.w	r8, r5, r3
 80064f2:	2367      	movs	r3, #103	; 0x67
 80064f4:	e7dc      	b.n	80064b0 <_svfprintf_r+0x8bc>
 80064f6:	9b08      	ldr	r3, [sp, #32]
 80064f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064fa:	2d00      	cmp	r5, #0
 80064fc:	eb03 0802 	add.w	r8, r3, r2
 8006500:	dcf7      	bgt.n	80064f2 <_svfprintf_r+0x8fe>
 8006502:	f1c5 0301 	rsb	r3, r5, #1
 8006506:	4498      	add	r8, r3
 8006508:	e7f3      	b.n	80064f2 <_svfprintf_r+0x8fe>
 800650a:	46a8      	mov	r8, r5
 800650c:	e7cf      	b.n	80064ae <_svfprintf_r+0x8ba>
 800650e:	2366      	movs	r3, #102	; 0x66
 8006510:	f04f 0801 	mov.w	r8, #1
 8006514:	930b      	str	r3, [sp, #44]	; 0x2c
 8006516:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800651a:	930d      	str	r3, [sp, #52]	; 0x34
 800651c:	d023      	beq.n	8006566 <_svfprintf_r+0x972>
 800651e:	2300      	movs	r3, #0
 8006520:	2d00      	cmp	r5, #0
 8006522:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006526:	f77f ae68 	ble.w	80061fa <_svfprintf_r+0x606>
 800652a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	2bff      	cmp	r3, #255	; 0xff
 8006530:	d108      	bne.n	8006544 <_svfprintf_r+0x950>
 8006532:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006536:	4413      	add	r3, r2
 8006538:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800653a:	fb02 8803 	mla	r8, r2, r3, r8
 800653e:	e65c      	b.n	80061fa <_svfprintf_r+0x606>
 8006540:	46a8      	mov	r8, r5
 8006542:	e7d6      	b.n	80064f2 <_svfprintf_r+0x8fe>
 8006544:	42ab      	cmp	r3, r5
 8006546:	daf4      	bge.n	8006532 <_svfprintf_r+0x93e>
 8006548:	1aed      	subs	r5, r5, r3
 800654a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800654c:	785b      	ldrb	r3, [r3, #1]
 800654e:	b133      	cbz	r3, 800655e <_svfprintf_r+0x96a>
 8006550:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006552:	3301      	adds	r3, #1
 8006554:	930d      	str	r3, [sp, #52]	; 0x34
 8006556:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006558:	3301      	adds	r3, #1
 800655a:	930e      	str	r3, [sp, #56]	; 0x38
 800655c:	e7e5      	b.n	800652a <_svfprintf_r+0x936>
 800655e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006560:	3301      	adds	r3, #1
 8006562:	930c      	str	r3, [sp, #48]	; 0x30
 8006564:	e7e1      	b.n	800652a <_svfprintf_r+0x936>
 8006566:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006568:	930c      	str	r3, [sp, #48]	; 0x30
 800656a:	e646      	b.n	80061fa <_svfprintf_r+0x606>
 800656c:	4632      	mov	r2, r6
 800656e:	f852 3b04 	ldr.w	r3, [r2], #4
 8006572:	f01a 0f20 	tst.w	sl, #32
 8006576:	920a      	str	r2, [sp, #40]	; 0x28
 8006578:	d009      	beq.n	800658e <_svfprintf_r+0x99a>
 800657a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800657c:	4610      	mov	r0, r2
 800657e:	17d1      	asrs	r1, r2, #31
 8006580:	e9c3 0100 	strd	r0, r1, [r3]
 8006584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006586:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006588:	9307      	str	r3, [sp, #28]
 800658a:	f7ff bb6f 	b.w	8005c6c <_svfprintf_r+0x78>
 800658e:	f01a 0f10 	tst.w	sl, #16
 8006592:	d002      	beq.n	800659a <_svfprintf_r+0x9a6>
 8006594:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006596:	601a      	str	r2, [r3, #0]
 8006598:	e7f4      	b.n	8006584 <_svfprintf_r+0x990>
 800659a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800659e:	d002      	beq.n	80065a6 <_svfprintf_r+0x9b2>
 80065a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80065a2:	801a      	strh	r2, [r3, #0]
 80065a4:	e7ee      	b.n	8006584 <_svfprintf_r+0x990>
 80065a6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80065aa:	d0f3      	beq.n	8006594 <_svfprintf_r+0x9a0>
 80065ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80065ae:	701a      	strb	r2, [r3, #0]
 80065b0:	e7e8      	b.n	8006584 <_svfprintf_r+0x990>
 80065b2:	f04a 0a10 	orr.w	sl, sl, #16
 80065b6:	f01a 0f20 	tst.w	sl, #32
 80065ba:	d01e      	beq.n	80065fa <_svfprintf_r+0xa06>
 80065bc:	3607      	adds	r6, #7
 80065be:	f026 0307 	bic.w	r3, r6, #7
 80065c2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80065c6:	930a      	str	r3, [sp, #40]	; 0x28
 80065c8:	2300      	movs	r3, #0
 80065ca:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80065ce:	2200      	movs	r2, #0
 80065d0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80065d4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80065d8:	f000 84b1 	beq.w	8006f3e <_svfprintf_r+0x134a>
 80065dc:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80065e0:	920c      	str	r2, [sp, #48]	; 0x30
 80065e2:	ea56 0207 	orrs.w	r2, r6, r7
 80065e6:	f040 84b0 	bne.w	8006f4a <_svfprintf_r+0x1356>
 80065ea:	f1b8 0f00 	cmp.w	r8, #0
 80065ee:	f000 8103 	beq.w	80067f8 <_svfprintf_r+0xc04>
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	f040 84ac 	bne.w	8006f50 <_svfprintf_r+0x135c>
 80065f8:	e098      	b.n	800672c <_svfprintf_r+0xb38>
 80065fa:	1d33      	adds	r3, r6, #4
 80065fc:	f01a 0f10 	tst.w	sl, #16
 8006600:	930a      	str	r3, [sp, #40]	; 0x28
 8006602:	d001      	beq.n	8006608 <_svfprintf_r+0xa14>
 8006604:	6836      	ldr	r6, [r6, #0]
 8006606:	e003      	b.n	8006610 <_svfprintf_r+0xa1c>
 8006608:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800660c:	d002      	beq.n	8006614 <_svfprintf_r+0xa20>
 800660e:	8836      	ldrh	r6, [r6, #0]
 8006610:	2700      	movs	r7, #0
 8006612:	e7d9      	b.n	80065c8 <_svfprintf_r+0x9d4>
 8006614:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006618:	d0f4      	beq.n	8006604 <_svfprintf_r+0xa10>
 800661a:	7836      	ldrb	r6, [r6, #0]
 800661c:	e7f8      	b.n	8006610 <_svfprintf_r+0xa1c>
 800661e:	4633      	mov	r3, r6
 8006620:	f853 6b04 	ldr.w	r6, [r3], #4
 8006624:	2278      	movs	r2, #120	; 0x78
 8006626:	930a      	str	r3, [sp, #40]	; 0x28
 8006628:	f647 0330 	movw	r3, #30768	; 0x7830
 800662c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8006630:	4ba8      	ldr	r3, [pc, #672]	; (80068d4 <_svfprintf_r+0xce0>)
 8006632:	2700      	movs	r7, #0
 8006634:	931b      	str	r3, [sp, #108]	; 0x6c
 8006636:	f04a 0a02 	orr.w	sl, sl, #2
 800663a:	2302      	movs	r3, #2
 800663c:	920b      	str	r2, [sp, #44]	; 0x2c
 800663e:	e7c6      	b.n	80065ce <_svfprintf_r+0x9da>
 8006640:	4632      	mov	r2, r6
 8006642:	2500      	movs	r5, #0
 8006644:	f852 3b04 	ldr.w	r3, [r2], #4
 8006648:	f1b8 3fff 	cmp.w	r8, #4294967295
 800664c:	9307      	str	r3, [sp, #28]
 800664e:	920a      	str	r2, [sp, #40]	; 0x28
 8006650:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8006654:	d010      	beq.n	8006678 <_svfprintf_r+0xa84>
 8006656:	4642      	mov	r2, r8
 8006658:	4629      	mov	r1, r5
 800665a:	9807      	ldr	r0, [sp, #28]
 800665c:	f003 fa26 	bl	8009aac <memchr>
 8006660:	4607      	mov	r7, r0
 8006662:	2800      	cmp	r0, #0
 8006664:	f43f ac85 	beq.w	8005f72 <_svfprintf_r+0x37e>
 8006668:	9b07      	ldr	r3, [sp, #28]
 800666a:	462f      	mov	r7, r5
 800666c:	462e      	mov	r6, r5
 800666e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8006672:	eba0 0803 	sub.w	r8, r0, r3
 8006676:	e5c8      	b.n	800620a <_svfprintf_r+0x616>
 8006678:	9807      	ldr	r0, [sp, #28]
 800667a:	f7f9 fd69 	bl	8000150 <strlen>
 800667e:	462f      	mov	r7, r5
 8006680:	4680      	mov	r8, r0
 8006682:	e476      	b.n	8005f72 <_svfprintf_r+0x37e>
 8006684:	f04a 0a10 	orr.w	sl, sl, #16
 8006688:	f01a 0f20 	tst.w	sl, #32
 800668c:	d007      	beq.n	800669e <_svfprintf_r+0xaaa>
 800668e:	3607      	adds	r6, #7
 8006690:	f026 0307 	bic.w	r3, r6, #7
 8006694:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006698:	930a      	str	r3, [sp, #40]	; 0x28
 800669a:	2301      	movs	r3, #1
 800669c:	e797      	b.n	80065ce <_svfprintf_r+0x9da>
 800669e:	1d33      	adds	r3, r6, #4
 80066a0:	f01a 0f10 	tst.w	sl, #16
 80066a4:	930a      	str	r3, [sp, #40]	; 0x28
 80066a6:	d001      	beq.n	80066ac <_svfprintf_r+0xab8>
 80066a8:	6836      	ldr	r6, [r6, #0]
 80066aa:	e003      	b.n	80066b4 <_svfprintf_r+0xac0>
 80066ac:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80066b0:	d002      	beq.n	80066b8 <_svfprintf_r+0xac4>
 80066b2:	8836      	ldrh	r6, [r6, #0]
 80066b4:	2700      	movs	r7, #0
 80066b6:	e7f0      	b.n	800669a <_svfprintf_r+0xaa6>
 80066b8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80066bc:	d0f4      	beq.n	80066a8 <_svfprintf_r+0xab4>
 80066be:	7836      	ldrb	r6, [r6, #0]
 80066c0:	e7f8      	b.n	80066b4 <_svfprintf_r+0xac0>
 80066c2:	4b85      	ldr	r3, [pc, #532]	; (80068d8 <_svfprintf_r+0xce4>)
 80066c4:	f01a 0f20 	tst.w	sl, #32
 80066c8:	931b      	str	r3, [sp, #108]	; 0x6c
 80066ca:	d019      	beq.n	8006700 <_svfprintf_r+0xb0c>
 80066cc:	3607      	adds	r6, #7
 80066ce:	f026 0307 	bic.w	r3, r6, #7
 80066d2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80066d6:	930a      	str	r3, [sp, #40]	; 0x28
 80066d8:	f01a 0f01 	tst.w	sl, #1
 80066dc:	d00a      	beq.n	80066f4 <_svfprintf_r+0xb00>
 80066de:	ea56 0307 	orrs.w	r3, r6, r7
 80066e2:	d007      	beq.n	80066f4 <_svfprintf_r+0xb00>
 80066e4:	2330      	movs	r3, #48	; 0x30
 80066e6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80066ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066ec:	f04a 0a02 	orr.w	sl, sl, #2
 80066f0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80066f4:	2302      	movs	r3, #2
 80066f6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80066fa:	e768      	b.n	80065ce <_svfprintf_r+0x9da>
 80066fc:	4b75      	ldr	r3, [pc, #468]	; (80068d4 <_svfprintf_r+0xce0>)
 80066fe:	e7e1      	b.n	80066c4 <_svfprintf_r+0xad0>
 8006700:	1d33      	adds	r3, r6, #4
 8006702:	f01a 0f10 	tst.w	sl, #16
 8006706:	930a      	str	r3, [sp, #40]	; 0x28
 8006708:	d001      	beq.n	800670e <_svfprintf_r+0xb1a>
 800670a:	6836      	ldr	r6, [r6, #0]
 800670c:	e003      	b.n	8006716 <_svfprintf_r+0xb22>
 800670e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006712:	d002      	beq.n	800671a <_svfprintf_r+0xb26>
 8006714:	8836      	ldrh	r6, [r6, #0]
 8006716:	2700      	movs	r7, #0
 8006718:	e7de      	b.n	80066d8 <_svfprintf_r+0xae4>
 800671a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800671e:	d0f4      	beq.n	800670a <_svfprintf_r+0xb16>
 8006720:	7836      	ldrb	r6, [r6, #0]
 8006722:	e7f8      	b.n	8006716 <_svfprintf_r+0xb22>
 8006724:	2f00      	cmp	r7, #0
 8006726:	bf08      	it	eq
 8006728:	2e0a      	cmpeq	r6, #10
 800672a:	d206      	bcs.n	800673a <_svfprintf_r+0xb46>
 800672c:	3630      	adds	r6, #48	; 0x30
 800672e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8006732:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8006736:	f000 bc2d 	b.w	8006f94 <_svfprintf_r+0x13a0>
 800673a:	2300      	movs	r3, #0
 800673c:	9308      	str	r3, [sp, #32]
 800673e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006740:	ad52      	add	r5, sp, #328	; 0x148
 8006742:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8006746:	1e6b      	subs	r3, r5, #1
 8006748:	9307      	str	r3, [sp, #28]
 800674a:	220a      	movs	r2, #10
 800674c:	2300      	movs	r3, #0
 800674e:	4630      	mov	r0, r6
 8006750:	4639      	mov	r1, r7
 8006752:	f7fa f9e9 	bl	8000b28 <__aeabi_uldivmod>
 8006756:	9b08      	ldr	r3, [sp, #32]
 8006758:	3230      	adds	r2, #48	; 0x30
 800675a:	3301      	adds	r3, #1
 800675c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006760:	9308      	str	r3, [sp, #32]
 8006762:	f1ba 0f00 	cmp.w	sl, #0
 8006766:	d019      	beq.n	800679c <_svfprintf_r+0xba8>
 8006768:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800676a:	9a08      	ldr	r2, [sp, #32]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	429a      	cmp	r2, r3
 8006770:	d114      	bne.n	800679c <_svfprintf_r+0xba8>
 8006772:	2aff      	cmp	r2, #255	; 0xff
 8006774:	d012      	beq.n	800679c <_svfprintf_r+0xba8>
 8006776:	2f00      	cmp	r7, #0
 8006778:	bf08      	it	eq
 800677a:	2e0a      	cmpeq	r6, #10
 800677c:	d30e      	bcc.n	800679c <_svfprintf_r+0xba8>
 800677e:	9b07      	ldr	r3, [sp, #28]
 8006780:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006782:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006784:	1a9b      	subs	r3, r3, r2
 8006786:	4618      	mov	r0, r3
 8006788:	9307      	str	r3, [sp, #28]
 800678a:	f003 ff1a 	bl	800a5c2 <strncpy>
 800678e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006790:	785d      	ldrb	r5, [r3, #1]
 8006792:	b1ed      	cbz	r5, 80067d0 <_svfprintf_r+0xbdc>
 8006794:	3301      	adds	r3, #1
 8006796:	930e      	str	r3, [sp, #56]	; 0x38
 8006798:	2300      	movs	r3, #0
 800679a:	9308      	str	r3, [sp, #32]
 800679c:	220a      	movs	r2, #10
 800679e:	2300      	movs	r3, #0
 80067a0:	4630      	mov	r0, r6
 80067a2:	4639      	mov	r1, r7
 80067a4:	f7fa f9c0 	bl	8000b28 <__aeabi_uldivmod>
 80067a8:	2f00      	cmp	r7, #0
 80067aa:	bf08      	it	eq
 80067ac:	2e0a      	cmpeq	r6, #10
 80067ae:	d20b      	bcs.n	80067c8 <_svfprintf_r+0xbd4>
 80067b0:	2700      	movs	r7, #0
 80067b2:	9b07      	ldr	r3, [sp, #28]
 80067b4:	aa52      	add	r2, sp, #328	; 0x148
 80067b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80067ba:	4646      	mov	r6, r8
 80067bc:	eba2 0803 	sub.w	r8, r2, r3
 80067c0:	463d      	mov	r5, r7
 80067c2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80067c6:	e520      	b.n	800620a <_svfprintf_r+0x616>
 80067c8:	4606      	mov	r6, r0
 80067ca:	460f      	mov	r7, r1
 80067cc:	9d07      	ldr	r5, [sp, #28]
 80067ce:	e7ba      	b.n	8006746 <_svfprintf_r+0xb52>
 80067d0:	9508      	str	r5, [sp, #32]
 80067d2:	e7e3      	b.n	800679c <_svfprintf_r+0xba8>
 80067d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80067d6:	f006 030f 	and.w	r3, r6, #15
 80067da:	5cd3      	ldrb	r3, [r2, r3]
 80067dc:	9a07      	ldr	r2, [sp, #28]
 80067de:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80067e2:	0933      	lsrs	r3, r6, #4
 80067e4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80067e8:	9207      	str	r2, [sp, #28]
 80067ea:	093a      	lsrs	r2, r7, #4
 80067ec:	461e      	mov	r6, r3
 80067ee:	4617      	mov	r7, r2
 80067f0:	ea56 0307 	orrs.w	r3, r6, r7
 80067f4:	d1ee      	bne.n	80067d4 <_svfprintf_r+0xbe0>
 80067f6:	e7db      	b.n	80067b0 <_svfprintf_r+0xbbc>
 80067f8:	b933      	cbnz	r3, 8006808 <_svfprintf_r+0xc14>
 80067fa:	f01a 0f01 	tst.w	sl, #1
 80067fe:	d003      	beq.n	8006808 <_svfprintf_r+0xc14>
 8006800:	2330      	movs	r3, #48	; 0x30
 8006802:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006806:	e794      	b.n	8006732 <_svfprintf_r+0xb3e>
 8006808:	ab52      	add	r3, sp, #328	; 0x148
 800680a:	e3c3      	b.n	8006f94 <_svfprintf_r+0x13a0>
 800680c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800680e:	2b00      	cmp	r3, #0
 8006810:	f000 838a 	beq.w	8006f28 <_svfprintf_r+0x1334>
 8006814:	2000      	movs	r0, #0
 8006816:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800681a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800681e:	960a      	str	r6, [sp, #40]	; 0x28
 8006820:	f7ff bb3f 	b.w	8005ea2 <_svfprintf_r+0x2ae>
 8006824:	2010      	movs	r0, #16
 8006826:	2b07      	cmp	r3, #7
 8006828:	4402      	add	r2, r0
 800682a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800682e:	6060      	str	r0, [r4, #4]
 8006830:	dd08      	ble.n	8006844 <_svfprintf_r+0xc50>
 8006832:	4659      	mov	r1, fp
 8006834:	4648      	mov	r0, r9
 8006836:	aa26      	add	r2, sp, #152	; 0x98
 8006838:	f003 fed6 	bl	800a5e8 <__ssprint_r>
 800683c:	2800      	cmp	r0, #0
 800683e:	f040 8351 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006842:	a929      	add	r1, sp, #164	; 0xa4
 8006844:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006846:	460c      	mov	r4, r1
 8006848:	3b10      	subs	r3, #16
 800684a:	9317      	str	r3, [sp, #92]	; 0x5c
 800684c:	e4f9      	b.n	8006242 <_svfprintf_r+0x64e>
 800684e:	460c      	mov	r4, r1
 8006850:	e513      	b.n	800627a <_svfprintf_r+0x686>
 8006852:	4659      	mov	r1, fp
 8006854:	4648      	mov	r0, r9
 8006856:	aa26      	add	r2, sp, #152	; 0x98
 8006858:	f003 fec6 	bl	800a5e8 <__ssprint_r>
 800685c:	2800      	cmp	r0, #0
 800685e:	f040 8341 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006862:	ac29      	add	r4, sp, #164	; 0xa4
 8006864:	e51b      	b.n	800629e <_svfprintf_r+0x6aa>
 8006866:	4659      	mov	r1, fp
 8006868:	4648      	mov	r0, r9
 800686a:	aa26      	add	r2, sp, #152	; 0x98
 800686c:	f003 febc 	bl	800a5e8 <__ssprint_r>
 8006870:	2800      	cmp	r0, #0
 8006872:	f040 8337 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006876:	ac29      	add	r4, sp, #164	; 0xa4
 8006878:	e521      	b.n	80062be <_svfprintf_r+0x6ca>
 800687a:	2010      	movs	r0, #16
 800687c:	2b07      	cmp	r3, #7
 800687e:	4402      	add	r2, r0
 8006880:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006884:	6060      	str	r0, [r4, #4]
 8006886:	dd08      	ble.n	800689a <_svfprintf_r+0xca6>
 8006888:	4659      	mov	r1, fp
 800688a:	4648      	mov	r0, r9
 800688c:	aa26      	add	r2, sp, #152	; 0x98
 800688e:	f003 feab 	bl	800a5e8 <__ssprint_r>
 8006892:	2800      	cmp	r0, #0
 8006894:	f040 8326 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006898:	a929      	add	r1, sp, #164	; 0xa4
 800689a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800689c:	460c      	mov	r4, r1
 800689e:	3b10      	subs	r3, #16
 80068a0:	9317      	str	r3, [sp, #92]	; 0x5c
 80068a2:	e515      	b.n	80062d0 <_svfprintf_r+0x6dc>
 80068a4:	460c      	mov	r4, r1
 80068a6:	e52f      	b.n	8006308 <_svfprintf_r+0x714>
 80068a8:	2010      	movs	r0, #16
 80068aa:	2b07      	cmp	r3, #7
 80068ac:	4402      	add	r2, r0
 80068ae:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80068b2:	6060      	str	r0, [r4, #4]
 80068b4:	dd08      	ble.n	80068c8 <_svfprintf_r+0xcd4>
 80068b6:	4659      	mov	r1, fp
 80068b8:	4648      	mov	r0, r9
 80068ba:	aa26      	add	r2, sp, #152	; 0x98
 80068bc:	f003 fe94 	bl	800a5e8 <__ssprint_r>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	f040 830f 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 80068c6:	a929      	add	r1, sp, #164	; 0xa4
 80068c8:	460c      	mov	r4, r1
 80068ca:	3e10      	subs	r6, #16
 80068cc:	e520      	b.n	8006310 <_svfprintf_r+0x71c>
 80068ce:	460c      	mov	r4, r1
 80068d0:	e546      	b.n	8006360 <_svfprintf_r+0x76c>
 80068d2:	bf00      	nop
 80068d4:	0800bcd0 	.word	0x0800bcd0
 80068d8:	0800bce1 	.word	0x0800bce1
 80068dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068de:	2b65      	cmp	r3, #101	; 0x65
 80068e0:	f340 824a 	ble.w	8006d78 <_svfprintf_r+0x1184>
 80068e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068e8:	2200      	movs	r2, #0
 80068ea:	2300      	movs	r3, #0
 80068ec:	f7fa f85c 	bl	80009a8 <__aeabi_dcmpeq>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d06a      	beq.n	80069ca <_svfprintf_r+0xdd6>
 80068f4:	4b6f      	ldr	r3, [pc, #444]	; (8006ab4 <_svfprintf_r+0xec0>)
 80068f6:	6023      	str	r3, [r4, #0]
 80068f8:	2301      	movs	r3, #1
 80068fa:	441e      	add	r6, r3
 80068fc:	6063      	str	r3, [r4, #4]
 80068fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006900:	9628      	str	r6, [sp, #160]	; 0xa0
 8006902:	3301      	adds	r3, #1
 8006904:	2b07      	cmp	r3, #7
 8006906:	9327      	str	r3, [sp, #156]	; 0x9c
 8006908:	dc38      	bgt.n	800697c <_svfprintf_r+0xd88>
 800690a:	3408      	adds	r4, #8
 800690c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800690e:	9a08      	ldr	r2, [sp, #32]
 8006910:	4293      	cmp	r3, r2
 8006912:	db03      	blt.n	800691c <_svfprintf_r+0xd28>
 8006914:	f01a 0f01 	tst.w	sl, #1
 8006918:	f43f ad33 	beq.w	8006382 <_svfprintf_r+0x78e>
 800691c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800691e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006920:	6023      	str	r3, [r4, #0]
 8006922:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006924:	6063      	str	r3, [r4, #4]
 8006926:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006928:	4413      	add	r3, r2
 800692a:	9328      	str	r3, [sp, #160]	; 0xa0
 800692c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800692e:	3301      	adds	r3, #1
 8006930:	2b07      	cmp	r3, #7
 8006932:	9327      	str	r3, [sp, #156]	; 0x9c
 8006934:	dc2c      	bgt.n	8006990 <_svfprintf_r+0xd9c>
 8006936:	3408      	adds	r4, #8
 8006938:	9b08      	ldr	r3, [sp, #32]
 800693a:	1e5d      	subs	r5, r3, #1
 800693c:	2d00      	cmp	r5, #0
 800693e:	f77f ad20 	ble.w	8006382 <_svfprintf_r+0x78e>
 8006942:	f04f 0810 	mov.w	r8, #16
 8006946:	4e5c      	ldr	r6, [pc, #368]	; (8006ab8 <_svfprintf_r+0xec4>)
 8006948:	2d10      	cmp	r5, #16
 800694a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800694e:	f104 0108 	add.w	r1, r4, #8
 8006952:	f103 0301 	add.w	r3, r3, #1
 8006956:	6026      	str	r6, [r4, #0]
 8006958:	dc24      	bgt.n	80069a4 <_svfprintf_r+0xdb0>
 800695a:	6065      	str	r5, [r4, #4]
 800695c:	2b07      	cmp	r3, #7
 800695e:	4415      	add	r5, r2
 8006960:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006964:	f340 829c 	ble.w	8006ea0 <_svfprintf_r+0x12ac>
 8006968:	4659      	mov	r1, fp
 800696a:	4648      	mov	r0, r9
 800696c:	aa26      	add	r2, sp, #152	; 0x98
 800696e:	f003 fe3b 	bl	800a5e8 <__ssprint_r>
 8006972:	2800      	cmp	r0, #0
 8006974:	f040 82b6 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006978:	ac29      	add	r4, sp, #164	; 0xa4
 800697a:	e502      	b.n	8006382 <_svfprintf_r+0x78e>
 800697c:	4659      	mov	r1, fp
 800697e:	4648      	mov	r0, r9
 8006980:	aa26      	add	r2, sp, #152	; 0x98
 8006982:	f003 fe31 	bl	800a5e8 <__ssprint_r>
 8006986:	2800      	cmp	r0, #0
 8006988:	f040 82ac 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 800698c:	ac29      	add	r4, sp, #164	; 0xa4
 800698e:	e7bd      	b.n	800690c <_svfprintf_r+0xd18>
 8006990:	4659      	mov	r1, fp
 8006992:	4648      	mov	r0, r9
 8006994:	aa26      	add	r2, sp, #152	; 0x98
 8006996:	f003 fe27 	bl	800a5e8 <__ssprint_r>
 800699a:	2800      	cmp	r0, #0
 800699c:	f040 82a2 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 80069a0:	ac29      	add	r4, sp, #164	; 0xa4
 80069a2:	e7c9      	b.n	8006938 <_svfprintf_r+0xd44>
 80069a4:	3210      	adds	r2, #16
 80069a6:	2b07      	cmp	r3, #7
 80069a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80069ac:	f8c4 8004 	str.w	r8, [r4, #4]
 80069b0:	dd08      	ble.n	80069c4 <_svfprintf_r+0xdd0>
 80069b2:	4659      	mov	r1, fp
 80069b4:	4648      	mov	r0, r9
 80069b6:	aa26      	add	r2, sp, #152	; 0x98
 80069b8:	f003 fe16 	bl	800a5e8 <__ssprint_r>
 80069bc:	2800      	cmp	r0, #0
 80069be:	f040 8291 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 80069c2:	a929      	add	r1, sp, #164	; 0xa4
 80069c4:	460c      	mov	r4, r1
 80069c6:	3d10      	subs	r5, #16
 80069c8:	e7be      	b.n	8006948 <_svfprintf_r+0xd54>
 80069ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	dc75      	bgt.n	8006abc <_svfprintf_r+0xec8>
 80069d0:	4b38      	ldr	r3, [pc, #224]	; (8006ab4 <_svfprintf_r+0xec0>)
 80069d2:	6023      	str	r3, [r4, #0]
 80069d4:	2301      	movs	r3, #1
 80069d6:	441e      	add	r6, r3
 80069d8:	6063      	str	r3, [r4, #4]
 80069da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80069dc:	9628      	str	r6, [sp, #160]	; 0xa0
 80069de:	3301      	adds	r3, #1
 80069e0:	2b07      	cmp	r3, #7
 80069e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80069e4:	dc3e      	bgt.n	8006a64 <_svfprintf_r+0xe70>
 80069e6:	3408      	adds	r4, #8
 80069e8:	9908      	ldr	r1, [sp, #32]
 80069ea:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80069ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80069ee:	430a      	orrs	r2, r1
 80069f0:	f00a 0101 	and.w	r1, sl, #1
 80069f4:	430a      	orrs	r2, r1
 80069f6:	f43f acc4 	beq.w	8006382 <_svfprintf_r+0x78e>
 80069fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80069fc:	6022      	str	r2, [r4, #0]
 80069fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a00:	4413      	add	r3, r2
 8006a02:	9328      	str	r3, [sp, #160]	; 0xa0
 8006a04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a06:	6062      	str	r2, [r4, #4]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	2b07      	cmp	r3, #7
 8006a0c:	9327      	str	r3, [sp, #156]	; 0x9c
 8006a0e:	dc33      	bgt.n	8006a78 <_svfprintf_r+0xe84>
 8006a10:	3408      	adds	r4, #8
 8006a12:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006a14:	2d00      	cmp	r5, #0
 8006a16:	da1c      	bge.n	8006a52 <_svfprintf_r+0xe5e>
 8006a18:	4623      	mov	r3, r4
 8006a1a:	f04f 0810 	mov.w	r8, #16
 8006a1e:	4e26      	ldr	r6, [pc, #152]	; (8006ab8 <_svfprintf_r+0xec4>)
 8006a20:	426d      	negs	r5, r5
 8006a22:	2d10      	cmp	r5, #16
 8006a24:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006a28:	f104 0408 	add.w	r4, r4, #8
 8006a2c:	f102 0201 	add.w	r2, r2, #1
 8006a30:	601e      	str	r6, [r3, #0]
 8006a32:	dc2b      	bgt.n	8006a8c <_svfprintf_r+0xe98>
 8006a34:	605d      	str	r5, [r3, #4]
 8006a36:	2a07      	cmp	r2, #7
 8006a38:	440d      	add	r5, r1
 8006a3a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006a3e:	dd08      	ble.n	8006a52 <_svfprintf_r+0xe5e>
 8006a40:	4659      	mov	r1, fp
 8006a42:	4648      	mov	r0, r9
 8006a44:	aa26      	add	r2, sp, #152	; 0x98
 8006a46:	f003 fdcf 	bl	800a5e8 <__ssprint_r>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	f040 824a 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006a50:	ac29      	add	r4, sp, #164	; 0xa4
 8006a52:	9b07      	ldr	r3, [sp, #28]
 8006a54:	9a08      	ldr	r2, [sp, #32]
 8006a56:	6023      	str	r3, [r4, #0]
 8006a58:	9b08      	ldr	r3, [sp, #32]
 8006a5a:	6063      	str	r3, [r4, #4]
 8006a5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006a5e:	4413      	add	r3, r2
 8006a60:	9328      	str	r3, [sp, #160]	; 0xa0
 8006a62:	e487      	b.n	8006374 <_svfprintf_r+0x780>
 8006a64:	4659      	mov	r1, fp
 8006a66:	4648      	mov	r0, r9
 8006a68:	aa26      	add	r2, sp, #152	; 0x98
 8006a6a:	f003 fdbd 	bl	800a5e8 <__ssprint_r>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	f040 8238 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006a74:	ac29      	add	r4, sp, #164	; 0xa4
 8006a76:	e7b7      	b.n	80069e8 <_svfprintf_r+0xdf4>
 8006a78:	4659      	mov	r1, fp
 8006a7a:	4648      	mov	r0, r9
 8006a7c:	aa26      	add	r2, sp, #152	; 0x98
 8006a7e:	f003 fdb3 	bl	800a5e8 <__ssprint_r>
 8006a82:	2800      	cmp	r0, #0
 8006a84:	f040 822e 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006a88:	ac29      	add	r4, sp, #164	; 0xa4
 8006a8a:	e7c2      	b.n	8006a12 <_svfprintf_r+0xe1e>
 8006a8c:	3110      	adds	r1, #16
 8006a8e:	2a07      	cmp	r2, #7
 8006a90:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006a94:	f8c3 8004 	str.w	r8, [r3, #4]
 8006a98:	dd08      	ble.n	8006aac <_svfprintf_r+0xeb8>
 8006a9a:	4659      	mov	r1, fp
 8006a9c:	4648      	mov	r0, r9
 8006a9e:	aa26      	add	r2, sp, #152	; 0x98
 8006aa0:	f003 fda2 	bl	800a5e8 <__ssprint_r>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	f040 821d 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006aaa:	ac29      	add	r4, sp, #164	; 0xa4
 8006aac:	4623      	mov	r3, r4
 8006aae:	3d10      	subs	r5, #16
 8006ab0:	e7b7      	b.n	8006a22 <_svfprintf_r+0xe2e>
 8006ab2:	bf00      	nop
 8006ab4:	0800bcf2 	.word	0x0800bcf2
 8006ab8:	0800bd04 	.word	0x0800bd04
 8006abc:	9b08      	ldr	r3, [sp, #32]
 8006abe:	42ab      	cmp	r3, r5
 8006ac0:	bfa8      	it	ge
 8006ac2:	462b      	movge	r3, r5
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	4698      	mov	r8, r3
 8006ac8:	dd0b      	ble.n	8006ae2 <_svfprintf_r+0xeee>
 8006aca:	9b07      	ldr	r3, [sp, #28]
 8006acc:	4446      	add	r6, r8
 8006ace:	e9c4 3800 	strd	r3, r8, [r4]
 8006ad2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ad4:	9628      	str	r6, [sp, #160]	; 0xa0
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	2b07      	cmp	r3, #7
 8006ada:	9327      	str	r3, [sp, #156]	; 0x9c
 8006adc:	f300 808f 	bgt.w	8006bfe <_svfprintf_r+0x100a>
 8006ae0:	3408      	adds	r4, #8
 8006ae2:	f1b8 0f00 	cmp.w	r8, #0
 8006ae6:	bfb4      	ite	lt
 8006ae8:	462e      	movlt	r6, r5
 8006aea:	eba5 0608 	subge.w	r6, r5, r8
 8006aee:	2e00      	cmp	r6, #0
 8006af0:	dd1c      	ble.n	8006b2c <_svfprintf_r+0xf38>
 8006af2:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8006d74 <_svfprintf_r+0x1180>
 8006af6:	2e10      	cmp	r6, #16
 8006af8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006afc:	f104 0108 	add.w	r1, r4, #8
 8006b00:	f103 0301 	add.w	r3, r3, #1
 8006b04:	f8c4 8000 	str.w	r8, [r4]
 8006b08:	f300 8083 	bgt.w	8006c12 <_svfprintf_r+0x101e>
 8006b0c:	6066      	str	r6, [r4, #4]
 8006b0e:	2b07      	cmp	r3, #7
 8006b10:	4416      	add	r6, r2
 8006b12:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006b16:	f340 808f 	ble.w	8006c38 <_svfprintf_r+0x1044>
 8006b1a:	4659      	mov	r1, fp
 8006b1c:	4648      	mov	r0, r9
 8006b1e:	aa26      	add	r2, sp, #152	; 0x98
 8006b20:	f003 fd62 	bl	800a5e8 <__ssprint_r>
 8006b24:	2800      	cmp	r0, #0
 8006b26:	f040 81dd 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006b2a:	ac29      	add	r4, sp, #164	; 0xa4
 8006b2c:	9b07      	ldr	r3, [sp, #28]
 8006b2e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8006b32:	441d      	add	r5, r3
 8006b34:	d00c      	beq.n	8006b50 <_svfprintf_r+0xf5c>
 8006b36:	4e8f      	ldr	r6, [pc, #572]	; (8006d74 <_svfprintf_r+0x1180>)
 8006b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d17e      	bne.n	8006c3c <_svfprintf_r+0x1048>
 8006b3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d17e      	bne.n	8006c42 <_svfprintf_r+0x104e>
 8006b44:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006b48:	4413      	add	r3, r2
 8006b4a:	429d      	cmp	r5, r3
 8006b4c:	bf28      	it	cs
 8006b4e:	461d      	movcs	r5, r3
 8006b50:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b52:	9a08      	ldr	r2, [sp, #32]
 8006b54:	4293      	cmp	r3, r2
 8006b56:	db02      	blt.n	8006b5e <_svfprintf_r+0xf6a>
 8006b58:	f01a 0f01 	tst.w	sl, #1
 8006b5c:	d00e      	beq.n	8006b7c <_svfprintf_r+0xf88>
 8006b5e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006b60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b62:	6023      	str	r3, [r4, #0]
 8006b64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b66:	6063      	str	r3, [r4, #4]
 8006b68:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006b6a:	4413      	add	r3, r2
 8006b6c:	9328      	str	r3, [sp, #160]	; 0xa0
 8006b6e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b70:	3301      	adds	r3, #1
 8006b72:	2b07      	cmp	r3, #7
 8006b74:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b76:	f300 80e8 	bgt.w	8006d4a <_svfprintf_r+0x1156>
 8006b7a:	3408      	adds	r4, #8
 8006b7c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006b7e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006b82:	440b      	add	r3, r1
 8006b84:	1b8e      	subs	r6, r1, r6
 8006b86:	1b5a      	subs	r2, r3, r5
 8006b88:	4296      	cmp	r6, r2
 8006b8a:	bfa8      	it	ge
 8006b8c:	4616      	movge	r6, r2
 8006b8e:	2e00      	cmp	r6, #0
 8006b90:	dd0b      	ble.n	8006baa <_svfprintf_r+0xfb6>
 8006b92:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006b94:	e9c4 5600 	strd	r5, r6, [r4]
 8006b98:	4433      	add	r3, r6
 8006b9a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006b9c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	2b07      	cmp	r3, #7
 8006ba2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006ba4:	f300 80db 	bgt.w	8006d5e <_svfprintf_r+0x116a>
 8006ba8:	3408      	adds	r4, #8
 8006baa:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006bac:	9b08      	ldr	r3, [sp, #32]
 8006bae:	2e00      	cmp	r6, #0
 8006bb0:	eba3 0505 	sub.w	r5, r3, r5
 8006bb4:	bfa8      	it	ge
 8006bb6:	1bad      	subge	r5, r5, r6
 8006bb8:	2d00      	cmp	r5, #0
 8006bba:	f77f abe2 	ble.w	8006382 <_svfprintf_r+0x78e>
 8006bbe:	f04f 0810 	mov.w	r8, #16
 8006bc2:	4e6c      	ldr	r6, [pc, #432]	; (8006d74 <_svfprintf_r+0x1180>)
 8006bc4:	2d10      	cmp	r5, #16
 8006bc6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006bca:	f104 0108 	add.w	r1, r4, #8
 8006bce:	f103 0301 	add.w	r3, r3, #1
 8006bd2:	6026      	str	r6, [r4, #0]
 8006bd4:	f77f aec1 	ble.w	800695a <_svfprintf_r+0xd66>
 8006bd8:	3210      	adds	r2, #16
 8006bda:	2b07      	cmp	r3, #7
 8006bdc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006be0:	f8c4 8004 	str.w	r8, [r4, #4]
 8006be4:	dd08      	ble.n	8006bf8 <_svfprintf_r+0x1004>
 8006be6:	4659      	mov	r1, fp
 8006be8:	4648      	mov	r0, r9
 8006bea:	aa26      	add	r2, sp, #152	; 0x98
 8006bec:	f003 fcfc 	bl	800a5e8 <__ssprint_r>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	f040 8177 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006bf6:	a929      	add	r1, sp, #164	; 0xa4
 8006bf8:	460c      	mov	r4, r1
 8006bfa:	3d10      	subs	r5, #16
 8006bfc:	e7e2      	b.n	8006bc4 <_svfprintf_r+0xfd0>
 8006bfe:	4659      	mov	r1, fp
 8006c00:	4648      	mov	r0, r9
 8006c02:	aa26      	add	r2, sp, #152	; 0x98
 8006c04:	f003 fcf0 	bl	800a5e8 <__ssprint_r>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	f040 816b 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006c0e:	ac29      	add	r4, sp, #164	; 0xa4
 8006c10:	e767      	b.n	8006ae2 <_svfprintf_r+0xeee>
 8006c12:	2010      	movs	r0, #16
 8006c14:	2b07      	cmp	r3, #7
 8006c16:	4402      	add	r2, r0
 8006c18:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c1c:	6060      	str	r0, [r4, #4]
 8006c1e:	dd08      	ble.n	8006c32 <_svfprintf_r+0x103e>
 8006c20:	4659      	mov	r1, fp
 8006c22:	4648      	mov	r0, r9
 8006c24:	aa26      	add	r2, sp, #152	; 0x98
 8006c26:	f003 fcdf 	bl	800a5e8 <__ssprint_r>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	f040 815a 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006c30:	a929      	add	r1, sp, #164	; 0xa4
 8006c32:	460c      	mov	r4, r1
 8006c34:	3e10      	subs	r6, #16
 8006c36:	e75e      	b.n	8006af6 <_svfprintf_r+0xf02>
 8006c38:	460c      	mov	r4, r1
 8006c3a:	e777      	b.n	8006b2c <_svfprintf_r+0xf38>
 8006c3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d052      	beq.n	8006ce8 <_svfprintf_r+0x10f4>
 8006c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c44:	3b01      	subs	r3, #1
 8006c46:	930c      	str	r3, [sp, #48]	; 0x30
 8006c48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006c50:	6063      	str	r3, [r4, #4]
 8006c52:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006c54:	4413      	add	r3, r2
 8006c56:	9328      	str	r3, [sp, #160]	; 0xa0
 8006c58:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	2b07      	cmp	r3, #7
 8006c5e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006c60:	dc49      	bgt.n	8006cf6 <_svfprintf_r+0x1102>
 8006c62:	3408      	adds	r4, #8
 8006c64:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006c68:	eb03 0802 	add.w	r8, r3, r2
 8006c6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c6e:	eba8 0805 	sub.w	r8, r8, r5
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	4598      	cmp	r8, r3
 8006c76:	bfa8      	it	ge
 8006c78:	4698      	movge	r8, r3
 8006c7a:	f1b8 0f00 	cmp.w	r8, #0
 8006c7e:	dd0a      	ble.n	8006c96 <_svfprintf_r+0x10a2>
 8006c80:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006c82:	e9c4 5800 	strd	r5, r8, [r4]
 8006c86:	4443      	add	r3, r8
 8006c88:	9328      	str	r3, [sp, #160]	; 0xa0
 8006c8a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	2b07      	cmp	r3, #7
 8006c90:	9327      	str	r3, [sp, #156]	; 0x9c
 8006c92:	dc3a      	bgt.n	8006d0a <_svfprintf_r+0x1116>
 8006c94:	3408      	adds	r4, #8
 8006c96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c98:	f1b8 0f00 	cmp.w	r8, #0
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	bfb4      	ite	lt
 8006ca0:	4698      	movlt	r8, r3
 8006ca2:	eba3 0808 	subge.w	r8, r3, r8
 8006ca6:	f1b8 0f00 	cmp.w	r8, #0
 8006caa:	dd19      	ble.n	8006ce0 <_svfprintf_r+0x10ec>
 8006cac:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8006cb0:	f1b8 0f10 	cmp.w	r8, #16
 8006cb4:	f102 0201 	add.w	r2, r2, #1
 8006cb8:	f104 0108 	add.w	r1, r4, #8
 8006cbc:	6026      	str	r6, [r4, #0]
 8006cbe:	dc2e      	bgt.n	8006d1e <_svfprintf_r+0x112a>
 8006cc0:	4443      	add	r3, r8
 8006cc2:	2a07      	cmp	r2, #7
 8006cc4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006cc8:	f8c4 8004 	str.w	r8, [r4, #4]
 8006ccc:	dd3b      	ble.n	8006d46 <_svfprintf_r+0x1152>
 8006cce:	4659      	mov	r1, fp
 8006cd0:	4648      	mov	r0, r9
 8006cd2:	aa26      	add	r2, sp, #152	; 0x98
 8006cd4:	f003 fc88 	bl	800a5e8 <__ssprint_r>
 8006cd8:	2800      	cmp	r0, #0
 8006cda:	f040 8103 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006cde:	ac29      	add	r4, sp, #164	; 0xa4
 8006ce0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	441d      	add	r5, r3
 8006ce6:	e727      	b.n	8006b38 <_svfprintf_r+0xf44>
 8006ce8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cea:	3b01      	subs	r3, #1
 8006cec:	930e      	str	r3, [sp, #56]	; 0x38
 8006cee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	930d      	str	r3, [sp, #52]	; 0x34
 8006cf4:	e7a8      	b.n	8006c48 <_svfprintf_r+0x1054>
 8006cf6:	4659      	mov	r1, fp
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	aa26      	add	r2, sp, #152	; 0x98
 8006cfc:	f003 fc74 	bl	800a5e8 <__ssprint_r>
 8006d00:	2800      	cmp	r0, #0
 8006d02:	f040 80ef 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006d06:	ac29      	add	r4, sp, #164	; 0xa4
 8006d08:	e7ac      	b.n	8006c64 <_svfprintf_r+0x1070>
 8006d0a:	4659      	mov	r1, fp
 8006d0c:	4648      	mov	r0, r9
 8006d0e:	aa26      	add	r2, sp, #152	; 0x98
 8006d10:	f003 fc6a 	bl	800a5e8 <__ssprint_r>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	f040 80e5 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006d1a:	ac29      	add	r4, sp, #164	; 0xa4
 8006d1c:	e7bb      	b.n	8006c96 <_svfprintf_r+0x10a2>
 8006d1e:	2010      	movs	r0, #16
 8006d20:	2a07      	cmp	r2, #7
 8006d22:	4403      	add	r3, r0
 8006d24:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006d28:	6060      	str	r0, [r4, #4]
 8006d2a:	dd08      	ble.n	8006d3e <_svfprintf_r+0x114a>
 8006d2c:	4659      	mov	r1, fp
 8006d2e:	4648      	mov	r0, r9
 8006d30:	aa26      	add	r2, sp, #152	; 0x98
 8006d32:	f003 fc59 	bl	800a5e8 <__ssprint_r>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	f040 80d4 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006d3c:	a929      	add	r1, sp, #164	; 0xa4
 8006d3e:	460c      	mov	r4, r1
 8006d40:	f1a8 0810 	sub.w	r8, r8, #16
 8006d44:	e7b2      	b.n	8006cac <_svfprintf_r+0x10b8>
 8006d46:	460c      	mov	r4, r1
 8006d48:	e7ca      	b.n	8006ce0 <_svfprintf_r+0x10ec>
 8006d4a:	4659      	mov	r1, fp
 8006d4c:	4648      	mov	r0, r9
 8006d4e:	aa26      	add	r2, sp, #152	; 0x98
 8006d50:	f003 fc4a 	bl	800a5e8 <__ssprint_r>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	f040 80c5 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006d5a:	ac29      	add	r4, sp, #164	; 0xa4
 8006d5c:	e70e      	b.n	8006b7c <_svfprintf_r+0xf88>
 8006d5e:	4659      	mov	r1, fp
 8006d60:	4648      	mov	r0, r9
 8006d62:	aa26      	add	r2, sp, #152	; 0x98
 8006d64:	f003 fc40 	bl	800a5e8 <__ssprint_r>
 8006d68:	2800      	cmp	r0, #0
 8006d6a:	f040 80bb 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006d6e:	ac29      	add	r4, sp, #164	; 0xa4
 8006d70:	e71b      	b.n	8006baa <_svfprintf_r+0xfb6>
 8006d72:	bf00      	nop
 8006d74:	0800bd04 	.word	0x0800bd04
 8006d78:	9a08      	ldr	r2, [sp, #32]
 8006d7a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d7c:	2a01      	cmp	r2, #1
 8006d7e:	9a07      	ldr	r2, [sp, #28]
 8006d80:	f106 0601 	add.w	r6, r6, #1
 8006d84:	6022      	str	r2, [r4, #0]
 8006d86:	f04f 0201 	mov.w	r2, #1
 8006d8a:	f103 0301 	add.w	r3, r3, #1
 8006d8e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006d92:	f104 0508 	add.w	r5, r4, #8
 8006d96:	6062      	str	r2, [r4, #4]
 8006d98:	dc02      	bgt.n	8006da0 <_svfprintf_r+0x11ac>
 8006d9a:	f01a 0f01 	tst.w	sl, #1
 8006d9e:	d07a      	beq.n	8006e96 <_svfprintf_r+0x12a2>
 8006da0:	2b07      	cmp	r3, #7
 8006da2:	dd08      	ble.n	8006db6 <_svfprintf_r+0x11c2>
 8006da4:	4659      	mov	r1, fp
 8006da6:	4648      	mov	r0, r9
 8006da8:	aa26      	add	r2, sp, #152	; 0x98
 8006daa:	f003 fc1d 	bl	800a5e8 <__ssprint_r>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f040 8098 	bne.w	8006ee4 <_svfprintf_r+0x12f0>
 8006db4:	ad29      	add	r5, sp, #164	; 0xa4
 8006db6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006db8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006dba:	602b      	str	r3, [r5, #0]
 8006dbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006dbe:	606b      	str	r3, [r5, #4]
 8006dc0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dc2:	4413      	add	r3, r2
 8006dc4:	9328      	str	r3, [sp, #160]	; 0xa0
 8006dc6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dc8:	3301      	adds	r3, #1
 8006dca:	2b07      	cmp	r3, #7
 8006dcc:	9327      	str	r3, [sp, #156]	; 0x9c
 8006dce:	dc32      	bgt.n	8006e36 <_svfprintf_r+0x1242>
 8006dd0:	3508      	adds	r5, #8
 8006dd2:	9b08      	ldr	r3, [sp, #32]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006dda:	1e5c      	subs	r4, r3, #1
 8006ddc:	2300      	movs	r3, #0
 8006dde:	f7f9 fde3 	bl	80009a8 <__aeabi_dcmpeq>
 8006de2:	2800      	cmp	r0, #0
 8006de4:	d130      	bne.n	8006e48 <_svfprintf_r+0x1254>
 8006de6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006de8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dea:	9807      	ldr	r0, [sp, #28]
 8006dec:	9a08      	ldr	r2, [sp, #32]
 8006dee:	3101      	adds	r1, #1
 8006df0:	3b01      	subs	r3, #1
 8006df2:	3001      	adds	r0, #1
 8006df4:	4413      	add	r3, r2
 8006df6:	2907      	cmp	r1, #7
 8006df8:	e9c5 0400 	strd	r0, r4, [r5]
 8006dfc:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8006e00:	dd4c      	ble.n	8006e9c <_svfprintf_r+0x12a8>
 8006e02:	4659      	mov	r1, fp
 8006e04:	4648      	mov	r0, r9
 8006e06:	aa26      	add	r2, sp, #152	; 0x98
 8006e08:	f003 fbee 	bl	800a5e8 <__ssprint_r>
 8006e0c:	2800      	cmp	r0, #0
 8006e0e:	d169      	bne.n	8006ee4 <_svfprintf_r+0x12f0>
 8006e10:	ad29      	add	r5, sp, #164	; 0xa4
 8006e12:	ab22      	add	r3, sp, #136	; 0x88
 8006e14:	602b      	str	r3, [r5, #0]
 8006e16:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006e18:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006e1a:	606b      	str	r3, [r5, #4]
 8006e1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e1e:	4413      	add	r3, r2
 8006e20:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e22:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e24:	3301      	adds	r3, #1
 8006e26:	2b07      	cmp	r3, #7
 8006e28:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e2a:	f73f ad9d 	bgt.w	8006968 <_svfprintf_r+0xd74>
 8006e2e:	f105 0408 	add.w	r4, r5, #8
 8006e32:	f7ff baa6 	b.w	8006382 <_svfprintf_r+0x78e>
 8006e36:	4659      	mov	r1, fp
 8006e38:	4648      	mov	r0, r9
 8006e3a:	aa26      	add	r2, sp, #152	; 0x98
 8006e3c:	f003 fbd4 	bl	800a5e8 <__ssprint_r>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d14f      	bne.n	8006ee4 <_svfprintf_r+0x12f0>
 8006e44:	ad29      	add	r5, sp, #164	; 0xa4
 8006e46:	e7c4      	b.n	8006dd2 <_svfprintf_r+0x11de>
 8006e48:	2c00      	cmp	r4, #0
 8006e4a:	dde2      	ble.n	8006e12 <_svfprintf_r+0x121e>
 8006e4c:	f04f 0810 	mov.w	r8, #16
 8006e50:	4e51      	ldr	r6, [pc, #324]	; (8006f98 <_svfprintf_r+0x13a4>)
 8006e52:	2c10      	cmp	r4, #16
 8006e54:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e58:	f105 0108 	add.w	r1, r5, #8
 8006e5c:	f103 0301 	add.w	r3, r3, #1
 8006e60:	602e      	str	r6, [r5, #0]
 8006e62:	dc07      	bgt.n	8006e74 <_svfprintf_r+0x1280>
 8006e64:	606c      	str	r4, [r5, #4]
 8006e66:	2b07      	cmp	r3, #7
 8006e68:	4414      	add	r4, r2
 8006e6a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8006e6e:	dcc8      	bgt.n	8006e02 <_svfprintf_r+0x120e>
 8006e70:	460d      	mov	r5, r1
 8006e72:	e7ce      	b.n	8006e12 <_svfprintf_r+0x121e>
 8006e74:	3210      	adds	r2, #16
 8006e76:	2b07      	cmp	r3, #7
 8006e78:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006e7c:	f8c5 8004 	str.w	r8, [r5, #4]
 8006e80:	dd06      	ble.n	8006e90 <_svfprintf_r+0x129c>
 8006e82:	4659      	mov	r1, fp
 8006e84:	4648      	mov	r0, r9
 8006e86:	aa26      	add	r2, sp, #152	; 0x98
 8006e88:	f003 fbae 	bl	800a5e8 <__ssprint_r>
 8006e8c:	bb50      	cbnz	r0, 8006ee4 <_svfprintf_r+0x12f0>
 8006e8e:	a929      	add	r1, sp, #164	; 0xa4
 8006e90:	460d      	mov	r5, r1
 8006e92:	3c10      	subs	r4, #16
 8006e94:	e7dd      	b.n	8006e52 <_svfprintf_r+0x125e>
 8006e96:	2b07      	cmp	r3, #7
 8006e98:	ddbb      	ble.n	8006e12 <_svfprintf_r+0x121e>
 8006e9a:	e7b2      	b.n	8006e02 <_svfprintf_r+0x120e>
 8006e9c:	3508      	adds	r5, #8
 8006e9e:	e7b8      	b.n	8006e12 <_svfprintf_r+0x121e>
 8006ea0:	460c      	mov	r4, r1
 8006ea2:	f7ff ba6e 	b.w	8006382 <_svfprintf_r+0x78e>
 8006ea6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006eaa:	1a9d      	subs	r5, r3, r2
 8006eac:	2d00      	cmp	r5, #0
 8006eae:	f77f aa6c 	ble.w	800638a <_svfprintf_r+0x796>
 8006eb2:	f04f 0810 	mov.w	r8, #16
 8006eb6:	4e39      	ldr	r6, [pc, #228]	; (8006f9c <_svfprintf_r+0x13a8>)
 8006eb8:	2d10      	cmp	r5, #16
 8006eba:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006ebe:	6026      	str	r6, [r4, #0]
 8006ec0:	f103 0301 	add.w	r3, r3, #1
 8006ec4:	dc17      	bgt.n	8006ef6 <_svfprintf_r+0x1302>
 8006ec6:	6065      	str	r5, [r4, #4]
 8006ec8:	2b07      	cmp	r3, #7
 8006eca:	4415      	add	r5, r2
 8006ecc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006ed0:	f77f aa5b 	ble.w	800638a <_svfprintf_r+0x796>
 8006ed4:	4659      	mov	r1, fp
 8006ed6:	4648      	mov	r0, r9
 8006ed8:	aa26      	add	r2, sp, #152	; 0x98
 8006eda:	f003 fb85 	bl	800a5e8 <__ssprint_r>
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	f43f aa53 	beq.w	800638a <_svfprintf_r+0x796>
 8006ee4:	2f00      	cmp	r7, #0
 8006ee6:	f43f a87e 	beq.w	8005fe6 <_svfprintf_r+0x3f2>
 8006eea:	4639      	mov	r1, r7
 8006eec:	4648      	mov	r0, r9
 8006eee:	f002 fb3f 	bl	8009570 <_free_r>
 8006ef2:	f7ff b878 	b.w	8005fe6 <_svfprintf_r+0x3f2>
 8006ef6:	3210      	adds	r2, #16
 8006ef8:	2b07      	cmp	r3, #7
 8006efa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006efe:	f8c4 8004 	str.w	r8, [r4, #4]
 8006f02:	dc02      	bgt.n	8006f0a <_svfprintf_r+0x1316>
 8006f04:	3408      	adds	r4, #8
 8006f06:	3d10      	subs	r5, #16
 8006f08:	e7d6      	b.n	8006eb8 <_svfprintf_r+0x12c4>
 8006f0a:	4659      	mov	r1, fp
 8006f0c:	4648      	mov	r0, r9
 8006f0e:	aa26      	add	r2, sp, #152	; 0x98
 8006f10:	f003 fb6a 	bl	800a5e8 <__ssprint_r>
 8006f14:	2800      	cmp	r0, #0
 8006f16:	d1e5      	bne.n	8006ee4 <_svfprintf_r+0x12f0>
 8006f18:	ac29      	add	r4, sp, #164	; 0xa4
 8006f1a:	e7f4      	b.n	8006f06 <_svfprintf_r+0x1312>
 8006f1c:	4639      	mov	r1, r7
 8006f1e:	4648      	mov	r0, r9
 8006f20:	f002 fb26 	bl	8009570 <_free_r>
 8006f24:	f7ff ba48 	b.w	80063b8 <_svfprintf_r+0x7c4>
 8006f28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f43f a85b 	beq.w	8005fe6 <_svfprintf_r+0x3f2>
 8006f30:	4659      	mov	r1, fp
 8006f32:	4648      	mov	r0, r9
 8006f34:	aa26      	add	r2, sp, #152	; 0x98
 8006f36:	f003 fb57 	bl	800a5e8 <__ssprint_r>
 8006f3a:	f7ff b854 	b.w	8005fe6 <_svfprintf_r+0x3f2>
 8006f3e:	ea56 0207 	orrs.w	r2, r6, r7
 8006f42:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006f46:	f43f ab54 	beq.w	80065f2 <_svfprintf_r+0x9fe>
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	f43f abea 	beq.w	8006724 <_svfprintf_r+0xb30>
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	ab52      	add	r3, sp, #328	; 0x148
 8006f54:	9307      	str	r3, [sp, #28]
 8006f56:	f43f ac3d 	beq.w	80067d4 <_svfprintf_r+0xbe0>
 8006f5a:	9907      	ldr	r1, [sp, #28]
 8006f5c:	f006 0307 	and.w	r3, r6, #7
 8006f60:	460a      	mov	r2, r1
 8006f62:	3330      	adds	r3, #48	; 0x30
 8006f64:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006f68:	9207      	str	r2, [sp, #28]
 8006f6a:	08f2      	lsrs	r2, r6, #3
 8006f6c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8006f70:	08f8      	lsrs	r0, r7, #3
 8006f72:	4616      	mov	r6, r2
 8006f74:	4607      	mov	r7, r0
 8006f76:	ea56 0207 	orrs.w	r2, r6, r7
 8006f7a:	d1ee      	bne.n	8006f5a <_svfprintf_r+0x1366>
 8006f7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f7e:	07d2      	lsls	r2, r2, #31
 8006f80:	f57f ac16 	bpl.w	80067b0 <_svfprintf_r+0xbbc>
 8006f84:	2b30      	cmp	r3, #48	; 0x30
 8006f86:	f43f ac13 	beq.w	80067b0 <_svfprintf_r+0xbbc>
 8006f8a:	2330      	movs	r3, #48	; 0x30
 8006f8c:	9a07      	ldr	r2, [sp, #28]
 8006f8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f92:	1e8b      	subs	r3, r1, #2
 8006f94:	9307      	str	r3, [sp, #28]
 8006f96:	e40b      	b.n	80067b0 <_svfprintf_r+0xbbc>
 8006f98:	0800bd04 	.word	0x0800bd04
 8006f9c:	0800bcf4 	.word	0x0800bcf4

08006fa0 <sysconf>:
 8006fa0:	2808      	cmp	r0, #8
 8006fa2:	b508      	push	{r3, lr}
 8006fa4:	d006      	beq.n	8006fb4 <sysconf+0x14>
 8006fa6:	f7fe fb93 	bl	80056d0 <__errno>
 8006faa:	2316      	movs	r3, #22
 8006fac:	6003      	str	r3, [r0, #0]
 8006fae:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb2:	bd08      	pop	{r3, pc}
 8006fb4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006fb8:	e7fb      	b.n	8006fb2 <sysconf+0x12>
	...

08006fbc <_vfprintf_r>:
 8006fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc0:	b0d3      	sub	sp, #332	; 0x14c
 8006fc2:	468a      	mov	sl, r1
 8006fc4:	4691      	mov	r9, r2
 8006fc6:	461c      	mov	r4, r3
 8006fc8:	461e      	mov	r6, r3
 8006fca:	4683      	mov	fp, r0
 8006fcc:	f002 fcfa 	bl	80099c4 <_localeconv_r>
 8006fd0:	6803      	ldr	r3, [r0, #0]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	9318      	str	r3, [sp, #96]	; 0x60
 8006fd6:	f7f9 f8bb 	bl	8000150 <strlen>
 8006fda:	9012      	str	r0, [sp, #72]	; 0x48
 8006fdc:	f1bb 0f00 	cmp.w	fp, #0
 8006fe0:	d005      	beq.n	8006fee <_vfprintf_r+0x32>
 8006fe2:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8006fe6:	b913      	cbnz	r3, 8006fee <_vfprintf_r+0x32>
 8006fe8:	4658      	mov	r0, fp
 8006fea:	f002 fa31 	bl	8009450 <__sinit>
 8006fee:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006ff2:	07da      	lsls	r2, r3, #31
 8006ff4:	d407      	bmi.n	8007006 <_vfprintf_r+0x4a>
 8006ff6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006ffa:	059b      	lsls	r3, r3, #22
 8006ffc:	d403      	bmi.n	8007006 <_vfprintf_r+0x4a>
 8006ffe:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007002:	f002 fce5 	bl	80099d0 <__retarget_lock_acquire_recursive>
 8007006:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800700a:	049f      	lsls	r7, r3, #18
 800700c:	d409      	bmi.n	8007022 <_vfprintf_r+0x66>
 800700e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007012:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007016:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800701a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800701e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8007022:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007026:	071d      	lsls	r5, r3, #28
 8007028:	d502      	bpl.n	8007030 <_vfprintf_r+0x74>
 800702a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800702e:	b9c3      	cbnz	r3, 8007062 <_vfprintf_r+0xa6>
 8007030:	4651      	mov	r1, sl
 8007032:	4658      	mov	r0, fp
 8007034:	f001 fa5c 	bl	80084f0 <__swsetup_r>
 8007038:	b198      	cbz	r0, 8007062 <_vfprintf_r+0xa6>
 800703a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800703e:	07dc      	lsls	r4, r3, #31
 8007040:	d506      	bpl.n	8007050 <_vfprintf_r+0x94>
 8007042:	f04f 33ff 	mov.w	r3, #4294967295
 8007046:	9313      	str	r3, [sp, #76]	; 0x4c
 8007048:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800704a:	b053      	add	sp, #332	; 0x14c
 800704c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007050:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007054:	0598      	lsls	r0, r3, #22
 8007056:	d4f4      	bmi.n	8007042 <_vfprintf_r+0x86>
 8007058:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800705c:	f002 fcb9 	bl	80099d2 <__retarget_lock_release_recursive>
 8007060:	e7ef      	b.n	8007042 <_vfprintf_r+0x86>
 8007062:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007066:	f003 021a 	and.w	r2, r3, #26
 800706a:	2a0a      	cmp	r2, #10
 800706c:	d115      	bne.n	800709a <_vfprintf_r+0xde>
 800706e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8007072:	2a00      	cmp	r2, #0
 8007074:	db11      	blt.n	800709a <_vfprintf_r+0xde>
 8007076:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800707a:	07d1      	lsls	r1, r2, #31
 800707c:	d405      	bmi.n	800708a <_vfprintf_r+0xce>
 800707e:	059a      	lsls	r2, r3, #22
 8007080:	d403      	bmi.n	800708a <_vfprintf_r+0xce>
 8007082:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007086:	f002 fca4 	bl	80099d2 <__retarget_lock_release_recursive>
 800708a:	4623      	mov	r3, r4
 800708c:	464a      	mov	r2, r9
 800708e:	4651      	mov	r1, sl
 8007090:	4658      	mov	r0, fp
 8007092:	f001 f9b3 	bl	80083fc <__sbprintf>
 8007096:	9013      	str	r0, [sp, #76]	; 0x4c
 8007098:	e7d6      	b.n	8007048 <_vfprintf_r+0x8c>
 800709a:	2500      	movs	r5, #0
 800709c:	2200      	movs	r2, #0
 800709e:	2300      	movs	r3, #0
 80070a0:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80070a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80070a8:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80070ac:	ac29      	add	r4, sp, #164	; 0xa4
 80070ae:	9426      	str	r4, [sp, #152]	; 0x98
 80070b0:	9508      	str	r5, [sp, #32]
 80070b2:	950e      	str	r5, [sp, #56]	; 0x38
 80070b4:	9516      	str	r5, [sp, #88]	; 0x58
 80070b6:	9519      	str	r5, [sp, #100]	; 0x64
 80070b8:	9513      	str	r5, [sp, #76]	; 0x4c
 80070ba:	464b      	mov	r3, r9
 80070bc:	461d      	mov	r5, r3
 80070be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070c2:	b10a      	cbz	r2, 80070c8 <_vfprintf_r+0x10c>
 80070c4:	2a25      	cmp	r2, #37	; 0x25
 80070c6:	d1f9      	bne.n	80070bc <_vfprintf_r+0x100>
 80070c8:	ebb5 0709 	subs.w	r7, r5, r9
 80070cc:	d00d      	beq.n	80070ea <_vfprintf_r+0x12e>
 80070ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80070d0:	e9c4 9700 	strd	r9, r7, [r4]
 80070d4:	443b      	add	r3, r7
 80070d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80070d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80070da:	3301      	adds	r3, #1
 80070dc:	2b07      	cmp	r3, #7
 80070de:	9327      	str	r3, [sp, #156]	; 0x9c
 80070e0:	dc7a      	bgt.n	80071d8 <_vfprintf_r+0x21c>
 80070e2:	3408      	adds	r4, #8
 80070e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80070e6:	443b      	add	r3, r7
 80070e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80070ea:	782b      	ldrb	r3, [r5, #0]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f001 813d 	beq.w	800836c <_vfprintf_r+0x13b0>
 80070f2:	2300      	movs	r3, #0
 80070f4:	f04f 32ff 	mov.w	r2, #4294967295
 80070f8:	4698      	mov	r8, r3
 80070fa:	270a      	movs	r7, #10
 80070fc:	212b      	movs	r1, #43	; 0x2b
 80070fe:	3501      	adds	r5, #1
 8007100:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007104:	9207      	str	r2, [sp, #28]
 8007106:	9314      	str	r3, [sp, #80]	; 0x50
 8007108:	462a      	mov	r2, r5
 800710a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800710e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007110:	4613      	mov	r3, r2
 8007112:	930f      	str	r3, [sp, #60]	; 0x3c
 8007114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007116:	3b20      	subs	r3, #32
 8007118:	2b5a      	cmp	r3, #90	; 0x5a
 800711a:	f200 85a6 	bhi.w	8007c6a <_vfprintf_r+0xcae>
 800711e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007122:	007e      	.short	0x007e
 8007124:	05a405a4 	.word	0x05a405a4
 8007128:	05a40086 	.word	0x05a40086
 800712c:	05a405a4 	.word	0x05a405a4
 8007130:	05a40065 	.word	0x05a40065
 8007134:	008905a4 	.word	0x008905a4
 8007138:	05a40093 	.word	0x05a40093
 800713c:	00960090 	.word	0x00960090
 8007140:	00b205a4 	.word	0x00b205a4
 8007144:	00b500b5 	.word	0x00b500b5
 8007148:	00b500b5 	.word	0x00b500b5
 800714c:	00b500b5 	.word	0x00b500b5
 8007150:	00b500b5 	.word	0x00b500b5
 8007154:	05a400b5 	.word	0x05a400b5
 8007158:	05a405a4 	.word	0x05a405a4
 800715c:	05a405a4 	.word	0x05a405a4
 8007160:	05a405a4 	.word	0x05a405a4
 8007164:	05a4011f 	.word	0x05a4011f
 8007168:	00f500e2 	.word	0x00f500e2
 800716c:	011f011f 	.word	0x011f011f
 8007170:	05a4011f 	.word	0x05a4011f
 8007174:	05a405a4 	.word	0x05a405a4
 8007178:	00c505a4 	.word	0x00c505a4
 800717c:	05a405a4 	.word	0x05a405a4
 8007180:	05a40484 	.word	0x05a40484
 8007184:	05a405a4 	.word	0x05a405a4
 8007188:	05a404cb 	.word	0x05a404cb
 800718c:	05a404ec 	.word	0x05a404ec
 8007190:	050b05a4 	.word	0x050b05a4
 8007194:	05a405a4 	.word	0x05a405a4
 8007198:	05a405a4 	.word	0x05a405a4
 800719c:	05a405a4 	.word	0x05a405a4
 80071a0:	05a405a4 	.word	0x05a405a4
 80071a4:	05a4011f 	.word	0x05a4011f
 80071a8:	00f700e2 	.word	0x00f700e2
 80071ac:	011f011f 	.word	0x011f011f
 80071b0:	00c8011f 	.word	0x00c8011f
 80071b4:	00dc00f7 	.word	0x00dc00f7
 80071b8:	00d505a4 	.word	0x00d505a4
 80071bc:	046105a4 	.word	0x046105a4
 80071c0:	04ba0486 	.word	0x04ba0486
 80071c4:	05a400dc 	.word	0x05a400dc
 80071c8:	007c04cb 	.word	0x007c04cb
 80071cc:	05a404ee 	.word	0x05a404ee
 80071d0:	052805a4 	.word	0x052805a4
 80071d4:	007c05a4 	.word	0x007c05a4
 80071d8:	4651      	mov	r1, sl
 80071da:	4658      	mov	r0, fp
 80071dc:	aa26      	add	r2, sp, #152	; 0x98
 80071de:	f003 fa7e 	bl	800a6de <__sprint_r>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	f040 8127 	bne.w	8007436 <_vfprintf_r+0x47a>
 80071e8:	ac29      	add	r4, sp, #164	; 0xa4
 80071ea:	e77b      	b.n	80070e4 <_vfprintf_r+0x128>
 80071ec:	4658      	mov	r0, fp
 80071ee:	f002 fbe9 	bl	80099c4 <_localeconv_r>
 80071f2:	6843      	ldr	r3, [r0, #4]
 80071f4:	4618      	mov	r0, r3
 80071f6:	9319      	str	r3, [sp, #100]	; 0x64
 80071f8:	f7f8 ffaa 	bl	8000150 <strlen>
 80071fc:	9016      	str	r0, [sp, #88]	; 0x58
 80071fe:	4658      	mov	r0, fp
 8007200:	f002 fbe0 	bl	80099c4 <_localeconv_r>
 8007204:	6883      	ldr	r3, [r0, #8]
 8007206:	212b      	movs	r1, #43	; 0x2b
 8007208:	930e      	str	r3, [sp, #56]	; 0x38
 800720a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800720c:	b12b      	cbz	r3, 800721a <_vfprintf_r+0x25e>
 800720e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007210:	b11b      	cbz	r3, 800721a <_vfprintf_r+0x25e>
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	b10b      	cbz	r3, 800721a <_vfprintf_r+0x25e>
 8007216:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800721a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800721c:	e774      	b.n	8007108 <_vfprintf_r+0x14c>
 800721e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1f9      	bne.n	800721a <_vfprintf_r+0x25e>
 8007226:	2320      	movs	r3, #32
 8007228:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800722c:	e7f5      	b.n	800721a <_vfprintf_r+0x25e>
 800722e:	f048 0801 	orr.w	r8, r8, #1
 8007232:	e7f2      	b.n	800721a <_vfprintf_r+0x25e>
 8007234:	f856 3b04 	ldr.w	r3, [r6], #4
 8007238:	2b00      	cmp	r3, #0
 800723a:	9314      	str	r3, [sp, #80]	; 0x50
 800723c:	daed      	bge.n	800721a <_vfprintf_r+0x25e>
 800723e:	425b      	negs	r3, r3
 8007240:	9314      	str	r3, [sp, #80]	; 0x50
 8007242:	f048 0804 	orr.w	r8, r8, #4
 8007246:	e7e8      	b.n	800721a <_vfprintf_r+0x25e>
 8007248:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800724c:	e7e5      	b.n	800721a <_vfprintf_r+0x25e>
 800724e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007250:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007254:	2a2a      	cmp	r2, #42	; 0x2a
 8007256:	920b      	str	r2, [sp, #44]	; 0x2c
 8007258:	d112      	bne.n	8007280 <_vfprintf_r+0x2c4>
 800725a:	f856 0b04 	ldr.w	r0, [r6], #4
 800725e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007260:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8007264:	9207      	str	r2, [sp, #28]
 8007266:	e7d8      	b.n	800721a <_vfprintf_r+0x25e>
 8007268:	9807      	ldr	r0, [sp, #28]
 800726a:	fb07 2200 	mla	r2, r7, r0, r2
 800726e:	9207      	str	r2, [sp, #28]
 8007270:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007274:	920b      	str	r2, [sp, #44]	; 0x2c
 8007276:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007278:	3a30      	subs	r2, #48	; 0x30
 800727a:	2a09      	cmp	r2, #9
 800727c:	d9f4      	bls.n	8007268 <_vfprintf_r+0x2ac>
 800727e:	e748      	b.n	8007112 <_vfprintf_r+0x156>
 8007280:	2200      	movs	r2, #0
 8007282:	9207      	str	r2, [sp, #28]
 8007284:	e7f7      	b.n	8007276 <_vfprintf_r+0x2ba>
 8007286:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800728a:	e7c6      	b.n	800721a <_vfprintf_r+0x25e>
 800728c:	2200      	movs	r2, #0
 800728e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007290:	9214      	str	r2, [sp, #80]	; 0x50
 8007292:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007294:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007296:	3a30      	subs	r2, #48	; 0x30
 8007298:	fb07 2200 	mla	r2, r7, r0, r2
 800729c:	9214      	str	r2, [sp, #80]	; 0x50
 800729e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072a2:	920b      	str	r2, [sp, #44]	; 0x2c
 80072a4:	3a30      	subs	r2, #48	; 0x30
 80072a6:	2a09      	cmp	r2, #9
 80072a8:	d9f3      	bls.n	8007292 <_vfprintf_r+0x2d6>
 80072aa:	e732      	b.n	8007112 <_vfprintf_r+0x156>
 80072ac:	f048 0808 	orr.w	r8, r8, #8
 80072b0:	e7b3      	b.n	800721a <_vfprintf_r+0x25e>
 80072b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	2b68      	cmp	r3, #104	; 0x68
 80072b8:	bf01      	itttt	eq
 80072ba:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80072bc:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80072c0:	3301      	addeq	r3, #1
 80072c2:	930f      	streq	r3, [sp, #60]	; 0x3c
 80072c4:	bf18      	it	ne
 80072c6:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80072ca:	e7a6      	b.n	800721a <_vfprintf_r+0x25e>
 80072cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	2b6c      	cmp	r3, #108	; 0x6c
 80072d2:	d105      	bne.n	80072e0 <_vfprintf_r+0x324>
 80072d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072d6:	3301      	adds	r3, #1
 80072d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80072da:	f048 0820 	orr.w	r8, r8, #32
 80072de:	e79c      	b.n	800721a <_vfprintf_r+0x25e>
 80072e0:	f048 0810 	orr.w	r8, r8, #16
 80072e4:	e799      	b.n	800721a <_vfprintf_r+0x25e>
 80072e6:	4632      	mov	r2, r6
 80072e8:	2000      	movs	r0, #0
 80072ea:	f852 3b04 	ldr.w	r3, [r2], #4
 80072ee:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80072f2:	920a      	str	r2, [sp, #40]	; 0x28
 80072f4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80072f8:	2301      	movs	r3, #1
 80072fa:	4607      	mov	r7, r0
 80072fc:	4606      	mov	r6, r0
 80072fe:	4605      	mov	r5, r0
 8007300:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007304:	9307      	str	r3, [sp, #28]
 8007306:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800730a:	e1b4      	b.n	8007676 <_vfprintf_r+0x6ba>
 800730c:	f048 0810 	orr.w	r8, r8, #16
 8007310:	f018 0f20 	tst.w	r8, #32
 8007314:	d011      	beq.n	800733a <_vfprintf_r+0x37e>
 8007316:	3607      	adds	r6, #7
 8007318:	f026 0307 	bic.w	r3, r6, #7
 800731c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007320:	930a      	str	r3, [sp, #40]	; 0x28
 8007322:	2e00      	cmp	r6, #0
 8007324:	f177 0300 	sbcs.w	r3, r7, #0
 8007328:	da05      	bge.n	8007336 <_vfprintf_r+0x37a>
 800732a:	232d      	movs	r3, #45	; 0x2d
 800732c:	4276      	negs	r6, r6
 800732e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007332:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007336:	2301      	movs	r3, #1
 8007338:	e388      	b.n	8007a4c <_vfprintf_r+0xa90>
 800733a:	1d33      	adds	r3, r6, #4
 800733c:	f018 0f10 	tst.w	r8, #16
 8007340:	930a      	str	r3, [sp, #40]	; 0x28
 8007342:	d002      	beq.n	800734a <_vfprintf_r+0x38e>
 8007344:	6836      	ldr	r6, [r6, #0]
 8007346:	17f7      	asrs	r7, r6, #31
 8007348:	e7eb      	b.n	8007322 <_vfprintf_r+0x366>
 800734a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800734e:	6836      	ldr	r6, [r6, #0]
 8007350:	d001      	beq.n	8007356 <_vfprintf_r+0x39a>
 8007352:	b236      	sxth	r6, r6
 8007354:	e7f7      	b.n	8007346 <_vfprintf_r+0x38a>
 8007356:	f418 7f00 	tst.w	r8, #512	; 0x200
 800735a:	bf18      	it	ne
 800735c:	b276      	sxtbne	r6, r6
 800735e:	e7f2      	b.n	8007346 <_vfprintf_r+0x38a>
 8007360:	3607      	adds	r6, #7
 8007362:	f026 0307 	bic.w	r3, r6, #7
 8007366:	4619      	mov	r1, r3
 8007368:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800736c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007370:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007374:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007378:	910a      	str	r1, [sp, #40]	; 0x28
 800737a:	f04f 32ff 	mov.w	r2, #4294967295
 800737e:	4630      	mov	r0, r6
 8007380:	4629      	mov	r1, r5
 8007382:	4b3c      	ldr	r3, [pc, #240]	; (8007474 <_vfprintf_r+0x4b8>)
 8007384:	f7f9 fb42 	bl	8000a0c <__aeabi_dcmpun>
 8007388:	bb00      	cbnz	r0, 80073cc <_vfprintf_r+0x410>
 800738a:	f04f 32ff 	mov.w	r2, #4294967295
 800738e:	4630      	mov	r0, r6
 8007390:	4629      	mov	r1, r5
 8007392:	4b38      	ldr	r3, [pc, #224]	; (8007474 <_vfprintf_r+0x4b8>)
 8007394:	f7f9 fb1c 	bl	80009d0 <__aeabi_dcmple>
 8007398:	b9c0      	cbnz	r0, 80073cc <_vfprintf_r+0x410>
 800739a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800739e:	2200      	movs	r2, #0
 80073a0:	2300      	movs	r3, #0
 80073a2:	f7f9 fb0b 	bl	80009bc <__aeabi_dcmplt>
 80073a6:	b110      	cbz	r0, 80073ae <_vfprintf_r+0x3f2>
 80073a8:	232d      	movs	r3, #45	; 0x2d
 80073aa:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80073ae:	4a32      	ldr	r2, [pc, #200]	; (8007478 <_vfprintf_r+0x4bc>)
 80073b0:	4832      	ldr	r0, [pc, #200]	; (800747c <_vfprintf_r+0x4c0>)
 80073b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073b4:	2700      	movs	r7, #0
 80073b6:	2b47      	cmp	r3, #71	; 0x47
 80073b8:	bfd4      	ite	le
 80073ba:	4691      	movle	r9, r2
 80073bc:	4681      	movgt	r9, r0
 80073be:	2303      	movs	r3, #3
 80073c0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80073c4:	9307      	str	r3, [sp, #28]
 80073c6:	463e      	mov	r6, r7
 80073c8:	f001 b80e 	b.w	80083e8 <_vfprintf_r+0x142c>
 80073cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073d0:	4610      	mov	r0, r2
 80073d2:	4619      	mov	r1, r3
 80073d4:	f7f9 fb1a 	bl	8000a0c <__aeabi_dcmpun>
 80073d8:	4607      	mov	r7, r0
 80073da:	b148      	cbz	r0, 80073f0 <_vfprintf_r+0x434>
 80073dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073de:	4a28      	ldr	r2, [pc, #160]	; (8007480 <_vfprintf_r+0x4c4>)
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bfb8      	it	lt
 80073e4:	232d      	movlt	r3, #45	; 0x2d
 80073e6:	4827      	ldr	r0, [pc, #156]	; (8007484 <_vfprintf_r+0x4c8>)
 80073e8:	bfb8      	it	lt
 80073ea:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80073ee:	e7e0      	b.n	80073b2 <_vfprintf_r+0x3f6>
 80073f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073f2:	f023 0320 	bic.w	r3, r3, #32
 80073f6:	2b41      	cmp	r3, #65	; 0x41
 80073f8:	930c      	str	r3, [sp, #48]	; 0x30
 80073fa:	d12e      	bne.n	800745a <_vfprintf_r+0x49e>
 80073fc:	2330      	movs	r3, #48	; 0x30
 80073fe:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007404:	f048 0802 	orr.w	r8, r8, #2
 8007408:	2b61      	cmp	r3, #97	; 0x61
 800740a:	bf0c      	ite	eq
 800740c:	2378      	moveq	r3, #120	; 0x78
 800740e:	2358      	movne	r3, #88	; 0x58
 8007410:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007414:	9b07      	ldr	r3, [sp, #28]
 8007416:	2b63      	cmp	r3, #99	; 0x63
 8007418:	dd36      	ble.n	8007488 <_vfprintf_r+0x4cc>
 800741a:	4658      	mov	r0, fp
 800741c:	1c59      	adds	r1, r3, #1
 800741e:	f7fe f981 	bl	8005724 <_malloc_r>
 8007422:	4681      	mov	r9, r0
 8007424:	2800      	cmp	r0, #0
 8007426:	f040 8201 	bne.w	800782c <_vfprintf_r+0x870>
 800742a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800742e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007432:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007436:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800743a:	07d9      	lsls	r1, r3, #31
 800743c:	d407      	bmi.n	800744e <_vfprintf_r+0x492>
 800743e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007442:	059a      	lsls	r2, r3, #22
 8007444:	d403      	bmi.n	800744e <_vfprintf_r+0x492>
 8007446:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800744a:	f002 fac2 	bl	80099d2 <__retarget_lock_release_recursive>
 800744e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007452:	065b      	lsls	r3, r3, #25
 8007454:	f57f adf8 	bpl.w	8007048 <_vfprintf_r+0x8c>
 8007458:	e5f3      	b.n	8007042 <_vfprintf_r+0x86>
 800745a:	9b07      	ldr	r3, [sp, #28]
 800745c:	3301      	adds	r3, #1
 800745e:	f000 81e7 	beq.w	8007830 <_vfprintf_r+0x874>
 8007462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007464:	2b47      	cmp	r3, #71	; 0x47
 8007466:	d111      	bne.n	800748c <_vfprintf_r+0x4d0>
 8007468:	9b07      	ldr	r3, [sp, #28]
 800746a:	b97b      	cbnz	r3, 800748c <_vfprintf_r+0x4d0>
 800746c:	461f      	mov	r7, r3
 800746e:	2301      	movs	r3, #1
 8007470:	9307      	str	r3, [sp, #28]
 8007472:	e00b      	b.n	800748c <_vfprintf_r+0x4d0>
 8007474:	7fefffff 	.word	0x7fefffff
 8007478:	0800bcc0 	.word	0x0800bcc0
 800747c:	0800bcc4 	.word	0x0800bcc4
 8007480:	0800bcc8 	.word	0x0800bcc8
 8007484:	0800bccc 	.word	0x0800bccc
 8007488:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800748c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8007490:	9315      	str	r3, [sp, #84]	; 0x54
 8007492:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007494:	1e1d      	subs	r5, r3, #0
 8007496:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007498:	9308      	str	r3, [sp, #32]
 800749a:	bfb7      	itett	lt
 800749c:	462b      	movlt	r3, r5
 800749e:	2300      	movge	r3, #0
 80074a0:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80074a4:	232d      	movlt	r3, #45	; 0x2d
 80074a6:	931c      	str	r3, [sp, #112]	; 0x70
 80074a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074aa:	2b41      	cmp	r3, #65	; 0x41
 80074ac:	f040 81d8 	bne.w	8007860 <_vfprintf_r+0x8a4>
 80074b0:	aa20      	add	r2, sp, #128	; 0x80
 80074b2:	4629      	mov	r1, r5
 80074b4:	9808      	ldr	r0, [sp, #32]
 80074b6:	f003 f80d 	bl	800a4d4 <frexp>
 80074ba:	2200      	movs	r2, #0
 80074bc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80074c0:	f7f9 f80a 	bl	80004d8 <__aeabi_dmul>
 80074c4:	4602      	mov	r2, r0
 80074c6:	460b      	mov	r3, r1
 80074c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80074cc:	2200      	movs	r2, #0
 80074ce:	2300      	movs	r3, #0
 80074d0:	f7f9 fa6a 	bl	80009a8 <__aeabi_dcmpeq>
 80074d4:	b108      	cbz	r0, 80074da <_vfprintf_r+0x51e>
 80074d6:	2301      	movs	r3, #1
 80074d8:	9320      	str	r3, [sp, #128]	; 0x80
 80074da:	4bb2      	ldr	r3, [pc, #712]	; (80077a4 <_vfprintf_r+0x7e8>)
 80074dc:	4eb2      	ldr	r6, [pc, #712]	; (80077a8 <_vfprintf_r+0x7ec>)
 80074de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074e0:	464d      	mov	r5, r9
 80074e2:	2a61      	cmp	r2, #97	; 0x61
 80074e4:	bf18      	it	ne
 80074e6:	461e      	movne	r6, r3
 80074e8:	9b07      	ldr	r3, [sp, #28]
 80074ea:	9617      	str	r6, [sp, #92]	; 0x5c
 80074ec:	1e5e      	subs	r6, r3, #1
 80074ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80074f2:	2200      	movs	r2, #0
 80074f4:	4bad      	ldr	r3, [pc, #692]	; (80077ac <_vfprintf_r+0x7f0>)
 80074f6:	f7f8 ffef 	bl	80004d8 <__aeabi_dmul>
 80074fa:	4602      	mov	r2, r0
 80074fc:	460b      	mov	r3, r1
 80074fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007502:	f7f9 fa99 	bl	8000a38 <__aeabi_d2iz>
 8007506:	901d      	str	r0, [sp, #116]	; 0x74
 8007508:	f7f8 ff7c 	bl	8000404 <__aeabi_i2d>
 800750c:	4602      	mov	r2, r0
 800750e:	460b      	mov	r3, r1
 8007510:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007514:	f7f8 fe28 	bl	8000168 <__aeabi_dsub>
 8007518:	4602      	mov	r2, r0
 800751a:	460b      	mov	r3, r1
 800751c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007520:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007522:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007524:	960d      	str	r6, [sp, #52]	; 0x34
 8007526:	5c9b      	ldrb	r3, [r3, r2]
 8007528:	f805 3b01 	strb.w	r3, [r5], #1
 800752c:	1c73      	adds	r3, r6, #1
 800752e:	d006      	beq.n	800753e <_vfprintf_r+0x582>
 8007530:	2200      	movs	r2, #0
 8007532:	2300      	movs	r3, #0
 8007534:	3e01      	subs	r6, #1
 8007536:	f7f9 fa37 	bl	80009a8 <__aeabi_dcmpeq>
 800753a:	2800      	cmp	r0, #0
 800753c:	d0d7      	beq.n	80074ee <_vfprintf_r+0x532>
 800753e:	2200      	movs	r2, #0
 8007540:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007544:	4b9a      	ldr	r3, [pc, #616]	; (80077b0 <_vfprintf_r+0x7f4>)
 8007546:	f7f9 fa57 	bl	80009f8 <__aeabi_dcmpgt>
 800754a:	b960      	cbnz	r0, 8007566 <_vfprintf_r+0x5aa>
 800754c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007550:	2200      	movs	r2, #0
 8007552:	4b97      	ldr	r3, [pc, #604]	; (80077b0 <_vfprintf_r+0x7f4>)
 8007554:	f7f9 fa28 	bl	80009a8 <__aeabi_dcmpeq>
 8007558:	2800      	cmp	r0, #0
 800755a:	f000 817c 	beq.w	8007856 <_vfprintf_r+0x89a>
 800755e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007560:	07da      	lsls	r2, r3, #31
 8007562:	f140 8178 	bpl.w	8007856 <_vfprintf_r+0x89a>
 8007566:	2030      	movs	r0, #48	; 0x30
 8007568:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800756a:	9524      	str	r5, [sp, #144]	; 0x90
 800756c:	7bd9      	ldrb	r1, [r3, #15]
 800756e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007570:	1e53      	subs	r3, r2, #1
 8007572:	9324      	str	r3, [sp, #144]	; 0x90
 8007574:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007578:	428b      	cmp	r3, r1
 800757a:	f000 815b 	beq.w	8007834 <_vfprintf_r+0x878>
 800757e:	2b39      	cmp	r3, #57	; 0x39
 8007580:	bf0b      	itete	eq
 8007582:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007584:	3301      	addne	r3, #1
 8007586:	7a9b      	ldrbeq	r3, [r3, #10]
 8007588:	b2db      	uxtbne	r3, r3
 800758a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800758e:	eba5 0309 	sub.w	r3, r5, r9
 8007592:	9308      	str	r3, [sp, #32]
 8007594:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007596:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007598:	2b47      	cmp	r3, #71	; 0x47
 800759a:	f040 81ae 	bne.w	80078fa <_vfprintf_r+0x93e>
 800759e:	1ceb      	adds	r3, r5, #3
 80075a0:	db03      	blt.n	80075aa <_vfprintf_r+0x5ee>
 80075a2:	9b07      	ldr	r3, [sp, #28]
 80075a4:	429d      	cmp	r5, r3
 80075a6:	f340 81d3 	ble.w	8007950 <_vfprintf_r+0x994>
 80075aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075ac:	3b02      	subs	r3, #2
 80075ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80075b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075b2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80075b6:	f021 0120 	bic.w	r1, r1, #32
 80075ba:	2941      	cmp	r1, #65	; 0x41
 80075bc:	bf08      	it	eq
 80075be:	320f      	addeq	r2, #15
 80075c0:	f105 33ff 	add.w	r3, r5, #4294967295
 80075c4:	bf06      	itte	eq
 80075c6:	b2d2      	uxtbeq	r2, r2
 80075c8:	2101      	moveq	r1, #1
 80075ca:	2100      	movne	r1, #0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80075d2:	bfb4      	ite	lt
 80075d4:	222d      	movlt	r2, #45	; 0x2d
 80075d6:	222b      	movge	r2, #43	; 0x2b
 80075d8:	9320      	str	r3, [sp, #128]	; 0x80
 80075da:	bfb8      	it	lt
 80075dc:	f1c5 0301 	rsblt	r3, r5, #1
 80075e0:	2b09      	cmp	r3, #9
 80075e2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80075e6:	f340 81a1 	ble.w	800792c <_vfprintf_r+0x970>
 80075ea:	260a      	movs	r6, #10
 80075ec:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80075f0:	fb93 f5f6 	sdiv	r5, r3, r6
 80075f4:	4611      	mov	r1, r2
 80075f6:	fb06 3015 	mls	r0, r6, r5, r3
 80075fa:	3030      	adds	r0, #48	; 0x30
 80075fc:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007600:	4618      	mov	r0, r3
 8007602:	2863      	cmp	r0, #99	; 0x63
 8007604:	462b      	mov	r3, r5
 8007606:	f102 32ff 	add.w	r2, r2, #4294967295
 800760a:	dcf1      	bgt.n	80075f0 <_vfprintf_r+0x634>
 800760c:	3330      	adds	r3, #48	; 0x30
 800760e:	1e88      	subs	r0, r1, #2
 8007610:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007614:	4603      	mov	r3, r0
 8007616:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800761a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800761e:	42ab      	cmp	r3, r5
 8007620:	f0c0 817f 	bcc.w	8007922 <_vfprintf_r+0x966>
 8007624:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007628:	1a52      	subs	r2, r2, r1
 800762a:	42a8      	cmp	r0, r5
 800762c:	bf88      	it	hi
 800762e:	2200      	movhi	r2, #0
 8007630:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007634:	441a      	add	r2, r3
 8007636:	ab22      	add	r3, sp, #136	; 0x88
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	9a08      	ldr	r2, [sp, #32]
 800763c:	931a      	str	r3, [sp, #104]	; 0x68
 800763e:	2a01      	cmp	r2, #1
 8007640:	4413      	add	r3, r2
 8007642:	9307      	str	r3, [sp, #28]
 8007644:	dc02      	bgt.n	800764c <_vfprintf_r+0x690>
 8007646:	f018 0f01 	tst.w	r8, #1
 800764a:	d003      	beq.n	8007654 <_vfprintf_r+0x698>
 800764c:	9b07      	ldr	r3, [sp, #28]
 800764e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007650:	4413      	add	r3, r2
 8007652:	9307      	str	r3, [sp, #28]
 8007654:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800765c:	9315      	str	r3, [sp, #84]	; 0x54
 800765e:	2300      	movs	r3, #0
 8007660:	461d      	mov	r5, r3
 8007662:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007666:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007668:	b113      	cbz	r3, 8007670 <_vfprintf_r+0x6b4>
 800766a:	232d      	movs	r3, #45	; 0x2d
 800766c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007670:	2600      	movs	r6, #0
 8007672:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007676:	9b07      	ldr	r3, [sp, #28]
 8007678:	42b3      	cmp	r3, r6
 800767a:	bfb8      	it	lt
 800767c:	4633      	movlt	r3, r6
 800767e:	9315      	str	r3, [sp, #84]	; 0x54
 8007680:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007684:	b113      	cbz	r3, 800768c <_vfprintf_r+0x6d0>
 8007686:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007688:	3301      	adds	r3, #1
 800768a:	9315      	str	r3, [sp, #84]	; 0x54
 800768c:	f018 0302 	ands.w	r3, r8, #2
 8007690:	931c      	str	r3, [sp, #112]	; 0x70
 8007692:	bf1e      	ittt	ne
 8007694:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007696:	3302      	addne	r3, #2
 8007698:	9315      	strne	r3, [sp, #84]	; 0x54
 800769a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800769e:	931d      	str	r3, [sp, #116]	; 0x74
 80076a0:	d121      	bne.n	80076e6 <_vfprintf_r+0x72a>
 80076a2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80076a6:	1a9b      	subs	r3, r3, r2
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	9317      	str	r3, [sp, #92]	; 0x5c
 80076ac:	dd1b      	ble.n	80076e6 <_vfprintf_r+0x72a>
 80076ae:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80076b2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80076b4:	3301      	adds	r3, #1
 80076b6:	2810      	cmp	r0, #16
 80076b8:	483e      	ldr	r0, [pc, #248]	; (80077b4 <_vfprintf_r+0x7f8>)
 80076ba:	f104 0108 	add.w	r1, r4, #8
 80076be:	6020      	str	r0, [r4, #0]
 80076c0:	f300 82df 	bgt.w	8007c82 <_vfprintf_r+0xcc6>
 80076c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80076c6:	2b07      	cmp	r3, #7
 80076c8:	4402      	add	r2, r0
 80076ca:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80076ce:	6060      	str	r0, [r4, #4]
 80076d0:	f340 82ec 	ble.w	8007cac <_vfprintf_r+0xcf0>
 80076d4:	4651      	mov	r1, sl
 80076d6:	4658      	mov	r0, fp
 80076d8:	aa26      	add	r2, sp, #152	; 0x98
 80076da:	f003 f800 	bl	800a6de <__sprint_r>
 80076de:	2800      	cmp	r0, #0
 80076e0:	f040 8622 	bne.w	8008328 <_vfprintf_r+0x136c>
 80076e4:	ac29      	add	r4, sp, #164	; 0xa4
 80076e6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80076ea:	b173      	cbz	r3, 800770a <_vfprintf_r+0x74e>
 80076ec:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	2301      	movs	r3, #1
 80076f4:	6063      	str	r3, [r4, #4]
 80076f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80076f8:	3301      	adds	r3, #1
 80076fa:	9328      	str	r3, [sp, #160]	; 0xa0
 80076fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80076fe:	3301      	adds	r3, #1
 8007700:	2b07      	cmp	r3, #7
 8007702:	9327      	str	r3, [sp, #156]	; 0x9c
 8007704:	f300 82d4 	bgt.w	8007cb0 <_vfprintf_r+0xcf4>
 8007708:	3408      	adds	r4, #8
 800770a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800770c:	b16b      	cbz	r3, 800772a <_vfprintf_r+0x76e>
 800770e:	ab1f      	add	r3, sp, #124	; 0x7c
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	2302      	movs	r3, #2
 8007714:	6063      	str	r3, [r4, #4]
 8007716:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007718:	3302      	adds	r3, #2
 800771a:	9328      	str	r3, [sp, #160]	; 0xa0
 800771c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800771e:	3301      	adds	r3, #1
 8007720:	2b07      	cmp	r3, #7
 8007722:	9327      	str	r3, [sp, #156]	; 0x9c
 8007724:	f300 82ce 	bgt.w	8007cc4 <_vfprintf_r+0xd08>
 8007728:	3408      	adds	r4, #8
 800772a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800772c:	2b80      	cmp	r3, #128	; 0x80
 800772e:	d121      	bne.n	8007774 <_vfprintf_r+0x7b8>
 8007730:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007734:	1a9b      	subs	r3, r3, r2
 8007736:	2b00      	cmp	r3, #0
 8007738:	9317      	str	r3, [sp, #92]	; 0x5c
 800773a:	dd1b      	ble.n	8007774 <_vfprintf_r+0x7b8>
 800773c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007740:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007742:	3301      	adds	r3, #1
 8007744:	2810      	cmp	r0, #16
 8007746:	481c      	ldr	r0, [pc, #112]	; (80077b8 <_vfprintf_r+0x7fc>)
 8007748:	f104 0108 	add.w	r1, r4, #8
 800774c:	6020      	str	r0, [r4, #0]
 800774e:	f300 82c3 	bgt.w	8007cd8 <_vfprintf_r+0xd1c>
 8007752:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007754:	2b07      	cmp	r3, #7
 8007756:	4402      	add	r2, r0
 8007758:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800775c:	6060      	str	r0, [r4, #4]
 800775e:	f340 82d0 	ble.w	8007d02 <_vfprintf_r+0xd46>
 8007762:	4651      	mov	r1, sl
 8007764:	4658      	mov	r0, fp
 8007766:	aa26      	add	r2, sp, #152	; 0x98
 8007768:	f002 ffb9 	bl	800a6de <__sprint_r>
 800776c:	2800      	cmp	r0, #0
 800776e:	f040 85db 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007772:	ac29      	add	r4, sp, #164	; 0xa4
 8007774:	9b07      	ldr	r3, [sp, #28]
 8007776:	1af6      	subs	r6, r6, r3
 8007778:	2e00      	cmp	r6, #0
 800777a:	dd28      	ble.n	80077ce <_vfprintf_r+0x812>
 800777c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007780:	480d      	ldr	r0, [pc, #52]	; (80077b8 <_vfprintf_r+0x7fc>)
 8007782:	2e10      	cmp	r6, #16
 8007784:	f103 0301 	add.w	r3, r3, #1
 8007788:	f104 0108 	add.w	r1, r4, #8
 800778c:	6020      	str	r0, [r4, #0]
 800778e:	f300 82ba 	bgt.w	8007d06 <_vfprintf_r+0xd4a>
 8007792:	6066      	str	r6, [r4, #4]
 8007794:	2b07      	cmp	r3, #7
 8007796:	4416      	add	r6, r2
 8007798:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800779c:	f340 82c6 	ble.w	8007d2c <_vfprintf_r+0xd70>
 80077a0:	e00c      	b.n	80077bc <_vfprintf_r+0x800>
 80077a2:	bf00      	nop
 80077a4:	0800bce1 	.word	0x0800bce1
 80077a8:	0800bcd0 	.word	0x0800bcd0
 80077ac:	40300000 	.word	0x40300000
 80077b0:	3fe00000 	.word	0x3fe00000
 80077b4:	0800bd14 	.word	0x0800bd14
 80077b8:	0800bd24 	.word	0x0800bd24
 80077bc:	4651      	mov	r1, sl
 80077be:	4658      	mov	r0, fp
 80077c0:	aa26      	add	r2, sp, #152	; 0x98
 80077c2:	f002 ff8c 	bl	800a6de <__sprint_r>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	f040 85ae 	bne.w	8008328 <_vfprintf_r+0x136c>
 80077cc:	ac29      	add	r4, sp, #164	; 0xa4
 80077ce:	f418 7f80 	tst.w	r8, #256	; 0x100
 80077d2:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80077d4:	f040 82b0 	bne.w	8007d38 <_vfprintf_r+0xd7c>
 80077d8:	9b07      	ldr	r3, [sp, #28]
 80077da:	f8c4 9000 	str.w	r9, [r4]
 80077de:	441e      	add	r6, r3
 80077e0:	6063      	str	r3, [r4, #4]
 80077e2:	9628      	str	r6, [sp, #160]	; 0xa0
 80077e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80077e6:	3301      	adds	r3, #1
 80077e8:	2b07      	cmp	r3, #7
 80077ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80077ec:	f300 82ea 	bgt.w	8007dc4 <_vfprintf_r+0xe08>
 80077f0:	3408      	adds	r4, #8
 80077f2:	f018 0f04 	tst.w	r8, #4
 80077f6:	f040 8578 	bne.w	80082ea <_vfprintf_r+0x132e>
 80077fa:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80077fe:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007800:	428a      	cmp	r2, r1
 8007802:	bfac      	ite	ge
 8007804:	189b      	addge	r3, r3, r2
 8007806:	185b      	addlt	r3, r3, r1
 8007808:	9313      	str	r3, [sp, #76]	; 0x4c
 800780a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800780c:	b13b      	cbz	r3, 800781e <_vfprintf_r+0x862>
 800780e:	4651      	mov	r1, sl
 8007810:	4658      	mov	r0, fp
 8007812:	aa26      	add	r2, sp, #152	; 0x98
 8007814:	f002 ff63 	bl	800a6de <__sprint_r>
 8007818:	2800      	cmp	r0, #0
 800781a:	f040 8585 	bne.w	8008328 <_vfprintf_r+0x136c>
 800781e:	2300      	movs	r3, #0
 8007820:	9327      	str	r3, [sp, #156]	; 0x9c
 8007822:	2f00      	cmp	r7, #0
 8007824:	f040 859c 	bne.w	8008360 <_vfprintf_r+0x13a4>
 8007828:	ac29      	add	r4, sp, #164	; 0xa4
 800782a:	e0e7      	b.n	80079fc <_vfprintf_r+0xa40>
 800782c:	4607      	mov	r7, r0
 800782e:	e62d      	b.n	800748c <_vfprintf_r+0x4d0>
 8007830:	2306      	movs	r3, #6
 8007832:	e61d      	b.n	8007470 <_vfprintf_r+0x4b4>
 8007834:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007838:	e699      	b.n	800756e <_vfprintf_r+0x5b2>
 800783a:	f803 0b01 	strb.w	r0, [r3], #1
 800783e:	1aca      	subs	r2, r1, r3
 8007840:	2a00      	cmp	r2, #0
 8007842:	dafa      	bge.n	800783a <_vfprintf_r+0x87e>
 8007844:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007846:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007848:	3201      	adds	r2, #1
 800784a:	f103 0301 	add.w	r3, r3, #1
 800784e:	bfb8      	it	lt
 8007850:	2300      	movlt	r3, #0
 8007852:	441d      	add	r5, r3
 8007854:	e69b      	b.n	800758e <_vfprintf_r+0x5d2>
 8007856:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007858:	462b      	mov	r3, r5
 800785a:	2030      	movs	r0, #48	; 0x30
 800785c:	18a9      	adds	r1, r5, r2
 800785e:	e7ee      	b.n	800783e <_vfprintf_r+0x882>
 8007860:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007862:	2b46      	cmp	r3, #70	; 0x46
 8007864:	d005      	beq.n	8007872 <_vfprintf_r+0x8b6>
 8007866:	2b45      	cmp	r3, #69	; 0x45
 8007868:	d11b      	bne.n	80078a2 <_vfprintf_r+0x8e6>
 800786a:	9b07      	ldr	r3, [sp, #28]
 800786c:	1c5e      	adds	r6, r3, #1
 800786e:	2302      	movs	r3, #2
 8007870:	e001      	b.n	8007876 <_vfprintf_r+0x8ba>
 8007872:	2303      	movs	r3, #3
 8007874:	9e07      	ldr	r6, [sp, #28]
 8007876:	aa24      	add	r2, sp, #144	; 0x90
 8007878:	9204      	str	r2, [sp, #16]
 800787a:	aa21      	add	r2, sp, #132	; 0x84
 800787c:	9203      	str	r2, [sp, #12]
 800787e:	aa20      	add	r2, sp, #128	; 0x80
 8007880:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007884:	9300      	str	r3, [sp, #0]
 8007886:	4658      	mov	r0, fp
 8007888:	462b      	mov	r3, r5
 800788a:	9a08      	ldr	r2, [sp, #32]
 800788c:	f000 ff28 	bl	80086e0 <_dtoa_r>
 8007890:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007892:	4681      	mov	r9, r0
 8007894:	2b47      	cmp	r3, #71	; 0x47
 8007896:	d106      	bne.n	80078a6 <_vfprintf_r+0x8ea>
 8007898:	f018 0f01 	tst.w	r8, #1
 800789c:	d103      	bne.n	80078a6 <_vfprintf_r+0x8ea>
 800789e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80078a0:	e675      	b.n	800758e <_vfprintf_r+0x5d2>
 80078a2:	9e07      	ldr	r6, [sp, #28]
 80078a4:	e7e3      	b.n	800786e <_vfprintf_r+0x8b2>
 80078a6:	eb09 0306 	add.w	r3, r9, r6
 80078aa:	930d      	str	r3, [sp, #52]	; 0x34
 80078ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078ae:	2b46      	cmp	r3, #70	; 0x46
 80078b0:	d111      	bne.n	80078d6 <_vfprintf_r+0x91a>
 80078b2:	f899 3000 	ldrb.w	r3, [r9]
 80078b6:	2b30      	cmp	r3, #48	; 0x30
 80078b8:	d109      	bne.n	80078ce <_vfprintf_r+0x912>
 80078ba:	2200      	movs	r2, #0
 80078bc:	2300      	movs	r3, #0
 80078be:	4629      	mov	r1, r5
 80078c0:	9808      	ldr	r0, [sp, #32]
 80078c2:	f7f9 f871 	bl	80009a8 <__aeabi_dcmpeq>
 80078c6:	b910      	cbnz	r0, 80078ce <_vfprintf_r+0x912>
 80078c8:	f1c6 0601 	rsb	r6, r6, #1
 80078cc:	9620      	str	r6, [sp, #128]	; 0x80
 80078ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80078d2:	441a      	add	r2, r3
 80078d4:	920d      	str	r2, [sp, #52]	; 0x34
 80078d6:	2200      	movs	r2, #0
 80078d8:	2300      	movs	r3, #0
 80078da:	4629      	mov	r1, r5
 80078dc:	9808      	ldr	r0, [sp, #32]
 80078de:	f7f9 f863 	bl	80009a8 <__aeabi_dcmpeq>
 80078e2:	b108      	cbz	r0, 80078e8 <_vfprintf_r+0x92c>
 80078e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078e6:	9324      	str	r3, [sp, #144]	; 0x90
 80078e8:	2230      	movs	r2, #48	; 0x30
 80078ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80078ec:	990d      	ldr	r1, [sp, #52]	; 0x34
 80078ee:	4299      	cmp	r1, r3
 80078f0:	d9d5      	bls.n	800789e <_vfprintf_r+0x8e2>
 80078f2:	1c59      	adds	r1, r3, #1
 80078f4:	9124      	str	r1, [sp, #144]	; 0x90
 80078f6:	701a      	strb	r2, [r3, #0]
 80078f8:	e7f7      	b.n	80078ea <_vfprintf_r+0x92e>
 80078fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078fc:	2b46      	cmp	r3, #70	; 0x46
 80078fe:	f47f ae57 	bne.w	80075b0 <_vfprintf_r+0x5f4>
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	f008 0301 	and.w	r3, r8, #1
 8007908:	2d00      	cmp	r5, #0
 800790a:	ea43 0302 	orr.w	r3, r3, r2
 800790e:	dd1a      	ble.n	8007946 <_vfprintf_r+0x98a>
 8007910:	2b00      	cmp	r3, #0
 8007912:	d034      	beq.n	800797e <_vfprintf_r+0x9c2>
 8007914:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007916:	18eb      	adds	r3, r5, r3
 8007918:	441a      	add	r2, r3
 800791a:	9207      	str	r2, [sp, #28]
 800791c:	2366      	movs	r3, #102	; 0x66
 800791e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007920:	e033      	b.n	800798a <_vfprintf_r+0x9ce>
 8007922:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007926:	f802 6b01 	strb.w	r6, [r2], #1
 800792a:	e678      	b.n	800761e <_vfprintf_r+0x662>
 800792c:	b941      	cbnz	r1, 8007940 <_vfprintf_r+0x984>
 800792e:	2230      	movs	r2, #48	; 0x30
 8007930:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007934:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007938:	3330      	adds	r3, #48	; 0x30
 800793a:	f802 3b01 	strb.w	r3, [r2], #1
 800793e:	e67a      	b.n	8007636 <_vfprintf_r+0x67a>
 8007940:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007944:	e7f8      	b.n	8007938 <_vfprintf_r+0x97c>
 8007946:	b1e3      	cbz	r3, 8007982 <_vfprintf_r+0x9c6>
 8007948:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800794a:	9a07      	ldr	r2, [sp, #28]
 800794c:	3301      	adds	r3, #1
 800794e:	e7e3      	b.n	8007918 <_vfprintf_r+0x95c>
 8007950:	9b08      	ldr	r3, [sp, #32]
 8007952:	429d      	cmp	r5, r3
 8007954:	db07      	blt.n	8007966 <_vfprintf_r+0x9aa>
 8007956:	f018 0f01 	tst.w	r8, #1
 800795a:	d02d      	beq.n	80079b8 <_vfprintf_r+0x9fc>
 800795c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800795e:	18eb      	adds	r3, r5, r3
 8007960:	9307      	str	r3, [sp, #28]
 8007962:	2367      	movs	r3, #103	; 0x67
 8007964:	e7db      	b.n	800791e <_vfprintf_r+0x962>
 8007966:	9b08      	ldr	r3, [sp, #32]
 8007968:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800796a:	2d00      	cmp	r5, #0
 800796c:	4413      	add	r3, r2
 800796e:	9307      	str	r3, [sp, #28]
 8007970:	dcf7      	bgt.n	8007962 <_vfprintf_r+0x9a6>
 8007972:	9a07      	ldr	r2, [sp, #28]
 8007974:	f1c5 0301 	rsb	r3, r5, #1
 8007978:	441a      	add	r2, r3
 800797a:	4613      	mov	r3, r2
 800797c:	e7f0      	b.n	8007960 <_vfprintf_r+0x9a4>
 800797e:	9507      	str	r5, [sp, #28]
 8007980:	e7cc      	b.n	800791c <_vfprintf_r+0x960>
 8007982:	2366      	movs	r3, #102	; 0x66
 8007984:	930b      	str	r3, [sp, #44]	; 0x2c
 8007986:	2301      	movs	r3, #1
 8007988:	9307      	str	r3, [sp, #28]
 800798a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800798e:	930d      	str	r3, [sp, #52]	; 0x34
 8007990:	d025      	beq.n	80079de <_vfprintf_r+0xa22>
 8007992:	2300      	movs	r3, #0
 8007994:	2d00      	cmp	r5, #0
 8007996:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800799a:	f77f ae64 	ble.w	8007666 <_vfprintf_r+0x6aa>
 800799e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	2bff      	cmp	r3, #255	; 0xff
 80079a4:	d10a      	bne.n	80079bc <_vfprintf_r+0xa00>
 80079a6:	9907      	ldr	r1, [sp, #28]
 80079a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80079ac:	4413      	add	r3, r2
 80079ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80079b0:	fb02 1303 	mla	r3, r2, r3, r1
 80079b4:	9307      	str	r3, [sp, #28]
 80079b6:	e656      	b.n	8007666 <_vfprintf_r+0x6aa>
 80079b8:	9507      	str	r5, [sp, #28]
 80079ba:	e7d2      	b.n	8007962 <_vfprintf_r+0x9a6>
 80079bc:	42ab      	cmp	r3, r5
 80079be:	daf2      	bge.n	80079a6 <_vfprintf_r+0x9ea>
 80079c0:	1aed      	subs	r5, r5, r3
 80079c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079c4:	785b      	ldrb	r3, [r3, #1]
 80079c6:	b133      	cbz	r3, 80079d6 <_vfprintf_r+0xa1a>
 80079c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079ca:	3301      	adds	r3, #1
 80079cc:	930d      	str	r3, [sp, #52]	; 0x34
 80079ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079d0:	3301      	adds	r3, #1
 80079d2:	930e      	str	r3, [sp, #56]	; 0x38
 80079d4:	e7e3      	b.n	800799e <_vfprintf_r+0x9e2>
 80079d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079d8:	3301      	adds	r3, #1
 80079da:	930c      	str	r3, [sp, #48]	; 0x30
 80079dc:	e7df      	b.n	800799e <_vfprintf_r+0x9e2>
 80079de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079e0:	930c      	str	r3, [sp, #48]	; 0x30
 80079e2:	e640      	b.n	8007666 <_vfprintf_r+0x6aa>
 80079e4:	4632      	mov	r2, r6
 80079e6:	f852 3b04 	ldr.w	r3, [r2], #4
 80079ea:	f018 0f20 	tst.w	r8, #32
 80079ee:	920a      	str	r2, [sp, #40]	; 0x28
 80079f0:	d009      	beq.n	8007a06 <_vfprintf_r+0xa4a>
 80079f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80079f4:	4610      	mov	r0, r2
 80079f6:	17d1      	asrs	r1, r2, #31
 80079f8:	e9c3 0100 	strd	r0, r1, [r3]
 80079fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80079fe:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007a02:	f7ff bb5a 	b.w	80070ba <_vfprintf_r+0xfe>
 8007a06:	f018 0f10 	tst.w	r8, #16
 8007a0a:	d002      	beq.n	8007a12 <_vfprintf_r+0xa56>
 8007a0c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007a0e:	601a      	str	r2, [r3, #0]
 8007a10:	e7f4      	b.n	80079fc <_vfprintf_r+0xa40>
 8007a12:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007a16:	d002      	beq.n	8007a1e <_vfprintf_r+0xa62>
 8007a18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007a1a:	801a      	strh	r2, [r3, #0]
 8007a1c:	e7ee      	b.n	80079fc <_vfprintf_r+0xa40>
 8007a1e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007a22:	d0f3      	beq.n	8007a0c <_vfprintf_r+0xa50>
 8007a24:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007a26:	701a      	strb	r2, [r3, #0]
 8007a28:	e7e8      	b.n	80079fc <_vfprintf_r+0xa40>
 8007a2a:	f048 0810 	orr.w	r8, r8, #16
 8007a2e:	f018 0f20 	tst.w	r8, #32
 8007a32:	d01e      	beq.n	8007a72 <_vfprintf_r+0xab6>
 8007a34:	3607      	adds	r6, #7
 8007a36:	f026 0307 	bic.w	r3, r6, #7
 8007a3a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007a3e:	930a      	str	r3, [sp, #40]	; 0x28
 8007a40:	2300      	movs	r3, #0
 8007a42:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007a46:	2200      	movs	r2, #0
 8007a48:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007a4c:	9a07      	ldr	r2, [sp, #28]
 8007a4e:	3201      	adds	r2, #1
 8007a50:	f000 849b 	beq.w	800838a <_vfprintf_r+0x13ce>
 8007a54:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007a58:	920c      	str	r2, [sp, #48]	; 0x30
 8007a5a:	ea56 0207 	orrs.w	r2, r6, r7
 8007a5e:	f040 849a 	bne.w	8008396 <_vfprintf_r+0x13da>
 8007a62:	9a07      	ldr	r2, [sp, #28]
 8007a64:	2a00      	cmp	r2, #0
 8007a66:	f000 80f5 	beq.w	8007c54 <_vfprintf_r+0xc98>
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	f040 8496 	bne.w	800839c <_vfprintf_r+0x13e0>
 8007a70:	e097      	b.n	8007ba2 <_vfprintf_r+0xbe6>
 8007a72:	1d33      	adds	r3, r6, #4
 8007a74:	f018 0f10 	tst.w	r8, #16
 8007a78:	930a      	str	r3, [sp, #40]	; 0x28
 8007a7a:	d001      	beq.n	8007a80 <_vfprintf_r+0xac4>
 8007a7c:	6836      	ldr	r6, [r6, #0]
 8007a7e:	e003      	b.n	8007a88 <_vfprintf_r+0xacc>
 8007a80:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007a84:	d002      	beq.n	8007a8c <_vfprintf_r+0xad0>
 8007a86:	8836      	ldrh	r6, [r6, #0]
 8007a88:	2700      	movs	r7, #0
 8007a8a:	e7d9      	b.n	8007a40 <_vfprintf_r+0xa84>
 8007a8c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007a90:	d0f4      	beq.n	8007a7c <_vfprintf_r+0xac0>
 8007a92:	7836      	ldrb	r6, [r6, #0]
 8007a94:	e7f8      	b.n	8007a88 <_vfprintf_r+0xacc>
 8007a96:	4633      	mov	r3, r6
 8007a98:	f853 6b04 	ldr.w	r6, [r3], #4
 8007a9c:	2278      	movs	r2, #120	; 0x78
 8007a9e:	930a      	str	r3, [sp, #40]	; 0x28
 8007aa0:	f647 0330 	movw	r3, #30768	; 0x7830
 8007aa4:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007aa8:	4ba1      	ldr	r3, [pc, #644]	; (8007d30 <_vfprintf_r+0xd74>)
 8007aaa:	2700      	movs	r7, #0
 8007aac:	931b      	str	r3, [sp, #108]	; 0x6c
 8007aae:	f048 0802 	orr.w	r8, r8, #2
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	920b      	str	r2, [sp, #44]	; 0x2c
 8007ab6:	e7c6      	b.n	8007a46 <_vfprintf_r+0xa8a>
 8007ab8:	4633      	mov	r3, r6
 8007aba:	2500      	movs	r5, #0
 8007abc:	f853 9b04 	ldr.w	r9, [r3], #4
 8007ac0:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007ac4:	930a      	str	r3, [sp, #40]	; 0x28
 8007ac6:	9b07      	ldr	r3, [sp, #28]
 8007ac8:	1c5e      	adds	r6, r3, #1
 8007aca:	d010      	beq.n	8007aee <_vfprintf_r+0xb32>
 8007acc:	461a      	mov	r2, r3
 8007ace:	4629      	mov	r1, r5
 8007ad0:	4648      	mov	r0, r9
 8007ad2:	f001 ffeb 	bl	8009aac <memchr>
 8007ad6:	4607      	mov	r7, r0
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	f43f ac74 	beq.w	80073c6 <_vfprintf_r+0x40a>
 8007ade:	eba0 0309 	sub.w	r3, r0, r9
 8007ae2:	462f      	mov	r7, r5
 8007ae4:	462e      	mov	r6, r5
 8007ae6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007aea:	9307      	str	r3, [sp, #28]
 8007aec:	e5c3      	b.n	8007676 <_vfprintf_r+0x6ba>
 8007aee:	4648      	mov	r0, r9
 8007af0:	f7f8 fb2e 	bl	8000150 <strlen>
 8007af4:	462f      	mov	r7, r5
 8007af6:	9007      	str	r0, [sp, #28]
 8007af8:	e465      	b.n	80073c6 <_vfprintf_r+0x40a>
 8007afa:	f048 0810 	orr.w	r8, r8, #16
 8007afe:	f018 0f20 	tst.w	r8, #32
 8007b02:	d007      	beq.n	8007b14 <_vfprintf_r+0xb58>
 8007b04:	3607      	adds	r6, #7
 8007b06:	f026 0307 	bic.w	r3, r6, #7
 8007b0a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b10:	2301      	movs	r3, #1
 8007b12:	e798      	b.n	8007a46 <_vfprintf_r+0xa8a>
 8007b14:	1d33      	adds	r3, r6, #4
 8007b16:	f018 0f10 	tst.w	r8, #16
 8007b1a:	930a      	str	r3, [sp, #40]	; 0x28
 8007b1c:	d001      	beq.n	8007b22 <_vfprintf_r+0xb66>
 8007b1e:	6836      	ldr	r6, [r6, #0]
 8007b20:	e003      	b.n	8007b2a <_vfprintf_r+0xb6e>
 8007b22:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007b26:	d002      	beq.n	8007b2e <_vfprintf_r+0xb72>
 8007b28:	8836      	ldrh	r6, [r6, #0]
 8007b2a:	2700      	movs	r7, #0
 8007b2c:	e7f0      	b.n	8007b10 <_vfprintf_r+0xb54>
 8007b2e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007b32:	d0f4      	beq.n	8007b1e <_vfprintf_r+0xb62>
 8007b34:	7836      	ldrb	r6, [r6, #0]
 8007b36:	e7f8      	b.n	8007b2a <_vfprintf_r+0xb6e>
 8007b38:	4b7e      	ldr	r3, [pc, #504]	; (8007d34 <_vfprintf_r+0xd78>)
 8007b3a:	f018 0f20 	tst.w	r8, #32
 8007b3e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007b40:	d019      	beq.n	8007b76 <_vfprintf_r+0xbba>
 8007b42:	3607      	adds	r6, #7
 8007b44:	f026 0307 	bic.w	r3, r6, #7
 8007b48:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007b4c:	930a      	str	r3, [sp, #40]	; 0x28
 8007b4e:	f018 0f01 	tst.w	r8, #1
 8007b52:	d00a      	beq.n	8007b6a <_vfprintf_r+0xbae>
 8007b54:	ea56 0307 	orrs.w	r3, r6, r7
 8007b58:	d007      	beq.n	8007b6a <_vfprintf_r+0xbae>
 8007b5a:	2330      	movs	r3, #48	; 0x30
 8007b5c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007b60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b62:	f048 0802 	orr.w	r8, r8, #2
 8007b66:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007b6a:	2302      	movs	r3, #2
 8007b6c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007b70:	e769      	b.n	8007a46 <_vfprintf_r+0xa8a>
 8007b72:	4b6f      	ldr	r3, [pc, #444]	; (8007d30 <_vfprintf_r+0xd74>)
 8007b74:	e7e1      	b.n	8007b3a <_vfprintf_r+0xb7e>
 8007b76:	1d33      	adds	r3, r6, #4
 8007b78:	f018 0f10 	tst.w	r8, #16
 8007b7c:	930a      	str	r3, [sp, #40]	; 0x28
 8007b7e:	d001      	beq.n	8007b84 <_vfprintf_r+0xbc8>
 8007b80:	6836      	ldr	r6, [r6, #0]
 8007b82:	e003      	b.n	8007b8c <_vfprintf_r+0xbd0>
 8007b84:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007b88:	d002      	beq.n	8007b90 <_vfprintf_r+0xbd4>
 8007b8a:	8836      	ldrh	r6, [r6, #0]
 8007b8c:	2700      	movs	r7, #0
 8007b8e:	e7de      	b.n	8007b4e <_vfprintf_r+0xb92>
 8007b90:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007b94:	d0f4      	beq.n	8007b80 <_vfprintf_r+0xbc4>
 8007b96:	7836      	ldrb	r6, [r6, #0]
 8007b98:	e7f8      	b.n	8007b8c <_vfprintf_r+0xbd0>
 8007b9a:	2f00      	cmp	r7, #0
 8007b9c:	bf08      	it	eq
 8007b9e:	2e0a      	cmpeq	r6, #10
 8007ba0:	d206      	bcs.n	8007bb0 <_vfprintf_r+0xbf4>
 8007ba2:	3630      	adds	r6, #48	; 0x30
 8007ba4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007ba8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007bac:	f000 bc14 	b.w	80083d8 <_vfprintf_r+0x141c>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	9308      	str	r3, [sp, #32]
 8007bb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bb6:	ad52      	add	r5, sp, #328	; 0x148
 8007bb8:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007bbc:	220a      	movs	r2, #10
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	f7f8 ffb0 	bl	8000b28 <__aeabi_uldivmod>
 8007bc8:	9b08      	ldr	r3, [sp, #32]
 8007bca:	3230      	adds	r2, #48	; 0x30
 8007bcc:	3301      	adds	r3, #1
 8007bce:	f105 39ff 	add.w	r9, r5, #4294967295
 8007bd2:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007bd6:	9308      	str	r3, [sp, #32]
 8007bd8:	f1b8 0f00 	cmp.w	r8, #0
 8007bdc:	d019      	beq.n	8007c12 <_vfprintf_r+0xc56>
 8007bde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007be0:	9a08      	ldr	r2, [sp, #32]
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d114      	bne.n	8007c12 <_vfprintf_r+0xc56>
 8007be8:	2aff      	cmp	r2, #255	; 0xff
 8007bea:	d012      	beq.n	8007c12 <_vfprintf_r+0xc56>
 8007bec:	2f00      	cmp	r7, #0
 8007bee:	bf08      	it	eq
 8007bf0:	2e0a      	cmpeq	r6, #10
 8007bf2:	d30e      	bcc.n	8007c12 <_vfprintf_r+0xc56>
 8007bf4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007bf6:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007bf8:	eba9 0903 	sub.w	r9, r9, r3
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	4648      	mov	r0, r9
 8007c00:	f002 fcdf 	bl	800a5c2 <strncpy>
 8007c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c06:	785d      	ldrb	r5, [r3, #1]
 8007c08:	b195      	cbz	r5, 8007c30 <_vfprintf_r+0xc74>
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	930e      	str	r3, [sp, #56]	; 0x38
 8007c0e:	2300      	movs	r3, #0
 8007c10:	9308      	str	r3, [sp, #32]
 8007c12:	220a      	movs	r2, #10
 8007c14:	2300      	movs	r3, #0
 8007c16:	4630      	mov	r0, r6
 8007c18:	4639      	mov	r1, r7
 8007c1a:	f7f8 ff85 	bl	8000b28 <__aeabi_uldivmod>
 8007c1e:	2f00      	cmp	r7, #0
 8007c20:	bf08      	it	eq
 8007c22:	2e0a      	cmpeq	r6, #10
 8007c24:	f0c0 83d8 	bcc.w	80083d8 <_vfprintf_r+0x141c>
 8007c28:	4606      	mov	r6, r0
 8007c2a:	460f      	mov	r7, r1
 8007c2c:	464d      	mov	r5, r9
 8007c2e:	e7c5      	b.n	8007bbc <_vfprintf_r+0xc00>
 8007c30:	9508      	str	r5, [sp, #32]
 8007c32:	e7ee      	b.n	8007c12 <_vfprintf_r+0xc56>
 8007c34:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007c36:	f006 030f 	and.w	r3, r6, #15
 8007c3a:	5cd3      	ldrb	r3, [r2, r3]
 8007c3c:	093a      	lsrs	r2, r7, #4
 8007c3e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007c42:	0933      	lsrs	r3, r6, #4
 8007c44:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007c48:	461e      	mov	r6, r3
 8007c4a:	4617      	mov	r7, r2
 8007c4c:	ea56 0307 	orrs.w	r3, r6, r7
 8007c50:	d1f0      	bne.n	8007c34 <_vfprintf_r+0xc78>
 8007c52:	e3c1      	b.n	80083d8 <_vfprintf_r+0x141c>
 8007c54:	b933      	cbnz	r3, 8007c64 <_vfprintf_r+0xca8>
 8007c56:	f018 0f01 	tst.w	r8, #1
 8007c5a:	d003      	beq.n	8007c64 <_vfprintf_r+0xca8>
 8007c5c:	2330      	movs	r3, #48	; 0x30
 8007c5e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007c62:	e7a1      	b.n	8007ba8 <_vfprintf_r+0xbec>
 8007c64:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007c68:	e3b6      	b.n	80083d8 <_vfprintf_r+0x141c>
 8007c6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	f000 837d 	beq.w	800836c <_vfprintf_r+0x13b0>
 8007c72:	2000      	movs	r0, #0
 8007c74:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007c78:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007c7c:	960a      	str	r6, [sp, #40]	; 0x28
 8007c7e:	f7ff bb3b 	b.w	80072f8 <_vfprintf_r+0x33c>
 8007c82:	2010      	movs	r0, #16
 8007c84:	2b07      	cmp	r3, #7
 8007c86:	4402      	add	r2, r0
 8007c88:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c8c:	6060      	str	r0, [r4, #4]
 8007c8e:	dd08      	ble.n	8007ca2 <_vfprintf_r+0xce6>
 8007c90:	4651      	mov	r1, sl
 8007c92:	4658      	mov	r0, fp
 8007c94:	aa26      	add	r2, sp, #152	; 0x98
 8007c96:	f002 fd22 	bl	800a6de <__sprint_r>
 8007c9a:	2800      	cmp	r0, #0
 8007c9c:	f040 8344 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007ca0:	a929      	add	r1, sp, #164	; 0xa4
 8007ca2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	3b10      	subs	r3, #16
 8007ca8:	9317      	str	r3, [sp, #92]	; 0x5c
 8007caa:	e500      	b.n	80076ae <_vfprintf_r+0x6f2>
 8007cac:	460c      	mov	r4, r1
 8007cae:	e51a      	b.n	80076e6 <_vfprintf_r+0x72a>
 8007cb0:	4651      	mov	r1, sl
 8007cb2:	4658      	mov	r0, fp
 8007cb4:	aa26      	add	r2, sp, #152	; 0x98
 8007cb6:	f002 fd12 	bl	800a6de <__sprint_r>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	f040 8334 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007cc0:	ac29      	add	r4, sp, #164	; 0xa4
 8007cc2:	e522      	b.n	800770a <_vfprintf_r+0x74e>
 8007cc4:	4651      	mov	r1, sl
 8007cc6:	4658      	mov	r0, fp
 8007cc8:	aa26      	add	r2, sp, #152	; 0x98
 8007cca:	f002 fd08 	bl	800a6de <__sprint_r>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	f040 832a 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007cd4:	ac29      	add	r4, sp, #164	; 0xa4
 8007cd6:	e528      	b.n	800772a <_vfprintf_r+0x76e>
 8007cd8:	2010      	movs	r0, #16
 8007cda:	2b07      	cmp	r3, #7
 8007cdc:	4402      	add	r2, r0
 8007cde:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007ce2:	6060      	str	r0, [r4, #4]
 8007ce4:	dd08      	ble.n	8007cf8 <_vfprintf_r+0xd3c>
 8007ce6:	4651      	mov	r1, sl
 8007ce8:	4658      	mov	r0, fp
 8007cea:	aa26      	add	r2, sp, #152	; 0x98
 8007cec:	f002 fcf7 	bl	800a6de <__sprint_r>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	f040 8319 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007cf6:	a929      	add	r1, sp, #164	; 0xa4
 8007cf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cfa:	460c      	mov	r4, r1
 8007cfc:	3b10      	subs	r3, #16
 8007cfe:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d00:	e51c      	b.n	800773c <_vfprintf_r+0x780>
 8007d02:	460c      	mov	r4, r1
 8007d04:	e536      	b.n	8007774 <_vfprintf_r+0x7b8>
 8007d06:	2010      	movs	r0, #16
 8007d08:	2b07      	cmp	r3, #7
 8007d0a:	4402      	add	r2, r0
 8007d0c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d10:	6060      	str	r0, [r4, #4]
 8007d12:	dd08      	ble.n	8007d26 <_vfprintf_r+0xd6a>
 8007d14:	4651      	mov	r1, sl
 8007d16:	4658      	mov	r0, fp
 8007d18:	aa26      	add	r2, sp, #152	; 0x98
 8007d1a:	f002 fce0 	bl	800a6de <__sprint_r>
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	f040 8302 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007d24:	a929      	add	r1, sp, #164	; 0xa4
 8007d26:	460c      	mov	r4, r1
 8007d28:	3e10      	subs	r6, #16
 8007d2a:	e527      	b.n	800777c <_vfprintf_r+0x7c0>
 8007d2c:	460c      	mov	r4, r1
 8007d2e:	e54e      	b.n	80077ce <_vfprintf_r+0x812>
 8007d30:	0800bcd0 	.word	0x0800bcd0
 8007d34:	0800bce1 	.word	0x0800bce1
 8007d38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d3a:	2b65      	cmp	r3, #101	; 0x65
 8007d3c:	f340 8238 	ble.w	80081b0 <_vfprintf_r+0x11f4>
 8007d40:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d44:	2200      	movs	r2, #0
 8007d46:	2300      	movs	r3, #0
 8007d48:	f7f8 fe2e 	bl	80009a8 <__aeabi_dcmpeq>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	d06a      	beq.n	8007e26 <_vfprintf_r+0xe6a>
 8007d50:	4b6e      	ldr	r3, [pc, #440]	; (8007f0c <_vfprintf_r+0xf50>)
 8007d52:	6023      	str	r3, [r4, #0]
 8007d54:	2301      	movs	r3, #1
 8007d56:	441e      	add	r6, r3
 8007d58:	6063      	str	r3, [r4, #4]
 8007d5a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d5c:	9628      	str	r6, [sp, #160]	; 0xa0
 8007d5e:	3301      	adds	r3, #1
 8007d60:	2b07      	cmp	r3, #7
 8007d62:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d64:	dc38      	bgt.n	8007dd8 <_vfprintf_r+0xe1c>
 8007d66:	3408      	adds	r4, #8
 8007d68:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007d6a:	9a08      	ldr	r2, [sp, #32]
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	db03      	blt.n	8007d78 <_vfprintf_r+0xdbc>
 8007d70:	f018 0f01 	tst.w	r8, #1
 8007d74:	f43f ad3d 	beq.w	80077f2 <_vfprintf_r+0x836>
 8007d78:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007d7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d7c:	6023      	str	r3, [r4, #0]
 8007d7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d80:	6063      	str	r3, [r4, #4]
 8007d82:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d84:	4413      	add	r3, r2
 8007d86:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d88:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	2b07      	cmp	r3, #7
 8007d8e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d90:	dc2c      	bgt.n	8007dec <_vfprintf_r+0xe30>
 8007d92:	3408      	adds	r4, #8
 8007d94:	9b08      	ldr	r3, [sp, #32]
 8007d96:	1e5d      	subs	r5, r3, #1
 8007d98:	2d00      	cmp	r5, #0
 8007d9a:	f77f ad2a 	ble.w	80077f2 <_vfprintf_r+0x836>
 8007d9e:	f04f 0910 	mov.w	r9, #16
 8007da2:	4e5b      	ldr	r6, [pc, #364]	; (8007f10 <_vfprintf_r+0xf54>)
 8007da4:	2d10      	cmp	r5, #16
 8007da6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007daa:	f104 0108 	add.w	r1, r4, #8
 8007dae:	f103 0301 	add.w	r3, r3, #1
 8007db2:	6026      	str	r6, [r4, #0]
 8007db4:	dc24      	bgt.n	8007e00 <_vfprintf_r+0xe44>
 8007db6:	6065      	str	r5, [r4, #4]
 8007db8:	2b07      	cmp	r3, #7
 8007dba:	4415      	add	r5, r2
 8007dbc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007dc0:	f340 8290 	ble.w	80082e4 <_vfprintf_r+0x1328>
 8007dc4:	4651      	mov	r1, sl
 8007dc6:	4658      	mov	r0, fp
 8007dc8:	aa26      	add	r2, sp, #152	; 0x98
 8007dca:	f002 fc88 	bl	800a6de <__sprint_r>
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	f040 82aa 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007dd4:	ac29      	add	r4, sp, #164	; 0xa4
 8007dd6:	e50c      	b.n	80077f2 <_vfprintf_r+0x836>
 8007dd8:	4651      	mov	r1, sl
 8007dda:	4658      	mov	r0, fp
 8007ddc:	aa26      	add	r2, sp, #152	; 0x98
 8007dde:	f002 fc7e 	bl	800a6de <__sprint_r>
 8007de2:	2800      	cmp	r0, #0
 8007de4:	f040 82a0 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007de8:	ac29      	add	r4, sp, #164	; 0xa4
 8007dea:	e7bd      	b.n	8007d68 <_vfprintf_r+0xdac>
 8007dec:	4651      	mov	r1, sl
 8007dee:	4658      	mov	r0, fp
 8007df0:	aa26      	add	r2, sp, #152	; 0x98
 8007df2:	f002 fc74 	bl	800a6de <__sprint_r>
 8007df6:	2800      	cmp	r0, #0
 8007df8:	f040 8296 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007dfc:	ac29      	add	r4, sp, #164	; 0xa4
 8007dfe:	e7c9      	b.n	8007d94 <_vfprintf_r+0xdd8>
 8007e00:	3210      	adds	r2, #16
 8007e02:	2b07      	cmp	r3, #7
 8007e04:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007e08:	f8c4 9004 	str.w	r9, [r4, #4]
 8007e0c:	dd08      	ble.n	8007e20 <_vfprintf_r+0xe64>
 8007e0e:	4651      	mov	r1, sl
 8007e10:	4658      	mov	r0, fp
 8007e12:	aa26      	add	r2, sp, #152	; 0x98
 8007e14:	f002 fc63 	bl	800a6de <__sprint_r>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	f040 8285 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007e1e:	a929      	add	r1, sp, #164	; 0xa4
 8007e20:	460c      	mov	r4, r1
 8007e22:	3d10      	subs	r5, #16
 8007e24:	e7be      	b.n	8007da4 <_vfprintf_r+0xde8>
 8007e26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	dc73      	bgt.n	8007f14 <_vfprintf_r+0xf58>
 8007e2c:	4b37      	ldr	r3, [pc, #220]	; (8007f0c <_vfprintf_r+0xf50>)
 8007e2e:	6023      	str	r3, [r4, #0]
 8007e30:	2301      	movs	r3, #1
 8007e32:	441e      	add	r6, r3
 8007e34:	6063      	str	r3, [r4, #4]
 8007e36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007e38:	9628      	str	r6, [sp, #160]	; 0xa0
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	2b07      	cmp	r3, #7
 8007e3e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007e40:	dc3c      	bgt.n	8007ebc <_vfprintf_r+0xf00>
 8007e42:	3408      	adds	r4, #8
 8007e44:	9908      	ldr	r1, [sp, #32]
 8007e46:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007e48:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007e4a:	430a      	orrs	r2, r1
 8007e4c:	f008 0101 	and.w	r1, r8, #1
 8007e50:	430a      	orrs	r2, r1
 8007e52:	f43f acce 	beq.w	80077f2 <_vfprintf_r+0x836>
 8007e56:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007e58:	6022      	str	r2, [r4, #0]
 8007e5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e5c:	4413      	add	r3, r2
 8007e5e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007e60:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007e62:	6062      	str	r2, [r4, #4]
 8007e64:	3301      	adds	r3, #1
 8007e66:	2b07      	cmp	r3, #7
 8007e68:	9327      	str	r3, [sp, #156]	; 0x9c
 8007e6a:	dc31      	bgt.n	8007ed0 <_vfprintf_r+0xf14>
 8007e6c:	3408      	adds	r4, #8
 8007e6e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007e70:	2d00      	cmp	r5, #0
 8007e72:	da1a      	bge.n	8007eaa <_vfprintf_r+0xeee>
 8007e74:	4623      	mov	r3, r4
 8007e76:	4e26      	ldr	r6, [pc, #152]	; (8007f10 <_vfprintf_r+0xf54>)
 8007e78:	426d      	negs	r5, r5
 8007e7a:	2d10      	cmp	r5, #16
 8007e7c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007e80:	f104 0408 	add.w	r4, r4, #8
 8007e84:	f102 0201 	add.w	r2, r2, #1
 8007e88:	601e      	str	r6, [r3, #0]
 8007e8a:	dc2b      	bgt.n	8007ee4 <_vfprintf_r+0xf28>
 8007e8c:	605d      	str	r5, [r3, #4]
 8007e8e:	2a07      	cmp	r2, #7
 8007e90:	440d      	add	r5, r1
 8007e92:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007e96:	dd08      	ble.n	8007eaa <_vfprintf_r+0xeee>
 8007e98:	4651      	mov	r1, sl
 8007e9a:	4658      	mov	r0, fp
 8007e9c:	aa26      	add	r2, sp, #152	; 0x98
 8007e9e:	f002 fc1e 	bl	800a6de <__sprint_r>
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	f040 8240 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007ea8:	ac29      	add	r4, sp, #164	; 0xa4
 8007eaa:	9b08      	ldr	r3, [sp, #32]
 8007eac:	9a08      	ldr	r2, [sp, #32]
 8007eae:	6063      	str	r3, [r4, #4]
 8007eb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007eb2:	f8c4 9000 	str.w	r9, [r4]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	9328      	str	r3, [sp, #160]	; 0xa0
 8007eba:	e493      	b.n	80077e4 <_vfprintf_r+0x828>
 8007ebc:	4651      	mov	r1, sl
 8007ebe:	4658      	mov	r0, fp
 8007ec0:	aa26      	add	r2, sp, #152	; 0x98
 8007ec2:	f002 fc0c 	bl	800a6de <__sprint_r>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f040 822e 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007ecc:	ac29      	add	r4, sp, #164	; 0xa4
 8007ece:	e7b9      	b.n	8007e44 <_vfprintf_r+0xe88>
 8007ed0:	4651      	mov	r1, sl
 8007ed2:	4658      	mov	r0, fp
 8007ed4:	aa26      	add	r2, sp, #152	; 0x98
 8007ed6:	f002 fc02 	bl	800a6de <__sprint_r>
 8007eda:	2800      	cmp	r0, #0
 8007edc:	f040 8224 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007ee0:	ac29      	add	r4, sp, #164	; 0xa4
 8007ee2:	e7c4      	b.n	8007e6e <_vfprintf_r+0xeb2>
 8007ee4:	2010      	movs	r0, #16
 8007ee6:	2a07      	cmp	r2, #7
 8007ee8:	4401      	add	r1, r0
 8007eea:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8007eee:	6058      	str	r0, [r3, #4]
 8007ef0:	dd08      	ble.n	8007f04 <_vfprintf_r+0xf48>
 8007ef2:	4651      	mov	r1, sl
 8007ef4:	4658      	mov	r0, fp
 8007ef6:	aa26      	add	r2, sp, #152	; 0x98
 8007ef8:	f002 fbf1 	bl	800a6de <__sprint_r>
 8007efc:	2800      	cmp	r0, #0
 8007efe:	f040 8213 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007f02:	ac29      	add	r4, sp, #164	; 0xa4
 8007f04:	4623      	mov	r3, r4
 8007f06:	3d10      	subs	r5, #16
 8007f08:	e7b7      	b.n	8007e7a <_vfprintf_r+0xebe>
 8007f0a:	bf00      	nop
 8007f0c:	0800bcf2 	.word	0x0800bcf2
 8007f10:	0800bd24 	.word	0x0800bd24
 8007f14:	9b08      	ldr	r3, [sp, #32]
 8007f16:	42ab      	cmp	r3, r5
 8007f18:	bfa8      	it	ge
 8007f1a:	462b      	movge	r3, r5
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	9307      	str	r3, [sp, #28]
 8007f20:	dd0a      	ble.n	8007f38 <_vfprintf_r+0xf7c>
 8007f22:	441e      	add	r6, r3
 8007f24:	e9c4 9300 	strd	r9, r3, [r4]
 8007f28:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f2a:	9628      	str	r6, [sp, #160]	; 0xa0
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	2b07      	cmp	r3, #7
 8007f30:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f32:	f300 8088 	bgt.w	8008046 <_vfprintf_r+0x108a>
 8007f36:	3408      	adds	r4, #8
 8007f38:	9b07      	ldr	r3, [sp, #28]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	bfb4      	ite	lt
 8007f3e:	462e      	movlt	r6, r5
 8007f40:	1aee      	subge	r6, r5, r3
 8007f42:	2e00      	cmp	r6, #0
 8007f44:	dd19      	ble.n	8007f7a <_vfprintf_r+0xfbe>
 8007f46:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007f4a:	4898      	ldr	r0, [pc, #608]	; (80081ac <_vfprintf_r+0x11f0>)
 8007f4c:	2e10      	cmp	r6, #16
 8007f4e:	f103 0301 	add.w	r3, r3, #1
 8007f52:	f104 0108 	add.w	r1, r4, #8
 8007f56:	6020      	str	r0, [r4, #0]
 8007f58:	dc7f      	bgt.n	800805a <_vfprintf_r+0x109e>
 8007f5a:	6066      	str	r6, [r4, #4]
 8007f5c:	2b07      	cmp	r3, #7
 8007f5e:	4416      	add	r6, r2
 8007f60:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007f64:	f340 808c 	ble.w	8008080 <_vfprintf_r+0x10c4>
 8007f68:	4651      	mov	r1, sl
 8007f6a:	4658      	mov	r0, fp
 8007f6c:	aa26      	add	r2, sp, #152	; 0x98
 8007f6e:	f002 fbb6 	bl	800a6de <__sprint_r>
 8007f72:	2800      	cmp	r0, #0
 8007f74:	f040 81d8 	bne.w	8008328 <_vfprintf_r+0x136c>
 8007f78:	ac29      	add	r4, sp, #164	; 0xa4
 8007f7a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8007f7e:	444d      	add	r5, r9
 8007f80:	d00a      	beq.n	8007f98 <_vfprintf_r+0xfdc>
 8007f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d17d      	bne.n	8008084 <_vfprintf_r+0x10c8>
 8007f88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d17d      	bne.n	800808a <_vfprintf_r+0x10ce>
 8007f8e:	9b08      	ldr	r3, [sp, #32]
 8007f90:	444b      	add	r3, r9
 8007f92:	429d      	cmp	r5, r3
 8007f94:	bf28      	it	cs
 8007f96:	461d      	movcs	r5, r3
 8007f98:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007f9a:	9a08      	ldr	r2, [sp, #32]
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	db02      	blt.n	8007fa6 <_vfprintf_r+0xfea>
 8007fa0:	f018 0f01 	tst.w	r8, #1
 8007fa4:	d00e      	beq.n	8007fc4 <_vfprintf_r+0x1008>
 8007fa6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007fa8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007faa:	6023      	str	r3, [r4, #0]
 8007fac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fae:	6063      	str	r3, [r4, #4]
 8007fb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007fb2:	4413      	add	r3, r2
 8007fb4:	9328      	str	r3, [sp, #160]	; 0xa0
 8007fb6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007fb8:	3301      	adds	r3, #1
 8007fba:	2b07      	cmp	r3, #7
 8007fbc:	9327      	str	r3, [sp, #156]	; 0x9c
 8007fbe:	f300 80e0 	bgt.w	8008182 <_vfprintf_r+0x11c6>
 8007fc2:	3408      	adds	r4, #8
 8007fc4:	9b08      	ldr	r3, [sp, #32]
 8007fc6:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007fc8:	eb09 0203 	add.w	r2, r9, r3
 8007fcc:	1b9e      	subs	r6, r3, r6
 8007fce:	1b52      	subs	r2, r2, r5
 8007fd0:	4296      	cmp	r6, r2
 8007fd2:	bfa8      	it	ge
 8007fd4:	4616      	movge	r6, r2
 8007fd6:	2e00      	cmp	r6, #0
 8007fd8:	dd0b      	ble.n	8007ff2 <_vfprintf_r+0x1036>
 8007fda:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007fdc:	e9c4 5600 	strd	r5, r6, [r4]
 8007fe0:	4433      	add	r3, r6
 8007fe2:	9328      	str	r3, [sp, #160]	; 0xa0
 8007fe4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	2b07      	cmp	r3, #7
 8007fea:	9327      	str	r3, [sp, #156]	; 0x9c
 8007fec:	f300 80d3 	bgt.w	8008196 <_vfprintf_r+0x11da>
 8007ff0:	3408      	adds	r4, #8
 8007ff2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007ff4:	9b08      	ldr	r3, [sp, #32]
 8007ff6:	2e00      	cmp	r6, #0
 8007ff8:	eba3 0505 	sub.w	r5, r3, r5
 8007ffc:	bfa8      	it	ge
 8007ffe:	1bad      	subge	r5, r5, r6
 8008000:	2d00      	cmp	r5, #0
 8008002:	f77f abf6 	ble.w	80077f2 <_vfprintf_r+0x836>
 8008006:	f04f 0910 	mov.w	r9, #16
 800800a:	4e68      	ldr	r6, [pc, #416]	; (80081ac <_vfprintf_r+0x11f0>)
 800800c:	2d10      	cmp	r5, #16
 800800e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008012:	f104 0108 	add.w	r1, r4, #8
 8008016:	f103 0301 	add.w	r3, r3, #1
 800801a:	6026      	str	r6, [r4, #0]
 800801c:	f77f aecb 	ble.w	8007db6 <_vfprintf_r+0xdfa>
 8008020:	3210      	adds	r2, #16
 8008022:	2b07      	cmp	r3, #7
 8008024:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008028:	f8c4 9004 	str.w	r9, [r4, #4]
 800802c:	dd08      	ble.n	8008040 <_vfprintf_r+0x1084>
 800802e:	4651      	mov	r1, sl
 8008030:	4658      	mov	r0, fp
 8008032:	aa26      	add	r2, sp, #152	; 0x98
 8008034:	f002 fb53 	bl	800a6de <__sprint_r>
 8008038:	2800      	cmp	r0, #0
 800803a:	f040 8175 	bne.w	8008328 <_vfprintf_r+0x136c>
 800803e:	a929      	add	r1, sp, #164	; 0xa4
 8008040:	460c      	mov	r4, r1
 8008042:	3d10      	subs	r5, #16
 8008044:	e7e2      	b.n	800800c <_vfprintf_r+0x1050>
 8008046:	4651      	mov	r1, sl
 8008048:	4658      	mov	r0, fp
 800804a:	aa26      	add	r2, sp, #152	; 0x98
 800804c:	f002 fb47 	bl	800a6de <__sprint_r>
 8008050:	2800      	cmp	r0, #0
 8008052:	f040 8169 	bne.w	8008328 <_vfprintf_r+0x136c>
 8008056:	ac29      	add	r4, sp, #164	; 0xa4
 8008058:	e76e      	b.n	8007f38 <_vfprintf_r+0xf7c>
 800805a:	2010      	movs	r0, #16
 800805c:	2b07      	cmp	r3, #7
 800805e:	4402      	add	r2, r0
 8008060:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008064:	6060      	str	r0, [r4, #4]
 8008066:	dd08      	ble.n	800807a <_vfprintf_r+0x10be>
 8008068:	4651      	mov	r1, sl
 800806a:	4658      	mov	r0, fp
 800806c:	aa26      	add	r2, sp, #152	; 0x98
 800806e:	f002 fb36 	bl	800a6de <__sprint_r>
 8008072:	2800      	cmp	r0, #0
 8008074:	f040 8158 	bne.w	8008328 <_vfprintf_r+0x136c>
 8008078:	a929      	add	r1, sp, #164	; 0xa4
 800807a:	460c      	mov	r4, r1
 800807c:	3e10      	subs	r6, #16
 800807e:	e762      	b.n	8007f46 <_vfprintf_r+0xf8a>
 8008080:	460c      	mov	r4, r1
 8008082:	e77a      	b.n	8007f7a <_vfprintf_r+0xfbe>
 8008084:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008086:	2b00      	cmp	r3, #0
 8008088:	d04b      	beq.n	8008122 <_vfprintf_r+0x1166>
 800808a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800808c:	3b01      	subs	r3, #1
 800808e:	930c      	str	r3, [sp, #48]	; 0x30
 8008090:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008092:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008094:	6023      	str	r3, [r4, #0]
 8008096:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008098:	6063      	str	r3, [r4, #4]
 800809a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800809c:	4413      	add	r3, r2
 800809e:	9328      	str	r3, [sp, #160]	; 0xa0
 80080a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80080a2:	3301      	adds	r3, #1
 80080a4:	2b07      	cmp	r3, #7
 80080a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80080a8:	dc42      	bgt.n	8008130 <_vfprintf_r+0x1174>
 80080aa:	3408      	adds	r4, #8
 80080ac:	9b08      	ldr	r3, [sp, #32]
 80080ae:	444b      	add	r3, r9
 80080b0:	1b5a      	subs	r2, r3, r5
 80080b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	4293      	cmp	r3, r2
 80080b8:	bfa8      	it	ge
 80080ba:	4613      	movge	r3, r2
 80080bc:	2b00      	cmp	r3, #0
 80080be:	461e      	mov	r6, r3
 80080c0:	dd0a      	ble.n	80080d8 <_vfprintf_r+0x111c>
 80080c2:	e9c4 5300 	strd	r5, r3, [r4]
 80080c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80080c8:	4433      	add	r3, r6
 80080ca:	9328      	str	r3, [sp, #160]	; 0xa0
 80080cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80080ce:	3301      	adds	r3, #1
 80080d0:	2b07      	cmp	r3, #7
 80080d2:	9327      	str	r3, [sp, #156]	; 0x9c
 80080d4:	dc36      	bgt.n	8008144 <_vfprintf_r+0x1188>
 80080d6:	3408      	adds	r4, #8
 80080d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080da:	2e00      	cmp	r6, #0
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	bfb4      	ite	lt
 80080e0:	461e      	movlt	r6, r3
 80080e2:	1b9e      	subge	r6, r3, r6
 80080e4:	2e00      	cmp	r6, #0
 80080e6:	dd18      	ble.n	800811a <_vfprintf_r+0x115e>
 80080e8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80080ec:	482f      	ldr	r0, [pc, #188]	; (80081ac <_vfprintf_r+0x11f0>)
 80080ee:	2e10      	cmp	r6, #16
 80080f0:	f102 0201 	add.w	r2, r2, #1
 80080f4:	f104 0108 	add.w	r1, r4, #8
 80080f8:	6020      	str	r0, [r4, #0]
 80080fa:	dc2d      	bgt.n	8008158 <_vfprintf_r+0x119c>
 80080fc:	4433      	add	r3, r6
 80080fe:	2a07      	cmp	r2, #7
 8008100:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008104:	6066      	str	r6, [r4, #4]
 8008106:	dd3a      	ble.n	800817e <_vfprintf_r+0x11c2>
 8008108:	4651      	mov	r1, sl
 800810a:	4658      	mov	r0, fp
 800810c:	aa26      	add	r2, sp, #152	; 0x98
 800810e:	f002 fae6 	bl	800a6de <__sprint_r>
 8008112:	2800      	cmp	r0, #0
 8008114:	f040 8108 	bne.w	8008328 <_vfprintf_r+0x136c>
 8008118:	ac29      	add	r4, sp, #164	; 0xa4
 800811a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	441d      	add	r5, r3
 8008120:	e72f      	b.n	8007f82 <_vfprintf_r+0xfc6>
 8008122:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008124:	3b01      	subs	r3, #1
 8008126:	930e      	str	r3, [sp, #56]	; 0x38
 8008128:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800812a:	3b01      	subs	r3, #1
 800812c:	930d      	str	r3, [sp, #52]	; 0x34
 800812e:	e7af      	b.n	8008090 <_vfprintf_r+0x10d4>
 8008130:	4651      	mov	r1, sl
 8008132:	4658      	mov	r0, fp
 8008134:	aa26      	add	r2, sp, #152	; 0x98
 8008136:	f002 fad2 	bl	800a6de <__sprint_r>
 800813a:	2800      	cmp	r0, #0
 800813c:	f040 80f4 	bne.w	8008328 <_vfprintf_r+0x136c>
 8008140:	ac29      	add	r4, sp, #164	; 0xa4
 8008142:	e7b3      	b.n	80080ac <_vfprintf_r+0x10f0>
 8008144:	4651      	mov	r1, sl
 8008146:	4658      	mov	r0, fp
 8008148:	aa26      	add	r2, sp, #152	; 0x98
 800814a:	f002 fac8 	bl	800a6de <__sprint_r>
 800814e:	2800      	cmp	r0, #0
 8008150:	f040 80ea 	bne.w	8008328 <_vfprintf_r+0x136c>
 8008154:	ac29      	add	r4, sp, #164	; 0xa4
 8008156:	e7bf      	b.n	80080d8 <_vfprintf_r+0x111c>
 8008158:	2010      	movs	r0, #16
 800815a:	2a07      	cmp	r2, #7
 800815c:	4403      	add	r3, r0
 800815e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008162:	6060      	str	r0, [r4, #4]
 8008164:	dd08      	ble.n	8008178 <_vfprintf_r+0x11bc>
 8008166:	4651      	mov	r1, sl
 8008168:	4658      	mov	r0, fp
 800816a:	aa26      	add	r2, sp, #152	; 0x98
 800816c:	f002 fab7 	bl	800a6de <__sprint_r>
 8008170:	2800      	cmp	r0, #0
 8008172:	f040 80d9 	bne.w	8008328 <_vfprintf_r+0x136c>
 8008176:	a929      	add	r1, sp, #164	; 0xa4
 8008178:	460c      	mov	r4, r1
 800817a:	3e10      	subs	r6, #16
 800817c:	e7b4      	b.n	80080e8 <_vfprintf_r+0x112c>
 800817e:	460c      	mov	r4, r1
 8008180:	e7cb      	b.n	800811a <_vfprintf_r+0x115e>
 8008182:	4651      	mov	r1, sl
 8008184:	4658      	mov	r0, fp
 8008186:	aa26      	add	r2, sp, #152	; 0x98
 8008188:	f002 faa9 	bl	800a6de <__sprint_r>
 800818c:	2800      	cmp	r0, #0
 800818e:	f040 80cb 	bne.w	8008328 <_vfprintf_r+0x136c>
 8008192:	ac29      	add	r4, sp, #164	; 0xa4
 8008194:	e716      	b.n	8007fc4 <_vfprintf_r+0x1008>
 8008196:	4651      	mov	r1, sl
 8008198:	4658      	mov	r0, fp
 800819a:	aa26      	add	r2, sp, #152	; 0x98
 800819c:	f002 fa9f 	bl	800a6de <__sprint_r>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	f040 80c1 	bne.w	8008328 <_vfprintf_r+0x136c>
 80081a6:	ac29      	add	r4, sp, #164	; 0xa4
 80081a8:	e723      	b.n	8007ff2 <_vfprintf_r+0x1036>
 80081aa:	bf00      	nop
 80081ac:	0800bd24 	.word	0x0800bd24
 80081b0:	9a08      	ldr	r2, [sp, #32]
 80081b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80081b4:	2a01      	cmp	r2, #1
 80081b6:	f106 0601 	add.w	r6, r6, #1
 80081ba:	f103 0301 	add.w	r3, r3, #1
 80081be:	f104 0508 	add.w	r5, r4, #8
 80081c2:	dc03      	bgt.n	80081cc <_vfprintf_r+0x1210>
 80081c4:	f018 0f01 	tst.w	r8, #1
 80081c8:	f000 8081 	beq.w	80082ce <_vfprintf_r+0x1312>
 80081cc:	2201      	movs	r2, #1
 80081ce:	2b07      	cmp	r3, #7
 80081d0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80081d4:	f8c4 9000 	str.w	r9, [r4]
 80081d8:	6062      	str	r2, [r4, #4]
 80081da:	dd08      	ble.n	80081ee <_vfprintf_r+0x1232>
 80081dc:	4651      	mov	r1, sl
 80081de:	4658      	mov	r0, fp
 80081e0:	aa26      	add	r2, sp, #152	; 0x98
 80081e2:	f002 fa7c 	bl	800a6de <__sprint_r>
 80081e6:	2800      	cmp	r0, #0
 80081e8:	f040 809e 	bne.w	8008328 <_vfprintf_r+0x136c>
 80081ec:	ad29      	add	r5, sp, #164	; 0xa4
 80081ee:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80081f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081f2:	602b      	str	r3, [r5, #0]
 80081f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081f6:	606b      	str	r3, [r5, #4]
 80081f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80081fa:	4413      	add	r3, r2
 80081fc:	9328      	str	r3, [sp, #160]	; 0xa0
 80081fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008200:	3301      	adds	r3, #1
 8008202:	2b07      	cmp	r3, #7
 8008204:	9327      	str	r3, [sp, #156]	; 0x9c
 8008206:	dc32      	bgt.n	800826e <_vfprintf_r+0x12b2>
 8008208:	3508      	adds	r5, #8
 800820a:	9b08      	ldr	r3, [sp, #32]
 800820c:	2200      	movs	r2, #0
 800820e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008212:	1e5c      	subs	r4, r3, #1
 8008214:	2300      	movs	r3, #0
 8008216:	f7f8 fbc7 	bl	80009a8 <__aeabi_dcmpeq>
 800821a:	2800      	cmp	r0, #0
 800821c:	d130      	bne.n	8008280 <_vfprintf_r+0x12c4>
 800821e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008220:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008222:	9a08      	ldr	r2, [sp, #32]
 8008224:	3101      	adds	r1, #1
 8008226:	3b01      	subs	r3, #1
 8008228:	f109 0001 	add.w	r0, r9, #1
 800822c:	4413      	add	r3, r2
 800822e:	2907      	cmp	r1, #7
 8008230:	e9c5 0400 	strd	r0, r4, [r5]
 8008234:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008238:	dd52      	ble.n	80082e0 <_vfprintf_r+0x1324>
 800823a:	4651      	mov	r1, sl
 800823c:	4658      	mov	r0, fp
 800823e:	aa26      	add	r2, sp, #152	; 0x98
 8008240:	f002 fa4d 	bl	800a6de <__sprint_r>
 8008244:	2800      	cmp	r0, #0
 8008246:	d16f      	bne.n	8008328 <_vfprintf_r+0x136c>
 8008248:	ad29      	add	r5, sp, #164	; 0xa4
 800824a:	ab22      	add	r3, sp, #136	; 0x88
 800824c:	602b      	str	r3, [r5, #0]
 800824e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008250:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008252:	606b      	str	r3, [r5, #4]
 8008254:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008256:	4413      	add	r3, r2
 8008258:	9328      	str	r3, [sp, #160]	; 0xa0
 800825a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800825c:	3301      	adds	r3, #1
 800825e:	2b07      	cmp	r3, #7
 8008260:	9327      	str	r3, [sp, #156]	; 0x9c
 8008262:	f73f adaf 	bgt.w	8007dc4 <_vfprintf_r+0xe08>
 8008266:	f105 0408 	add.w	r4, r5, #8
 800826a:	f7ff bac2 	b.w	80077f2 <_vfprintf_r+0x836>
 800826e:	4651      	mov	r1, sl
 8008270:	4658      	mov	r0, fp
 8008272:	aa26      	add	r2, sp, #152	; 0x98
 8008274:	f002 fa33 	bl	800a6de <__sprint_r>
 8008278:	2800      	cmp	r0, #0
 800827a:	d155      	bne.n	8008328 <_vfprintf_r+0x136c>
 800827c:	ad29      	add	r5, sp, #164	; 0xa4
 800827e:	e7c4      	b.n	800820a <_vfprintf_r+0x124e>
 8008280:	2c00      	cmp	r4, #0
 8008282:	dde2      	ble.n	800824a <_vfprintf_r+0x128e>
 8008284:	f04f 0910 	mov.w	r9, #16
 8008288:	4e5a      	ldr	r6, [pc, #360]	; (80083f4 <_vfprintf_r+0x1438>)
 800828a:	2c10      	cmp	r4, #16
 800828c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008290:	f105 0108 	add.w	r1, r5, #8
 8008294:	f103 0301 	add.w	r3, r3, #1
 8008298:	602e      	str	r6, [r5, #0]
 800829a:	dc07      	bgt.n	80082ac <_vfprintf_r+0x12f0>
 800829c:	606c      	str	r4, [r5, #4]
 800829e:	2b07      	cmp	r3, #7
 80082a0:	4414      	add	r4, r2
 80082a2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80082a6:	dcc8      	bgt.n	800823a <_vfprintf_r+0x127e>
 80082a8:	460d      	mov	r5, r1
 80082aa:	e7ce      	b.n	800824a <_vfprintf_r+0x128e>
 80082ac:	3210      	adds	r2, #16
 80082ae:	2b07      	cmp	r3, #7
 80082b0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80082b4:	f8c5 9004 	str.w	r9, [r5, #4]
 80082b8:	dd06      	ble.n	80082c8 <_vfprintf_r+0x130c>
 80082ba:	4651      	mov	r1, sl
 80082bc:	4658      	mov	r0, fp
 80082be:	aa26      	add	r2, sp, #152	; 0x98
 80082c0:	f002 fa0d 	bl	800a6de <__sprint_r>
 80082c4:	bb80      	cbnz	r0, 8008328 <_vfprintf_r+0x136c>
 80082c6:	a929      	add	r1, sp, #164	; 0xa4
 80082c8:	460d      	mov	r5, r1
 80082ca:	3c10      	subs	r4, #16
 80082cc:	e7dd      	b.n	800828a <_vfprintf_r+0x12ce>
 80082ce:	2201      	movs	r2, #1
 80082d0:	2b07      	cmp	r3, #7
 80082d2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80082d6:	f8c4 9000 	str.w	r9, [r4]
 80082da:	6062      	str	r2, [r4, #4]
 80082dc:	ddb5      	ble.n	800824a <_vfprintf_r+0x128e>
 80082de:	e7ac      	b.n	800823a <_vfprintf_r+0x127e>
 80082e0:	3508      	adds	r5, #8
 80082e2:	e7b2      	b.n	800824a <_vfprintf_r+0x128e>
 80082e4:	460c      	mov	r4, r1
 80082e6:	f7ff ba84 	b.w	80077f2 <_vfprintf_r+0x836>
 80082ea:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80082ee:	1a9d      	subs	r5, r3, r2
 80082f0:	2d00      	cmp	r5, #0
 80082f2:	f77f aa82 	ble.w	80077fa <_vfprintf_r+0x83e>
 80082f6:	f04f 0810 	mov.w	r8, #16
 80082fa:	4e3f      	ldr	r6, [pc, #252]	; (80083f8 <_vfprintf_r+0x143c>)
 80082fc:	2d10      	cmp	r5, #16
 80082fe:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008302:	6026      	str	r6, [r4, #0]
 8008304:	f103 0301 	add.w	r3, r3, #1
 8008308:	dc17      	bgt.n	800833a <_vfprintf_r+0x137e>
 800830a:	6065      	str	r5, [r4, #4]
 800830c:	2b07      	cmp	r3, #7
 800830e:	4415      	add	r5, r2
 8008310:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008314:	f77f aa71 	ble.w	80077fa <_vfprintf_r+0x83e>
 8008318:	4651      	mov	r1, sl
 800831a:	4658      	mov	r0, fp
 800831c:	aa26      	add	r2, sp, #152	; 0x98
 800831e:	f002 f9de 	bl	800a6de <__sprint_r>
 8008322:	2800      	cmp	r0, #0
 8008324:	f43f aa69 	beq.w	80077fa <_vfprintf_r+0x83e>
 8008328:	2f00      	cmp	r7, #0
 800832a:	f43f a884 	beq.w	8007436 <_vfprintf_r+0x47a>
 800832e:	4639      	mov	r1, r7
 8008330:	4658      	mov	r0, fp
 8008332:	f001 f91d 	bl	8009570 <_free_r>
 8008336:	f7ff b87e 	b.w	8007436 <_vfprintf_r+0x47a>
 800833a:	3210      	adds	r2, #16
 800833c:	2b07      	cmp	r3, #7
 800833e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008342:	f8c4 8004 	str.w	r8, [r4, #4]
 8008346:	dc02      	bgt.n	800834e <_vfprintf_r+0x1392>
 8008348:	3408      	adds	r4, #8
 800834a:	3d10      	subs	r5, #16
 800834c:	e7d6      	b.n	80082fc <_vfprintf_r+0x1340>
 800834e:	4651      	mov	r1, sl
 8008350:	4658      	mov	r0, fp
 8008352:	aa26      	add	r2, sp, #152	; 0x98
 8008354:	f002 f9c3 	bl	800a6de <__sprint_r>
 8008358:	2800      	cmp	r0, #0
 800835a:	d1e5      	bne.n	8008328 <_vfprintf_r+0x136c>
 800835c:	ac29      	add	r4, sp, #164	; 0xa4
 800835e:	e7f4      	b.n	800834a <_vfprintf_r+0x138e>
 8008360:	4639      	mov	r1, r7
 8008362:	4658      	mov	r0, fp
 8008364:	f001 f904 	bl	8009570 <_free_r>
 8008368:	f7ff ba5e 	b.w	8007828 <_vfprintf_r+0x86c>
 800836c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800836e:	b91b      	cbnz	r3, 8008378 <_vfprintf_r+0x13bc>
 8008370:	2300      	movs	r3, #0
 8008372:	9327      	str	r3, [sp, #156]	; 0x9c
 8008374:	f7ff b85f 	b.w	8007436 <_vfprintf_r+0x47a>
 8008378:	4651      	mov	r1, sl
 800837a:	4658      	mov	r0, fp
 800837c:	aa26      	add	r2, sp, #152	; 0x98
 800837e:	f002 f9ae 	bl	800a6de <__sprint_r>
 8008382:	2800      	cmp	r0, #0
 8008384:	d0f4      	beq.n	8008370 <_vfprintf_r+0x13b4>
 8008386:	f7ff b856 	b.w	8007436 <_vfprintf_r+0x47a>
 800838a:	ea56 0207 	orrs.w	r2, r6, r7
 800838e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008392:	f43f ab6a 	beq.w	8007a6a <_vfprintf_r+0xaae>
 8008396:	2b01      	cmp	r3, #1
 8008398:	f43f abff 	beq.w	8007b9a <_vfprintf_r+0xbde>
 800839c:	2b02      	cmp	r3, #2
 800839e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80083a2:	f43f ac47 	beq.w	8007c34 <_vfprintf_r+0xc78>
 80083a6:	08f2      	lsrs	r2, r6, #3
 80083a8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80083ac:	08f8      	lsrs	r0, r7, #3
 80083ae:	f006 0307 	and.w	r3, r6, #7
 80083b2:	4607      	mov	r7, r0
 80083b4:	4616      	mov	r6, r2
 80083b6:	3330      	adds	r3, #48	; 0x30
 80083b8:	ea56 0207 	orrs.w	r2, r6, r7
 80083bc:	4649      	mov	r1, r9
 80083be:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80083c2:	d1f0      	bne.n	80083a6 <_vfprintf_r+0x13ea>
 80083c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083c6:	07d0      	lsls	r0, r2, #31
 80083c8:	d506      	bpl.n	80083d8 <_vfprintf_r+0x141c>
 80083ca:	2b30      	cmp	r3, #48	; 0x30
 80083cc:	d004      	beq.n	80083d8 <_vfprintf_r+0x141c>
 80083ce:	2330      	movs	r3, #48	; 0x30
 80083d0:	f809 3c01 	strb.w	r3, [r9, #-1]
 80083d4:	f1a1 0902 	sub.w	r9, r1, #2
 80083d8:	2700      	movs	r7, #0
 80083da:	ab52      	add	r3, sp, #328	; 0x148
 80083dc:	eba3 0309 	sub.w	r3, r3, r9
 80083e0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80083e4:	9e07      	ldr	r6, [sp, #28]
 80083e6:	9307      	str	r3, [sp, #28]
 80083e8:	463d      	mov	r5, r7
 80083ea:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80083ee:	f7ff b942 	b.w	8007676 <_vfprintf_r+0x6ba>
 80083f2:	bf00      	nop
 80083f4:	0800bd24 	.word	0x0800bd24
 80083f8:	0800bd14 	.word	0x0800bd14

080083fc <__sbprintf>:
 80083fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083fe:	461f      	mov	r7, r3
 8008400:	898b      	ldrh	r3, [r1, #12]
 8008402:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008406:	f023 0302 	bic.w	r3, r3, #2
 800840a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800840e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008410:	4615      	mov	r5, r2
 8008412:	9319      	str	r3, [sp, #100]	; 0x64
 8008414:	89cb      	ldrh	r3, [r1, #14]
 8008416:	4606      	mov	r6, r0
 8008418:	f8ad 300e 	strh.w	r3, [sp, #14]
 800841c:	69cb      	ldr	r3, [r1, #28]
 800841e:	a816      	add	r0, sp, #88	; 0x58
 8008420:	9307      	str	r3, [sp, #28]
 8008422:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008424:	460c      	mov	r4, r1
 8008426:	9309      	str	r3, [sp, #36]	; 0x24
 8008428:	ab1a      	add	r3, sp, #104	; 0x68
 800842a:	9300      	str	r3, [sp, #0]
 800842c:	9304      	str	r3, [sp, #16]
 800842e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008432:	9302      	str	r3, [sp, #8]
 8008434:	9305      	str	r3, [sp, #20]
 8008436:	2300      	movs	r3, #0
 8008438:	9306      	str	r3, [sp, #24]
 800843a:	f001 fac7 	bl	80099cc <__retarget_lock_init_recursive>
 800843e:	462a      	mov	r2, r5
 8008440:	463b      	mov	r3, r7
 8008442:	4669      	mov	r1, sp
 8008444:	4630      	mov	r0, r6
 8008446:	f7fe fdb9 	bl	8006fbc <_vfprintf_r>
 800844a:	1e05      	subs	r5, r0, #0
 800844c:	db07      	blt.n	800845e <__sbprintf+0x62>
 800844e:	4669      	mov	r1, sp
 8008450:	4630      	mov	r0, r6
 8008452:	f000 ff91 	bl	8009378 <_fflush_r>
 8008456:	2800      	cmp	r0, #0
 8008458:	bf18      	it	ne
 800845a:	f04f 35ff 	movne.w	r5, #4294967295
 800845e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008462:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008464:	065b      	lsls	r3, r3, #25
 8008466:	bf42      	ittt	mi
 8008468:	89a3      	ldrhmi	r3, [r4, #12]
 800846a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800846e:	81a3      	strhmi	r3, [r4, #12]
 8008470:	f001 faad 	bl	80099ce <__retarget_lock_close_recursive>
 8008474:	4628      	mov	r0, r5
 8008476:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800847a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800847c <_vsnprintf_r>:
 800847c:	b530      	push	{r4, r5, lr}
 800847e:	1e14      	subs	r4, r2, #0
 8008480:	4605      	mov	r5, r0
 8008482:	b09b      	sub	sp, #108	; 0x6c
 8008484:	4618      	mov	r0, r3
 8008486:	da05      	bge.n	8008494 <_vsnprintf_r+0x18>
 8008488:	238b      	movs	r3, #139	; 0x8b
 800848a:	f04f 30ff 	mov.w	r0, #4294967295
 800848e:	602b      	str	r3, [r5, #0]
 8008490:	b01b      	add	sp, #108	; 0x6c
 8008492:	bd30      	pop	{r4, r5, pc}
 8008494:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008498:	f8ad 300c 	strh.w	r3, [sp, #12]
 800849c:	bf0c      	ite	eq
 800849e:	4623      	moveq	r3, r4
 80084a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80084a4:	9302      	str	r3, [sp, #8]
 80084a6:	9305      	str	r3, [sp, #20]
 80084a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80084ac:	4602      	mov	r2, r0
 80084ae:	9100      	str	r1, [sp, #0]
 80084b0:	9104      	str	r1, [sp, #16]
 80084b2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80084b6:	4669      	mov	r1, sp
 80084b8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80084ba:	4628      	mov	r0, r5
 80084bc:	f7fd fb9a 	bl	8005bf4 <_svfprintf_r>
 80084c0:	1c43      	adds	r3, r0, #1
 80084c2:	bfbc      	itt	lt
 80084c4:	238b      	movlt	r3, #139	; 0x8b
 80084c6:	602b      	strlt	r3, [r5, #0]
 80084c8:	2c00      	cmp	r4, #0
 80084ca:	d0e1      	beq.n	8008490 <_vsnprintf_r+0x14>
 80084cc:	2200      	movs	r2, #0
 80084ce:	9b00      	ldr	r3, [sp, #0]
 80084d0:	701a      	strb	r2, [r3, #0]
 80084d2:	e7dd      	b.n	8008490 <_vsnprintf_r+0x14>

080084d4 <vsnprintf>:
 80084d4:	b507      	push	{r0, r1, r2, lr}
 80084d6:	9300      	str	r3, [sp, #0]
 80084d8:	4613      	mov	r3, r2
 80084da:	460a      	mov	r2, r1
 80084dc:	4601      	mov	r1, r0
 80084de:	4803      	ldr	r0, [pc, #12]	; (80084ec <vsnprintf+0x18>)
 80084e0:	6800      	ldr	r0, [r0, #0]
 80084e2:	f7ff ffcb 	bl	800847c <_vsnprintf_r>
 80084e6:	b003      	add	sp, #12
 80084e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80084ec:	200000b4 	.word	0x200000b4

080084f0 <__swsetup_r>:
 80084f0:	b538      	push	{r3, r4, r5, lr}
 80084f2:	4b2a      	ldr	r3, [pc, #168]	; (800859c <__swsetup_r+0xac>)
 80084f4:	4605      	mov	r5, r0
 80084f6:	6818      	ldr	r0, [r3, #0]
 80084f8:	460c      	mov	r4, r1
 80084fa:	b118      	cbz	r0, 8008504 <__swsetup_r+0x14>
 80084fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80084fe:	b90b      	cbnz	r3, 8008504 <__swsetup_r+0x14>
 8008500:	f000 ffa6 	bl	8009450 <__sinit>
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800850a:	0718      	lsls	r0, r3, #28
 800850c:	d422      	bmi.n	8008554 <__swsetup_r+0x64>
 800850e:	06d9      	lsls	r1, r3, #27
 8008510:	d407      	bmi.n	8008522 <__swsetup_r+0x32>
 8008512:	2309      	movs	r3, #9
 8008514:	602b      	str	r3, [r5, #0]
 8008516:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800851a:	f04f 30ff 	mov.w	r0, #4294967295
 800851e:	81a3      	strh	r3, [r4, #12]
 8008520:	e034      	b.n	800858c <__swsetup_r+0x9c>
 8008522:	0758      	lsls	r0, r3, #29
 8008524:	d512      	bpl.n	800854c <__swsetup_r+0x5c>
 8008526:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008528:	b141      	cbz	r1, 800853c <__swsetup_r+0x4c>
 800852a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800852e:	4299      	cmp	r1, r3
 8008530:	d002      	beq.n	8008538 <__swsetup_r+0x48>
 8008532:	4628      	mov	r0, r5
 8008534:	f001 f81c 	bl	8009570 <_free_r>
 8008538:	2300      	movs	r3, #0
 800853a:	6323      	str	r3, [r4, #48]	; 0x30
 800853c:	89a3      	ldrh	r3, [r4, #12]
 800853e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	2300      	movs	r3, #0
 8008546:	6063      	str	r3, [r4, #4]
 8008548:	6923      	ldr	r3, [r4, #16]
 800854a:	6023      	str	r3, [r4, #0]
 800854c:	89a3      	ldrh	r3, [r4, #12]
 800854e:	f043 0308 	orr.w	r3, r3, #8
 8008552:	81a3      	strh	r3, [r4, #12]
 8008554:	6923      	ldr	r3, [r4, #16]
 8008556:	b94b      	cbnz	r3, 800856c <__swsetup_r+0x7c>
 8008558:	89a3      	ldrh	r3, [r4, #12]
 800855a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800855e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008562:	d003      	beq.n	800856c <__swsetup_r+0x7c>
 8008564:	4621      	mov	r1, r4
 8008566:	4628      	mov	r0, r5
 8008568:	f001 fa60 	bl	8009a2c <__smakebuf_r>
 800856c:	89a0      	ldrh	r0, [r4, #12]
 800856e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008572:	f010 0301 	ands.w	r3, r0, #1
 8008576:	d00a      	beq.n	800858e <__swsetup_r+0x9e>
 8008578:	2300      	movs	r3, #0
 800857a:	60a3      	str	r3, [r4, #8]
 800857c:	6963      	ldr	r3, [r4, #20]
 800857e:	425b      	negs	r3, r3
 8008580:	61a3      	str	r3, [r4, #24]
 8008582:	6923      	ldr	r3, [r4, #16]
 8008584:	b943      	cbnz	r3, 8008598 <__swsetup_r+0xa8>
 8008586:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800858a:	d1c4      	bne.n	8008516 <__swsetup_r+0x26>
 800858c:	bd38      	pop	{r3, r4, r5, pc}
 800858e:	0781      	lsls	r1, r0, #30
 8008590:	bf58      	it	pl
 8008592:	6963      	ldrpl	r3, [r4, #20]
 8008594:	60a3      	str	r3, [r4, #8]
 8008596:	e7f4      	b.n	8008582 <__swsetup_r+0x92>
 8008598:	2000      	movs	r0, #0
 800859a:	e7f7      	b.n	800858c <__swsetup_r+0x9c>
 800859c:	200000b4 	.word	0x200000b4

080085a0 <register_fini>:
 80085a0:	4b02      	ldr	r3, [pc, #8]	; (80085ac <register_fini+0xc>)
 80085a2:	b113      	cbz	r3, 80085aa <register_fini+0xa>
 80085a4:	4802      	ldr	r0, [pc, #8]	; (80085b0 <register_fini+0x10>)
 80085a6:	f000 b805 	b.w	80085b4 <atexit>
 80085aa:	4770      	bx	lr
 80085ac:	00000000 	.word	0x00000000
 80085b0:	080094a1 	.word	0x080094a1

080085b4 <atexit>:
 80085b4:	2300      	movs	r3, #0
 80085b6:	4601      	mov	r1, r0
 80085b8:	461a      	mov	r2, r3
 80085ba:	4618      	mov	r0, r3
 80085bc:	f002 bdde 	b.w	800b17c <__register_exitproc>

080085c0 <quorem>:
 80085c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	6903      	ldr	r3, [r0, #16]
 80085c6:	690c      	ldr	r4, [r1, #16]
 80085c8:	4607      	mov	r7, r0
 80085ca:	42a3      	cmp	r3, r4
 80085cc:	f2c0 8083 	blt.w	80086d6 <quorem+0x116>
 80085d0:	3c01      	subs	r4, #1
 80085d2:	f100 0514 	add.w	r5, r0, #20
 80085d6:	f101 0814 	add.w	r8, r1, #20
 80085da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085de:	9301      	str	r3, [sp, #4]
 80085e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085e8:	3301      	adds	r3, #1
 80085ea:	429a      	cmp	r2, r3
 80085ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80085f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80085f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085f8:	d332      	bcc.n	8008660 <quorem+0xa0>
 80085fa:	f04f 0e00 	mov.w	lr, #0
 80085fe:	4640      	mov	r0, r8
 8008600:	46ac      	mov	ip, r5
 8008602:	46f2      	mov	sl, lr
 8008604:	f850 2b04 	ldr.w	r2, [r0], #4
 8008608:	b293      	uxth	r3, r2
 800860a:	fb06 e303 	mla	r3, r6, r3, lr
 800860e:	0c12      	lsrs	r2, r2, #16
 8008610:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008614:	fb06 e202 	mla	r2, r6, r2, lr
 8008618:	b29b      	uxth	r3, r3
 800861a:	ebaa 0303 	sub.w	r3, sl, r3
 800861e:	f8dc a000 	ldr.w	sl, [ip]
 8008622:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008626:	fa1f fa8a 	uxth.w	sl, sl
 800862a:	4453      	add	r3, sl
 800862c:	fa1f fa82 	uxth.w	sl, r2
 8008630:	f8dc 2000 	ldr.w	r2, [ip]
 8008634:	4581      	cmp	r9, r0
 8008636:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800863a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800863e:	b29b      	uxth	r3, r3
 8008640:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008644:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008648:	f84c 3b04 	str.w	r3, [ip], #4
 800864c:	d2da      	bcs.n	8008604 <quorem+0x44>
 800864e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008652:	b92b      	cbnz	r3, 8008660 <quorem+0xa0>
 8008654:	9b01      	ldr	r3, [sp, #4]
 8008656:	3b04      	subs	r3, #4
 8008658:	429d      	cmp	r5, r3
 800865a:	461a      	mov	r2, r3
 800865c:	d32f      	bcc.n	80086be <quorem+0xfe>
 800865e:	613c      	str	r4, [r7, #16]
 8008660:	4638      	mov	r0, r7
 8008662:	f001 fc85 	bl	8009f70 <__mcmp>
 8008666:	2800      	cmp	r0, #0
 8008668:	db25      	blt.n	80086b6 <quorem+0xf6>
 800866a:	4628      	mov	r0, r5
 800866c:	f04f 0c00 	mov.w	ip, #0
 8008670:	3601      	adds	r6, #1
 8008672:	f858 1b04 	ldr.w	r1, [r8], #4
 8008676:	f8d0 e000 	ldr.w	lr, [r0]
 800867a:	b28b      	uxth	r3, r1
 800867c:	ebac 0303 	sub.w	r3, ip, r3
 8008680:	fa1f f28e 	uxth.w	r2, lr
 8008684:	4413      	add	r3, r2
 8008686:	0c0a      	lsrs	r2, r1, #16
 8008688:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800868c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008690:	b29b      	uxth	r3, r3
 8008692:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008696:	45c1      	cmp	r9, r8
 8008698:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800869c:	f840 3b04 	str.w	r3, [r0], #4
 80086a0:	d2e7      	bcs.n	8008672 <quorem+0xb2>
 80086a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086aa:	b922      	cbnz	r2, 80086b6 <quorem+0xf6>
 80086ac:	3b04      	subs	r3, #4
 80086ae:	429d      	cmp	r5, r3
 80086b0:	461a      	mov	r2, r3
 80086b2:	d30a      	bcc.n	80086ca <quorem+0x10a>
 80086b4:	613c      	str	r4, [r7, #16]
 80086b6:	4630      	mov	r0, r6
 80086b8:	b003      	add	sp, #12
 80086ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086be:	6812      	ldr	r2, [r2, #0]
 80086c0:	3b04      	subs	r3, #4
 80086c2:	2a00      	cmp	r2, #0
 80086c4:	d1cb      	bne.n	800865e <quorem+0x9e>
 80086c6:	3c01      	subs	r4, #1
 80086c8:	e7c6      	b.n	8008658 <quorem+0x98>
 80086ca:	6812      	ldr	r2, [r2, #0]
 80086cc:	3b04      	subs	r3, #4
 80086ce:	2a00      	cmp	r2, #0
 80086d0:	d1f0      	bne.n	80086b4 <quorem+0xf4>
 80086d2:	3c01      	subs	r4, #1
 80086d4:	e7eb      	b.n	80086ae <quorem+0xee>
 80086d6:	2000      	movs	r0, #0
 80086d8:	e7ee      	b.n	80086b8 <quorem+0xf8>
 80086da:	0000      	movs	r0, r0
 80086dc:	0000      	movs	r0, r0
	...

080086e0 <_dtoa_r>:
 80086e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80086e6:	b097      	sub	sp, #92	; 0x5c
 80086e8:	4681      	mov	r9, r0
 80086ea:	4614      	mov	r4, r2
 80086ec:	461d      	mov	r5, r3
 80086ee:	4692      	mov	sl, r2
 80086f0:	469b      	mov	fp, r3
 80086f2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80086f4:	b149      	cbz	r1, 800870a <_dtoa_r+0x2a>
 80086f6:	2301      	movs	r3, #1
 80086f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80086fa:	4093      	lsls	r3, r2
 80086fc:	608b      	str	r3, [r1, #8]
 80086fe:	604a      	str	r2, [r1, #4]
 8008700:	f001 fa2f 	bl	8009b62 <_Bfree>
 8008704:	2300      	movs	r3, #0
 8008706:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800870a:	1e2b      	subs	r3, r5, #0
 800870c:	bfad      	iteet	ge
 800870e:	2300      	movge	r3, #0
 8008710:	2201      	movlt	r2, #1
 8008712:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008716:	6033      	strge	r3, [r6, #0]
 8008718:	4ba3      	ldr	r3, [pc, #652]	; (80089a8 <_dtoa_r+0x2c8>)
 800871a:	bfb8      	it	lt
 800871c:	6032      	strlt	r2, [r6, #0]
 800871e:	ea33 030b 	bics.w	r3, r3, fp
 8008722:	f8cd b00c 	str.w	fp, [sp, #12]
 8008726:	d119      	bne.n	800875c <_dtoa_r+0x7c>
 8008728:	f242 730f 	movw	r3, #9999	; 0x270f
 800872c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800872e:	6013      	str	r3, [r2, #0]
 8008730:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008734:	4323      	orrs	r3, r4
 8008736:	f000 857b 	beq.w	8009230 <_dtoa_r+0xb50>
 800873a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800873c:	b90b      	cbnz	r3, 8008742 <_dtoa_r+0x62>
 800873e:	4b9b      	ldr	r3, [pc, #620]	; (80089ac <_dtoa_r+0x2cc>)
 8008740:	e020      	b.n	8008784 <_dtoa_r+0xa4>
 8008742:	4b9a      	ldr	r3, [pc, #616]	; (80089ac <_dtoa_r+0x2cc>)
 8008744:	9306      	str	r3, [sp, #24]
 8008746:	3303      	adds	r3, #3
 8008748:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800874a:	6013      	str	r3, [r2, #0]
 800874c:	9806      	ldr	r0, [sp, #24]
 800874e:	b017      	add	sp, #92	; 0x5c
 8008750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008754:	4b96      	ldr	r3, [pc, #600]	; (80089b0 <_dtoa_r+0x2d0>)
 8008756:	9306      	str	r3, [sp, #24]
 8008758:	3308      	adds	r3, #8
 800875a:	e7f5      	b.n	8008748 <_dtoa_r+0x68>
 800875c:	2200      	movs	r2, #0
 800875e:	2300      	movs	r3, #0
 8008760:	4650      	mov	r0, sl
 8008762:	4659      	mov	r1, fp
 8008764:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008768:	f7f8 f91e 	bl	80009a8 <__aeabi_dcmpeq>
 800876c:	4607      	mov	r7, r0
 800876e:	b158      	cbz	r0, 8008788 <_dtoa_r+0xa8>
 8008770:	2301      	movs	r3, #1
 8008772:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008774:	6013      	str	r3, [r2, #0]
 8008776:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008778:	2b00      	cmp	r3, #0
 800877a:	f000 8556 	beq.w	800922a <_dtoa_r+0xb4a>
 800877e:	488d      	ldr	r0, [pc, #564]	; (80089b4 <_dtoa_r+0x2d4>)
 8008780:	6018      	str	r0, [r3, #0]
 8008782:	1e43      	subs	r3, r0, #1
 8008784:	9306      	str	r3, [sp, #24]
 8008786:	e7e1      	b.n	800874c <_dtoa_r+0x6c>
 8008788:	ab14      	add	r3, sp, #80	; 0x50
 800878a:	9301      	str	r3, [sp, #4]
 800878c:	ab15      	add	r3, sp, #84	; 0x54
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	4648      	mov	r0, r9
 8008792:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008796:	f001 fc97 	bl	800a0c8 <__d2b>
 800879a:	9b03      	ldr	r3, [sp, #12]
 800879c:	4680      	mov	r8, r0
 800879e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80087a2:	2e00      	cmp	r6, #0
 80087a4:	d07f      	beq.n	80088a6 <_dtoa_r+0x1c6>
 80087a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087ac:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80087b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087b4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80087b8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80087bc:	9713      	str	r7, [sp, #76]	; 0x4c
 80087be:	2200      	movs	r2, #0
 80087c0:	4b7d      	ldr	r3, [pc, #500]	; (80089b8 <_dtoa_r+0x2d8>)
 80087c2:	f7f7 fcd1 	bl	8000168 <__aeabi_dsub>
 80087c6:	a372      	add	r3, pc, #456	; (adr r3, 8008990 <_dtoa_r+0x2b0>)
 80087c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087cc:	f7f7 fe84 	bl	80004d8 <__aeabi_dmul>
 80087d0:	a371      	add	r3, pc, #452	; (adr r3, 8008998 <_dtoa_r+0x2b8>)
 80087d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d6:	f7f7 fcc9 	bl	800016c <__adddf3>
 80087da:	4604      	mov	r4, r0
 80087dc:	4630      	mov	r0, r6
 80087de:	460d      	mov	r5, r1
 80087e0:	f7f7 fe10 	bl	8000404 <__aeabi_i2d>
 80087e4:	a36e      	add	r3, pc, #440	; (adr r3, 80089a0 <_dtoa_r+0x2c0>)
 80087e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ea:	f7f7 fe75 	bl	80004d8 <__aeabi_dmul>
 80087ee:	4602      	mov	r2, r0
 80087f0:	460b      	mov	r3, r1
 80087f2:	4620      	mov	r0, r4
 80087f4:	4629      	mov	r1, r5
 80087f6:	f7f7 fcb9 	bl	800016c <__adddf3>
 80087fa:	4604      	mov	r4, r0
 80087fc:	460d      	mov	r5, r1
 80087fe:	f7f8 f91b 	bl	8000a38 <__aeabi_d2iz>
 8008802:	2200      	movs	r2, #0
 8008804:	9003      	str	r0, [sp, #12]
 8008806:	2300      	movs	r3, #0
 8008808:	4620      	mov	r0, r4
 800880a:	4629      	mov	r1, r5
 800880c:	f7f8 f8d6 	bl	80009bc <__aeabi_dcmplt>
 8008810:	b150      	cbz	r0, 8008828 <_dtoa_r+0x148>
 8008812:	9803      	ldr	r0, [sp, #12]
 8008814:	f7f7 fdf6 	bl	8000404 <__aeabi_i2d>
 8008818:	4622      	mov	r2, r4
 800881a:	462b      	mov	r3, r5
 800881c:	f7f8 f8c4 	bl	80009a8 <__aeabi_dcmpeq>
 8008820:	b910      	cbnz	r0, 8008828 <_dtoa_r+0x148>
 8008822:	9b03      	ldr	r3, [sp, #12]
 8008824:	3b01      	subs	r3, #1
 8008826:	9303      	str	r3, [sp, #12]
 8008828:	9b03      	ldr	r3, [sp, #12]
 800882a:	2b16      	cmp	r3, #22
 800882c:	d858      	bhi.n	80088e0 <_dtoa_r+0x200>
 800882e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008832:	9a03      	ldr	r2, [sp, #12]
 8008834:	4b61      	ldr	r3, [pc, #388]	; (80089bc <_dtoa_r+0x2dc>)
 8008836:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800883a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883e:	f7f8 f8bd 	bl	80009bc <__aeabi_dcmplt>
 8008842:	2800      	cmp	r0, #0
 8008844:	d04e      	beq.n	80088e4 <_dtoa_r+0x204>
 8008846:	9b03      	ldr	r3, [sp, #12]
 8008848:	3b01      	subs	r3, #1
 800884a:	9303      	str	r3, [sp, #12]
 800884c:	2300      	movs	r3, #0
 800884e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008850:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008852:	1b9e      	subs	r6, r3, r6
 8008854:	1e73      	subs	r3, r6, #1
 8008856:	9309      	str	r3, [sp, #36]	; 0x24
 8008858:	bf49      	itett	mi
 800885a:	f1c6 0301 	rsbmi	r3, r6, #1
 800885e:	2300      	movpl	r3, #0
 8008860:	9308      	strmi	r3, [sp, #32]
 8008862:	2300      	movmi	r3, #0
 8008864:	bf54      	ite	pl
 8008866:	9308      	strpl	r3, [sp, #32]
 8008868:	9309      	strmi	r3, [sp, #36]	; 0x24
 800886a:	9b03      	ldr	r3, [sp, #12]
 800886c:	2b00      	cmp	r3, #0
 800886e:	db3b      	blt.n	80088e8 <_dtoa_r+0x208>
 8008870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008872:	9a03      	ldr	r2, [sp, #12]
 8008874:	4413      	add	r3, r2
 8008876:	9309      	str	r3, [sp, #36]	; 0x24
 8008878:	2300      	movs	r3, #0
 800887a:	920e      	str	r2, [sp, #56]	; 0x38
 800887c:	930a      	str	r3, [sp, #40]	; 0x28
 800887e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008880:	2b09      	cmp	r3, #9
 8008882:	d86b      	bhi.n	800895c <_dtoa_r+0x27c>
 8008884:	2b05      	cmp	r3, #5
 8008886:	bfc4      	itt	gt
 8008888:	3b04      	subgt	r3, #4
 800888a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800888c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800888e:	bfc8      	it	gt
 8008890:	2400      	movgt	r4, #0
 8008892:	f1a3 0302 	sub.w	r3, r3, #2
 8008896:	bfd8      	it	le
 8008898:	2401      	movle	r4, #1
 800889a:	2b03      	cmp	r3, #3
 800889c:	d869      	bhi.n	8008972 <_dtoa_r+0x292>
 800889e:	e8df f003 	tbb	[pc, r3]
 80088a2:	392c      	.short	0x392c
 80088a4:	5b37      	.short	0x5b37
 80088a6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 80088aa:	441e      	add	r6, r3
 80088ac:	f206 4332 	addw	r3, r6, #1074	; 0x432
 80088b0:	2b20      	cmp	r3, #32
 80088b2:	dd10      	ble.n	80088d6 <_dtoa_r+0x1f6>
 80088b4:	9a03      	ldr	r2, [sp, #12]
 80088b6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80088ba:	f206 4012 	addw	r0, r6, #1042	; 0x412
 80088be:	409a      	lsls	r2, r3
 80088c0:	fa24 f000 	lsr.w	r0, r4, r0
 80088c4:	4310      	orrs	r0, r2
 80088c6:	f7f7 fd8d 	bl	80003e4 <__aeabi_ui2d>
 80088ca:	2301      	movs	r3, #1
 80088cc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80088d0:	3e01      	subs	r6, #1
 80088d2:	9313      	str	r3, [sp, #76]	; 0x4c
 80088d4:	e773      	b.n	80087be <_dtoa_r+0xde>
 80088d6:	f1c3 0320 	rsb	r3, r3, #32
 80088da:	fa04 f003 	lsl.w	r0, r4, r3
 80088de:	e7f2      	b.n	80088c6 <_dtoa_r+0x1e6>
 80088e0:	2301      	movs	r3, #1
 80088e2:	e7b4      	b.n	800884e <_dtoa_r+0x16e>
 80088e4:	900f      	str	r0, [sp, #60]	; 0x3c
 80088e6:	e7b3      	b.n	8008850 <_dtoa_r+0x170>
 80088e8:	9b08      	ldr	r3, [sp, #32]
 80088ea:	9a03      	ldr	r2, [sp, #12]
 80088ec:	1a9b      	subs	r3, r3, r2
 80088ee:	9308      	str	r3, [sp, #32]
 80088f0:	4253      	negs	r3, r2
 80088f2:	930a      	str	r3, [sp, #40]	; 0x28
 80088f4:	2300      	movs	r3, #0
 80088f6:	930e      	str	r3, [sp, #56]	; 0x38
 80088f8:	e7c1      	b.n	800887e <_dtoa_r+0x19e>
 80088fa:	2300      	movs	r3, #0
 80088fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80088fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008900:	2b00      	cmp	r3, #0
 8008902:	dc39      	bgt.n	8008978 <_dtoa_r+0x298>
 8008904:	2301      	movs	r3, #1
 8008906:	461a      	mov	r2, r3
 8008908:	9304      	str	r3, [sp, #16]
 800890a:	9307      	str	r3, [sp, #28]
 800890c:	9221      	str	r2, [sp, #132]	; 0x84
 800890e:	e00c      	b.n	800892a <_dtoa_r+0x24a>
 8008910:	2301      	movs	r3, #1
 8008912:	e7f3      	b.n	80088fc <_dtoa_r+0x21c>
 8008914:	2300      	movs	r3, #0
 8008916:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008918:	930b      	str	r3, [sp, #44]	; 0x2c
 800891a:	9b03      	ldr	r3, [sp, #12]
 800891c:	4413      	add	r3, r2
 800891e:	9304      	str	r3, [sp, #16]
 8008920:	3301      	adds	r3, #1
 8008922:	2b01      	cmp	r3, #1
 8008924:	9307      	str	r3, [sp, #28]
 8008926:	bfb8      	it	lt
 8008928:	2301      	movlt	r3, #1
 800892a:	2200      	movs	r2, #0
 800892c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008930:	2204      	movs	r2, #4
 8008932:	f102 0014 	add.w	r0, r2, #20
 8008936:	4298      	cmp	r0, r3
 8008938:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800893c:	d920      	bls.n	8008980 <_dtoa_r+0x2a0>
 800893e:	4648      	mov	r0, r9
 8008940:	f001 f8ea 	bl	8009b18 <_Balloc>
 8008944:	9006      	str	r0, [sp, #24]
 8008946:	2800      	cmp	r0, #0
 8008948:	d13e      	bne.n	80089c8 <_dtoa_r+0x2e8>
 800894a:	4602      	mov	r2, r0
 800894c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008950:	4b1b      	ldr	r3, [pc, #108]	; (80089c0 <_dtoa_r+0x2e0>)
 8008952:	481c      	ldr	r0, [pc, #112]	; (80089c4 <_dtoa_r+0x2e4>)
 8008954:	f002 fc52 	bl	800b1fc <__assert_func>
 8008958:	2301      	movs	r3, #1
 800895a:	e7dc      	b.n	8008916 <_dtoa_r+0x236>
 800895c:	2401      	movs	r4, #1
 800895e:	2300      	movs	r3, #0
 8008960:	940b      	str	r4, [sp, #44]	; 0x2c
 8008962:	9320      	str	r3, [sp, #128]	; 0x80
 8008964:	f04f 33ff 	mov.w	r3, #4294967295
 8008968:	2200      	movs	r2, #0
 800896a:	9304      	str	r3, [sp, #16]
 800896c:	9307      	str	r3, [sp, #28]
 800896e:	2312      	movs	r3, #18
 8008970:	e7cc      	b.n	800890c <_dtoa_r+0x22c>
 8008972:	2301      	movs	r3, #1
 8008974:	930b      	str	r3, [sp, #44]	; 0x2c
 8008976:	e7f5      	b.n	8008964 <_dtoa_r+0x284>
 8008978:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800897a:	9304      	str	r3, [sp, #16]
 800897c:	9307      	str	r3, [sp, #28]
 800897e:	e7d4      	b.n	800892a <_dtoa_r+0x24a>
 8008980:	3101      	adds	r1, #1
 8008982:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008986:	0052      	lsls	r2, r2, #1
 8008988:	e7d3      	b.n	8008932 <_dtoa_r+0x252>
 800898a:	bf00      	nop
 800898c:	f3af 8000 	nop.w
 8008990:	636f4361 	.word	0x636f4361
 8008994:	3fd287a7 	.word	0x3fd287a7
 8008998:	8b60c8b3 	.word	0x8b60c8b3
 800899c:	3fc68a28 	.word	0x3fc68a28
 80089a0:	509f79fb 	.word	0x509f79fb
 80089a4:	3fd34413 	.word	0x3fd34413
 80089a8:	7ff00000 	.word	0x7ff00000
 80089ac:	0800bd34 	.word	0x0800bd34
 80089b0:	0800bd38 	.word	0x0800bd38
 80089b4:	0800bcf3 	.word	0x0800bcf3
 80089b8:	3ff80000 	.word	0x3ff80000
 80089bc:	0800be40 	.word	0x0800be40
 80089c0:	0800bd41 	.word	0x0800bd41
 80089c4:	0800bd52 	.word	0x0800bd52
 80089c8:	9b06      	ldr	r3, [sp, #24]
 80089ca:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80089ce:	9b07      	ldr	r3, [sp, #28]
 80089d0:	2b0e      	cmp	r3, #14
 80089d2:	f200 80a1 	bhi.w	8008b18 <_dtoa_r+0x438>
 80089d6:	2c00      	cmp	r4, #0
 80089d8:	f000 809e 	beq.w	8008b18 <_dtoa_r+0x438>
 80089dc:	9b03      	ldr	r3, [sp, #12]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	dd34      	ble.n	8008a4c <_dtoa_r+0x36c>
 80089e2:	4a96      	ldr	r2, [pc, #600]	; (8008c3c <_dtoa_r+0x55c>)
 80089e4:	f003 030f 	and.w	r3, r3, #15
 80089e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80089ec:	e9d3 3400 	ldrd	r3, r4, [r3]
 80089f0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80089f4:	9b03      	ldr	r3, [sp, #12]
 80089f6:	05d8      	lsls	r0, r3, #23
 80089f8:	ea4f 1523 	mov.w	r5, r3, asr #4
 80089fc:	d516      	bpl.n	8008a2c <_dtoa_r+0x34c>
 80089fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a02:	4b8f      	ldr	r3, [pc, #572]	; (8008c40 <_dtoa_r+0x560>)
 8008a04:	2603      	movs	r6, #3
 8008a06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a0a:	f7f7 fe8f 	bl	800072c <__aeabi_ddiv>
 8008a0e:	4682      	mov	sl, r0
 8008a10:	468b      	mov	fp, r1
 8008a12:	f005 050f 	and.w	r5, r5, #15
 8008a16:	4c8a      	ldr	r4, [pc, #552]	; (8008c40 <_dtoa_r+0x560>)
 8008a18:	b955      	cbnz	r5, 8008a30 <_dtoa_r+0x350>
 8008a1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a1e:	4650      	mov	r0, sl
 8008a20:	4659      	mov	r1, fp
 8008a22:	f7f7 fe83 	bl	800072c <__aeabi_ddiv>
 8008a26:	4682      	mov	sl, r0
 8008a28:	468b      	mov	fp, r1
 8008a2a:	e028      	b.n	8008a7e <_dtoa_r+0x39e>
 8008a2c:	2602      	movs	r6, #2
 8008a2e:	e7f2      	b.n	8008a16 <_dtoa_r+0x336>
 8008a30:	07e9      	lsls	r1, r5, #31
 8008a32:	d508      	bpl.n	8008a46 <_dtoa_r+0x366>
 8008a34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a38:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a3c:	f7f7 fd4c 	bl	80004d8 <__aeabi_dmul>
 8008a40:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008a44:	3601      	adds	r6, #1
 8008a46:	106d      	asrs	r5, r5, #1
 8008a48:	3408      	adds	r4, #8
 8008a4a:	e7e5      	b.n	8008a18 <_dtoa_r+0x338>
 8008a4c:	f000 809f 	beq.w	8008b8e <_dtoa_r+0x4ae>
 8008a50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a54:	9b03      	ldr	r3, [sp, #12]
 8008a56:	2602      	movs	r6, #2
 8008a58:	425c      	negs	r4, r3
 8008a5a:	4b78      	ldr	r3, [pc, #480]	; (8008c3c <_dtoa_r+0x55c>)
 8008a5c:	f004 020f 	and.w	r2, r4, #15
 8008a60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a68:	f7f7 fd36 	bl	80004d8 <__aeabi_dmul>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	4682      	mov	sl, r0
 8008a70:	468b      	mov	fp, r1
 8008a72:	4d73      	ldr	r5, [pc, #460]	; (8008c40 <_dtoa_r+0x560>)
 8008a74:	1124      	asrs	r4, r4, #4
 8008a76:	2c00      	cmp	r4, #0
 8008a78:	d17e      	bne.n	8008b78 <_dtoa_r+0x498>
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1d3      	bne.n	8008a26 <_dtoa_r+0x346>
 8008a7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f000 8086 	beq.w	8008b92 <_dtoa_r+0x4b2>
 8008a86:	2200      	movs	r2, #0
 8008a88:	4650      	mov	r0, sl
 8008a8a:	4659      	mov	r1, fp
 8008a8c:	4b6d      	ldr	r3, [pc, #436]	; (8008c44 <_dtoa_r+0x564>)
 8008a8e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008a92:	f7f7 ff93 	bl	80009bc <__aeabi_dcmplt>
 8008a96:	2800      	cmp	r0, #0
 8008a98:	d07b      	beq.n	8008b92 <_dtoa_r+0x4b2>
 8008a9a:	9b07      	ldr	r3, [sp, #28]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d078      	beq.n	8008b92 <_dtoa_r+0x4b2>
 8008aa0:	9b04      	ldr	r3, [sp, #16]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	dd36      	ble.n	8008b14 <_dtoa_r+0x434>
 8008aa6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008aaa:	9b03      	ldr	r3, [sp, #12]
 8008aac:	2200      	movs	r2, #0
 8008aae:	1e5d      	subs	r5, r3, #1
 8008ab0:	4b65      	ldr	r3, [pc, #404]	; (8008c48 <_dtoa_r+0x568>)
 8008ab2:	f7f7 fd11 	bl	80004d8 <__aeabi_dmul>
 8008ab6:	4682      	mov	sl, r0
 8008ab8:	468b      	mov	fp, r1
 8008aba:	9c04      	ldr	r4, [sp, #16]
 8008abc:	3601      	adds	r6, #1
 8008abe:	4630      	mov	r0, r6
 8008ac0:	f7f7 fca0 	bl	8000404 <__aeabi_i2d>
 8008ac4:	4652      	mov	r2, sl
 8008ac6:	465b      	mov	r3, fp
 8008ac8:	f7f7 fd06 	bl	80004d8 <__aeabi_dmul>
 8008acc:	2200      	movs	r2, #0
 8008ace:	4b5f      	ldr	r3, [pc, #380]	; (8008c4c <_dtoa_r+0x56c>)
 8008ad0:	f7f7 fb4c 	bl	800016c <__adddf3>
 8008ad4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008ad8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008adc:	9611      	str	r6, [sp, #68]	; 0x44
 8008ade:	2c00      	cmp	r4, #0
 8008ae0:	d15a      	bne.n	8008b98 <_dtoa_r+0x4b8>
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	4650      	mov	r0, sl
 8008ae6:	4659      	mov	r1, fp
 8008ae8:	4b59      	ldr	r3, [pc, #356]	; (8008c50 <_dtoa_r+0x570>)
 8008aea:	f7f7 fb3d 	bl	8000168 <__aeabi_dsub>
 8008aee:	4633      	mov	r3, r6
 8008af0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008af2:	4682      	mov	sl, r0
 8008af4:	468b      	mov	fp, r1
 8008af6:	f7f7 ff7f 	bl	80009f8 <__aeabi_dcmpgt>
 8008afa:	2800      	cmp	r0, #0
 8008afc:	f040 828b 	bne.w	8009016 <_dtoa_r+0x936>
 8008b00:	4650      	mov	r0, sl
 8008b02:	4659      	mov	r1, fp
 8008b04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b06:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008b0a:	f7f7 ff57 	bl	80009bc <__aeabi_dcmplt>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	f040 827f 	bne.w	8009012 <_dtoa_r+0x932>
 8008b14:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008b18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	f2c0 814d 	blt.w	8008dba <_dtoa_r+0x6da>
 8008b20:	9a03      	ldr	r2, [sp, #12]
 8008b22:	2a0e      	cmp	r2, #14
 8008b24:	f300 8149 	bgt.w	8008dba <_dtoa_r+0x6da>
 8008b28:	4b44      	ldr	r3, [pc, #272]	; (8008c3c <_dtoa_r+0x55c>)
 8008b2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008b32:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008b36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f280 80d6 	bge.w	8008cea <_dtoa_r+0x60a>
 8008b3e:	9b07      	ldr	r3, [sp, #28]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f300 80d2 	bgt.w	8008cea <_dtoa_r+0x60a>
 8008b46:	f040 8263 	bne.w	8009010 <_dtoa_r+0x930>
 8008b4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	4b3f      	ldr	r3, [pc, #252]	; (8008c50 <_dtoa_r+0x570>)
 8008b52:	f7f7 fcc1 	bl	80004d8 <__aeabi_dmul>
 8008b56:	4652      	mov	r2, sl
 8008b58:	465b      	mov	r3, fp
 8008b5a:	f7f7 ff43 	bl	80009e4 <__aeabi_dcmpge>
 8008b5e:	9c07      	ldr	r4, [sp, #28]
 8008b60:	4625      	mov	r5, r4
 8008b62:	2800      	cmp	r0, #0
 8008b64:	f040 823c 	bne.w	8008fe0 <_dtoa_r+0x900>
 8008b68:	2331      	movs	r3, #49	; 0x31
 8008b6a:	9e06      	ldr	r6, [sp, #24]
 8008b6c:	f806 3b01 	strb.w	r3, [r6], #1
 8008b70:	9b03      	ldr	r3, [sp, #12]
 8008b72:	3301      	adds	r3, #1
 8008b74:	9303      	str	r3, [sp, #12]
 8008b76:	e237      	b.n	8008fe8 <_dtoa_r+0x908>
 8008b78:	07e2      	lsls	r2, r4, #31
 8008b7a:	d505      	bpl.n	8008b88 <_dtoa_r+0x4a8>
 8008b7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008b80:	f7f7 fcaa 	bl	80004d8 <__aeabi_dmul>
 8008b84:	2301      	movs	r3, #1
 8008b86:	3601      	adds	r6, #1
 8008b88:	1064      	asrs	r4, r4, #1
 8008b8a:	3508      	adds	r5, #8
 8008b8c:	e773      	b.n	8008a76 <_dtoa_r+0x396>
 8008b8e:	2602      	movs	r6, #2
 8008b90:	e775      	b.n	8008a7e <_dtoa_r+0x39e>
 8008b92:	9d03      	ldr	r5, [sp, #12]
 8008b94:	9c07      	ldr	r4, [sp, #28]
 8008b96:	e792      	b.n	8008abe <_dtoa_r+0x3de>
 8008b98:	9906      	ldr	r1, [sp, #24]
 8008b9a:	4b28      	ldr	r3, [pc, #160]	; (8008c3c <_dtoa_r+0x55c>)
 8008b9c:	4421      	add	r1, r4
 8008b9e:	9112      	str	r1, [sp, #72]	; 0x48
 8008ba0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ba2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ba6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008baa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bae:	2900      	cmp	r1, #0
 8008bb0:	d052      	beq.n	8008c58 <_dtoa_r+0x578>
 8008bb2:	2000      	movs	r0, #0
 8008bb4:	4927      	ldr	r1, [pc, #156]	; (8008c54 <_dtoa_r+0x574>)
 8008bb6:	f7f7 fdb9 	bl	800072c <__aeabi_ddiv>
 8008bba:	4632      	mov	r2, r6
 8008bbc:	463b      	mov	r3, r7
 8008bbe:	f7f7 fad3 	bl	8000168 <__aeabi_dsub>
 8008bc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008bc6:	9e06      	ldr	r6, [sp, #24]
 8008bc8:	4659      	mov	r1, fp
 8008bca:	4650      	mov	r0, sl
 8008bcc:	f7f7 ff34 	bl	8000a38 <__aeabi_d2iz>
 8008bd0:	4604      	mov	r4, r0
 8008bd2:	f7f7 fc17 	bl	8000404 <__aeabi_i2d>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4650      	mov	r0, sl
 8008bdc:	4659      	mov	r1, fp
 8008bde:	f7f7 fac3 	bl	8000168 <__aeabi_dsub>
 8008be2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008be6:	3430      	adds	r4, #48	; 0x30
 8008be8:	f806 4b01 	strb.w	r4, [r6], #1
 8008bec:	4682      	mov	sl, r0
 8008bee:	468b      	mov	fp, r1
 8008bf0:	f7f7 fee4 	bl	80009bc <__aeabi_dcmplt>
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	d170      	bne.n	8008cda <_dtoa_r+0x5fa>
 8008bf8:	4652      	mov	r2, sl
 8008bfa:	465b      	mov	r3, fp
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	4911      	ldr	r1, [pc, #68]	; (8008c44 <_dtoa_r+0x564>)
 8008c00:	f7f7 fab2 	bl	8000168 <__aeabi_dsub>
 8008c04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008c08:	f7f7 fed8 	bl	80009bc <__aeabi_dcmplt>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	f040 80b6 	bne.w	8008d7e <_dtoa_r+0x69e>
 8008c12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c14:	429e      	cmp	r6, r3
 8008c16:	f43f af7d 	beq.w	8008b14 <_dtoa_r+0x434>
 8008c1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c1e:	2200      	movs	r2, #0
 8008c20:	4b09      	ldr	r3, [pc, #36]	; (8008c48 <_dtoa_r+0x568>)
 8008c22:	f7f7 fc59 	bl	80004d8 <__aeabi_dmul>
 8008c26:	2200      	movs	r2, #0
 8008c28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c2c:	4b06      	ldr	r3, [pc, #24]	; (8008c48 <_dtoa_r+0x568>)
 8008c2e:	4650      	mov	r0, sl
 8008c30:	4659      	mov	r1, fp
 8008c32:	f7f7 fc51 	bl	80004d8 <__aeabi_dmul>
 8008c36:	4682      	mov	sl, r0
 8008c38:	468b      	mov	fp, r1
 8008c3a:	e7c5      	b.n	8008bc8 <_dtoa_r+0x4e8>
 8008c3c:	0800be40 	.word	0x0800be40
 8008c40:	0800be18 	.word	0x0800be18
 8008c44:	3ff00000 	.word	0x3ff00000
 8008c48:	40240000 	.word	0x40240000
 8008c4c:	401c0000 	.word	0x401c0000
 8008c50:	40140000 	.word	0x40140000
 8008c54:	3fe00000 	.word	0x3fe00000
 8008c58:	4630      	mov	r0, r6
 8008c5a:	4639      	mov	r1, r7
 8008c5c:	f7f7 fc3c 	bl	80004d8 <__aeabi_dmul>
 8008c60:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008c64:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008c66:	9e06      	ldr	r6, [sp, #24]
 8008c68:	4659      	mov	r1, fp
 8008c6a:	4650      	mov	r0, sl
 8008c6c:	f7f7 fee4 	bl	8000a38 <__aeabi_d2iz>
 8008c70:	4604      	mov	r4, r0
 8008c72:	f7f7 fbc7 	bl	8000404 <__aeabi_i2d>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4650      	mov	r0, sl
 8008c7c:	4659      	mov	r1, fp
 8008c7e:	f7f7 fa73 	bl	8000168 <__aeabi_dsub>
 8008c82:	3430      	adds	r4, #48	; 0x30
 8008c84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c86:	f806 4b01 	strb.w	r4, [r6], #1
 8008c8a:	429e      	cmp	r6, r3
 8008c8c:	4682      	mov	sl, r0
 8008c8e:	468b      	mov	fp, r1
 8008c90:	f04f 0200 	mov.w	r2, #0
 8008c94:	d123      	bne.n	8008cde <_dtoa_r+0x5fe>
 8008c96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c9a:	4bb2      	ldr	r3, [pc, #712]	; (8008f64 <_dtoa_r+0x884>)
 8008c9c:	f7f7 fa66 	bl	800016c <__adddf3>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	4650      	mov	r0, sl
 8008ca6:	4659      	mov	r1, fp
 8008ca8:	f7f7 fea6 	bl	80009f8 <__aeabi_dcmpgt>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d166      	bne.n	8008d7e <_dtoa_r+0x69e>
 8008cb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	49ab      	ldr	r1, [pc, #684]	; (8008f64 <_dtoa_r+0x884>)
 8008cb8:	f7f7 fa56 	bl	8000168 <__aeabi_dsub>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	4650      	mov	r0, sl
 8008cc2:	4659      	mov	r1, fp
 8008cc4:	f7f7 fe7a 	bl	80009bc <__aeabi_dcmplt>
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	f43f af23 	beq.w	8008b14 <_dtoa_r+0x434>
 8008cce:	463e      	mov	r6, r7
 8008cd0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008cd4:	3f01      	subs	r7, #1
 8008cd6:	2b30      	cmp	r3, #48	; 0x30
 8008cd8:	d0f9      	beq.n	8008cce <_dtoa_r+0x5ee>
 8008cda:	9503      	str	r5, [sp, #12]
 8008cdc:	e03e      	b.n	8008d5c <_dtoa_r+0x67c>
 8008cde:	4ba2      	ldr	r3, [pc, #648]	; (8008f68 <_dtoa_r+0x888>)
 8008ce0:	f7f7 fbfa 	bl	80004d8 <__aeabi_dmul>
 8008ce4:	4682      	mov	sl, r0
 8008ce6:	468b      	mov	fp, r1
 8008ce8:	e7be      	b.n	8008c68 <_dtoa_r+0x588>
 8008cea:	4654      	mov	r4, sl
 8008cec:	f04f 0a00 	mov.w	sl, #0
 8008cf0:	465d      	mov	r5, fp
 8008cf2:	9e06      	ldr	r6, [sp, #24]
 8008cf4:	f8df b270 	ldr.w	fp, [pc, #624]	; 8008f68 <_dtoa_r+0x888>
 8008cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	4629      	mov	r1, r5
 8008d00:	f7f7 fd14 	bl	800072c <__aeabi_ddiv>
 8008d04:	f7f7 fe98 	bl	8000a38 <__aeabi_d2iz>
 8008d08:	4607      	mov	r7, r0
 8008d0a:	f7f7 fb7b 	bl	8000404 <__aeabi_i2d>
 8008d0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d12:	f7f7 fbe1 	bl	80004d8 <__aeabi_dmul>
 8008d16:	4602      	mov	r2, r0
 8008d18:	460b      	mov	r3, r1
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	f7f7 fa23 	bl	8000168 <__aeabi_dsub>
 8008d22:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8008d26:	f806 4b01 	strb.w	r4, [r6], #1
 8008d2a:	9c06      	ldr	r4, [sp, #24]
 8008d2c:	9d07      	ldr	r5, [sp, #28]
 8008d2e:	1b34      	subs	r4, r6, r4
 8008d30:	42a5      	cmp	r5, r4
 8008d32:	4602      	mov	r2, r0
 8008d34:	460b      	mov	r3, r1
 8008d36:	d133      	bne.n	8008da0 <_dtoa_r+0x6c0>
 8008d38:	f7f7 fa18 	bl	800016c <__adddf3>
 8008d3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d40:	4604      	mov	r4, r0
 8008d42:	460d      	mov	r5, r1
 8008d44:	f7f7 fe58 	bl	80009f8 <__aeabi_dcmpgt>
 8008d48:	b9c0      	cbnz	r0, 8008d7c <_dtoa_r+0x69c>
 8008d4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d4e:	4620      	mov	r0, r4
 8008d50:	4629      	mov	r1, r5
 8008d52:	f7f7 fe29 	bl	80009a8 <__aeabi_dcmpeq>
 8008d56:	b108      	cbz	r0, 8008d5c <_dtoa_r+0x67c>
 8008d58:	07fb      	lsls	r3, r7, #31
 8008d5a:	d40f      	bmi.n	8008d7c <_dtoa_r+0x69c>
 8008d5c:	4648      	mov	r0, r9
 8008d5e:	4641      	mov	r1, r8
 8008d60:	f000 feff 	bl	8009b62 <_Bfree>
 8008d64:	2300      	movs	r3, #0
 8008d66:	9803      	ldr	r0, [sp, #12]
 8008d68:	7033      	strb	r3, [r6, #0]
 8008d6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d6c:	3001      	adds	r0, #1
 8008d6e:	6018      	str	r0, [r3, #0]
 8008d70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	f43f acea 	beq.w	800874c <_dtoa_r+0x6c>
 8008d78:	601e      	str	r6, [r3, #0]
 8008d7a:	e4e7      	b.n	800874c <_dtoa_r+0x6c>
 8008d7c:	9d03      	ldr	r5, [sp, #12]
 8008d7e:	4633      	mov	r3, r6
 8008d80:	461e      	mov	r6, r3
 8008d82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d86:	2a39      	cmp	r2, #57	; 0x39
 8008d88:	d106      	bne.n	8008d98 <_dtoa_r+0x6b8>
 8008d8a:	9a06      	ldr	r2, [sp, #24]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d1f7      	bne.n	8008d80 <_dtoa_r+0x6a0>
 8008d90:	2230      	movs	r2, #48	; 0x30
 8008d92:	9906      	ldr	r1, [sp, #24]
 8008d94:	3501      	adds	r5, #1
 8008d96:	700a      	strb	r2, [r1, #0]
 8008d98:	781a      	ldrb	r2, [r3, #0]
 8008d9a:	3201      	adds	r2, #1
 8008d9c:	701a      	strb	r2, [r3, #0]
 8008d9e:	e79c      	b.n	8008cda <_dtoa_r+0x5fa>
 8008da0:	4652      	mov	r2, sl
 8008da2:	465b      	mov	r3, fp
 8008da4:	f7f7 fb98 	bl	80004d8 <__aeabi_dmul>
 8008da8:	2200      	movs	r2, #0
 8008daa:	2300      	movs	r3, #0
 8008dac:	4604      	mov	r4, r0
 8008dae:	460d      	mov	r5, r1
 8008db0:	f7f7 fdfa 	bl	80009a8 <__aeabi_dcmpeq>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d09f      	beq.n	8008cf8 <_dtoa_r+0x618>
 8008db8:	e7d0      	b.n	8008d5c <_dtoa_r+0x67c>
 8008dba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008dbc:	2a00      	cmp	r2, #0
 8008dbe:	f000 80cb 	beq.w	8008f58 <_dtoa_r+0x878>
 8008dc2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008dc4:	2a01      	cmp	r2, #1
 8008dc6:	f300 80ae 	bgt.w	8008f26 <_dtoa_r+0x846>
 8008dca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	f000 80a6 	beq.w	8008f1e <_dtoa_r+0x83e>
 8008dd2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008dd6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008dd8:	9e08      	ldr	r6, [sp, #32]
 8008dda:	9a08      	ldr	r2, [sp, #32]
 8008ddc:	2101      	movs	r1, #1
 8008dde:	441a      	add	r2, r3
 8008de0:	9208      	str	r2, [sp, #32]
 8008de2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008de4:	4648      	mov	r0, r9
 8008de6:	441a      	add	r2, r3
 8008de8:	9209      	str	r2, [sp, #36]	; 0x24
 8008dea:	f000 ff5b 	bl	8009ca4 <__i2b>
 8008dee:	4605      	mov	r5, r0
 8008df0:	2e00      	cmp	r6, #0
 8008df2:	dd0c      	ble.n	8008e0e <_dtoa_r+0x72e>
 8008df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	dd09      	ble.n	8008e0e <_dtoa_r+0x72e>
 8008dfa:	42b3      	cmp	r3, r6
 8008dfc:	bfa8      	it	ge
 8008dfe:	4633      	movge	r3, r6
 8008e00:	9a08      	ldr	r2, [sp, #32]
 8008e02:	1af6      	subs	r6, r6, r3
 8008e04:	1ad2      	subs	r2, r2, r3
 8008e06:	9208      	str	r2, [sp, #32]
 8008e08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e0a:	1ad3      	subs	r3, r2, r3
 8008e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8008e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e10:	b1f3      	cbz	r3, 8008e50 <_dtoa_r+0x770>
 8008e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	f000 80a3 	beq.w	8008f60 <_dtoa_r+0x880>
 8008e1a:	2c00      	cmp	r4, #0
 8008e1c:	dd10      	ble.n	8008e40 <_dtoa_r+0x760>
 8008e1e:	4629      	mov	r1, r5
 8008e20:	4622      	mov	r2, r4
 8008e22:	4648      	mov	r0, r9
 8008e24:	f000 fff8 	bl	8009e18 <__pow5mult>
 8008e28:	4642      	mov	r2, r8
 8008e2a:	4601      	mov	r1, r0
 8008e2c:	4605      	mov	r5, r0
 8008e2e:	4648      	mov	r0, r9
 8008e30:	f000 ff4e 	bl	8009cd0 <__multiply>
 8008e34:	4607      	mov	r7, r0
 8008e36:	4641      	mov	r1, r8
 8008e38:	4648      	mov	r0, r9
 8008e3a:	f000 fe92 	bl	8009b62 <_Bfree>
 8008e3e:	46b8      	mov	r8, r7
 8008e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e42:	1b1a      	subs	r2, r3, r4
 8008e44:	d004      	beq.n	8008e50 <_dtoa_r+0x770>
 8008e46:	4641      	mov	r1, r8
 8008e48:	4648      	mov	r0, r9
 8008e4a:	f000 ffe5 	bl	8009e18 <__pow5mult>
 8008e4e:	4680      	mov	r8, r0
 8008e50:	2101      	movs	r1, #1
 8008e52:	4648      	mov	r0, r9
 8008e54:	f000 ff26 	bl	8009ca4 <__i2b>
 8008e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f340 8085 	ble.w	8008f6c <_dtoa_r+0x88c>
 8008e62:	461a      	mov	r2, r3
 8008e64:	4601      	mov	r1, r0
 8008e66:	4648      	mov	r0, r9
 8008e68:	f000 ffd6 	bl	8009e18 <__pow5mult>
 8008e6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e6e:	4604      	mov	r4, r0
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	dd7e      	ble.n	8008f72 <_dtoa_r+0x892>
 8008e74:	2700      	movs	r7, #0
 8008e76:	6923      	ldr	r3, [r4, #16]
 8008e78:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e7c:	6918      	ldr	r0, [r3, #16]
 8008e7e:	f000 fec3 	bl	8009c08 <__hi0bits>
 8008e82:	f1c0 0020 	rsb	r0, r0, #32
 8008e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e88:	4418      	add	r0, r3
 8008e8a:	f010 001f 	ands.w	r0, r0, #31
 8008e8e:	f000 808e 	beq.w	8008fae <_dtoa_r+0x8ce>
 8008e92:	f1c0 0320 	rsb	r3, r0, #32
 8008e96:	2b04      	cmp	r3, #4
 8008e98:	f340 8087 	ble.w	8008faa <_dtoa_r+0x8ca>
 8008e9c:	f1c0 001c 	rsb	r0, r0, #28
 8008ea0:	9b08      	ldr	r3, [sp, #32]
 8008ea2:	4406      	add	r6, r0
 8008ea4:	4403      	add	r3, r0
 8008ea6:	9308      	str	r3, [sp, #32]
 8008ea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eaa:	4403      	add	r3, r0
 8008eac:	9309      	str	r3, [sp, #36]	; 0x24
 8008eae:	9b08      	ldr	r3, [sp, #32]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	dd05      	ble.n	8008ec0 <_dtoa_r+0x7e0>
 8008eb4:	4641      	mov	r1, r8
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	4648      	mov	r0, r9
 8008eba:	f000 ffed 	bl	8009e98 <__lshift>
 8008ebe:	4680      	mov	r8, r0
 8008ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	dd05      	ble.n	8008ed2 <_dtoa_r+0x7f2>
 8008ec6:	4621      	mov	r1, r4
 8008ec8:	461a      	mov	r2, r3
 8008eca:	4648      	mov	r0, r9
 8008ecc:	f000 ffe4 	bl	8009e98 <__lshift>
 8008ed0:	4604      	mov	r4, r0
 8008ed2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d06c      	beq.n	8008fb2 <_dtoa_r+0x8d2>
 8008ed8:	4621      	mov	r1, r4
 8008eda:	4640      	mov	r0, r8
 8008edc:	f001 f848 	bl	8009f70 <__mcmp>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	da66      	bge.n	8008fb2 <_dtoa_r+0x8d2>
 8008ee4:	9b03      	ldr	r3, [sp, #12]
 8008ee6:	4641      	mov	r1, r8
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	9303      	str	r3, [sp, #12]
 8008eec:	220a      	movs	r2, #10
 8008eee:	2300      	movs	r3, #0
 8008ef0:	4648      	mov	r0, r9
 8008ef2:	f000 fe3f 	bl	8009b74 <__multadd>
 8008ef6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ef8:	4680      	mov	r8, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f000 819f 	beq.w	800923e <_dtoa_r+0xb5e>
 8008f00:	2300      	movs	r3, #0
 8008f02:	4629      	mov	r1, r5
 8008f04:	220a      	movs	r2, #10
 8008f06:	4648      	mov	r0, r9
 8008f08:	f000 fe34 	bl	8009b74 <__multadd>
 8008f0c:	9b04      	ldr	r3, [sp, #16]
 8008f0e:	4605      	mov	r5, r0
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f300 8089 	bgt.w	8009028 <_dtoa_r+0x948>
 8008f16:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f18:	2b02      	cmp	r3, #2
 8008f1a:	dc52      	bgt.n	8008fc2 <_dtoa_r+0x8e2>
 8008f1c:	e084      	b.n	8009028 <_dtoa_r+0x948>
 8008f1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f20:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008f24:	e757      	b.n	8008dd6 <_dtoa_r+0x6f6>
 8008f26:	9b07      	ldr	r3, [sp, #28]
 8008f28:	1e5c      	subs	r4, r3, #1
 8008f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f2c:	42a3      	cmp	r3, r4
 8008f2e:	bfb7      	itett	lt
 8008f30:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008f32:	1b1c      	subge	r4, r3, r4
 8008f34:	1ae2      	sublt	r2, r4, r3
 8008f36:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008f38:	bfbe      	ittt	lt
 8008f3a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008f3c:	189b      	addlt	r3, r3, r2
 8008f3e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008f40:	9b07      	ldr	r3, [sp, #28]
 8008f42:	bfb8      	it	lt
 8008f44:	2400      	movlt	r4, #0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	bfb7      	itett	lt
 8008f4a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8008f4e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8008f52:	1a9e      	sublt	r6, r3, r2
 8008f54:	2300      	movlt	r3, #0
 8008f56:	e740      	b.n	8008dda <_dtoa_r+0x6fa>
 8008f58:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008f5a:	9e08      	ldr	r6, [sp, #32]
 8008f5c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008f5e:	e747      	b.n	8008df0 <_dtoa_r+0x710>
 8008f60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f62:	e770      	b.n	8008e46 <_dtoa_r+0x766>
 8008f64:	3fe00000 	.word	0x3fe00000
 8008f68:	40240000 	.word	0x40240000
 8008f6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	dc17      	bgt.n	8008fa2 <_dtoa_r+0x8c2>
 8008f72:	f1ba 0f00 	cmp.w	sl, #0
 8008f76:	d114      	bne.n	8008fa2 <_dtoa_r+0x8c2>
 8008f78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f7c:	b99b      	cbnz	r3, 8008fa6 <_dtoa_r+0x8c6>
 8008f7e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008f82:	0d3f      	lsrs	r7, r7, #20
 8008f84:	053f      	lsls	r7, r7, #20
 8008f86:	b137      	cbz	r7, 8008f96 <_dtoa_r+0x8b6>
 8008f88:	2701      	movs	r7, #1
 8008f8a:	9b08      	ldr	r3, [sp, #32]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	9308      	str	r3, [sp, #32]
 8008f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f92:	3301      	adds	r3, #1
 8008f94:	9309      	str	r3, [sp, #36]	; 0x24
 8008f96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	f47f af6c 	bne.w	8008e76 <_dtoa_r+0x796>
 8008f9e:	2001      	movs	r0, #1
 8008fa0:	e771      	b.n	8008e86 <_dtoa_r+0x7a6>
 8008fa2:	2700      	movs	r7, #0
 8008fa4:	e7f7      	b.n	8008f96 <_dtoa_r+0x8b6>
 8008fa6:	4657      	mov	r7, sl
 8008fa8:	e7f5      	b.n	8008f96 <_dtoa_r+0x8b6>
 8008faa:	d080      	beq.n	8008eae <_dtoa_r+0x7ce>
 8008fac:	4618      	mov	r0, r3
 8008fae:	301c      	adds	r0, #28
 8008fb0:	e776      	b.n	8008ea0 <_dtoa_r+0x7c0>
 8008fb2:	9b07      	ldr	r3, [sp, #28]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	dc31      	bgt.n	800901c <_dtoa_r+0x93c>
 8008fb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008fba:	2b02      	cmp	r3, #2
 8008fbc:	dd2e      	ble.n	800901c <_dtoa_r+0x93c>
 8008fbe:	9b07      	ldr	r3, [sp, #28]
 8008fc0:	9304      	str	r3, [sp, #16]
 8008fc2:	9b04      	ldr	r3, [sp, #16]
 8008fc4:	b963      	cbnz	r3, 8008fe0 <_dtoa_r+0x900>
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	2205      	movs	r2, #5
 8008fca:	4648      	mov	r0, r9
 8008fcc:	f000 fdd2 	bl	8009b74 <__multadd>
 8008fd0:	4601      	mov	r1, r0
 8008fd2:	4604      	mov	r4, r0
 8008fd4:	4640      	mov	r0, r8
 8008fd6:	f000 ffcb 	bl	8009f70 <__mcmp>
 8008fda:	2800      	cmp	r0, #0
 8008fdc:	f73f adc4 	bgt.w	8008b68 <_dtoa_r+0x488>
 8008fe0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fe2:	9e06      	ldr	r6, [sp, #24]
 8008fe4:	43db      	mvns	r3, r3
 8008fe6:	9303      	str	r3, [sp, #12]
 8008fe8:	2700      	movs	r7, #0
 8008fea:	4621      	mov	r1, r4
 8008fec:	4648      	mov	r0, r9
 8008fee:	f000 fdb8 	bl	8009b62 <_Bfree>
 8008ff2:	2d00      	cmp	r5, #0
 8008ff4:	f43f aeb2 	beq.w	8008d5c <_dtoa_r+0x67c>
 8008ff8:	b12f      	cbz	r7, 8009006 <_dtoa_r+0x926>
 8008ffa:	42af      	cmp	r7, r5
 8008ffc:	d003      	beq.n	8009006 <_dtoa_r+0x926>
 8008ffe:	4639      	mov	r1, r7
 8009000:	4648      	mov	r0, r9
 8009002:	f000 fdae 	bl	8009b62 <_Bfree>
 8009006:	4629      	mov	r1, r5
 8009008:	4648      	mov	r0, r9
 800900a:	f000 fdaa 	bl	8009b62 <_Bfree>
 800900e:	e6a5      	b.n	8008d5c <_dtoa_r+0x67c>
 8009010:	2400      	movs	r4, #0
 8009012:	4625      	mov	r5, r4
 8009014:	e7e4      	b.n	8008fe0 <_dtoa_r+0x900>
 8009016:	9503      	str	r5, [sp, #12]
 8009018:	4625      	mov	r5, r4
 800901a:	e5a5      	b.n	8008b68 <_dtoa_r+0x488>
 800901c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 80c4 	beq.w	80091ac <_dtoa_r+0xacc>
 8009024:	9b07      	ldr	r3, [sp, #28]
 8009026:	9304      	str	r3, [sp, #16]
 8009028:	2e00      	cmp	r6, #0
 800902a:	dd05      	ble.n	8009038 <_dtoa_r+0x958>
 800902c:	4629      	mov	r1, r5
 800902e:	4632      	mov	r2, r6
 8009030:	4648      	mov	r0, r9
 8009032:	f000 ff31 	bl	8009e98 <__lshift>
 8009036:	4605      	mov	r5, r0
 8009038:	2f00      	cmp	r7, #0
 800903a:	d058      	beq.n	80090ee <_dtoa_r+0xa0e>
 800903c:	4648      	mov	r0, r9
 800903e:	6869      	ldr	r1, [r5, #4]
 8009040:	f000 fd6a 	bl	8009b18 <_Balloc>
 8009044:	4606      	mov	r6, r0
 8009046:	b920      	cbnz	r0, 8009052 <_dtoa_r+0x972>
 8009048:	4602      	mov	r2, r0
 800904a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800904e:	4b80      	ldr	r3, [pc, #512]	; (8009250 <_dtoa_r+0xb70>)
 8009050:	e47f      	b.n	8008952 <_dtoa_r+0x272>
 8009052:	692a      	ldr	r2, [r5, #16]
 8009054:	f105 010c 	add.w	r1, r5, #12
 8009058:	3202      	adds	r2, #2
 800905a:	0092      	lsls	r2, r2, #2
 800905c:	300c      	adds	r0, #12
 800905e:	f000 fd33 	bl	8009ac8 <memcpy>
 8009062:	2201      	movs	r2, #1
 8009064:	4631      	mov	r1, r6
 8009066:	4648      	mov	r0, r9
 8009068:	f000 ff16 	bl	8009e98 <__lshift>
 800906c:	462f      	mov	r7, r5
 800906e:	4605      	mov	r5, r0
 8009070:	9b06      	ldr	r3, [sp, #24]
 8009072:	9a06      	ldr	r2, [sp, #24]
 8009074:	3301      	adds	r3, #1
 8009076:	9307      	str	r3, [sp, #28]
 8009078:	9b04      	ldr	r3, [sp, #16]
 800907a:	4413      	add	r3, r2
 800907c:	930a      	str	r3, [sp, #40]	; 0x28
 800907e:	f00a 0301 	and.w	r3, sl, #1
 8009082:	9309      	str	r3, [sp, #36]	; 0x24
 8009084:	9b07      	ldr	r3, [sp, #28]
 8009086:	4621      	mov	r1, r4
 8009088:	4640      	mov	r0, r8
 800908a:	f103 3bff 	add.w	fp, r3, #4294967295
 800908e:	f7ff fa97 	bl	80085c0 <quorem>
 8009092:	4639      	mov	r1, r7
 8009094:	9004      	str	r0, [sp, #16]
 8009096:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800909a:	4640      	mov	r0, r8
 800909c:	f000 ff68 	bl	8009f70 <__mcmp>
 80090a0:	462a      	mov	r2, r5
 80090a2:	9008      	str	r0, [sp, #32]
 80090a4:	4621      	mov	r1, r4
 80090a6:	4648      	mov	r0, r9
 80090a8:	f000 ff7e 	bl	8009fa8 <__mdiff>
 80090ac:	68c2      	ldr	r2, [r0, #12]
 80090ae:	4606      	mov	r6, r0
 80090b0:	b9fa      	cbnz	r2, 80090f2 <_dtoa_r+0xa12>
 80090b2:	4601      	mov	r1, r0
 80090b4:	4640      	mov	r0, r8
 80090b6:	f000 ff5b 	bl	8009f70 <__mcmp>
 80090ba:	4602      	mov	r2, r0
 80090bc:	4631      	mov	r1, r6
 80090be:	4648      	mov	r0, r9
 80090c0:	920b      	str	r2, [sp, #44]	; 0x2c
 80090c2:	f000 fd4e 	bl	8009b62 <_Bfree>
 80090c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80090c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80090ca:	9e07      	ldr	r6, [sp, #28]
 80090cc:	ea43 0102 	orr.w	r1, r3, r2
 80090d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090d2:	430b      	orrs	r3, r1
 80090d4:	d10f      	bne.n	80090f6 <_dtoa_r+0xa16>
 80090d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80090da:	d028      	beq.n	800912e <_dtoa_r+0xa4e>
 80090dc:	9b08      	ldr	r3, [sp, #32]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	dd02      	ble.n	80090e8 <_dtoa_r+0xa08>
 80090e2:	9b04      	ldr	r3, [sp, #16]
 80090e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80090e8:	f88b a000 	strb.w	sl, [fp]
 80090ec:	e77d      	b.n	8008fea <_dtoa_r+0x90a>
 80090ee:	4628      	mov	r0, r5
 80090f0:	e7bc      	b.n	800906c <_dtoa_r+0x98c>
 80090f2:	2201      	movs	r2, #1
 80090f4:	e7e2      	b.n	80090bc <_dtoa_r+0x9dc>
 80090f6:	9b08      	ldr	r3, [sp, #32]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	db04      	blt.n	8009106 <_dtoa_r+0xa26>
 80090fc:	9920      	ldr	r1, [sp, #128]	; 0x80
 80090fe:	430b      	orrs	r3, r1
 8009100:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009102:	430b      	orrs	r3, r1
 8009104:	d120      	bne.n	8009148 <_dtoa_r+0xa68>
 8009106:	2a00      	cmp	r2, #0
 8009108:	ddee      	ble.n	80090e8 <_dtoa_r+0xa08>
 800910a:	4641      	mov	r1, r8
 800910c:	2201      	movs	r2, #1
 800910e:	4648      	mov	r0, r9
 8009110:	f000 fec2 	bl	8009e98 <__lshift>
 8009114:	4621      	mov	r1, r4
 8009116:	4680      	mov	r8, r0
 8009118:	f000 ff2a 	bl	8009f70 <__mcmp>
 800911c:	2800      	cmp	r0, #0
 800911e:	dc03      	bgt.n	8009128 <_dtoa_r+0xa48>
 8009120:	d1e2      	bne.n	80090e8 <_dtoa_r+0xa08>
 8009122:	f01a 0f01 	tst.w	sl, #1
 8009126:	d0df      	beq.n	80090e8 <_dtoa_r+0xa08>
 8009128:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800912c:	d1d9      	bne.n	80090e2 <_dtoa_r+0xa02>
 800912e:	2339      	movs	r3, #57	; 0x39
 8009130:	f88b 3000 	strb.w	r3, [fp]
 8009134:	4633      	mov	r3, r6
 8009136:	461e      	mov	r6, r3
 8009138:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800913c:	3b01      	subs	r3, #1
 800913e:	2a39      	cmp	r2, #57	; 0x39
 8009140:	d06a      	beq.n	8009218 <_dtoa_r+0xb38>
 8009142:	3201      	adds	r2, #1
 8009144:	701a      	strb	r2, [r3, #0]
 8009146:	e750      	b.n	8008fea <_dtoa_r+0x90a>
 8009148:	2a00      	cmp	r2, #0
 800914a:	dd07      	ble.n	800915c <_dtoa_r+0xa7c>
 800914c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009150:	d0ed      	beq.n	800912e <_dtoa_r+0xa4e>
 8009152:	f10a 0301 	add.w	r3, sl, #1
 8009156:	f88b 3000 	strb.w	r3, [fp]
 800915a:	e746      	b.n	8008fea <_dtoa_r+0x90a>
 800915c:	9b07      	ldr	r3, [sp, #28]
 800915e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009160:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009164:	4293      	cmp	r3, r2
 8009166:	d041      	beq.n	80091ec <_dtoa_r+0xb0c>
 8009168:	4641      	mov	r1, r8
 800916a:	2300      	movs	r3, #0
 800916c:	220a      	movs	r2, #10
 800916e:	4648      	mov	r0, r9
 8009170:	f000 fd00 	bl	8009b74 <__multadd>
 8009174:	42af      	cmp	r7, r5
 8009176:	4680      	mov	r8, r0
 8009178:	f04f 0300 	mov.w	r3, #0
 800917c:	f04f 020a 	mov.w	r2, #10
 8009180:	4639      	mov	r1, r7
 8009182:	4648      	mov	r0, r9
 8009184:	d107      	bne.n	8009196 <_dtoa_r+0xab6>
 8009186:	f000 fcf5 	bl	8009b74 <__multadd>
 800918a:	4607      	mov	r7, r0
 800918c:	4605      	mov	r5, r0
 800918e:	9b07      	ldr	r3, [sp, #28]
 8009190:	3301      	adds	r3, #1
 8009192:	9307      	str	r3, [sp, #28]
 8009194:	e776      	b.n	8009084 <_dtoa_r+0x9a4>
 8009196:	f000 fced 	bl	8009b74 <__multadd>
 800919a:	4629      	mov	r1, r5
 800919c:	4607      	mov	r7, r0
 800919e:	2300      	movs	r3, #0
 80091a0:	220a      	movs	r2, #10
 80091a2:	4648      	mov	r0, r9
 80091a4:	f000 fce6 	bl	8009b74 <__multadd>
 80091a8:	4605      	mov	r5, r0
 80091aa:	e7f0      	b.n	800918e <_dtoa_r+0xaae>
 80091ac:	9b07      	ldr	r3, [sp, #28]
 80091ae:	9304      	str	r3, [sp, #16]
 80091b0:	9e06      	ldr	r6, [sp, #24]
 80091b2:	4621      	mov	r1, r4
 80091b4:	4640      	mov	r0, r8
 80091b6:	f7ff fa03 	bl	80085c0 <quorem>
 80091ba:	9b06      	ldr	r3, [sp, #24]
 80091bc:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80091c0:	f806 ab01 	strb.w	sl, [r6], #1
 80091c4:	1af2      	subs	r2, r6, r3
 80091c6:	9b04      	ldr	r3, [sp, #16]
 80091c8:	4293      	cmp	r3, r2
 80091ca:	dd07      	ble.n	80091dc <_dtoa_r+0xafc>
 80091cc:	4641      	mov	r1, r8
 80091ce:	2300      	movs	r3, #0
 80091d0:	220a      	movs	r2, #10
 80091d2:	4648      	mov	r0, r9
 80091d4:	f000 fcce 	bl	8009b74 <__multadd>
 80091d8:	4680      	mov	r8, r0
 80091da:	e7ea      	b.n	80091b2 <_dtoa_r+0xad2>
 80091dc:	9b04      	ldr	r3, [sp, #16]
 80091de:	2700      	movs	r7, #0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	bfcc      	ite	gt
 80091e4:	461e      	movgt	r6, r3
 80091e6:	2601      	movle	r6, #1
 80091e8:	9b06      	ldr	r3, [sp, #24]
 80091ea:	441e      	add	r6, r3
 80091ec:	4641      	mov	r1, r8
 80091ee:	2201      	movs	r2, #1
 80091f0:	4648      	mov	r0, r9
 80091f2:	f000 fe51 	bl	8009e98 <__lshift>
 80091f6:	4621      	mov	r1, r4
 80091f8:	4680      	mov	r8, r0
 80091fa:	f000 feb9 	bl	8009f70 <__mcmp>
 80091fe:	2800      	cmp	r0, #0
 8009200:	dc98      	bgt.n	8009134 <_dtoa_r+0xa54>
 8009202:	d102      	bne.n	800920a <_dtoa_r+0xb2a>
 8009204:	f01a 0f01 	tst.w	sl, #1
 8009208:	d194      	bne.n	8009134 <_dtoa_r+0xa54>
 800920a:	4633      	mov	r3, r6
 800920c:	461e      	mov	r6, r3
 800920e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009212:	2a30      	cmp	r2, #48	; 0x30
 8009214:	d0fa      	beq.n	800920c <_dtoa_r+0xb2c>
 8009216:	e6e8      	b.n	8008fea <_dtoa_r+0x90a>
 8009218:	9a06      	ldr	r2, [sp, #24]
 800921a:	429a      	cmp	r2, r3
 800921c:	d18b      	bne.n	8009136 <_dtoa_r+0xa56>
 800921e:	9b03      	ldr	r3, [sp, #12]
 8009220:	3301      	adds	r3, #1
 8009222:	9303      	str	r3, [sp, #12]
 8009224:	2331      	movs	r3, #49	; 0x31
 8009226:	7013      	strb	r3, [r2, #0]
 8009228:	e6df      	b.n	8008fea <_dtoa_r+0x90a>
 800922a:	4b0a      	ldr	r3, [pc, #40]	; (8009254 <_dtoa_r+0xb74>)
 800922c:	f7ff baaa 	b.w	8008784 <_dtoa_r+0xa4>
 8009230:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009232:	2b00      	cmp	r3, #0
 8009234:	f47f aa8e 	bne.w	8008754 <_dtoa_r+0x74>
 8009238:	4b07      	ldr	r3, [pc, #28]	; (8009258 <_dtoa_r+0xb78>)
 800923a:	f7ff baa3 	b.w	8008784 <_dtoa_r+0xa4>
 800923e:	9b04      	ldr	r3, [sp, #16]
 8009240:	2b00      	cmp	r3, #0
 8009242:	dcb5      	bgt.n	80091b0 <_dtoa_r+0xad0>
 8009244:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009246:	2b02      	cmp	r3, #2
 8009248:	f73f aebb 	bgt.w	8008fc2 <_dtoa_r+0x8e2>
 800924c:	e7b0      	b.n	80091b0 <_dtoa_r+0xad0>
 800924e:	bf00      	nop
 8009250:	0800bd41 	.word	0x0800bd41
 8009254:	0800bcf2 	.word	0x0800bcf2
 8009258:	0800bd38 	.word	0x0800bd38

0800925c <__sflush_r>:
 800925c:	898b      	ldrh	r3, [r1, #12]
 800925e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009262:	4605      	mov	r5, r0
 8009264:	0718      	lsls	r0, r3, #28
 8009266:	460c      	mov	r4, r1
 8009268:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800926c:	d45f      	bmi.n	800932e <__sflush_r+0xd2>
 800926e:	684b      	ldr	r3, [r1, #4]
 8009270:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009274:	2b00      	cmp	r3, #0
 8009276:	818a      	strh	r2, [r1, #12]
 8009278:	dc05      	bgt.n	8009286 <__sflush_r+0x2a>
 800927a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800927c:	2b00      	cmp	r3, #0
 800927e:	dc02      	bgt.n	8009286 <__sflush_r+0x2a>
 8009280:	2000      	movs	r0, #0
 8009282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009286:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009288:	2e00      	cmp	r6, #0
 800928a:	d0f9      	beq.n	8009280 <__sflush_r+0x24>
 800928c:	2300      	movs	r3, #0
 800928e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009292:	682f      	ldr	r7, [r5, #0]
 8009294:	602b      	str	r3, [r5, #0]
 8009296:	d036      	beq.n	8009306 <__sflush_r+0xaa>
 8009298:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800929a:	89a3      	ldrh	r3, [r4, #12]
 800929c:	075a      	lsls	r2, r3, #29
 800929e:	d505      	bpl.n	80092ac <__sflush_r+0x50>
 80092a0:	6863      	ldr	r3, [r4, #4]
 80092a2:	1ac0      	subs	r0, r0, r3
 80092a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80092a6:	b10b      	cbz	r3, 80092ac <__sflush_r+0x50>
 80092a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80092aa:	1ac0      	subs	r0, r0, r3
 80092ac:	2300      	movs	r3, #0
 80092ae:	4602      	mov	r2, r0
 80092b0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092b2:	4628      	mov	r0, r5
 80092b4:	69e1      	ldr	r1, [r4, #28]
 80092b6:	47b0      	blx	r6
 80092b8:	1c43      	adds	r3, r0, #1
 80092ba:	89a3      	ldrh	r3, [r4, #12]
 80092bc:	d106      	bne.n	80092cc <__sflush_r+0x70>
 80092be:	6829      	ldr	r1, [r5, #0]
 80092c0:	291d      	cmp	r1, #29
 80092c2:	d830      	bhi.n	8009326 <__sflush_r+0xca>
 80092c4:	4a2b      	ldr	r2, [pc, #172]	; (8009374 <__sflush_r+0x118>)
 80092c6:	40ca      	lsrs	r2, r1
 80092c8:	07d6      	lsls	r6, r2, #31
 80092ca:	d52c      	bpl.n	8009326 <__sflush_r+0xca>
 80092cc:	2200      	movs	r2, #0
 80092ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80092d2:	b21b      	sxth	r3, r3
 80092d4:	6062      	str	r2, [r4, #4]
 80092d6:	6922      	ldr	r2, [r4, #16]
 80092d8:	04d9      	lsls	r1, r3, #19
 80092da:	81a3      	strh	r3, [r4, #12]
 80092dc:	6022      	str	r2, [r4, #0]
 80092de:	d504      	bpl.n	80092ea <__sflush_r+0x8e>
 80092e0:	1c42      	adds	r2, r0, #1
 80092e2:	d101      	bne.n	80092e8 <__sflush_r+0x8c>
 80092e4:	682b      	ldr	r3, [r5, #0]
 80092e6:	b903      	cbnz	r3, 80092ea <__sflush_r+0x8e>
 80092e8:	6520      	str	r0, [r4, #80]	; 0x50
 80092ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80092ec:	602f      	str	r7, [r5, #0]
 80092ee:	2900      	cmp	r1, #0
 80092f0:	d0c6      	beq.n	8009280 <__sflush_r+0x24>
 80092f2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80092f6:	4299      	cmp	r1, r3
 80092f8:	d002      	beq.n	8009300 <__sflush_r+0xa4>
 80092fa:	4628      	mov	r0, r5
 80092fc:	f000 f938 	bl	8009570 <_free_r>
 8009300:	2000      	movs	r0, #0
 8009302:	6320      	str	r0, [r4, #48]	; 0x30
 8009304:	e7bd      	b.n	8009282 <__sflush_r+0x26>
 8009306:	69e1      	ldr	r1, [r4, #28]
 8009308:	2301      	movs	r3, #1
 800930a:	4628      	mov	r0, r5
 800930c:	47b0      	blx	r6
 800930e:	1c41      	adds	r1, r0, #1
 8009310:	d1c3      	bne.n	800929a <__sflush_r+0x3e>
 8009312:	682b      	ldr	r3, [r5, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d0c0      	beq.n	800929a <__sflush_r+0x3e>
 8009318:	2b1d      	cmp	r3, #29
 800931a:	d001      	beq.n	8009320 <__sflush_r+0xc4>
 800931c:	2b16      	cmp	r3, #22
 800931e:	d101      	bne.n	8009324 <__sflush_r+0xc8>
 8009320:	602f      	str	r7, [r5, #0]
 8009322:	e7ad      	b.n	8009280 <__sflush_r+0x24>
 8009324:	89a3      	ldrh	r3, [r4, #12]
 8009326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800932a:	81a3      	strh	r3, [r4, #12]
 800932c:	e7a9      	b.n	8009282 <__sflush_r+0x26>
 800932e:	690f      	ldr	r7, [r1, #16]
 8009330:	2f00      	cmp	r7, #0
 8009332:	d0a5      	beq.n	8009280 <__sflush_r+0x24>
 8009334:	079b      	lsls	r3, r3, #30
 8009336:	bf18      	it	ne
 8009338:	2300      	movne	r3, #0
 800933a:	680e      	ldr	r6, [r1, #0]
 800933c:	bf08      	it	eq
 800933e:	694b      	ldreq	r3, [r1, #20]
 8009340:	eba6 0807 	sub.w	r8, r6, r7
 8009344:	600f      	str	r7, [r1, #0]
 8009346:	608b      	str	r3, [r1, #8]
 8009348:	f1b8 0f00 	cmp.w	r8, #0
 800934c:	dd98      	ble.n	8009280 <__sflush_r+0x24>
 800934e:	4643      	mov	r3, r8
 8009350:	463a      	mov	r2, r7
 8009352:	4628      	mov	r0, r5
 8009354:	69e1      	ldr	r1, [r4, #28]
 8009356:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009358:	47b0      	blx	r6
 800935a:	2800      	cmp	r0, #0
 800935c:	dc06      	bgt.n	800936c <__sflush_r+0x110>
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	f04f 30ff 	mov.w	r0, #4294967295
 8009364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009368:	81a3      	strh	r3, [r4, #12]
 800936a:	e78a      	b.n	8009282 <__sflush_r+0x26>
 800936c:	4407      	add	r7, r0
 800936e:	eba8 0800 	sub.w	r8, r8, r0
 8009372:	e7e9      	b.n	8009348 <__sflush_r+0xec>
 8009374:	20400001 	.word	0x20400001

08009378 <_fflush_r>:
 8009378:	b538      	push	{r3, r4, r5, lr}
 800937a:	460c      	mov	r4, r1
 800937c:	4605      	mov	r5, r0
 800937e:	b118      	cbz	r0, 8009388 <_fflush_r+0x10>
 8009380:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009382:	b90b      	cbnz	r3, 8009388 <_fflush_r+0x10>
 8009384:	f000 f864 	bl	8009450 <__sinit>
 8009388:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800938c:	b1b8      	cbz	r0, 80093be <_fflush_r+0x46>
 800938e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009390:	07db      	lsls	r3, r3, #31
 8009392:	d404      	bmi.n	800939e <_fflush_r+0x26>
 8009394:	0581      	lsls	r1, r0, #22
 8009396:	d402      	bmi.n	800939e <_fflush_r+0x26>
 8009398:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800939a:	f000 fb19 	bl	80099d0 <__retarget_lock_acquire_recursive>
 800939e:	4628      	mov	r0, r5
 80093a0:	4621      	mov	r1, r4
 80093a2:	f7ff ff5b 	bl	800925c <__sflush_r>
 80093a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093a8:	4605      	mov	r5, r0
 80093aa:	07da      	lsls	r2, r3, #31
 80093ac:	d405      	bmi.n	80093ba <_fflush_r+0x42>
 80093ae:	89a3      	ldrh	r3, [r4, #12]
 80093b0:	059b      	lsls	r3, r3, #22
 80093b2:	d402      	bmi.n	80093ba <_fflush_r+0x42>
 80093b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093b6:	f000 fb0c 	bl	80099d2 <__retarget_lock_release_recursive>
 80093ba:	4628      	mov	r0, r5
 80093bc:	bd38      	pop	{r3, r4, r5, pc}
 80093be:	4605      	mov	r5, r0
 80093c0:	e7fb      	b.n	80093ba <_fflush_r+0x42>
	...

080093c4 <std>:
 80093c4:	2300      	movs	r3, #0
 80093c6:	b510      	push	{r4, lr}
 80093c8:	4604      	mov	r4, r0
 80093ca:	e9c0 3300 	strd	r3, r3, [r0]
 80093ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093d2:	6083      	str	r3, [r0, #8]
 80093d4:	8181      	strh	r1, [r0, #12]
 80093d6:	6643      	str	r3, [r0, #100]	; 0x64
 80093d8:	81c2      	strh	r2, [r0, #14]
 80093da:	6183      	str	r3, [r0, #24]
 80093dc:	4619      	mov	r1, r3
 80093de:	2208      	movs	r2, #8
 80093e0:	305c      	adds	r0, #92	; 0x5c
 80093e2:	f7fc fbe1 	bl	8005ba8 <memset>
 80093e6:	4b07      	ldr	r3, [pc, #28]	; (8009404 <std+0x40>)
 80093e8:	61e4      	str	r4, [r4, #28]
 80093ea:	6223      	str	r3, [r4, #32]
 80093ec:	4b06      	ldr	r3, [pc, #24]	; (8009408 <std+0x44>)
 80093ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80093f2:	6263      	str	r3, [r4, #36]	; 0x24
 80093f4:	4b05      	ldr	r3, [pc, #20]	; (800940c <std+0x48>)
 80093f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80093f8:	4b05      	ldr	r3, [pc, #20]	; (8009410 <std+0x4c>)
 80093fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009400:	f000 bae4 	b.w	80099cc <__retarget_lock_init_recursive>
 8009404:	0800a53d 	.word	0x0800a53d
 8009408:	0800a55f 	.word	0x0800a55f
 800940c:	0800a597 	.word	0x0800a597
 8009410:	0800a5bb 	.word	0x0800a5bb

08009414 <_cleanup_r>:
 8009414:	4901      	ldr	r1, [pc, #4]	; (800941c <_cleanup_r+0x8>)
 8009416:	f000 bab5 	b.w	8009984 <_fwalk_reent>
 800941a:	bf00      	nop
 800941c:	0800b2b5 	.word	0x0800b2b5

08009420 <__sfp_lock_acquire>:
 8009420:	4801      	ldr	r0, [pc, #4]	; (8009428 <__sfp_lock_acquire+0x8>)
 8009422:	f000 bad5 	b.w	80099d0 <__retarget_lock_acquire_recursive>
 8009426:	bf00      	nop
 8009428:	2000109c 	.word	0x2000109c

0800942c <__sfp_lock_release>:
 800942c:	4801      	ldr	r0, [pc, #4]	; (8009434 <__sfp_lock_release+0x8>)
 800942e:	f000 bad0 	b.w	80099d2 <__retarget_lock_release_recursive>
 8009432:	bf00      	nop
 8009434:	2000109c 	.word	0x2000109c

08009438 <__sinit_lock_acquire>:
 8009438:	4801      	ldr	r0, [pc, #4]	; (8009440 <__sinit_lock_acquire+0x8>)
 800943a:	f000 bac9 	b.w	80099d0 <__retarget_lock_acquire_recursive>
 800943e:	bf00      	nop
 8009440:	20001097 	.word	0x20001097

08009444 <__sinit_lock_release>:
 8009444:	4801      	ldr	r0, [pc, #4]	; (800944c <__sinit_lock_release+0x8>)
 8009446:	f000 bac4 	b.w	80099d2 <__retarget_lock_release_recursive>
 800944a:	bf00      	nop
 800944c:	20001097 	.word	0x20001097

08009450 <__sinit>:
 8009450:	b510      	push	{r4, lr}
 8009452:	4604      	mov	r4, r0
 8009454:	f7ff fff0 	bl	8009438 <__sinit_lock_acquire>
 8009458:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800945a:	b11a      	cbz	r2, 8009464 <__sinit+0x14>
 800945c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009460:	f7ff bff0 	b.w	8009444 <__sinit_lock_release>
 8009464:	4b0d      	ldr	r3, [pc, #52]	; (800949c <__sinit+0x4c>)
 8009466:	2104      	movs	r1, #4
 8009468:	63e3      	str	r3, [r4, #60]	; 0x3c
 800946a:	2303      	movs	r3, #3
 800946c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009470:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8009474:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009478:	6860      	ldr	r0, [r4, #4]
 800947a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800947e:	f7ff ffa1 	bl	80093c4 <std>
 8009482:	2201      	movs	r2, #1
 8009484:	2109      	movs	r1, #9
 8009486:	68a0      	ldr	r0, [r4, #8]
 8009488:	f7ff ff9c 	bl	80093c4 <std>
 800948c:	2202      	movs	r2, #2
 800948e:	2112      	movs	r1, #18
 8009490:	68e0      	ldr	r0, [r4, #12]
 8009492:	f7ff ff97 	bl	80093c4 <std>
 8009496:	2301      	movs	r3, #1
 8009498:	63a3      	str	r3, [r4, #56]	; 0x38
 800949a:	e7df      	b.n	800945c <__sinit+0xc>
 800949c:	08009415 	.word	0x08009415

080094a0 <__libc_fini_array>:
 80094a0:	b538      	push	{r3, r4, r5, lr}
 80094a2:	4d07      	ldr	r5, [pc, #28]	; (80094c0 <__libc_fini_array+0x20>)
 80094a4:	4c07      	ldr	r4, [pc, #28]	; (80094c4 <__libc_fini_array+0x24>)
 80094a6:	1b64      	subs	r4, r4, r5
 80094a8:	10a4      	asrs	r4, r4, #2
 80094aa:	b91c      	cbnz	r4, 80094b4 <__libc_fini_array+0x14>
 80094ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094b0:	f002 b960 	b.w	800b774 <_fini>
 80094b4:	3c01      	subs	r4, #1
 80094b6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80094ba:	4798      	blx	r3
 80094bc:	e7f5      	b.n	80094aa <__libc_fini_array+0xa>
 80094be:	bf00      	nop
 80094c0:	0800c08c 	.word	0x0800c08c
 80094c4:	0800c090 	.word	0x0800c090

080094c8 <_malloc_trim_r>:
 80094c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094cc:	4606      	mov	r6, r0
 80094ce:	2008      	movs	r0, #8
 80094d0:	460c      	mov	r4, r1
 80094d2:	f7fd fd65 	bl	8006fa0 <sysconf>
 80094d6:	4680      	mov	r8, r0
 80094d8:	4f22      	ldr	r7, [pc, #136]	; (8009564 <_malloc_trim_r+0x9c>)
 80094da:	4630      	mov	r0, r6
 80094dc:	f7fc fb6c 	bl	8005bb8 <__malloc_lock>
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	685d      	ldr	r5, [r3, #4]
 80094e4:	f025 0503 	bic.w	r5, r5, #3
 80094e8:	1b2c      	subs	r4, r5, r4
 80094ea:	3c11      	subs	r4, #17
 80094ec:	4444      	add	r4, r8
 80094ee:	fbb4 f4f8 	udiv	r4, r4, r8
 80094f2:	3c01      	subs	r4, #1
 80094f4:	fb08 f404 	mul.w	r4, r8, r4
 80094f8:	45a0      	cmp	r8, r4
 80094fa:	dd05      	ble.n	8009508 <_malloc_trim_r+0x40>
 80094fc:	4630      	mov	r0, r6
 80094fe:	f7fc fb61 	bl	8005bc4 <__malloc_unlock>
 8009502:	2000      	movs	r0, #0
 8009504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009508:	2100      	movs	r1, #0
 800950a:	4630      	mov	r0, r6
 800950c:	f7f8 fde0 	bl	80020d0 <_sbrk_r>
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	442b      	add	r3, r5
 8009514:	4298      	cmp	r0, r3
 8009516:	d1f1      	bne.n	80094fc <_malloc_trim_r+0x34>
 8009518:	4630      	mov	r0, r6
 800951a:	4261      	negs	r1, r4
 800951c:	f7f8 fdd8 	bl	80020d0 <_sbrk_r>
 8009520:	3001      	adds	r0, #1
 8009522:	d110      	bne.n	8009546 <_malloc_trim_r+0x7e>
 8009524:	2100      	movs	r1, #0
 8009526:	4630      	mov	r0, r6
 8009528:	f7f8 fdd2 	bl	80020d0 <_sbrk_r>
 800952c:	68ba      	ldr	r2, [r7, #8]
 800952e:	1a83      	subs	r3, r0, r2
 8009530:	2b0f      	cmp	r3, #15
 8009532:	dde3      	ble.n	80094fc <_malloc_trim_r+0x34>
 8009534:	490c      	ldr	r1, [pc, #48]	; (8009568 <_malloc_trim_r+0xa0>)
 8009536:	f043 0301 	orr.w	r3, r3, #1
 800953a:	6809      	ldr	r1, [r1, #0]
 800953c:	6053      	str	r3, [r2, #4]
 800953e:	1a40      	subs	r0, r0, r1
 8009540:	490a      	ldr	r1, [pc, #40]	; (800956c <_malloc_trim_r+0xa4>)
 8009542:	6008      	str	r0, [r1, #0]
 8009544:	e7da      	b.n	80094fc <_malloc_trim_r+0x34>
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	4a08      	ldr	r2, [pc, #32]	; (800956c <_malloc_trim_r+0xa4>)
 800954a:	1b2d      	subs	r5, r5, r4
 800954c:	f045 0501 	orr.w	r5, r5, #1
 8009550:	605d      	str	r5, [r3, #4]
 8009552:	6813      	ldr	r3, [r2, #0]
 8009554:	4630      	mov	r0, r6
 8009556:	1b1c      	subs	r4, r3, r4
 8009558:	6014      	str	r4, [r2, #0]
 800955a:	f7fc fb33 	bl	8005bc4 <__malloc_unlock>
 800955e:	2001      	movs	r0, #1
 8009560:	e7d0      	b.n	8009504 <_malloc_trim_r+0x3c>
 8009562:	bf00      	nop
 8009564:	200004e0 	.word	0x200004e0
 8009568:	200008e8 	.word	0x200008e8
 800956c:	20000f68 	.word	0x20000f68

08009570 <_free_r>:
 8009570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009572:	4605      	mov	r5, r0
 8009574:	460f      	mov	r7, r1
 8009576:	2900      	cmp	r1, #0
 8009578:	f000 80b1 	beq.w	80096de <_free_r+0x16e>
 800957c:	f7fc fb1c 	bl	8005bb8 <__malloc_lock>
 8009580:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009584:	4856      	ldr	r0, [pc, #344]	; (80096e0 <_free_r+0x170>)
 8009586:	f022 0401 	bic.w	r4, r2, #1
 800958a:	f1a7 0308 	sub.w	r3, r7, #8
 800958e:	eb03 0c04 	add.w	ip, r3, r4
 8009592:	6881      	ldr	r1, [r0, #8]
 8009594:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009598:	4561      	cmp	r1, ip
 800959a:	f026 0603 	bic.w	r6, r6, #3
 800959e:	f002 0201 	and.w	r2, r2, #1
 80095a2:	d11b      	bne.n	80095dc <_free_r+0x6c>
 80095a4:	4434      	add	r4, r6
 80095a6:	b93a      	cbnz	r2, 80095b8 <_free_r+0x48>
 80095a8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80095ac:	1a9b      	subs	r3, r3, r2
 80095ae:	4414      	add	r4, r2
 80095b0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80095b4:	60ca      	str	r2, [r1, #12]
 80095b6:	6091      	str	r1, [r2, #8]
 80095b8:	f044 0201 	orr.w	r2, r4, #1
 80095bc:	605a      	str	r2, [r3, #4]
 80095be:	6083      	str	r3, [r0, #8]
 80095c0:	4b48      	ldr	r3, [pc, #288]	; (80096e4 <_free_r+0x174>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	42a3      	cmp	r3, r4
 80095c6:	d804      	bhi.n	80095d2 <_free_r+0x62>
 80095c8:	4b47      	ldr	r3, [pc, #284]	; (80096e8 <_free_r+0x178>)
 80095ca:	4628      	mov	r0, r5
 80095cc:	6819      	ldr	r1, [r3, #0]
 80095ce:	f7ff ff7b 	bl	80094c8 <_malloc_trim_r>
 80095d2:	4628      	mov	r0, r5
 80095d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095d8:	f7fc baf4 	b.w	8005bc4 <__malloc_unlock>
 80095dc:	f8cc 6004 	str.w	r6, [ip, #4]
 80095e0:	2a00      	cmp	r2, #0
 80095e2:	d138      	bne.n	8009656 <_free_r+0xe6>
 80095e4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80095e8:	f100 0708 	add.w	r7, r0, #8
 80095ec:	1a5b      	subs	r3, r3, r1
 80095ee:	440c      	add	r4, r1
 80095f0:	6899      	ldr	r1, [r3, #8]
 80095f2:	42b9      	cmp	r1, r7
 80095f4:	d031      	beq.n	800965a <_free_r+0xea>
 80095f6:	68df      	ldr	r7, [r3, #12]
 80095f8:	60cf      	str	r7, [r1, #12]
 80095fa:	60b9      	str	r1, [r7, #8]
 80095fc:	eb0c 0106 	add.w	r1, ip, r6
 8009600:	6849      	ldr	r1, [r1, #4]
 8009602:	07c9      	lsls	r1, r1, #31
 8009604:	d40b      	bmi.n	800961e <_free_r+0xae>
 8009606:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800960a:	4434      	add	r4, r6
 800960c:	bb3a      	cbnz	r2, 800965e <_free_r+0xee>
 800960e:	4e37      	ldr	r6, [pc, #220]	; (80096ec <_free_r+0x17c>)
 8009610:	42b1      	cmp	r1, r6
 8009612:	d124      	bne.n	800965e <_free_r+0xee>
 8009614:	2201      	movs	r2, #1
 8009616:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800961a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800961e:	f044 0101 	orr.w	r1, r4, #1
 8009622:	6059      	str	r1, [r3, #4]
 8009624:	511c      	str	r4, [r3, r4]
 8009626:	2a00      	cmp	r2, #0
 8009628:	d1d3      	bne.n	80095d2 <_free_r+0x62>
 800962a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800962e:	d21b      	bcs.n	8009668 <_free_r+0xf8>
 8009630:	0961      	lsrs	r1, r4, #5
 8009632:	08e2      	lsrs	r2, r4, #3
 8009634:	2401      	movs	r4, #1
 8009636:	408c      	lsls	r4, r1
 8009638:	6841      	ldr	r1, [r0, #4]
 800963a:	3201      	adds	r2, #1
 800963c:	430c      	orrs	r4, r1
 800963e:	6044      	str	r4, [r0, #4]
 8009640:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009644:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009648:	3908      	subs	r1, #8
 800964a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800964e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8009652:	60e3      	str	r3, [r4, #12]
 8009654:	e7bd      	b.n	80095d2 <_free_r+0x62>
 8009656:	2200      	movs	r2, #0
 8009658:	e7d0      	b.n	80095fc <_free_r+0x8c>
 800965a:	2201      	movs	r2, #1
 800965c:	e7ce      	b.n	80095fc <_free_r+0x8c>
 800965e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8009662:	60ce      	str	r6, [r1, #12]
 8009664:	60b1      	str	r1, [r6, #8]
 8009666:	e7da      	b.n	800961e <_free_r+0xae>
 8009668:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800966c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009670:	d214      	bcs.n	800969c <_free_r+0x12c>
 8009672:	09a2      	lsrs	r2, r4, #6
 8009674:	3238      	adds	r2, #56	; 0x38
 8009676:	1c51      	adds	r1, r2, #1
 8009678:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800967c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009680:	428e      	cmp	r6, r1
 8009682:	d125      	bne.n	80096d0 <_free_r+0x160>
 8009684:	2401      	movs	r4, #1
 8009686:	1092      	asrs	r2, r2, #2
 8009688:	fa04 f202 	lsl.w	r2, r4, r2
 800968c:	6844      	ldr	r4, [r0, #4]
 800968e:	4322      	orrs	r2, r4
 8009690:	6042      	str	r2, [r0, #4]
 8009692:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009696:	60b3      	str	r3, [r6, #8]
 8009698:	60cb      	str	r3, [r1, #12]
 800969a:	e79a      	b.n	80095d2 <_free_r+0x62>
 800969c:	2a14      	cmp	r2, #20
 800969e:	d801      	bhi.n	80096a4 <_free_r+0x134>
 80096a0:	325b      	adds	r2, #91	; 0x5b
 80096a2:	e7e8      	b.n	8009676 <_free_r+0x106>
 80096a4:	2a54      	cmp	r2, #84	; 0x54
 80096a6:	d802      	bhi.n	80096ae <_free_r+0x13e>
 80096a8:	0b22      	lsrs	r2, r4, #12
 80096aa:	326e      	adds	r2, #110	; 0x6e
 80096ac:	e7e3      	b.n	8009676 <_free_r+0x106>
 80096ae:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80096b2:	d802      	bhi.n	80096ba <_free_r+0x14a>
 80096b4:	0be2      	lsrs	r2, r4, #15
 80096b6:	3277      	adds	r2, #119	; 0x77
 80096b8:	e7dd      	b.n	8009676 <_free_r+0x106>
 80096ba:	f240 5154 	movw	r1, #1364	; 0x554
 80096be:	428a      	cmp	r2, r1
 80096c0:	bf96      	itet	ls
 80096c2:	0ca2      	lsrls	r2, r4, #18
 80096c4:	227e      	movhi	r2, #126	; 0x7e
 80096c6:	327c      	addls	r2, #124	; 0x7c
 80096c8:	e7d5      	b.n	8009676 <_free_r+0x106>
 80096ca:	6889      	ldr	r1, [r1, #8]
 80096cc:	428e      	cmp	r6, r1
 80096ce:	d004      	beq.n	80096da <_free_r+0x16a>
 80096d0:	684a      	ldr	r2, [r1, #4]
 80096d2:	f022 0203 	bic.w	r2, r2, #3
 80096d6:	42a2      	cmp	r2, r4
 80096d8:	d8f7      	bhi.n	80096ca <_free_r+0x15a>
 80096da:	68ce      	ldr	r6, [r1, #12]
 80096dc:	e7d9      	b.n	8009692 <_free_r+0x122>
 80096de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096e0:	200004e0 	.word	0x200004e0
 80096e4:	200008ec 	.word	0x200008ec
 80096e8:	20000f98 	.word	0x20000f98
 80096ec:	200004e8 	.word	0x200004e8

080096f0 <__sfvwrite_r>:
 80096f0:	6893      	ldr	r3, [r2, #8]
 80096f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f6:	4606      	mov	r6, r0
 80096f8:	460c      	mov	r4, r1
 80096fa:	4690      	mov	r8, r2
 80096fc:	b91b      	cbnz	r3, 8009706 <__sfvwrite_r+0x16>
 80096fe:	2000      	movs	r0, #0
 8009700:	b003      	add	sp, #12
 8009702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009706:	898b      	ldrh	r3, [r1, #12]
 8009708:	0718      	lsls	r0, r3, #28
 800970a:	d550      	bpl.n	80097ae <__sfvwrite_r+0xbe>
 800970c:	690b      	ldr	r3, [r1, #16]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d04d      	beq.n	80097ae <__sfvwrite_r+0xbe>
 8009712:	89a3      	ldrh	r3, [r4, #12]
 8009714:	f8d8 7000 	ldr.w	r7, [r8]
 8009718:	f013 0902 	ands.w	r9, r3, #2
 800971c:	d16c      	bne.n	80097f8 <__sfvwrite_r+0x108>
 800971e:	f013 0301 	ands.w	r3, r3, #1
 8009722:	f000 809c 	beq.w	800985e <__sfvwrite_r+0x16e>
 8009726:	4648      	mov	r0, r9
 8009728:	46ca      	mov	sl, r9
 800972a:	46cb      	mov	fp, r9
 800972c:	f1bb 0f00 	cmp.w	fp, #0
 8009730:	f000 8103 	beq.w	800993a <__sfvwrite_r+0x24a>
 8009734:	b950      	cbnz	r0, 800974c <__sfvwrite_r+0x5c>
 8009736:	465a      	mov	r2, fp
 8009738:	210a      	movs	r1, #10
 800973a:	4650      	mov	r0, sl
 800973c:	f000 f9b6 	bl	8009aac <memchr>
 8009740:	2800      	cmp	r0, #0
 8009742:	f000 80ff 	beq.w	8009944 <__sfvwrite_r+0x254>
 8009746:	3001      	adds	r0, #1
 8009748:	eba0 090a 	sub.w	r9, r0, sl
 800974c:	6820      	ldr	r0, [r4, #0]
 800974e:	6921      	ldr	r1, [r4, #16]
 8009750:	45d9      	cmp	r9, fp
 8009752:	464a      	mov	r2, r9
 8009754:	bf28      	it	cs
 8009756:	465a      	movcs	r2, fp
 8009758:	4288      	cmp	r0, r1
 800975a:	6963      	ldr	r3, [r4, #20]
 800975c:	f240 80f5 	bls.w	800994a <__sfvwrite_r+0x25a>
 8009760:	68a5      	ldr	r5, [r4, #8]
 8009762:	441d      	add	r5, r3
 8009764:	42aa      	cmp	r2, r5
 8009766:	f340 80f0 	ble.w	800994a <__sfvwrite_r+0x25a>
 800976a:	4651      	mov	r1, sl
 800976c:	462a      	mov	r2, r5
 800976e:	f000 f9b9 	bl	8009ae4 <memmove>
 8009772:	6823      	ldr	r3, [r4, #0]
 8009774:	4621      	mov	r1, r4
 8009776:	442b      	add	r3, r5
 8009778:	4630      	mov	r0, r6
 800977a:	6023      	str	r3, [r4, #0]
 800977c:	f7ff fdfc 	bl	8009378 <_fflush_r>
 8009780:	2800      	cmp	r0, #0
 8009782:	d167      	bne.n	8009854 <__sfvwrite_r+0x164>
 8009784:	ebb9 0905 	subs.w	r9, r9, r5
 8009788:	f040 80f7 	bne.w	800997a <__sfvwrite_r+0x28a>
 800978c:	4621      	mov	r1, r4
 800978e:	4630      	mov	r0, r6
 8009790:	f7ff fdf2 	bl	8009378 <_fflush_r>
 8009794:	2800      	cmp	r0, #0
 8009796:	d15d      	bne.n	8009854 <__sfvwrite_r+0x164>
 8009798:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800979c:	44aa      	add	sl, r5
 800979e:	ebab 0b05 	sub.w	fp, fp, r5
 80097a2:	1b55      	subs	r5, r2, r5
 80097a4:	f8c8 5008 	str.w	r5, [r8, #8]
 80097a8:	2d00      	cmp	r5, #0
 80097aa:	d1bf      	bne.n	800972c <__sfvwrite_r+0x3c>
 80097ac:	e7a7      	b.n	80096fe <__sfvwrite_r+0xe>
 80097ae:	4621      	mov	r1, r4
 80097b0:	4630      	mov	r0, r6
 80097b2:	f7fe fe9d 	bl	80084f0 <__swsetup_r>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d0ab      	beq.n	8009712 <__sfvwrite_r+0x22>
 80097ba:	f04f 30ff 	mov.w	r0, #4294967295
 80097be:	e79f      	b.n	8009700 <__sfvwrite_r+0x10>
 80097c0:	e9d7 b900 	ldrd	fp, r9, [r7]
 80097c4:	3708      	adds	r7, #8
 80097c6:	f1b9 0f00 	cmp.w	r9, #0
 80097ca:	d0f9      	beq.n	80097c0 <__sfvwrite_r+0xd0>
 80097cc:	45d1      	cmp	r9, sl
 80097ce:	464b      	mov	r3, r9
 80097d0:	465a      	mov	r2, fp
 80097d2:	bf28      	it	cs
 80097d4:	4653      	movcs	r3, sl
 80097d6:	4630      	mov	r0, r6
 80097d8:	69e1      	ldr	r1, [r4, #28]
 80097da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80097dc:	47a8      	blx	r5
 80097de:	2800      	cmp	r0, #0
 80097e0:	dd38      	ble.n	8009854 <__sfvwrite_r+0x164>
 80097e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80097e6:	4483      	add	fp, r0
 80097e8:	eba9 0900 	sub.w	r9, r9, r0
 80097ec:	1a18      	subs	r0, r3, r0
 80097ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80097f2:	2800      	cmp	r0, #0
 80097f4:	d1e7      	bne.n	80097c6 <__sfvwrite_r+0xd6>
 80097f6:	e782      	b.n	80096fe <__sfvwrite_r+0xe>
 80097f8:	f04f 0b00 	mov.w	fp, #0
 80097fc:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009980 <__sfvwrite_r+0x290>
 8009800:	46d9      	mov	r9, fp
 8009802:	e7e0      	b.n	80097c6 <__sfvwrite_r+0xd6>
 8009804:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009808:	3708      	adds	r7, #8
 800980a:	f1ba 0f00 	cmp.w	sl, #0
 800980e:	d0f9      	beq.n	8009804 <__sfvwrite_r+0x114>
 8009810:	89a3      	ldrh	r3, [r4, #12]
 8009812:	68a2      	ldr	r2, [r4, #8]
 8009814:	0599      	lsls	r1, r3, #22
 8009816:	6820      	ldr	r0, [r4, #0]
 8009818:	d563      	bpl.n	80098e2 <__sfvwrite_r+0x1f2>
 800981a:	4552      	cmp	r2, sl
 800981c:	d836      	bhi.n	800988c <__sfvwrite_r+0x19c>
 800981e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009822:	d033      	beq.n	800988c <__sfvwrite_r+0x19c>
 8009824:	6921      	ldr	r1, [r4, #16]
 8009826:	6965      	ldr	r5, [r4, #20]
 8009828:	eba0 0b01 	sub.w	fp, r0, r1
 800982c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009830:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009834:	f10b 0201 	add.w	r2, fp, #1
 8009838:	106d      	asrs	r5, r5, #1
 800983a:	4452      	add	r2, sl
 800983c:	4295      	cmp	r5, r2
 800983e:	bf38      	it	cc
 8009840:	4615      	movcc	r5, r2
 8009842:	055b      	lsls	r3, r3, #21
 8009844:	d53d      	bpl.n	80098c2 <__sfvwrite_r+0x1d2>
 8009846:	4629      	mov	r1, r5
 8009848:	4630      	mov	r0, r6
 800984a:	f7fb ff6b 	bl	8005724 <_malloc_r>
 800984e:	b948      	cbnz	r0, 8009864 <__sfvwrite_r+0x174>
 8009850:	230c      	movs	r3, #12
 8009852:	6033      	str	r3, [r6, #0]
 8009854:	89a3      	ldrh	r3, [r4, #12]
 8009856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800985a:	81a3      	strh	r3, [r4, #12]
 800985c:	e7ad      	b.n	80097ba <__sfvwrite_r+0xca>
 800985e:	4699      	mov	r9, r3
 8009860:	469a      	mov	sl, r3
 8009862:	e7d2      	b.n	800980a <__sfvwrite_r+0x11a>
 8009864:	465a      	mov	r2, fp
 8009866:	6921      	ldr	r1, [r4, #16]
 8009868:	9001      	str	r0, [sp, #4]
 800986a:	f000 f92d 	bl	8009ac8 <memcpy>
 800986e:	89a2      	ldrh	r2, [r4, #12]
 8009870:	9b01      	ldr	r3, [sp, #4]
 8009872:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009876:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800987a:	81a2      	strh	r2, [r4, #12]
 800987c:	4652      	mov	r2, sl
 800987e:	6123      	str	r3, [r4, #16]
 8009880:	6165      	str	r5, [r4, #20]
 8009882:	445b      	add	r3, fp
 8009884:	eba5 050b 	sub.w	r5, r5, fp
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	60a5      	str	r5, [r4, #8]
 800988c:	4552      	cmp	r2, sl
 800988e:	bf28      	it	cs
 8009890:	4652      	movcs	r2, sl
 8009892:	4655      	mov	r5, sl
 8009894:	4649      	mov	r1, r9
 8009896:	6820      	ldr	r0, [r4, #0]
 8009898:	9201      	str	r2, [sp, #4]
 800989a:	f000 f923 	bl	8009ae4 <memmove>
 800989e:	68a3      	ldr	r3, [r4, #8]
 80098a0:	9a01      	ldr	r2, [sp, #4]
 80098a2:	1a9b      	subs	r3, r3, r2
 80098a4:	60a3      	str	r3, [r4, #8]
 80098a6:	6823      	ldr	r3, [r4, #0]
 80098a8:	441a      	add	r2, r3
 80098aa:	6022      	str	r2, [r4, #0]
 80098ac:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80098b0:	44a9      	add	r9, r5
 80098b2:	ebaa 0a05 	sub.w	sl, sl, r5
 80098b6:	1b45      	subs	r5, r0, r5
 80098b8:	f8c8 5008 	str.w	r5, [r8, #8]
 80098bc:	2d00      	cmp	r5, #0
 80098be:	d1a4      	bne.n	800980a <__sfvwrite_r+0x11a>
 80098c0:	e71d      	b.n	80096fe <__sfvwrite_r+0xe>
 80098c2:	462a      	mov	r2, r5
 80098c4:	4630      	mov	r0, r6
 80098c6:	f000 fc5b 	bl	800a180 <_realloc_r>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d1d5      	bne.n	800987c <__sfvwrite_r+0x18c>
 80098d0:	4630      	mov	r0, r6
 80098d2:	6921      	ldr	r1, [r4, #16]
 80098d4:	f7ff fe4c 	bl	8009570 <_free_r>
 80098d8:	89a3      	ldrh	r3, [r4, #12]
 80098da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098de:	81a3      	strh	r3, [r4, #12]
 80098e0:	e7b6      	b.n	8009850 <__sfvwrite_r+0x160>
 80098e2:	6923      	ldr	r3, [r4, #16]
 80098e4:	4283      	cmp	r3, r0
 80098e6:	d302      	bcc.n	80098ee <__sfvwrite_r+0x1fe>
 80098e8:	6961      	ldr	r1, [r4, #20]
 80098ea:	4551      	cmp	r1, sl
 80098ec:	d915      	bls.n	800991a <__sfvwrite_r+0x22a>
 80098ee:	4552      	cmp	r2, sl
 80098f0:	bf28      	it	cs
 80098f2:	4652      	movcs	r2, sl
 80098f4:	4615      	mov	r5, r2
 80098f6:	4649      	mov	r1, r9
 80098f8:	f000 f8f4 	bl	8009ae4 <memmove>
 80098fc:	68a3      	ldr	r3, [r4, #8]
 80098fe:	6822      	ldr	r2, [r4, #0]
 8009900:	1b5b      	subs	r3, r3, r5
 8009902:	442a      	add	r2, r5
 8009904:	60a3      	str	r3, [r4, #8]
 8009906:	6022      	str	r2, [r4, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d1cf      	bne.n	80098ac <__sfvwrite_r+0x1bc>
 800990c:	4621      	mov	r1, r4
 800990e:	4630      	mov	r0, r6
 8009910:	f7ff fd32 	bl	8009378 <_fflush_r>
 8009914:	2800      	cmp	r0, #0
 8009916:	d0c9      	beq.n	80098ac <__sfvwrite_r+0x1bc>
 8009918:	e79c      	b.n	8009854 <__sfvwrite_r+0x164>
 800991a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800991e:	459a      	cmp	sl, r3
 8009920:	bf38      	it	cc
 8009922:	4653      	movcc	r3, sl
 8009924:	fb93 f3f1 	sdiv	r3, r3, r1
 8009928:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800992a:	434b      	muls	r3, r1
 800992c:	464a      	mov	r2, r9
 800992e:	4630      	mov	r0, r6
 8009930:	69e1      	ldr	r1, [r4, #28]
 8009932:	47a8      	blx	r5
 8009934:	1e05      	subs	r5, r0, #0
 8009936:	dcb9      	bgt.n	80098ac <__sfvwrite_r+0x1bc>
 8009938:	e78c      	b.n	8009854 <__sfvwrite_r+0x164>
 800993a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800993e:	2000      	movs	r0, #0
 8009940:	3708      	adds	r7, #8
 8009942:	e6f3      	b.n	800972c <__sfvwrite_r+0x3c>
 8009944:	f10b 0901 	add.w	r9, fp, #1
 8009948:	e700      	b.n	800974c <__sfvwrite_r+0x5c>
 800994a:	4293      	cmp	r3, r2
 800994c:	dc08      	bgt.n	8009960 <__sfvwrite_r+0x270>
 800994e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009950:	4652      	mov	r2, sl
 8009952:	4630      	mov	r0, r6
 8009954:	69e1      	ldr	r1, [r4, #28]
 8009956:	47a8      	blx	r5
 8009958:	1e05      	subs	r5, r0, #0
 800995a:	f73f af13 	bgt.w	8009784 <__sfvwrite_r+0x94>
 800995e:	e779      	b.n	8009854 <__sfvwrite_r+0x164>
 8009960:	4651      	mov	r1, sl
 8009962:	9201      	str	r2, [sp, #4]
 8009964:	f000 f8be 	bl	8009ae4 <memmove>
 8009968:	9a01      	ldr	r2, [sp, #4]
 800996a:	68a3      	ldr	r3, [r4, #8]
 800996c:	4615      	mov	r5, r2
 800996e:	1a9b      	subs	r3, r3, r2
 8009970:	60a3      	str	r3, [r4, #8]
 8009972:	6823      	ldr	r3, [r4, #0]
 8009974:	4413      	add	r3, r2
 8009976:	6023      	str	r3, [r4, #0]
 8009978:	e704      	b.n	8009784 <__sfvwrite_r+0x94>
 800997a:	2001      	movs	r0, #1
 800997c:	e70c      	b.n	8009798 <__sfvwrite_r+0xa8>
 800997e:	bf00      	nop
 8009980:	7ffffc00 	.word	0x7ffffc00

08009984 <_fwalk_reent>:
 8009984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009988:	4606      	mov	r6, r0
 800998a:	4688      	mov	r8, r1
 800998c:	2700      	movs	r7, #0
 800998e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009992:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009996:	f1b9 0901 	subs.w	r9, r9, #1
 800999a:	d505      	bpl.n	80099a8 <_fwalk_reent+0x24>
 800999c:	6824      	ldr	r4, [r4, #0]
 800999e:	2c00      	cmp	r4, #0
 80099a0:	d1f7      	bne.n	8009992 <_fwalk_reent+0xe>
 80099a2:	4638      	mov	r0, r7
 80099a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099a8:	89ab      	ldrh	r3, [r5, #12]
 80099aa:	2b01      	cmp	r3, #1
 80099ac:	d907      	bls.n	80099be <_fwalk_reent+0x3a>
 80099ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099b2:	3301      	adds	r3, #1
 80099b4:	d003      	beq.n	80099be <_fwalk_reent+0x3a>
 80099b6:	4629      	mov	r1, r5
 80099b8:	4630      	mov	r0, r6
 80099ba:	47c0      	blx	r8
 80099bc:	4307      	orrs	r7, r0
 80099be:	3568      	adds	r5, #104	; 0x68
 80099c0:	e7e9      	b.n	8009996 <_fwalk_reent+0x12>
	...

080099c4 <_localeconv_r>:
 80099c4:	4800      	ldr	r0, [pc, #0]	; (80099c8 <_localeconv_r+0x4>)
 80099c6:	4770      	bx	lr
 80099c8:	200009e4 	.word	0x200009e4

080099cc <__retarget_lock_init_recursive>:
 80099cc:	4770      	bx	lr

080099ce <__retarget_lock_close_recursive>:
 80099ce:	4770      	bx	lr

080099d0 <__retarget_lock_acquire_recursive>:
 80099d0:	4770      	bx	lr

080099d2 <__retarget_lock_release_recursive>:
 80099d2:	4770      	bx	lr

080099d4 <__swhatbuf_r>:
 80099d4:	b570      	push	{r4, r5, r6, lr}
 80099d6:	460e      	mov	r6, r1
 80099d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099dc:	4614      	mov	r4, r2
 80099de:	2900      	cmp	r1, #0
 80099e0:	461d      	mov	r5, r3
 80099e2:	b096      	sub	sp, #88	; 0x58
 80099e4:	da09      	bge.n	80099fa <__swhatbuf_r+0x26>
 80099e6:	2200      	movs	r2, #0
 80099e8:	89b3      	ldrh	r3, [r6, #12]
 80099ea:	602a      	str	r2, [r5, #0]
 80099ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80099f0:	d116      	bne.n	8009a20 <__swhatbuf_r+0x4c>
 80099f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099f6:	6023      	str	r3, [r4, #0]
 80099f8:	e015      	b.n	8009a26 <__swhatbuf_r+0x52>
 80099fa:	466a      	mov	r2, sp
 80099fc:	f001 fd2e 	bl	800b45c <_fstat_r>
 8009a00:	2800      	cmp	r0, #0
 8009a02:	dbf0      	blt.n	80099e6 <__swhatbuf_r+0x12>
 8009a04:	9a01      	ldr	r2, [sp, #4]
 8009a06:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009a0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a12:	425a      	negs	r2, r3
 8009a14:	415a      	adcs	r2, r3
 8009a16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a1a:	602a      	str	r2, [r5, #0]
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	e002      	b.n	8009a26 <__swhatbuf_r+0x52>
 8009a20:	2340      	movs	r3, #64	; 0x40
 8009a22:	4610      	mov	r0, r2
 8009a24:	6023      	str	r3, [r4, #0]
 8009a26:	b016      	add	sp, #88	; 0x58
 8009a28:	bd70      	pop	{r4, r5, r6, pc}
	...

08009a2c <__smakebuf_r>:
 8009a2c:	898b      	ldrh	r3, [r1, #12]
 8009a2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a30:	079d      	lsls	r5, r3, #30
 8009a32:	4606      	mov	r6, r0
 8009a34:	460c      	mov	r4, r1
 8009a36:	d507      	bpl.n	8009a48 <__smakebuf_r+0x1c>
 8009a38:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	6123      	str	r3, [r4, #16]
 8009a40:	2301      	movs	r3, #1
 8009a42:	6163      	str	r3, [r4, #20]
 8009a44:	b002      	add	sp, #8
 8009a46:	bd70      	pop	{r4, r5, r6, pc}
 8009a48:	466a      	mov	r2, sp
 8009a4a:	ab01      	add	r3, sp, #4
 8009a4c:	f7ff ffc2 	bl	80099d4 <__swhatbuf_r>
 8009a50:	9900      	ldr	r1, [sp, #0]
 8009a52:	4605      	mov	r5, r0
 8009a54:	4630      	mov	r0, r6
 8009a56:	f7fb fe65 	bl	8005724 <_malloc_r>
 8009a5a:	b948      	cbnz	r0, 8009a70 <__smakebuf_r+0x44>
 8009a5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a60:	059a      	lsls	r2, r3, #22
 8009a62:	d4ef      	bmi.n	8009a44 <__smakebuf_r+0x18>
 8009a64:	f023 0303 	bic.w	r3, r3, #3
 8009a68:	f043 0302 	orr.w	r3, r3, #2
 8009a6c:	81a3      	strh	r3, [r4, #12]
 8009a6e:	e7e3      	b.n	8009a38 <__smakebuf_r+0xc>
 8009a70:	4b0d      	ldr	r3, [pc, #52]	; (8009aa8 <__smakebuf_r+0x7c>)
 8009a72:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009a74:	89a3      	ldrh	r3, [r4, #12]
 8009a76:	6020      	str	r0, [r4, #0]
 8009a78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a7c:	81a3      	strh	r3, [r4, #12]
 8009a7e:	9b00      	ldr	r3, [sp, #0]
 8009a80:	6120      	str	r0, [r4, #16]
 8009a82:	6163      	str	r3, [r4, #20]
 8009a84:	9b01      	ldr	r3, [sp, #4]
 8009a86:	b15b      	cbz	r3, 8009aa0 <__smakebuf_r+0x74>
 8009a88:	4630      	mov	r0, r6
 8009a8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a8e:	f001 fcf7 	bl	800b480 <_isatty_r>
 8009a92:	b128      	cbz	r0, 8009aa0 <__smakebuf_r+0x74>
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	f023 0303 	bic.w	r3, r3, #3
 8009a9a:	f043 0301 	orr.w	r3, r3, #1
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	89a0      	ldrh	r0, [r4, #12]
 8009aa2:	4305      	orrs	r5, r0
 8009aa4:	81a5      	strh	r5, [r4, #12]
 8009aa6:	e7cd      	b.n	8009a44 <__smakebuf_r+0x18>
 8009aa8:	08009415 	.word	0x08009415

08009aac <memchr>:
 8009aac:	4603      	mov	r3, r0
 8009aae:	b510      	push	{r4, lr}
 8009ab0:	b2c9      	uxtb	r1, r1
 8009ab2:	4402      	add	r2, r0
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	d101      	bne.n	8009abe <memchr+0x12>
 8009aba:	2000      	movs	r0, #0
 8009abc:	e003      	b.n	8009ac6 <memchr+0x1a>
 8009abe:	7804      	ldrb	r4, [r0, #0]
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	428c      	cmp	r4, r1
 8009ac4:	d1f6      	bne.n	8009ab4 <memchr+0x8>
 8009ac6:	bd10      	pop	{r4, pc}

08009ac8 <memcpy>:
 8009ac8:	440a      	add	r2, r1
 8009aca:	4291      	cmp	r1, r2
 8009acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ad0:	d100      	bne.n	8009ad4 <memcpy+0xc>
 8009ad2:	4770      	bx	lr
 8009ad4:	b510      	push	{r4, lr}
 8009ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ada:	4291      	cmp	r1, r2
 8009adc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ae0:	d1f9      	bne.n	8009ad6 <memcpy+0xe>
 8009ae2:	bd10      	pop	{r4, pc}

08009ae4 <memmove>:
 8009ae4:	4288      	cmp	r0, r1
 8009ae6:	b510      	push	{r4, lr}
 8009ae8:	eb01 0402 	add.w	r4, r1, r2
 8009aec:	d902      	bls.n	8009af4 <memmove+0x10>
 8009aee:	4284      	cmp	r4, r0
 8009af0:	4623      	mov	r3, r4
 8009af2:	d807      	bhi.n	8009b04 <memmove+0x20>
 8009af4:	1e43      	subs	r3, r0, #1
 8009af6:	42a1      	cmp	r1, r4
 8009af8:	d008      	beq.n	8009b0c <memmove+0x28>
 8009afa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009afe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b02:	e7f8      	b.n	8009af6 <memmove+0x12>
 8009b04:	4601      	mov	r1, r0
 8009b06:	4402      	add	r2, r0
 8009b08:	428a      	cmp	r2, r1
 8009b0a:	d100      	bne.n	8009b0e <memmove+0x2a>
 8009b0c:	bd10      	pop	{r4, pc}
 8009b0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b16:	e7f7      	b.n	8009b08 <memmove+0x24>

08009b18 <_Balloc>:
 8009b18:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009b1a:	b570      	push	{r4, r5, r6, lr}
 8009b1c:	4605      	mov	r5, r0
 8009b1e:	460c      	mov	r4, r1
 8009b20:	b17b      	cbz	r3, 8009b42 <_Balloc+0x2a>
 8009b22:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009b24:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009b28:	b9a0      	cbnz	r0, 8009b54 <_Balloc+0x3c>
 8009b2a:	2101      	movs	r1, #1
 8009b2c:	fa01 f604 	lsl.w	r6, r1, r4
 8009b30:	1d72      	adds	r2, r6, #5
 8009b32:	4628      	mov	r0, r5
 8009b34:	0092      	lsls	r2, r2, #2
 8009b36:	f001 fb7f 	bl	800b238 <_calloc_r>
 8009b3a:	b148      	cbz	r0, 8009b50 <_Balloc+0x38>
 8009b3c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009b40:	e00b      	b.n	8009b5a <_Balloc+0x42>
 8009b42:	2221      	movs	r2, #33	; 0x21
 8009b44:	2104      	movs	r1, #4
 8009b46:	f001 fb77 	bl	800b238 <_calloc_r>
 8009b4a:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	d1e8      	bne.n	8009b22 <_Balloc+0xa>
 8009b50:	2000      	movs	r0, #0
 8009b52:	bd70      	pop	{r4, r5, r6, pc}
 8009b54:	6802      	ldr	r2, [r0, #0]
 8009b56:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b60:	e7f7      	b.n	8009b52 <_Balloc+0x3a>

08009b62 <_Bfree>:
 8009b62:	b131      	cbz	r1, 8009b72 <_Bfree+0x10>
 8009b64:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009b66:	684a      	ldr	r2, [r1, #4]
 8009b68:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009b6c:	6008      	str	r0, [r1, #0]
 8009b6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009b72:	4770      	bx	lr

08009b74 <__multadd>:
 8009b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b78:	4698      	mov	r8, r3
 8009b7a:	460c      	mov	r4, r1
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	690e      	ldr	r6, [r1, #16]
 8009b80:	4607      	mov	r7, r0
 8009b82:	f101 0014 	add.w	r0, r1, #20
 8009b86:	6805      	ldr	r5, [r0, #0]
 8009b88:	3301      	adds	r3, #1
 8009b8a:	b2a9      	uxth	r1, r5
 8009b8c:	fb02 8101 	mla	r1, r2, r1, r8
 8009b90:	0c2d      	lsrs	r5, r5, #16
 8009b92:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009b96:	fb02 c505 	mla	r5, r2, r5, ip
 8009b9a:	b289      	uxth	r1, r1
 8009b9c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009ba0:	429e      	cmp	r6, r3
 8009ba2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009ba6:	f840 1b04 	str.w	r1, [r0], #4
 8009baa:	dcec      	bgt.n	8009b86 <__multadd+0x12>
 8009bac:	f1b8 0f00 	cmp.w	r8, #0
 8009bb0:	d022      	beq.n	8009bf8 <__multadd+0x84>
 8009bb2:	68a3      	ldr	r3, [r4, #8]
 8009bb4:	42b3      	cmp	r3, r6
 8009bb6:	dc19      	bgt.n	8009bec <__multadd+0x78>
 8009bb8:	6861      	ldr	r1, [r4, #4]
 8009bba:	4638      	mov	r0, r7
 8009bbc:	3101      	adds	r1, #1
 8009bbe:	f7ff ffab 	bl	8009b18 <_Balloc>
 8009bc2:	4605      	mov	r5, r0
 8009bc4:	b928      	cbnz	r0, 8009bd2 <__multadd+0x5e>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	21b5      	movs	r1, #181	; 0xb5
 8009bca:	4b0d      	ldr	r3, [pc, #52]	; (8009c00 <__multadd+0x8c>)
 8009bcc:	480d      	ldr	r0, [pc, #52]	; (8009c04 <__multadd+0x90>)
 8009bce:	f001 fb15 	bl	800b1fc <__assert_func>
 8009bd2:	6922      	ldr	r2, [r4, #16]
 8009bd4:	f104 010c 	add.w	r1, r4, #12
 8009bd8:	3202      	adds	r2, #2
 8009bda:	0092      	lsls	r2, r2, #2
 8009bdc:	300c      	adds	r0, #12
 8009bde:	f7ff ff73 	bl	8009ac8 <memcpy>
 8009be2:	4621      	mov	r1, r4
 8009be4:	4638      	mov	r0, r7
 8009be6:	f7ff ffbc 	bl	8009b62 <_Bfree>
 8009bea:	462c      	mov	r4, r5
 8009bec:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009bf0:	3601      	adds	r6, #1
 8009bf2:	f8c3 8014 	str.w	r8, [r3, #20]
 8009bf6:	6126      	str	r6, [r4, #16]
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bfe:	bf00      	nop
 8009c00:	0800bd41 	.word	0x0800bd41
 8009c04:	0800bdb1 	.word	0x0800bdb1

08009c08 <__hi0bits>:
 8009c08:	0c02      	lsrs	r2, r0, #16
 8009c0a:	0412      	lsls	r2, r2, #16
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	b9ca      	cbnz	r2, 8009c44 <__hi0bits+0x3c>
 8009c10:	0403      	lsls	r3, r0, #16
 8009c12:	2010      	movs	r0, #16
 8009c14:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009c18:	bf04      	itt	eq
 8009c1a:	021b      	lsleq	r3, r3, #8
 8009c1c:	3008      	addeq	r0, #8
 8009c1e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009c22:	bf04      	itt	eq
 8009c24:	011b      	lsleq	r3, r3, #4
 8009c26:	3004      	addeq	r0, #4
 8009c28:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009c2c:	bf04      	itt	eq
 8009c2e:	009b      	lsleq	r3, r3, #2
 8009c30:	3002      	addeq	r0, #2
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	db05      	blt.n	8009c42 <__hi0bits+0x3a>
 8009c36:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009c3a:	f100 0001 	add.w	r0, r0, #1
 8009c3e:	bf08      	it	eq
 8009c40:	2020      	moveq	r0, #32
 8009c42:	4770      	bx	lr
 8009c44:	2000      	movs	r0, #0
 8009c46:	e7e5      	b.n	8009c14 <__hi0bits+0xc>

08009c48 <__lo0bits>:
 8009c48:	6803      	ldr	r3, [r0, #0]
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	f013 0007 	ands.w	r0, r3, #7
 8009c50:	d00b      	beq.n	8009c6a <__lo0bits+0x22>
 8009c52:	07d9      	lsls	r1, r3, #31
 8009c54:	d422      	bmi.n	8009c9c <__lo0bits+0x54>
 8009c56:	0798      	lsls	r0, r3, #30
 8009c58:	bf49      	itett	mi
 8009c5a:	085b      	lsrmi	r3, r3, #1
 8009c5c:	089b      	lsrpl	r3, r3, #2
 8009c5e:	2001      	movmi	r0, #1
 8009c60:	6013      	strmi	r3, [r2, #0]
 8009c62:	bf5c      	itt	pl
 8009c64:	2002      	movpl	r0, #2
 8009c66:	6013      	strpl	r3, [r2, #0]
 8009c68:	4770      	bx	lr
 8009c6a:	b299      	uxth	r1, r3
 8009c6c:	b909      	cbnz	r1, 8009c72 <__lo0bits+0x2a>
 8009c6e:	2010      	movs	r0, #16
 8009c70:	0c1b      	lsrs	r3, r3, #16
 8009c72:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009c76:	bf04      	itt	eq
 8009c78:	0a1b      	lsreq	r3, r3, #8
 8009c7a:	3008      	addeq	r0, #8
 8009c7c:	0719      	lsls	r1, r3, #28
 8009c7e:	bf04      	itt	eq
 8009c80:	091b      	lsreq	r3, r3, #4
 8009c82:	3004      	addeq	r0, #4
 8009c84:	0799      	lsls	r1, r3, #30
 8009c86:	bf04      	itt	eq
 8009c88:	089b      	lsreq	r3, r3, #2
 8009c8a:	3002      	addeq	r0, #2
 8009c8c:	07d9      	lsls	r1, r3, #31
 8009c8e:	d403      	bmi.n	8009c98 <__lo0bits+0x50>
 8009c90:	085b      	lsrs	r3, r3, #1
 8009c92:	f100 0001 	add.w	r0, r0, #1
 8009c96:	d003      	beq.n	8009ca0 <__lo0bits+0x58>
 8009c98:	6013      	str	r3, [r2, #0]
 8009c9a:	4770      	bx	lr
 8009c9c:	2000      	movs	r0, #0
 8009c9e:	4770      	bx	lr
 8009ca0:	2020      	movs	r0, #32
 8009ca2:	4770      	bx	lr

08009ca4 <__i2b>:
 8009ca4:	b510      	push	{r4, lr}
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	2101      	movs	r1, #1
 8009caa:	f7ff ff35 	bl	8009b18 <_Balloc>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	b928      	cbnz	r0, 8009cbe <__i2b+0x1a>
 8009cb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009cb6:	4b04      	ldr	r3, [pc, #16]	; (8009cc8 <__i2b+0x24>)
 8009cb8:	4804      	ldr	r0, [pc, #16]	; (8009ccc <__i2b+0x28>)
 8009cba:	f001 fa9f 	bl	800b1fc <__assert_func>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	6144      	str	r4, [r0, #20]
 8009cc2:	6103      	str	r3, [r0, #16]
 8009cc4:	bd10      	pop	{r4, pc}
 8009cc6:	bf00      	nop
 8009cc8:	0800bd41 	.word	0x0800bd41
 8009ccc:	0800bdb1 	.word	0x0800bdb1

08009cd0 <__multiply>:
 8009cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd4:	4614      	mov	r4, r2
 8009cd6:	690a      	ldr	r2, [r1, #16]
 8009cd8:	6923      	ldr	r3, [r4, #16]
 8009cda:	460d      	mov	r5, r1
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	bfbe      	ittt	lt
 8009ce0:	460b      	movlt	r3, r1
 8009ce2:	4625      	movlt	r5, r4
 8009ce4:	461c      	movlt	r4, r3
 8009ce6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009cea:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009cee:	68ab      	ldr	r3, [r5, #8]
 8009cf0:	6869      	ldr	r1, [r5, #4]
 8009cf2:	eb0a 0709 	add.w	r7, sl, r9
 8009cf6:	42bb      	cmp	r3, r7
 8009cf8:	b085      	sub	sp, #20
 8009cfa:	bfb8      	it	lt
 8009cfc:	3101      	addlt	r1, #1
 8009cfe:	f7ff ff0b 	bl	8009b18 <_Balloc>
 8009d02:	b930      	cbnz	r0, 8009d12 <__multiply+0x42>
 8009d04:	4602      	mov	r2, r0
 8009d06:	f240 115d 	movw	r1, #349	; 0x15d
 8009d0a:	4b41      	ldr	r3, [pc, #260]	; (8009e10 <__multiply+0x140>)
 8009d0c:	4841      	ldr	r0, [pc, #260]	; (8009e14 <__multiply+0x144>)
 8009d0e:	f001 fa75 	bl	800b1fc <__assert_func>
 8009d12:	f100 0614 	add.w	r6, r0, #20
 8009d16:	4633      	mov	r3, r6
 8009d18:	2200      	movs	r2, #0
 8009d1a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009d1e:	4543      	cmp	r3, r8
 8009d20:	d31e      	bcc.n	8009d60 <__multiply+0x90>
 8009d22:	f105 0c14 	add.w	ip, r5, #20
 8009d26:	f104 0314 	add.w	r3, r4, #20
 8009d2a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009d2e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009d32:	9202      	str	r2, [sp, #8]
 8009d34:	ebac 0205 	sub.w	r2, ip, r5
 8009d38:	3a15      	subs	r2, #21
 8009d3a:	f022 0203 	bic.w	r2, r2, #3
 8009d3e:	3204      	adds	r2, #4
 8009d40:	f105 0115 	add.w	r1, r5, #21
 8009d44:	458c      	cmp	ip, r1
 8009d46:	bf38      	it	cc
 8009d48:	2204      	movcc	r2, #4
 8009d4a:	9201      	str	r2, [sp, #4]
 8009d4c:	9a02      	ldr	r2, [sp, #8]
 8009d4e:	9303      	str	r3, [sp, #12]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d808      	bhi.n	8009d66 <__multiply+0x96>
 8009d54:	2f00      	cmp	r7, #0
 8009d56:	dc55      	bgt.n	8009e04 <__multiply+0x134>
 8009d58:	6107      	str	r7, [r0, #16]
 8009d5a:	b005      	add	sp, #20
 8009d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d60:	f843 2b04 	str.w	r2, [r3], #4
 8009d64:	e7db      	b.n	8009d1e <__multiply+0x4e>
 8009d66:	f8b3 a000 	ldrh.w	sl, [r3]
 8009d6a:	f1ba 0f00 	cmp.w	sl, #0
 8009d6e:	d020      	beq.n	8009db2 <__multiply+0xe2>
 8009d70:	46b1      	mov	r9, r6
 8009d72:	2200      	movs	r2, #0
 8009d74:	f105 0e14 	add.w	lr, r5, #20
 8009d78:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009d7c:	f8d9 b000 	ldr.w	fp, [r9]
 8009d80:	b2a1      	uxth	r1, r4
 8009d82:	fa1f fb8b 	uxth.w	fp, fp
 8009d86:	fb0a b101 	mla	r1, sl, r1, fp
 8009d8a:	4411      	add	r1, r2
 8009d8c:	f8d9 2000 	ldr.w	r2, [r9]
 8009d90:	0c24      	lsrs	r4, r4, #16
 8009d92:	0c12      	lsrs	r2, r2, #16
 8009d94:	fb0a 2404 	mla	r4, sl, r4, r2
 8009d98:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009d9c:	b289      	uxth	r1, r1
 8009d9e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009da2:	45f4      	cmp	ip, lr
 8009da4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009da8:	f849 1b04 	str.w	r1, [r9], #4
 8009dac:	d8e4      	bhi.n	8009d78 <__multiply+0xa8>
 8009dae:	9901      	ldr	r1, [sp, #4]
 8009db0:	5072      	str	r2, [r6, r1]
 8009db2:	9a03      	ldr	r2, [sp, #12]
 8009db4:	3304      	adds	r3, #4
 8009db6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009dba:	f1b9 0f00 	cmp.w	r9, #0
 8009dbe:	d01f      	beq.n	8009e00 <__multiply+0x130>
 8009dc0:	46b6      	mov	lr, r6
 8009dc2:	f04f 0a00 	mov.w	sl, #0
 8009dc6:	6834      	ldr	r4, [r6, #0]
 8009dc8:	f105 0114 	add.w	r1, r5, #20
 8009dcc:	880a      	ldrh	r2, [r1, #0]
 8009dce:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009dd2:	b2a4      	uxth	r4, r4
 8009dd4:	fb09 b202 	mla	r2, r9, r2, fp
 8009dd8:	4492      	add	sl, r2
 8009dda:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009dde:	f84e 4b04 	str.w	r4, [lr], #4
 8009de2:	f851 4b04 	ldr.w	r4, [r1], #4
 8009de6:	f8be 2000 	ldrh.w	r2, [lr]
 8009dea:	0c24      	lsrs	r4, r4, #16
 8009dec:	fb09 2404 	mla	r4, r9, r4, r2
 8009df0:	458c      	cmp	ip, r1
 8009df2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009df6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009dfa:	d8e7      	bhi.n	8009dcc <__multiply+0xfc>
 8009dfc:	9a01      	ldr	r2, [sp, #4]
 8009dfe:	50b4      	str	r4, [r6, r2]
 8009e00:	3604      	adds	r6, #4
 8009e02:	e7a3      	b.n	8009d4c <__multiply+0x7c>
 8009e04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1a5      	bne.n	8009d58 <__multiply+0x88>
 8009e0c:	3f01      	subs	r7, #1
 8009e0e:	e7a1      	b.n	8009d54 <__multiply+0x84>
 8009e10:	0800bd41 	.word	0x0800bd41
 8009e14:	0800bdb1 	.word	0x0800bdb1

08009e18 <__pow5mult>:
 8009e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e1c:	4615      	mov	r5, r2
 8009e1e:	f012 0203 	ands.w	r2, r2, #3
 8009e22:	4606      	mov	r6, r0
 8009e24:	460f      	mov	r7, r1
 8009e26:	d007      	beq.n	8009e38 <__pow5mult+0x20>
 8009e28:	4c1a      	ldr	r4, [pc, #104]	; (8009e94 <__pow5mult+0x7c>)
 8009e2a:	3a01      	subs	r2, #1
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e32:	f7ff fe9f 	bl	8009b74 <__multadd>
 8009e36:	4607      	mov	r7, r0
 8009e38:	10ad      	asrs	r5, r5, #2
 8009e3a:	d027      	beq.n	8009e8c <__pow5mult+0x74>
 8009e3c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8009e3e:	b944      	cbnz	r4, 8009e52 <__pow5mult+0x3a>
 8009e40:	f240 2171 	movw	r1, #625	; 0x271
 8009e44:	4630      	mov	r0, r6
 8009e46:	f7ff ff2d 	bl	8009ca4 <__i2b>
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	4604      	mov	r4, r0
 8009e4e:	64b0      	str	r0, [r6, #72]	; 0x48
 8009e50:	6003      	str	r3, [r0, #0]
 8009e52:	f04f 0900 	mov.w	r9, #0
 8009e56:	07eb      	lsls	r3, r5, #31
 8009e58:	d50a      	bpl.n	8009e70 <__pow5mult+0x58>
 8009e5a:	4639      	mov	r1, r7
 8009e5c:	4622      	mov	r2, r4
 8009e5e:	4630      	mov	r0, r6
 8009e60:	f7ff ff36 	bl	8009cd0 <__multiply>
 8009e64:	4680      	mov	r8, r0
 8009e66:	4639      	mov	r1, r7
 8009e68:	4630      	mov	r0, r6
 8009e6a:	f7ff fe7a 	bl	8009b62 <_Bfree>
 8009e6e:	4647      	mov	r7, r8
 8009e70:	106d      	asrs	r5, r5, #1
 8009e72:	d00b      	beq.n	8009e8c <__pow5mult+0x74>
 8009e74:	6820      	ldr	r0, [r4, #0]
 8009e76:	b938      	cbnz	r0, 8009e88 <__pow5mult+0x70>
 8009e78:	4622      	mov	r2, r4
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	f7ff ff27 	bl	8009cd0 <__multiply>
 8009e82:	6020      	str	r0, [r4, #0]
 8009e84:	f8c0 9000 	str.w	r9, [r0]
 8009e88:	4604      	mov	r4, r0
 8009e8a:	e7e4      	b.n	8009e56 <__pow5mult+0x3e>
 8009e8c:	4638      	mov	r0, r7
 8009e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e92:	bf00      	nop
 8009e94:	0800bf08 	.word	0x0800bf08

08009e98 <__lshift>:
 8009e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	4607      	mov	r7, r0
 8009ea0:	4691      	mov	r9, r2
 8009ea2:	6923      	ldr	r3, [r4, #16]
 8009ea4:	6849      	ldr	r1, [r1, #4]
 8009ea6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009eaa:	68a3      	ldr	r3, [r4, #8]
 8009eac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009eb0:	f108 0601 	add.w	r6, r8, #1
 8009eb4:	42b3      	cmp	r3, r6
 8009eb6:	db0b      	blt.n	8009ed0 <__lshift+0x38>
 8009eb8:	4638      	mov	r0, r7
 8009eba:	f7ff fe2d 	bl	8009b18 <_Balloc>
 8009ebe:	4605      	mov	r5, r0
 8009ec0:	b948      	cbnz	r0, 8009ed6 <__lshift+0x3e>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009ec8:	4b27      	ldr	r3, [pc, #156]	; (8009f68 <__lshift+0xd0>)
 8009eca:	4828      	ldr	r0, [pc, #160]	; (8009f6c <__lshift+0xd4>)
 8009ecc:	f001 f996 	bl	800b1fc <__assert_func>
 8009ed0:	3101      	adds	r1, #1
 8009ed2:	005b      	lsls	r3, r3, #1
 8009ed4:	e7ee      	b.n	8009eb4 <__lshift+0x1c>
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	f100 0114 	add.w	r1, r0, #20
 8009edc:	f100 0210 	add.w	r2, r0, #16
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	4553      	cmp	r3, sl
 8009ee4:	db33      	blt.n	8009f4e <__lshift+0xb6>
 8009ee6:	6920      	ldr	r0, [r4, #16]
 8009ee8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009eec:	f104 0314 	add.w	r3, r4, #20
 8009ef0:	f019 091f 	ands.w	r9, r9, #31
 8009ef4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ef8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009efc:	d02b      	beq.n	8009f56 <__lshift+0xbe>
 8009efe:	468a      	mov	sl, r1
 8009f00:	2200      	movs	r2, #0
 8009f02:	f1c9 0e20 	rsb	lr, r9, #32
 8009f06:	6818      	ldr	r0, [r3, #0]
 8009f08:	fa00 f009 	lsl.w	r0, r0, r9
 8009f0c:	4302      	orrs	r2, r0
 8009f0e:	f84a 2b04 	str.w	r2, [sl], #4
 8009f12:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f16:	459c      	cmp	ip, r3
 8009f18:	fa22 f20e 	lsr.w	r2, r2, lr
 8009f1c:	d8f3      	bhi.n	8009f06 <__lshift+0x6e>
 8009f1e:	ebac 0304 	sub.w	r3, ip, r4
 8009f22:	3b15      	subs	r3, #21
 8009f24:	f023 0303 	bic.w	r3, r3, #3
 8009f28:	3304      	adds	r3, #4
 8009f2a:	f104 0015 	add.w	r0, r4, #21
 8009f2e:	4584      	cmp	ip, r0
 8009f30:	bf38      	it	cc
 8009f32:	2304      	movcc	r3, #4
 8009f34:	50ca      	str	r2, [r1, r3]
 8009f36:	b10a      	cbz	r2, 8009f3c <__lshift+0xa4>
 8009f38:	f108 0602 	add.w	r6, r8, #2
 8009f3c:	3e01      	subs	r6, #1
 8009f3e:	4638      	mov	r0, r7
 8009f40:	4621      	mov	r1, r4
 8009f42:	612e      	str	r6, [r5, #16]
 8009f44:	f7ff fe0d 	bl	8009b62 <_Bfree>
 8009f48:	4628      	mov	r0, r5
 8009f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f52:	3301      	adds	r3, #1
 8009f54:	e7c5      	b.n	8009ee2 <__lshift+0x4a>
 8009f56:	3904      	subs	r1, #4
 8009f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f5c:	459c      	cmp	ip, r3
 8009f5e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f62:	d8f9      	bhi.n	8009f58 <__lshift+0xc0>
 8009f64:	e7ea      	b.n	8009f3c <__lshift+0xa4>
 8009f66:	bf00      	nop
 8009f68:	0800bd41 	.word	0x0800bd41
 8009f6c:	0800bdb1 	.word	0x0800bdb1

08009f70 <__mcmp>:
 8009f70:	4603      	mov	r3, r0
 8009f72:	690a      	ldr	r2, [r1, #16]
 8009f74:	6900      	ldr	r0, [r0, #16]
 8009f76:	b530      	push	{r4, r5, lr}
 8009f78:	1a80      	subs	r0, r0, r2
 8009f7a:	d10d      	bne.n	8009f98 <__mcmp+0x28>
 8009f7c:	3314      	adds	r3, #20
 8009f7e:	3114      	adds	r1, #20
 8009f80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f90:	4295      	cmp	r5, r2
 8009f92:	d002      	beq.n	8009f9a <__mcmp+0x2a>
 8009f94:	d304      	bcc.n	8009fa0 <__mcmp+0x30>
 8009f96:	2001      	movs	r0, #1
 8009f98:	bd30      	pop	{r4, r5, pc}
 8009f9a:	42a3      	cmp	r3, r4
 8009f9c:	d3f4      	bcc.n	8009f88 <__mcmp+0x18>
 8009f9e:	e7fb      	b.n	8009f98 <__mcmp+0x28>
 8009fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa4:	e7f8      	b.n	8009f98 <__mcmp+0x28>
	...

08009fa8 <__mdiff>:
 8009fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fac:	460c      	mov	r4, r1
 8009fae:	4606      	mov	r6, r0
 8009fb0:	4611      	mov	r1, r2
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	4692      	mov	sl, r2
 8009fb6:	f7ff ffdb 	bl	8009f70 <__mcmp>
 8009fba:	1e05      	subs	r5, r0, #0
 8009fbc:	d111      	bne.n	8009fe2 <__mdiff+0x3a>
 8009fbe:	4629      	mov	r1, r5
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	f7ff fda9 	bl	8009b18 <_Balloc>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	b928      	cbnz	r0, 8009fd6 <__mdiff+0x2e>
 8009fca:	f240 2132 	movw	r1, #562	; 0x232
 8009fce:	4b3c      	ldr	r3, [pc, #240]	; (800a0c0 <__mdiff+0x118>)
 8009fd0:	483c      	ldr	r0, [pc, #240]	; (800a0c4 <__mdiff+0x11c>)
 8009fd2:	f001 f913 	bl	800b1fc <__assert_func>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009fdc:	4610      	mov	r0, r2
 8009fde:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fe2:	bfa4      	itt	ge
 8009fe4:	4653      	movge	r3, sl
 8009fe6:	46a2      	movge	sl, r4
 8009fe8:	4630      	mov	r0, r6
 8009fea:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009fee:	bfa6      	itte	ge
 8009ff0:	461c      	movge	r4, r3
 8009ff2:	2500      	movge	r5, #0
 8009ff4:	2501      	movlt	r5, #1
 8009ff6:	f7ff fd8f 	bl	8009b18 <_Balloc>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	b918      	cbnz	r0, 800a006 <__mdiff+0x5e>
 8009ffe:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a002:	4b2f      	ldr	r3, [pc, #188]	; (800a0c0 <__mdiff+0x118>)
 800a004:	e7e4      	b.n	8009fd0 <__mdiff+0x28>
 800a006:	f100 0814 	add.w	r8, r0, #20
 800a00a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a00e:	60c5      	str	r5, [r0, #12]
 800a010:	f04f 0c00 	mov.w	ip, #0
 800a014:	f10a 0514 	add.w	r5, sl, #20
 800a018:	f10a 0010 	add.w	r0, sl, #16
 800a01c:	46c2      	mov	sl, r8
 800a01e:	6926      	ldr	r6, [r4, #16]
 800a020:	f104 0914 	add.w	r9, r4, #20
 800a024:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a028:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a02c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a030:	f859 3b04 	ldr.w	r3, [r9], #4
 800a034:	fa1f f18b 	uxth.w	r1, fp
 800a038:	4461      	add	r1, ip
 800a03a:	fa1f fc83 	uxth.w	ip, r3
 800a03e:	0c1b      	lsrs	r3, r3, #16
 800a040:	eba1 010c 	sub.w	r1, r1, ip
 800a044:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a048:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a04c:	b289      	uxth	r1, r1
 800a04e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a052:	454e      	cmp	r6, r9
 800a054:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a058:	f84a 3b04 	str.w	r3, [sl], #4
 800a05c:	d8e6      	bhi.n	800a02c <__mdiff+0x84>
 800a05e:	1b33      	subs	r3, r6, r4
 800a060:	3b15      	subs	r3, #21
 800a062:	f023 0303 	bic.w	r3, r3, #3
 800a066:	3415      	adds	r4, #21
 800a068:	3304      	adds	r3, #4
 800a06a:	42a6      	cmp	r6, r4
 800a06c:	bf38      	it	cc
 800a06e:	2304      	movcc	r3, #4
 800a070:	441d      	add	r5, r3
 800a072:	4443      	add	r3, r8
 800a074:	461e      	mov	r6, r3
 800a076:	462c      	mov	r4, r5
 800a078:	4574      	cmp	r4, lr
 800a07a:	d30e      	bcc.n	800a09a <__mdiff+0xf2>
 800a07c:	f10e 0103 	add.w	r1, lr, #3
 800a080:	1b49      	subs	r1, r1, r5
 800a082:	f021 0103 	bic.w	r1, r1, #3
 800a086:	3d03      	subs	r5, #3
 800a088:	45ae      	cmp	lr, r5
 800a08a:	bf38      	it	cc
 800a08c:	2100      	movcc	r1, #0
 800a08e:	4419      	add	r1, r3
 800a090:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a094:	b18b      	cbz	r3, 800a0ba <__mdiff+0x112>
 800a096:	6117      	str	r7, [r2, #16]
 800a098:	e7a0      	b.n	8009fdc <__mdiff+0x34>
 800a09a:	f854 8b04 	ldr.w	r8, [r4], #4
 800a09e:	fa1f f188 	uxth.w	r1, r8
 800a0a2:	4461      	add	r1, ip
 800a0a4:	1408      	asrs	r0, r1, #16
 800a0a6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a0aa:	b289      	uxth	r1, r1
 800a0ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a0b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a0b4:	f846 1b04 	str.w	r1, [r6], #4
 800a0b8:	e7de      	b.n	800a078 <__mdiff+0xd0>
 800a0ba:	3f01      	subs	r7, #1
 800a0bc:	e7e8      	b.n	800a090 <__mdiff+0xe8>
 800a0be:	bf00      	nop
 800a0c0:	0800bd41 	.word	0x0800bd41
 800a0c4:	0800bdb1 	.word	0x0800bdb1

0800a0c8 <__d2b>:
 800a0c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a0cc:	2101      	movs	r1, #1
 800a0ce:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a0d2:	4690      	mov	r8, r2
 800a0d4:	461d      	mov	r5, r3
 800a0d6:	f7ff fd1f 	bl	8009b18 <_Balloc>
 800a0da:	4604      	mov	r4, r0
 800a0dc:	b930      	cbnz	r0, 800a0ec <__d2b+0x24>
 800a0de:	4602      	mov	r2, r0
 800a0e0:	f240 310a 	movw	r1, #778	; 0x30a
 800a0e4:	4b24      	ldr	r3, [pc, #144]	; (800a178 <__d2b+0xb0>)
 800a0e6:	4825      	ldr	r0, [pc, #148]	; (800a17c <__d2b+0xb4>)
 800a0e8:	f001 f888 	bl	800b1fc <__assert_func>
 800a0ec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a0f0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a0f4:	bb2d      	cbnz	r5, 800a142 <__d2b+0x7a>
 800a0f6:	9301      	str	r3, [sp, #4]
 800a0f8:	f1b8 0300 	subs.w	r3, r8, #0
 800a0fc:	d026      	beq.n	800a14c <__d2b+0x84>
 800a0fe:	4668      	mov	r0, sp
 800a100:	9300      	str	r3, [sp, #0]
 800a102:	f7ff fda1 	bl	8009c48 <__lo0bits>
 800a106:	9900      	ldr	r1, [sp, #0]
 800a108:	b1f0      	cbz	r0, 800a148 <__d2b+0x80>
 800a10a:	9a01      	ldr	r2, [sp, #4]
 800a10c:	f1c0 0320 	rsb	r3, r0, #32
 800a110:	fa02 f303 	lsl.w	r3, r2, r3
 800a114:	430b      	orrs	r3, r1
 800a116:	40c2      	lsrs	r2, r0
 800a118:	6163      	str	r3, [r4, #20]
 800a11a:	9201      	str	r2, [sp, #4]
 800a11c:	9b01      	ldr	r3, [sp, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	bf14      	ite	ne
 800a122:	2102      	movne	r1, #2
 800a124:	2101      	moveq	r1, #1
 800a126:	61a3      	str	r3, [r4, #24]
 800a128:	6121      	str	r1, [r4, #16]
 800a12a:	b1c5      	cbz	r5, 800a15e <__d2b+0x96>
 800a12c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a130:	4405      	add	r5, r0
 800a132:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a136:	603d      	str	r5, [r7, #0]
 800a138:	6030      	str	r0, [r6, #0]
 800a13a:	4620      	mov	r0, r4
 800a13c:	b002      	add	sp, #8
 800a13e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a142:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a146:	e7d6      	b.n	800a0f6 <__d2b+0x2e>
 800a148:	6161      	str	r1, [r4, #20]
 800a14a:	e7e7      	b.n	800a11c <__d2b+0x54>
 800a14c:	a801      	add	r0, sp, #4
 800a14e:	f7ff fd7b 	bl	8009c48 <__lo0bits>
 800a152:	2101      	movs	r1, #1
 800a154:	9b01      	ldr	r3, [sp, #4]
 800a156:	6121      	str	r1, [r4, #16]
 800a158:	6163      	str	r3, [r4, #20]
 800a15a:	3020      	adds	r0, #32
 800a15c:	e7e5      	b.n	800a12a <__d2b+0x62>
 800a15e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a162:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a166:	6038      	str	r0, [r7, #0]
 800a168:	6918      	ldr	r0, [r3, #16]
 800a16a:	f7ff fd4d 	bl	8009c08 <__hi0bits>
 800a16e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a172:	6031      	str	r1, [r6, #0]
 800a174:	e7e1      	b.n	800a13a <__d2b+0x72>
 800a176:	bf00      	nop
 800a178:	0800bd41 	.word	0x0800bd41
 800a17c:	0800bdb1 	.word	0x0800bdb1

0800a180 <_realloc_r>:
 800a180:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a184:	460c      	mov	r4, r1
 800a186:	4681      	mov	r9, r0
 800a188:	4611      	mov	r1, r2
 800a18a:	b924      	cbnz	r4, 800a196 <_realloc_r+0x16>
 800a18c:	b003      	add	sp, #12
 800a18e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a192:	f7fb bac7 	b.w	8005724 <_malloc_r>
 800a196:	9201      	str	r2, [sp, #4]
 800a198:	f7fb fd0e 	bl	8005bb8 <__malloc_lock>
 800a19c:	9901      	ldr	r1, [sp, #4]
 800a19e:	f101 080b 	add.w	r8, r1, #11
 800a1a2:	f1b8 0f16 	cmp.w	r8, #22
 800a1a6:	d90b      	bls.n	800a1c0 <_realloc_r+0x40>
 800a1a8:	f038 0807 	bics.w	r8, r8, #7
 800a1ac:	d50a      	bpl.n	800a1c4 <_realloc_r+0x44>
 800a1ae:	230c      	movs	r3, #12
 800a1b0:	f04f 0b00 	mov.w	fp, #0
 800a1b4:	f8c9 3000 	str.w	r3, [r9]
 800a1b8:	4658      	mov	r0, fp
 800a1ba:	b003      	add	sp, #12
 800a1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c0:	f04f 0810 	mov.w	r8, #16
 800a1c4:	4588      	cmp	r8, r1
 800a1c6:	d3f2      	bcc.n	800a1ae <_realloc_r+0x2e>
 800a1c8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a1cc:	f1a4 0a08 	sub.w	sl, r4, #8
 800a1d0:	f025 0603 	bic.w	r6, r5, #3
 800a1d4:	45b0      	cmp	r8, r6
 800a1d6:	f340 8173 	ble.w	800a4c0 <_realloc_r+0x340>
 800a1da:	48aa      	ldr	r0, [pc, #680]	; (800a484 <_realloc_r+0x304>)
 800a1dc:	eb0a 0306 	add.w	r3, sl, r6
 800a1e0:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a1e4:	685a      	ldr	r2, [r3, #4]
 800a1e6:	459c      	cmp	ip, r3
 800a1e8:	9001      	str	r0, [sp, #4]
 800a1ea:	d005      	beq.n	800a1f8 <_realloc_r+0x78>
 800a1ec:	f022 0001 	bic.w	r0, r2, #1
 800a1f0:	4418      	add	r0, r3
 800a1f2:	6840      	ldr	r0, [r0, #4]
 800a1f4:	07c7      	lsls	r7, r0, #31
 800a1f6:	d427      	bmi.n	800a248 <_realloc_r+0xc8>
 800a1f8:	f022 0203 	bic.w	r2, r2, #3
 800a1fc:	459c      	cmp	ip, r3
 800a1fe:	eb06 0702 	add.w	r7, r6, r2
 800a202:	d119      	bne.n	800a238 <_realloc_r+0xb8>
 800a204:	f108 0010 	add.w	r0, r8, #16
 800a208:	42b8      	cmp	r0, r7
 800a20a:	dc1f      	bgt.n	800a24c <_realloc_r+0xcc>
 800a20c:	9a01      	ldr	r2, [sp, #4]
 800a20e:	eba7 0708 	sub.w	r7, r7, r8
 800a212:	eb0a 0308 	add.w	r3, sl, r8
 800a216:	f047 0701 	orr.w	r7, r7, #1
 800a21a:	6093      	str	r3, [r2, #8]
 800a21c:	605f      	str	r7, [r3, #4]
 800a21e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a222:	4648      	mov	r0, r9
 800a224:	f003 0301 	and.w	r3, r3, #1
 800a228:	ea43 0308 	orr.w	r3, r3, r8
 800a22c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a230:	f7fb fcc8 	bl	8005bc4 <__malloc_unlock>
 800a234:	46a3      	mov	fp, r4
 800a236:	e7bf      	b.n	800a1b8 <_realloc_r+0x38>
 800a238:	45b8      	cmp	r8, r7
 800a23a:	dc07      	bgt.n	800a24c <_realloc_r+0xcc>
 800a23c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a240:	60da      	str	r2, [r3, #12]
 800a242:	6093      	str	r3, [r2, #8]
 800a244:	4655      	mov	r5, sl
 800a246:	e080      	b.n	800a34a <_realloc_r+0x1ca>
 800a248:	2200      	movs	r2, #0
 800a24a:	4613      	mov	r3, r2
 800a24c:	07e8      	lsls	r0, r5, #31
 800a24e:	f100 80e8 	bmi.w	800a422 <_realloc_r+0x2a2>
 800a252:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a256:	ebaa 0505 	sub.w	r5, sl, r5
 800a25a:	6868      	ldr	r0, [r5, #4]
 800a25c:	f020 0003 	bic.w	r0, r0, #3
 800a260:	eb00 0b06 	add.w	fp, r0, r6
 800a264:	2b00      	cmp	r3, #0
 800a266:	f000 80a7 	beq.w	800a3b8 <_realloc_r+0x238>
 800a26a:	459c      	cmp	ip, r3
 800a26c:	eb02 070b 	add.w	r7, r2, fp
 800a270:	d14b      	bne.n	800a30a <_realloc_r+0x18a>
 800a272:	f108 0310 	add.w	r3, r8, #16
 800a276:	42bb      	cmp	r3, r7
 800a278:	f300 809e 	bgt.w	800a3b8 <_realloc_r+0x238>
 800a27c:	46ab      	mov	fp, r5
 800a27e:	68eb      	ldr	r3, [r5, #12]
 800a280:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a284:	60d3      	str	r3, [r2, #12]
 800a286:	609a      	str	r2, [r3, #8]
 800a288:	1f32      	subs	r2, r6, #4
 800a28a:	2a24      	cmp	r2, #36	; 0x24
 800a28c:	d838      	bhi.n	800a300 <_realloc_r+0x180>
 800a28e:	2a13      	cmp	r2, #19
 800a290:	d934      	bls.n	800a2fc <_realloc_r+0x17c>
 800a292:	6823      	ldr	r3, [r4, #0]
 800a294:	2a1b      	cmp	r2, #27
 800a296:	60ab      	str	r3, [r5, #8]
 800a298:	6863      	ldr	r3, [r4, #4]
 800a29a:	60eb      	str	r3, [r5, #12]
 800a29c:	d81b      	bhi.n	800a2d6 <_realloc_r+0x156>
 800a29e:	3408      	adds	r4, #8
 800a2a0:	f105 0310 	add.w	r3, r5, #16
 800a2a4:	6822      	ldr	r2, [r4, #0]
 800a2a6:	601a      	str	r2, [r3, #0]
 800a2a8:	6862      	ldr	r2, [r4, #4]
 800a2aa:	605a      	str	r2, [r3, #4]
 800a2ac:	68a2      	ldr	r2, [r4, #8]
 800a2ae:	609a      	str	r2, [r3, #8]
 800a2b0:	9a01      	ldr	r2, [sp, #4]
 800a2b2:	eba7 0708 	sub.w	r7, r7, r8
 800a2b6:	eb05 0308 	add.w	r3, r5, r8
 800a2ba:	f047 0701 	orr.w	r7, r7, #1
 800a2be:	6093      	str	r3, [r2, #8]
 800a2c0:	605f      	str	r7, [r3, #4]
 800a2c2:	686b      	ldr	r3, [r5, #4]
 800a2c4:	f003 0301 	and.w	r3, r3, #1
 800a2c8:	ea43 0308 	orr.w	r3, r3, r8
 800a2cc:	606b      	str	r3, [r5, #4]
 800a2ce:	4648      	mov	r0, r9
 800a2d0:	f7fb fc78 	bl	8005bc4 <__malloc_unlock>
 800a2d4:	e770      	b.n	800a1b8 <_realloc_r+0x38>
 800a2d6:	68a3      	ldr	r3, [r4, #8]
 800a2d8:	2a24      	cmp	r2, #36	; 0x24
 800a2da:	612b      	str	r3, [r5, #16]
 800a2dc:	68e3      	ldr	r3, [r4, #12]
 800a2de:	bf18      	it	ne
 800a2e0:	3410      	addne	r4, #16
 800a2e2:	616b      	str	r3, [r5, #20]
 800a2e4:	bf09      	itett	eq
 800a2e6:	6923      	ldreq	r3, [r4, #16]
 800a2e8:	f105 0318 	addne.w	r3, r5, #24
 800a2ec:	61ab      	streq	r3, [r5, #24]
 800a2ee:	6962      	ldreq	r2, [r4, #20]
 800a2f0:	bf02      	ittt	eq
 800a2f2:	f105 0320 	addeq.w	r3, r5, #32
 800a2f6:	61ea      	streq	r2, [r5, #28]
 800a2f8:	3418      	addeq	r4, #24
 800a2fa:	e7d3      	b.n	800a2a4 <_realloc_r+0x124>
 800a2fc:	465b      	mov	r3, fp
 800a2fe:	e7d1      	b.n	800a2a4 <_realloc_r+0x124>
 800a300:	4621      	mov	r1, r4
 800a302:	4658      	mov	r0, fp
 800a304:	f7ff fbee 	bl	8009ae4 <memmove>
 800a308:	e7d2      	b.n	800a2b0 <_realloc_r+0x130>
 800a30a:	45b8      	cmp	r8, r7
 800a30c:	dc54      	bgt.n	800a3b8 <_realloc_r+0x238>
 800a30e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a312:	4628      	mov	r0, r5
 800a314:	60da      	str	r2, [r3, #12]
 800a316:	6093      	str	r3, [r2, #8]
 800a318:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a31c:	68eb      	ldr	r3, [r5, #12]
 800a31e:	60d3      	str	r3, [r2, #12]
 800a320:	609a      	str	r2, [r3, #8]
 800a322:	1f32      	subs	r2, r6, #4
 800a324:	2a24      	cmp	r2, #36	; 0x24
 800a326:	d843      	bhi.n	800a3b0 <_realloc_r+0x230>
 800a328:	2a13      	cmp	r2, #19
 800a32a:	d908      	bls.n	800a33e <_realloc_r+0x1be>
 800a32c:	6823      	ldr	r3, [r4, #0]
 800a32e:	2a1b      	cmp	r2, #27
 800a330:	60ab      	str	r3, [r5, #8]
 800a332:	6863      	ldr	r3, [r4, #4]
 800a334:	60eb      	str	r3, [r5, #12]
 800a336:	d828      	bhi.n	800a38a <_realloc_r+0x20a>
 800a338:	3408      	adds	r4, #8
 800a33a:	f105 0010 	add.w	r0, r5, #16
 800a33e:	6823      	ldr	r3, [r4, #0]
 800a340:	6003      	str	r3, [r0, #0]
 800a342:	6863      	ldr	r3, [r4, #4]
 800a344:	6043      	str	r3, [r0, #4]
 800a346:	68a3      	ldr	r3, [r4, #8]
 800a348:	6083      	str	r3, [r0, #8]
 800a34a:	686a      	ldr	r2, [r5, #4]
 800a34c:	eba7 0008 	sub.w	r0, r7, r8
 800a350:	280f      	cmp	r0, #15
 800a352:	f002 0201 	and.w	r2, r2, #1
 800a356:	eb05 0307 	add.w	r3, r5, r7
 800a35a:	f240 80b3 	bls.w	800a4c4 <_realloc_r+0x344>
 800a35e:	eb05 0108 	add.w	r1, r5, r8
 800a362:	ea48 0202 	orr.w	r2, r8, r2
 800a366:	f040 0001 	orr.w	r0, r0, #1
 800a36a:	606a      	str	r2, [r5, #4]
 800a36c:	6048      	str	r0, [r1, #4]
 800a36e:	685a      	ldr	r2, [r3, #4]
 800a370:	4648      	mov	r0, r9
 800a372:	f042 0201 	orr.w	r2, r2, #1
 800a376:	605a      	str	r2, [r3, #4]
 800a378:	3108      	adds	r1, #8
 800a37a:	f7ff f8f9 	bl	8009570 <_free_r>
 800a37e:	4648      	mov	r0, r9
 800a380:	f7fb fc20 	bl	8005bc4 <__malloc_unlock>
 800a384:	f105 0b08 	add.w	fp, r5, #8
 800a388:	e716      	b.n	800a1b8 <_realloc_r+0x38>
 800a38a:	68a3      	ldr	r3, [r4, #8]
 800a38c:	2a24      	cmp	r2, #36	; 0x24
 800a38e:	612b      	str	r3, [r5, #16]
 800a390:	68e3      	ldr	r3, [r4, #12]
 800a392:	bf18      	it	ne
 800a394:	f105 0018 	addne.w	r0, r5, #24
 800a398:	616b      	str	r3, [r5, #20]
 800a39a:	bf09      	itett	eq
 800a39c:	6923      	ldreq	r3, [r4, #16]
 800a39e:	3410      	addne	r4, #16
 800a3a0:	61ab      	streq	r3, [r5, #24]
 800a3a2:	6963      	ldreq	r3, [r4, #20]
 800a3a4:	bf02      	ittt	eq
 800a3a6:	f105 0020 	addeq.w	r0, r5, #32
 800a3aa:	61eb      	streq	r3, [r5, #28]
 800a3ac:	3418      	addeq	r4, #24
 800a3ae:	e7c6      	b.n	800a33e <_realloc_r+0x1be>
 800a3b0:	4621      	mov	r1, r4
 800a3b2:	f7ff fb97 	bl	8009ae4 <memmove>
 800a3b6:	e7c8      	b.n	800a34a <_realloc_r+0x1ca>
 800a3b8:	45d8      	cmp	r8, fp
 800a3ba:	dc32      	bgt.n	800a422 <_realloc_r+0x2a2>
 800a3bc:	4628      	mov	r0, r5
 800a3be:	68eb      	ldr	r3, [r5, #12]
 800a3c0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a3c4:	60d3      	str	r3, [r2, #12]
 800a3c6:	609a      	str	r2, [r3, #8]
 800a3c8:	1f32      	subs	r2, r6, #4
 800a3ca:	2a24      	cmp	r2, #36	; 0x24
 800a3cc:	d825      	bhi.n	800a41a <_realloc_r+0x29a>
 800a3ce:	2a13      	cmp	r2, #19
 800a3d0:	d908      	bls.n	800a3e4 <_realloc_r+0x264>
 800a3d2:	6823      	ldr	r3, [r4, #0]
 800a3d4:	2a1b      	cmp	r2, #27
 800a3d6:	60ab      	str	r3, [r5, #8]
 800a3d8:	6863      	ldr	r3, [r4, #4]
 800a3da:	60eb      	str	r3, [r5, #12]
 800a3dc:	d80a      	bhi.n	800a3f4 <_realloc_r+0x274>
 800a3de:	3408      	adds	r4, #8
 800a3e0:	f105 0010 	add.w	r0, r5, #16
 800a3e4:	6823      	ldr	r3, [r4, #0]
 800a3e6:	6003      	str	r3, [r0, #0]
 800a3e8:	6863      	ldr	r3, [r4, #4]
 800a3ea:	6043      	str	r3, [r0, #4]
 800a3ec:	68a3      	ldr	r3, [r4, #8]
 800a3ee:	6083      	str	r3, [r0, #8]
 800a3f0:	465f      	mov	r7, fp
 800a3f2:	e7aa      	b.n	800a34a <_realloc_r+0x1ca>
 800a3f4:	68a3      	ldr	r3, [r4, #8]
 800a3f6:	2a24      	cmp	r2, #36	; 0x24
 800a3f8:	612b      	str	r3, [r5, #16]
 800a3fa:	68e3      	ldr	r3, [r4, #12]
 800a3fc:	bf18      	it	ne
 800a3fe:	f105 0018 	addne.w	r0, r5, #24
 800a402:	616b      	str	r3, [r5, #20]
 800a404:	bf09      	itett	eq
 800a406:	6923      	ldreq	r3, [r4, #16]
 800a408:	3410      	addne	r4, #16
 800a40a:	61ab      	streq	r3, [r5, #24]
 800a40c:	6963      	ldreq	r3, [r4, #20]
 800a40e:	bf02      	ittt	eq
 800a410:	f105 0020 	addeq.w	r0, r5, #32
 800a414:	61eb      	streq	r3, [r5, #28]
 800a416:	3418      	addeq	r4, #24
 800a418:	e7e4      	b.n	800a3e4 <_realloc_r+0x264>
 800a41a:	4621      	mov	r1, r4
 800a41c:	f7ff fb62 	bl	8009ae4 <memmove>
 800a420:	e7e6      	b.n	800a3f0 <_realloc_r+0x270>
 800a422:	4648      	mov	r0, r9
 800a424:	f7fb f97e 	bl	8005724 <_malloc_r>
 800a428:	4683      	mov	fp, r0
 800a42a:	2800      	cmp	r0, #0
 800a42c:	f43f af4f 	beq.w	800a2ce <_realloc_r+0x14e>
 800a430:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a434:	f1a0 0208 	sub.w	r2, r0, #8
 800a438:	f023 0301 	bic.w	r3, r3, #1
 800a43c:	4453      	add	r3, sl
 800a43e:	4293      	cmp	r3, r2
 800a440:	d105      	bne.n	800a44e <_realloc_r+0x2ce>
 800a442:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a446:	f027 0703 	bic.w	r7, r7, #3
 800a44a:	4437      	add	r7, r6
 800a44c:	e6fa      	b.n	800a244 <_realloc_r+0xc4>
 800a44e:	1f32      	subs	r2, r6, #4
 800a450:	2a24      	cmp	r2, #36	; 0x24
 800a452:	d831      	bhi.n	800a4b8 <_realloc_r+0x338>
 800a454:	2a13      	cmp	r2, #19
 800a456:	d92c      	bls.n	800a4b2 <_realloc_r+0x332>
 800a458:	6823      	ldr	r3, [r4, #0]
 800a45a:	2a1b      	cmp	r2, #27
 800a45c:	6003      	str	r3, [r0, #0]
 800a45e:	6863      	ldr	r3, [r4, #4]
 800a460:	6043      	str	r3, [r0, #4]
 800a462:	d811      	bhi.n	800a488 <_realloc_r+0x308>
 800a464:	f104 0208 	add.w	r2, r4, #8
 800a468:	f100 0308 	add.w	r3, r0, #8
 800a46c:	6811      	ldr	r1, [r2, #0]
 800a46e:	6019      	str	r1, [r3, #0]
 800a470:	6851      	ldr	r1, [r2, #4]
 800a472:	6059      	str	r1, [r3, #4]
 800a474:	6892      	ldr	r2, [r2, #8]
 800a476:	609a      	str	r2, [r3, #8]
 800a478:	4621      	mov	r1, r4
 800a47a:	4648      	mov	r0, r9
 800a47c:	f7ff f878 	bl	8009570 <_free_r>
 800a480:	e725      	b.n	800a2ce <_realloc_r+0x14e>
 800a482:	bf00      	nop
 800a484:	200004e0 	.word	0x200004e0
 800a488:	68a3      	ldr	r3, [r4, #8]
 800a48a:	2a24      	cmp	r2, #36	; 0x24
 800a48c:	6083      	str	r3, [r0, #8]
 800a48e:	68e3      	ldr	r3, [r4, #12]
 800a490:	bf18      	it	ne
 800a492:	f104 0210 	addne.w	r2, r4, #16
 800a496:	60c3      	str	r3, [r0, #12]
 800a498:	bf09      	itett	eq
 800a49a:	6923      	ldreq	r3, [r4, #16]
 800a49c:	f100 0310 	addne.w	r3, r0, #16
 800a4a0:	6103      	streq	r3, [r0, #16]
 800a4a2:	6961      	ldreq	r1, [r4, #20]
 800a4a4:	bf02      	ittt	eq
 800a4a6:	f104 0218 	addeq.w	r2, r4, #24
 800a4aa:	f100 0318 	addeq.w	r3, r0, #24
 800a4ae:	6141      	streq	r1, [r0, #20]
 800a4b0:	e7dc      	b.n	800a46c <_realloc_r+0x2ec>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	4622      	mov	r2, r4
 800a4b6:	e7d9      	b.n	800a46c <_realloc_r+0x2ec>
 800a4b8:	4621      	mov	r1, r4
 800a4ba:	f7ff fb13 	bl	8009ae4 <memmove>
 800a4be:	e7db      	b.n	800a478 <_realloc_r+0x2f8>
 800a4c0:	4637      	mov	r7, r6
 800a4c2:	e6bf      	b.n	800a244 <_realloc_r+0xc4>
 800a4c4:	4317      	orrs	r7, r2
 800a4c6:	606f      	str	r7, [r5, #4]
 800a4c8:	685a      	ldr	r2, [r3, #4]
 800a4ca:	f042 0201 	orr.w	r2, r2, #1
 800a4ce:	605a      	str	r2, [r3, #4]
 800a4d0:	e755      	b.n	800a37e <_realloc_r+0x1fe>
 800a4d2:	bf00      	nop

0800a4d4 <frexp>:
 800a4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d6:	4617      	mov	r7, r2
 800a4d8:	2200      	movs	r2, #0
 800a4da:	603a      	str	r2, [r7, #0]
 800a4dc:	4a14      	ldr	r2, [pc, #80]	; (800a530 <frexp+0x5c>)
 800a4de:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a4e2:	4296      	cmp	r6, r2
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	460d      	mov	r5, r1
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	dc1e      	bgt.n	800a52a <frexp+0x56>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	4332      	orrs	r2, r6
 800a4f0:	d01b      	beq.n	800a52a <frexp+0x56>
 800a4f2:	4a10      	ldr	r2, [pc, #64]	; (800a534 <frexp+0x60>)
 800a4f4:	400a      	ands	r2, r1
 800a4f6:	b952      	cbnz	r2, 800a50e <frexp+0x3a>
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	4b0f      	ldr	r3, [pc, #60]	; (800a538 <frexp+0x64>)
 800a4fc:	f7f5 ffec 	bl	80004d8 <__aeabi_dmul>
 800a500:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a504:	4604      	mov	r4, r0
 800a506:	460b      	mov	r3, r1
 800a508:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a50c:	603a      	str	r2, [r7, #0]
 800a50e:	683a      	ldr	r2, [r7, #0]
 800a510:	1536      	asrs	r6, r6, #20
 800a512:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a516:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a51a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a51e:	4416      	add	r6, r2
 800a520:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a524:	603e      	str	r6, [r7, #0]
 800a526:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a52a:	4620      	mov	r0, r4
 800a52c:	4629      	mov	r1, r5
 800a52e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a530:	7fefffff 	.word	0x7fefffff
 800a534:	7ff00000 	.word	0x7ff00000
 800a538:	43500000 	.word	0x43500000

0800a53c <__sread>:
 800a53c:	b510      	push	{r4, lr}
 800a53e:	460c      	mov	r4, r1
 800a540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a544:	f000 ffd6 	bl	800b4f4 <_read_r>
 800a548:	2800      	cmp	r0, #0
 800a54a:	bfab      	itete	ge
 800a54c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a54e:	89a3      	ldrhlt	r3, [r4, #12]
 800a550:	181b      	addge	r3, r3, r0
 800a552:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a556:	bfac      	ite	ge
 800a558:	6523      	strge	r3, [r4, #80]	; 0x50
 800a55a:	81a3      	strhlt	r3, [r4, #12]
 800a55c:	bd10      	pop	{r4, pc}

0800a55e <__swrite>:
 800a55e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a562:	461f      	mov	r7, r3
 800a564:	898b      	ldrh	r3, [r1, #12]
 800a566:	4605      	mov	r5, r0
 800a568:	05db      	lsls	r3, r3, #23
 800a56a:	460c      	mov	r4, r1
 800a56c:	4616      	mov	r6, r2
 800a56e:	d505      	bpl.n	800a57c <__swrite+0x1e>
 800a570:	2302      	movs	r3, #2
 800a572:	2200      	movs	r2, #0
 800a574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a578:	f000 ff98 	bl	800b4ac <_lseek_r>
 800a57c:	89a3      	ldrh	r3, [r4, #12]
 800a57e:	4632      	mov	r2, r6
 800a580:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a584:	81a3      	strh	r3, [r4, #12]
 800a586:	4628      	mov	r0, r5
 800a588:	463b      	mov	r3, r7
 800a58a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a58e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a592:	f000 bde1 	b.w	800b158 <_write_r>

0800a596 <__sseek>:
 800a596:	b510      	push	{r4, lr}
 800a598:	460c      	mov	r4, r1
 800a59a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59e:	f000 ff85 	bl	800b4ac <_lseek_r>
 800a5a2:	1c43      	adds	r3, r0, #1
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	bf15      	itete	ne
 800a5a8:	6520      	strne	r0, [r4, #80]	; 0x50
 800a5aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a5ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a5b2:	81a3      	strheq	r3, [r4, #12]
 800a5b4:	bf18      	it	ne
 800a5b6:	81a3      	strhne	r3, [r4, #12]
 800a5b8:	bd10      	pop	{r4, pc}

0800a5ba <__sclose>:
 800a5ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5be:	f000 be69 	b.w	800b294 <_close_r>

0800a5c2 <strncpy>:
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	b510      	push	{r4, lr}
 800a5c6:	3901      	subs	r1, #1
 800a5c8:	b132      	cbz	r2, 800a5d8 <strncpy+0x16>
 800a5ca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a5ce:	3a01      	subs	r2, #1
 800a5d0:	f803 4b01 	strb.w	r4, [r3], #1
 800a5d4:	2c00      	cmp	r4, #0
 800a5d6:	d1f7      	bne.n	800a5c8 <strncpy+0x6>
 800a5d8:	2100      	movs	r1, #0
 800a5da:	441a      	add	r2, r3
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d100      	bne.n	800a5e2 <strncpy+0x20>
 800a5e0:	bd10      	pop	{r4, pc}
 800a5e2:	f803 1b01 	strb.w	r1, [r3], #1
 800a5e6:	e7f9      	b.n	800a5dc <strncpy+0x1a>

0800a5e8 <__ssprint_r>:
 800a5e8:	6893      	ldr	r3, [r2, #8]
 800a5ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ee:	4680      	mov	r8, r0
 800a5f0:	460c      	mov	r4, r1
 800a5f2:	4617      	mov	r7, r2
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d061      	beq.n	800a6bc <__ssprint_r+0xd4>
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	469b      	mov	fp, r3
 800a5fc:	f8d2 a000 	ldr.w	sl, [r2]
 800a600:	9301      	str	r3, [sp, #4]
 800a602:	f1bb 0f00 	cmp.w	fp, #0
 800a606:	d02b      	beq.n	800a660 <__ssprint_r+0x78>
 800a608:	68a6      	ldr	r6, [r4, #8]
 800a60a:	45b3      	cmp	fp, r6
 800a60c:	d342      	bcc.n	800a694 <__ssprint_r+0xac>
 800a60e:	89a2      	ldrh	r2, [r4, #12]
 800a610:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a614:	d03e      	beq.n	800a694 <__ssprint_r+0xac>
 800a616:	6825      	ldr	r5, [r4, #0]
 800a618:	6921      	ldr	r1, [r4, #16]
 800a61a:	eba5 0901 	sub.w	r9, r5, r1
 800a61e:	6965      	ldr	r5, [r4, #20]
 800a620:	f109 0001 	add.w	r0, r9, #1
 800a624:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a628:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a62c:	106d      	asrs	r5, r5, #1
 800a62e:	4458      	add	r0, fp
 800a630:	4285      	cmp	r5, r0
 800a632:	bf38      	it	cc
 800a634:	4605      	movcc	r5, r0
 800a636:	0553      	lsls	r3, r2, #21
 800a638:	d545      	bpl.n	800a6c6 <__ssprint_r+0xde>
 800a63a:	4629      	mov	r1, r5
 800a63c:	4640      	mov	r0, r8
 800a63e:	f7fb f871 	bl	8005724 <_malloc_r>
 800a642:	4606      	mov	r6, r0
 800a644:	b9a0      	cbnz	r0, 800a670 <__ssprint_r+0x88>
 800a646:	230c      	movs	r3, #12
 800a648:	f8c8 3000 	str.w	r3, [r8]
 800a64c:	89a3      	ldrh	r3, [r4, #12]
 800a64e:	f04f 30ff 	mov.w	r0, #4294967295
 800a652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a656:	81a3      	strh	r3, [r4, #12]
 800a658:	2300      	movs	r3, #0
 800a65a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a65e:	e02f      	b.n	800a6c0 <__ssprint_r+0xd8>
 800a660:	f8da 3000 	ldr.w	r3, [sl]
 800a664:	f8da b004 	ldr.w	fp, [sl, #4]
 800a668:	9301      	str	r3, [sp, #4]
 800a66a:	f10a 0a08 	add.w	sl, sl, #8
 800a66e:	e7c8      	b.n	800a602 <__ssprint_r+0x1a>
 800a670:	464a      	mov	r2, r9
 800a672:	6921      	ldr	r1, [r4, #16]
 800a674:	f7ff fa28 	bl	8009ac8 <memcpy>
 800a678:	89a2      	ldrh	r2, [r4, #12]
 800a67a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a67e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a682:	81a2      	strh	r2, [r4, #12]
 800a684:	6126      	str	r6, [r4, #16]
 800a686:	444e      	add	r6, r9
 800a688:	6026      	str	r6, [r4, #0]
 800a68a:	465e      	mov	r6, fp
 800a68c:	6165      	str	r5, [r4, #20]
 800a68e:	eba5 0509 	sub.w	r5, r5, r9
 800a692:	60a5      	str	r5, [r4, #8]
 800a694:	455e      	cmp	r6, fp
 800a696:	bf28      	it	cs
 800a698:	465e      	movcs	r6, fp
 800a69a:	9901      	ldr	r1, [sp, #4]
 800a69c:	4632      	mov	r2, r6
 800a69e:	6820      	ldr	r0, [r4, #0]
 800a6a0:	f7ff fa20 	bl	8009ae4 <memmove>
 800a6a4:	68a2      	ldr	r2, [r4, #8]
 800a6a6:	1b92      	subs	r2, r2, r6
 800a6a8:	60a2      	str	r2, [r4, #8]
 800a6aa:	6822      	ldr	r2, [r4, #0]
 800a6ac:	4432      	add	r2, r6
 800a6ae:	6022      	str	r2, [r4, #0]
 800a6b0:	68ba      	ldr	r2, [r7, #8]
 800a6b2:	eba2 030b 	sub.w	r3, r2, fp
 800a6b6:	60bb      	str	r3, [r7, #8]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1d1      	bne.n	800a660 <__ssprint_r+0x78>
 800a6bc:	2000      	movs	r0, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	b003      	add	sp, #12
 800a6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6c6:	462a      	mov	r2, r5
 800a6c8:	4640      	mov	r0, r8
 800a6ca:	f7ff fd59 	bl	800a180 <_realloc_r>
 800a6ce:	4606      	mov	r6, r0
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	d1d7      	bne.n	800a684 <__ssprint_r+0x9c>
 800a6d4:	4640      	mov	r0, r8
 800a6d6:	6921      	ldr	r1, [r4, #16]
 800a6d8:	f7fe ff4a 	bl	8009570 <_free_r>
 800a6dc:	e7b3      	b.n	800a646 <__ssprint_r+0x5e>

0800a6de <__sprint_r>:
 800a6de:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e2:	6893      	ldr	r3, [r2, #8]
 800a6e4:	4680      	mov	r8, r0
 800a6e6:	460f      	mov	r7, r1
 800a6e8:	4614      	mov	r4, r2
 800a6ea:	b91b      	cbnz	r3, 800a6f4 <__sprint_r+0x16>
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	6053      	str	r3, [r2, #4]
 800a6f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a6f6:	049d      	lsls	r5, r3, #18
 800a6f8:	d520      	bpl.n	800a73c <__sprint_r+0x5e>
 800a6fa:	6815      	ldr	r5, [r2, #0]
 800a6fc:	3508      	adds	r5, #8
 800a6fe:	f04f 0900 	mov.w	r9, #0
 800a702:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800a706:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800a70a:	45ca      	cmp	sl, r9
 800a70c:	dc0b      	bgt.n	800a726 <__sprint_r+0x48>
 800a70e:	68a0      	ldr	r0, [r4, #8]
 800a710:	f026 0603 	bic.w	r6, r6, #3
 800a714:	1b80      	subs	r0, r0, r6
 800a716:	60a0      	str	r0, [r4, #8]
 800a718:	3508      	adds	r5, #8
 800a71a:	2800      	cmp	r0, #0
 800a71c:	d1ef      	bne.n	800a6fe <__sprint_r+0x20>
 800a71e:	2300      	movs	r3, #0
 800a720:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800a724:	e7e4      	b.n	800a6f0 <__sprint_r+0x12>
 800a726:	463a      	mov	r2, r7
 800a728:	4640      	mov	r0, r8
 800a72a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800a72e:	f000 fe6c 	bl	800b40a <_fputwc_r>
 800a732:	1c43      	adds	r3, r0, #1
 800a734:	d0f3      	beq.n	800a71e <__sprint_r+0x40>
 800a736:	f109 0901 	add.w	r9, r9, #1
 800a73a:	e7e6      	b.n	800a70a <__sprint_r+0x2c>
 800a73c:	f7fe ffd8 	bl	80096f0 <__sfvwrite_r>
 800a740:	e7ed      	b.n	800a71e <__sprint_r+0x40>
	...

0800a744 <_vfiprintf_r>:
 800a744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a748:	b0bb      	sub	sp, #236	; 0xec
 800a74a:	460f      	mov	r7, r1
 800a74c:	461d      	mov	r5, r3
 800a74e:	461c      	mov	r4, r3
 800a750:	4681      	mov	r9, r0
 800a752:	9202      	str	r2, [sp, #8]
 800a754:	b118      	cbz	r0, 800a75e <_vfiprintf_r+0x1a>
 800a756:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a758:	b90b      	cbnz	r3, 800a75e <_vfiprintf_r+0x1a>
 800a75a:	f7fe fe79 	bl	8009450 <__sinit>
 800a75e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a760:	07d8      	lsls	r0, r3, #31
 800a762:	d405      	bmi.n	800a770 <_vfiprintf_r+0x2c>
 800a764:	89bb      	ldrh	r3, [r7, #12]
 800a766:	0599      	lsls	r1, r3, #22
 800a768:	d402      	bmi.n	800a770 <_vfiprintf_r+0x2c>
 800a76a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a76c:	f7ff f930 	bl	80099d0 <__retarget_lock_acquire_recursive>
 800a770:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a774:	049a      	lsls	r2, r3, #18
 800a776:	d406      	bmi.n	800a786 <_vfiprintf_r+0x42>
 800a778:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a77c:	81bb      	strh	r3, [r7, #12]
 800a77e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a780:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a784:	667b      	str	r3, [r7, #100]	; 0x64
 800a786:	89bb      	ldrh	r3, [r7, #12]
 800a788:	071e      	lsls	r6, r3, #28
 800a78a:	d501      	bpl.n	800a790 <_vfiprintf_r+0x4c>
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	b9ab      	cbnz	r3, 800a7bc <_vfiprintf_r+0x78>
 800a790:	4639      	mov	r1, r7
 800a792:	4648      	mov	r0, r9
 800a794:	f7fd feac 	bl	80084f0 <__swsetup_r>
 800a798:	b180      	cbz	r0, 800a7bc <_vfiprintf_r+0x78>
 800a79a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a79c:	07d8      	lsls	r0, r3, #31
 800a79e:	d506      	bpl.n	800a7ae <_vfiprintf_r+0x6a>
 800a7a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a7a4:	9303      	str	r3, [sp, #12]
 800a7a6:	9803      	ldr	r0, [sp, #12]
 800a7a8:	b03b      	add	sp, #236	; 0xec
 800a7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ae:	89bb      	ldrh	r3, [r7, #12]
 800a7b0:	0599      	lsls	r1, r3, #22
 800a7b2:	d4f5      	bmi.n	800a7a0 <_vfiprintf_r+0x5c>
 800a7b4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a7b6:	f7ff f90c 	bl	80099d2 <__retarget_lock_release_recursive>
 800a7ba:	e7f1      	b.n	800a7a0 <_vfiprintf_r+0x5c>
 800a7bc:	89bb      	ldrh	r3, [r7, #12]
 800a7be:	f003 021a 	and.w	r2, r3, #26
 800a7c2:	2a0a      	cmp	r2, #10
 800a7c4:	d113      	bne.n	800a7ee <_vfiprintf_r+0xaa>
 800a7c6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800a7ca:	2a00      	cmp	r2, #0
 800a7cc:	db0f      	blt.n	800a7ee <_vfiprintf_r+0xaa>
 800a7ce:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a7d0:	07d2      	lsls	r2, r2, #31
 800a7d2:	d404      	bmi.n	800a7de <_vfiprintf_r+0x9a>
 800a7d4:	059e      	lsls	r6, r3, #22
 800a7d6:	d402      	bmi.n	800a7de <_vfiprintf_r+0x9a>
 800a7d8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a7da:	f7ff f8fa 	bl	80099d2 <__retarget_lock_release_recursive>
 800a7de:	462b      	mov	r3, r5
 800a7e0:	4639      	mov	r1, r7
 800a7e2:	4648      	mov	r0, r9
 800a7e4:	9a02      	ldr	r2, [sp, #8]
 800a7e6:	f000 fc2d 	bl	800b044 <__sbprintf>
 800a7ea:	9003      	str	r0, [sp, #12]
 800a7ec:	e7db      	b.n	800a7a6 <_vfiprintf_r+0x62>
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800a7f4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800a7f8:	ae11      	add	r6, sp, #68	; 0x44
 800a7fa:	960e      	str	r6, [sp, #56]	; 0x38
 800a7fc:	9308      	str	r3, [sp, #32]
 800a7fe:	930a      	str	r3, [sp, #40]	; 0x28
 800a800:	9303      	str	r3, [sp, #12]
 800a802:	9b02      	ldr	r3, [sp, #8]
 800a804:	461d      	mov	r5, r3
 800a806:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a80a:	b10a      	cbz	r2, 800a810 <_vfiprintf_r+0xcc>
 800a80c:	2a25      	cmp	r2, #37	; 0x25
 800a80e:	d1f9      	bne.n	800a804 <_vfiprintf_r+0xc0>
 800a810:	9b02      	ldr	r3, [sp, #8]
 800a812:	ebb5 0803 	subs.w	r8, r5, r3
 800a816:	d00d      	beq.n	800a834 <_vfiprintf_r+0xf0>
 800a818:	e9c6 3800 	strd	r3, r8, [r6]
 800a81c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a81e:	4443      	add	r3, r8
 800a820:	9310      	str	r3, [sp, #64]	; 0x40
 800a822:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a824:	3301      	adds	r3, #1
 800a826:	2b07      	cmp	r3, #7
 800a828:	930f      	str	r3, [sp, #60]	; 0x3c
 800a82a:	dc75      	bgt.n	800a918 <_vfiprintf_r+0x1d4>
 800a82c:	3608      	adds	r6, #8
 800a82e:	9b03      	ldr	r3, [sp, #12]
 800a830:	4443      	add	r3, r8
 800a832:	9303      	str	r3, [sp, #12]
 800a834:	782b      	ldrb	r3, [r5, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	f000 83c6 	beq.w	800afc8 <_vfiprintf_r+0x884>
 800a83c:	2300      	movs	r3, #0
 800a83e:	f04f 31ff 	mov.w	r1, #4294967295
 800a842:	469a      	mov	sl, r3
 800a844:	1c6a      	adds	r2, r5, #1
 800a846:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a84a:	9101      	str	r1, [sp, #4]
 800a84c:	9304      	str	r3, [sp, #16]
 800a84e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a852:	9202      	str	r2, [sp, #8]
 800a854:	f1a3 0220 	sub.w	r2, r3, #32
 800a858:	2a5a      	cmp	r2, #90	; 0x5a
 800a85a:	f200 830e 	bhi.w	800ae7a <_vfiprintf_r+0x736>
 800a85e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a862:	0098      	.short	0x0098
 800a864:	030c030c 	.word	0x030c030c
 800a868:	030c00a0 	.word	0x030c00a0
 800a86c:	030c030c 	.word	0x030c030c
 800a870:	030c0080 	.word	0x030c0080
 800a874:	00a3030c 	.word	0x00a3030c
 800a878:	030c00ad 	.word	0x030c00ad
 800a87c:	00af00aa 	.word	0x00af00aa
 800a880:	00ca030c 	.word	0x00ca030c
 800a884:	00cd00cd 	.word	0x00cd00cd
 800a888:	00cd00cd 	.word	0x00cd00cd
 800a88c:	00cd00cd 	.word	0x00cd00cd
 800a890:	00cd00cd 	.word	0x00cd00cd
 800a894:	030c00cd 	.word	0x030c00cd
 800a898:	030c030c 	.word	0x030c030c
 800a89c:	030c030c 	.word	0x030c030c
 800a8a0:	030c030c 	.word	0x030c030c
 800a8a4:	030c030c 	.word	0x030c030c
 800a8a8:	010500f7 	.word	0x010500f7
 800a8ac:	030c030c 	.word	0x030c030c
 800a8b0:	030c030c 	.word	0x030c030c
 800a8b4:	030c030c 	.word	0x030c030c
 800a8b8:	030c030c 	.word	0x030c030c
 800a8bc:	030c030c 	.word	0x030c030c
 800a8c0:	030c014b 	.word	0x030c014b
 800a8c4:	030c030c 	.word	0x030c030c
 800a8c8:	030c0191 	.word	0x030c0191
 800a8cc:	030c026f 	.word	0x030c026f
 800a8d0:	028d030c 	.word	0x028d030c
 800a8d4:	030c030c 	.word	0x030c030c
 800a8d8:	030c030c 	.word	0x030c030c
 800a8dc:	030c030c 	.word	0x030c030c
 800a8e0:	030c030c 	.word	0x030c030c
 800a8e4:	030c030c 	.word	0x030c030c
 800a8e8:	010700f7 	.word	0x010700f7
 800a8ec:	030c030c 	.word	0x030c030c
 800a8f0:	00dd030c 	.word	0x00dd030c
 800a8f4:	00f10107 	.word	0x00f10107
 800a8f8:	00ea030c 	.word	0x00ea030c
 800a8fc:	012e030c 	.word	0x012e030c
 800a900:	0180014d 	.word	0x0180014d
 800a904:	030c00f1 	.word	0x030c00f1
 800a908:	00960191 	.word	0x00960191
 800a90c:	030c0271 	.word	0x030c0271
 800a910:	0065030c 	.word	0x0065030c
 800a914:	0096030c 	.word	0x0096030c
 800a918:	4639      	mov	r1, r7
 800a91a:	4648      	mov	r0, r9
 800a91c:	aa0e      	add	r2, sp, #56	; 0x38
 800a91e:	f7ff fede 	bl	800a6de <__sprint_r>
 800a922:	2800      	cmp	r0, #0
 800a924:	f040 832f 	bne.w	800af86 <_vfiprintf_r+0x842>
 800a928:	ae11      	add	r6, sp, #68	; 0x44
 800a92a:	e780      	b.n	800a82e <_vfiprintf_r+0xea>
 800a92c:	4a94      	ldr	r2, [pc, #592]	; (800ab80 <_vfiprintf_r+0x43c>)
 800a92e:	f01a 0f20 	tst.w	sl, #32
 800a932:	9206      	str	r2, [sp, #24]
 800a934:	f000 8224 	beq.w	800ad80 <_vfiprintf_r+0x63c>
 800a938:	3407      	adds	r4, #7
 800a93a:	f024 0b07 	bic.w	fp, r4, #7
 800a93e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a942:	f01a 0f01 	tst.w	sl, #1
 800a946:	d009      	beq.n	800a95c <_vfiprintf_r+0x218>
 800a948:	ea54 0205 	orrs.w	r2, r4, r5
 800a94c:	bf1f      	itttt	ne
 800a94e:	2230      	movne	r2, #48	; 0x30
 800a950:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800a954:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800a958:	f04a 0a02 	orrne.w	sl, sl, #2
 800a95c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a960:	e10b      	b.n	800ab7a <_vfiprintf_r+0x436>
 800a962:	4648      	mov	r0, r9
 800a964:	f7ff f82e 	bl	80099c4 <_localeconv_r>
 800a968:	6843      	ldr	r3, [r0, #4]
 800a96a:	4618      	mov	r0, r3
 800a96c:	930a      	str	r3, [sp, #40]	; 0x28
 800a96e:	f7f5 fbef 	bl	8000150 <strlen>
 800a972:	9008      	str	r0, [sp, #32]
 800a974:	4648      	mov	r0, r9
 800a976:	f7ff f825 	bl	80099c4 <_localeconv_r>
 800a97a:	6883      	ldr	r3, [r0, #8]
 800a97c:	9307      	str	r3, [sp, #28]
 800a97e:	9b08      	ldr	r3, [sp, #32]
 800a980:	b12b      	cbz	r3, 800a98e <_vfiprintf_r+0x24a>
 800a982:	9b07      	ldr	r3, [sp, #28]
 800a984:	b11b      	cbz	r3, 800a98e <_vfiprintf_r+0x24a>
 800a986:	781b      	ldrb	r3, [r3, #0]
 800a988:	b10b      	cbz	r3, 800a98e <_vfiprintf_r+0x24a>
 800a98a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800a98e:	9a02      	ldr	r2, [sp, #8]
 800a990:	e75d      	b.n	800a84e <_vfiprintf_r+0x10a>
 800a992:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a996:	2b00      	cmp	r3, #0
 800a998:	d1f9      	bne.n	800a98e <_vfiprintf_r+0x24a>
 800a99a:	2320      	movs	r3, #32
 800a99c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a9a0:	e7f5      	b.n	800a98e <_vfiprintf_r+0x24a>
 800a9a2:	f04a 0a01 	orr.w	sl, sl, #1
 800a9a6:	e7f2      	b.n	800a98e <_vfiprintf_r+0x24a>
 800a9a8:	f854 3b04 	ldr.w	r3, [r4], #4
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	9304      	str	r3, [sp, #16]
 800a9b0:	daed      	bge.n	800a98e <_vfiprintf_r+0x24a>
 800a9b2:	425b      	negs	r3, r3
 800a9b4:	9304      	str	r3, [sp, #16]
 800a9b6:	f04a 0a04 	orr.w	sl, sl, #4
 800a9ba:	e7e8      	b.n	800a98e <_vfiprintf_r+0x24a>
 800a9bc:	232b      	movs	r3, #43	; 0x2b
 800a9be:	e7ed      	b.n	800a99c <_vfiprintf_r+0x258>
 800a9c0:	9a02      	ldr	r2, [sp, #8]
 800a9c2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a9c6:	2b2a      	cmp	r3, #42	; 0x2a
 800a9c8:	d112      	bne.n	800a9f0 <_vfiprintf_r+0x2ac>
 800a9ca:	f854 0b04 	ldr.w	r0, [r4], #4
 800a9ce:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a9d2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a9d6:	e7da      	b.n	800a98e <_vfiprintf_r+0x24a>
 800a9d8:	200a      	movs	r0, #10
 800a9da:	9b01      	ldr	r3, [sp, #4]
 800a9dc:	fb00 1303 	mla	r3, r0, r3, r1
 800a9e0:	9301      	str	r3, [sp, #4]
 800a9e2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a9e6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a9ea:	2909      	cmp	r1, #9
 800a9ec:	d9f4      	bls.n	800a9d8 <_vfiprintf_r+0x294>
 800a9ee:	e730      	b.n	800a852 <_vfiprintf_r+0x10e>
 800a9f0:	2100      	movs	r1, #0
 800a9f2:	9101      	str	r1, [sp, #4]
 800a9f4:	e7f7      	b.n	800a9e6 <_vfiprintf_r+0x2a2>
 800a9f6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800a9fa:	e7c8      	b.n	800a98e <_vfiprintf_r+0x24a>
 800a9fc:	2100      	movs	r1, #0
 800a9fe:	9a02      	ldr	r2, [sp, #8]
 800aa00:	9104      	str	r1, [sp, #16]
 800aa02:	200a      	movs	r0, #10
 800aa04:	9904      	ldr	r1, [sp, #16]
 800aa06:	3b30      	subs	r3, #48	; 0x30
 800aa08:	fb00 3301 	mla	r3, r0, r1, r3
 800aa0c:	9304      	str	r3, [sp, #16]
 800aa0e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800aa12:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800aa16:	2909      	cmp	r1, #9
 800aa18:	d9f3      	bls.n	800aa02 <_vfiprintf_r+0x2be>
 800aa1a:	e71a      	b.n	800a852 <_vfiprintf_r+0x10e>
 800aa1c:	9b02      	ldr	r3, [sp, #8]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	2b68      	cmp	r3, #104	; 0x68
 800aa22:	bf01      	itttt	eq
 800aa24:	9b02      	ldreq	r3, [sp, #8]
 800aa26:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800aa2a:	3301      	addeq	r3, #1
 800aa2c:	9302      	streq	r3, [sp, #8]
 800aa2e:	bf18      	it	ne
 800aa30:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800aa34:	e7ab      	b.n	800a98e <_vfiprintf_r+0x24a>
 800aa36:	9b02      	ldr	r3, [sp, #8]
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	2b6c      	cmp	r3, #108	; 0x6c
 800aa3c:	d105      	bne.n	800aa4a <_vfiprintf_r+0x306>
 800aa3e:	9b02      	ldr	r3, [sp, #8]
 800aa40:	3301      	adds	r3, #1
 800aa42:	9302      	str	r3, [sp, #8]
 800aa44:	f04a 0a20 	orr.w	sl, sl, #32
 800aa48:	e7a1      	b.n	800a98e <_vfiprintf_r+0x24a>
 800aa4a:	f04a 0a10 	orr.w	sl, sl, #16
 800aa4e:	e79e      	b.n	800a98e <_vfiprintf_r+0x24a>
 800aa50:	46a3      	mov	fp, r4
 800aa52:	2100      	movs	r1, #0
 800aa54:	f85b 3b04 	ldr.w	r3, [fp], #4
 800aa58:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800aa5c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800aa60:	2301      	movs	r3, #1
 800aa62:	460d      	mov	r5, r1
 800aa64:	9301      	str	r3, [sp, #4]
 800aa66:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800aa6a:	e0a0      	b.n	800abae <_vfiprintf_r+0x46a>
 800aa6c:	f04a 0a10 	orr.w	sl, sl, #16
 800aa70:	f01a 0f20 	tst.w	sl, #32
 800aa74:	d010      	beq.n	800aa98 <_vfiprintf_r+0x354>
 800aa76:	3407      	adds	r4, #7
 800aa78:	f024 0b07 	bic.w	fp, r4, #7
 800aa7c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800aa80:	2c00      	cmp	r4, #0
 800aa82:	f175 0300 	sbcs.w	r3, r5, #0
 800aa86:	da05      	bge.n	800aa94 <_vfiprintf_r+0x350>
 800aa88:	232d      	movs	r3, #45	; 0x2d
 800aa8a:	4264      	negs	r4, r4
 800aa8c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800aa90:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800aa94:	2301      	movs	r3, #1
 800aa96:	e03f      	b.n	800ab18 <_vfiprintf_r+0x3d4>
 800aa98:	f01a 0f10 	tst.w	sl, #16
 800aa9c:	f104 0b04 	add.w	fp, r4, #4
 800aaa0:	d002      	beq.n	800aaa8 <_vfiprintf_r+0x364>
 800aaa2:	6824      	ldr	r4, [r4, #0]
 800aaa4:	17e5      	asrs	r5, r4, #31
 800aaa6:	e7eb      	b.n	800aa80 <_vfiprintf_r+0x33c>
 800aaa8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aaac:	6824      	ldr	r4, [r4, #0]
 800aaae:	d001      	beq.n	800aab4 <_vfiprintf_r+0x370>
 800aab0:	b224      	sxth	r4, r4
 800aab2:	e7f7      	b.n	800aaa4 <_vfiprintf_r+0x360>
 800aab4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aab8:	bf18      	it	ne
 800aaba:	b264      	sxtbne	r4, r4
 800aabc:	e7f2      	b.n	800aaa4 <_vfiprintf_r+0x360>
 800aabe:	f01a 0f20 	tst.w	sl, #32
 800aac2:	f854 3b04 	ldr.w	r3, [r4], #4
 800aac6:	d005      	beq.n	800aad4 <_vfiprintf_r+0x390>
 800aac8:	9a03      	ldr	r2, [sp, #12]
 800aaca:	4610      	mov	r0, r2
 800aacc:	17d1      	asrs	r1, r2, #31
 800aace:	e9c3 0100 	strd	r0, r1, [r3]
 800aad2:	e696      	b.n	800a802 <_vfiprintf_r+0xbe>
 800aad4:	f01a 0f10 	tst.w	sl, #16
 800aad8:	d002      	beq.n	800aae0 <_vfiprintf_r+0x39c>
 800aada:	9a03      	ldr	r2, [sp, #12]
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	e690      	b.n	800a802 <_vfiprintf_r+0xbe>
 800aae0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aae4:	d002      	beq.n	800aaec <_vfiprintf_r+0x3a8>
 800aae6:	9a03      	ldr	r2, [sp, #12]
 800aae8:	801a      	strh	r2, [r3, #0]
 800aaea:	e68a      	b.n	800a802 <_vfiprintf_r+0xbe>
 800aaec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aaf0:	d0f3      	beq.n	800aada <_vfiprintf_r+0x396>
 800aaf2:	9a03      	ldr	r2, [sp, #12]
 800aaf4:	701a      	strb	r2, [r3, #0]
 800aaf6:	e684      	b.n	800a802 <_vfiprintf_r+0xbe>
 800aaf8:	f04a 0a10 	orr.w	sl, sl, #16
 800aafc:	f01a 0f20 	tst.w	sl, #32
 800ab00:	d01d      	beq.n	800ab3e <_vfiprintf_r+0x3fa>
 800ab02:	3407      	adds	r4, #7
 800ab04:	f024 0b07 	bic.w	fp, r4, #7
 800ab08:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ab12:	2200      	movs	r2, #0
 800ab14:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800ab18:	9a01      	ldr	r2, [sp, #4]
 800ab1a:	3201      	adds	r2, #1
 800ab1c:	f000 8261 	beq.w	800afe2 <_vfiprintf_r+0x89e>
 800ab20:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800ab24:	9205      	str	r2, [sp, #20]
 800ab26:	ea54 0205 	orrs.w	r2, r4, r5
 800ab2a:	f040 8260 	bne.w	800afee <_vfiprintf_r+0x8aa>
 800ab2e:	9a01      	ldr	r2, [sp, #4]
 800ab30:	2a00      	cmp	r2, #0
 800ab32:	f000 8197 	beq.w	800ae64 <_vfiprintf_r+0x720>
 800ab36:	2b01      	cmp	r3, #1
 800ab38:	f040 825c 	bne.w	800aff4 <_vfiprintf_r+0x8b0>
 800ab3c:	e136      	b.n	800adac <_vfiprintf_r+0x668>
 800ab3e:	f01a 0f10 	tst.w	sl, #16
 800ab42:	f104 0b04 	add.w	fp, r4, #4
 800ab46:	d001      	beq.n	800ab4c <_vfiprintf_r+0x408>
 800ab48:	6824      	ldr	r4, [r4, #0]
 800ab4a:	e003      	b.n	800ab54 <_vfiprintf_r+0x410>
 800ab4c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ab50:	d002      	beq.n	800ab58 <_vfiprintf_r+0x414>
 800ab52:	8824      	ldrh	r4, [r4, #0]
 800ab54:	2500      	movs	r5, #0
 800ab56:	e7d9      	b.n	800ab0c <_vfiprintf_r+0x3c8>
 800ab58:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ab5c:	d0f4      	beq.n	800ab48 <_vfiprintf_r+0x404>
 800ab5e:	7824      	ldrb	r4, [r4, #0]
 800ab60:	e7f8      	b.n	800ab54 <_vfiprintf_r+0x410>
 800ab62:	f647 0330 	movw	r3, #30768	; 0x7830
 800ab66:	46a3      	mov	fp, r4
 800ab68:	2500      	movs	r5, #0
 800ab6a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800ab6e:	4b04      	ldr	r3, [pc, #16]	; (800ab80 <_vfiprintf_r+0x43c>)
 800ab70:	f85b 4b04 	ldr.w	r4, [fp], #4
 800ab74:	f04a 0a02 	orr.w	sl, sl, #2
 800ab78:	9306      	str	r3, [sp, #24]
 800ab7a:	2302      	movs	r3, #2
 800ab7c:	e7c9      	b.n	800ab12 <_vfiprintf_r+0x3ce>
 800ab7e:	bf00      	nop
 800ab80:	0800bcd0 	.word	0x0800bcd0
 800ab84:	46a3      	mov	fp, r4
 800ab86:	2500      	movs	r5, #0
 800ab88:	9b01      	ldr	r3, [sp, #4]
 800ab8a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800ab8e:	1c5c      	adds	r4, r3, #1
 800ab90:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800ab94:	f000 80cf 	beq.w	800ad36 <_vfiprintf_r+0x5f2>
 800ab98:	461a      	mov	r2, r3
 800ab9a:	4629      	mov	r1, r5
 800ab9c:	4640      	mov	r0, r8
 800ab9e:	f7fe ff85 	bl	8009aac <memchr>
 800aba2:	2800      	cmp	r0, #0
 800aba4:	f000 8173 	beq.w	800ae8e <_vfiprintf_r+0x74a>
 800aba8:	eba0 0308 	sub.w	r3, r0, r8
 800abac:	9301      	str	r3, [sp, #4]
 800abae:	9b01      	ldr	r3, [sp, #4]
 800abb0:	42ab      	cmp	r3, r5
 800abb2:	bfb8      	it	lt
 800abb4:	462b      	movlt	r3, r5
 800abb6:	9305      	str	r3, [sp, #20]
 800abb8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800abbc:	b113      	cbz	r3, 800abc4 <_vfiprintf_r+0x480>
 800abbe:	9b05      	ldr	r3, [sp, #20]
 800abc0:	3301      	adds	r3, #1
 800abc2:	9305      	str	r3, [sp, #20]
 800abc4:	f01a 0302 	ands.w	r3, sl, #2
 800abc8:	9309      	str	r3, [sp, #36]	; 0x24
 800abca:	bf1e      	ittt	ne
 800abcc:	9b05      	ldrne	r3, [sp, #20]
 800abce:	3302      	addne	r3, #2
 800abd0:	9305      	strne	r3, [sp, #20]
 800abd2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800abd6:	930b      	str	r3, [sp, #44]	; 0x2c
 800abd8:	d11f      	bne.n	800ac1a <_vfiprintf_r+0x4d6>
 800abda:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800abde:	1a9c      	subs	r4, r3, r2
 800abe0:	2c00      	cmp	r4, #0
 800abe2:	dd1a      	ble.n	800ac1a <_vfiprintf_r+0x4d6>
 800abe4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800abe8:	48b4      	ldr	r0, [pc, #720]	; (800aebc <_vfiprintf_r+0x778>)
 800abea:	2c10      	cmp	r4, #16
 800abec:	f103 0301 	add.w	r3, r3, #1
 800abf0:	f106 0108 	add.w	r1, r6, #8
 800abf4:	6030      	str	r0, [r6, #0]
 800abf6:	f300 814c 	bgt.w	800ae92 <_vfiprintf_r+0x74e>
 800abfa:	6074      	str	r4, [r6, #4]
 800abfc:	2b07      	cmp	r3, #7
 800abfe:	4414      	add	r4, r2
 800ac00:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800ac04:	f340 8157 	ble.w	800aeb6 <_vfiprintf_r+0x772>
 800ac08:	4639      	mov	r1, r7
 800ac0a:	4648      	mov	r0, r9
 800ac0c:	aa0e      	add	r2, sp, #56	; 0x38
 800ac0e:	f7ff fd66 	bl	800a6de <__sprint_r>
 800ac12:	2800      	cmp	r0, #0
 800ac14:	f040 81b7 	bne.w	800af86 <_vfiprintf_r+0x842>
 800ac18:	ae11      	add	r6, sp, #68	; 0x44
 800ac1a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ac1e:	b173      	cbz	r3, 800ac3e <_vfiprintf_r+0x4fa>
 800ac20:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800ac24:	6032      	str	r2, [r6, #0]
 800ac26:	2201      	movs	r2, #1
 800ac28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac2a:	6072      	str	r2, [r6, #4]
 800ac2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac2e:	3301      	adds	r3, #1
 800ac30:	3201      	adds	r2, #1
 800ac32:	2b07      	cmp	r3, #7
 800ac34:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ac38:	f300 8146 	bgt.w	800aec8 <_vfiprintf_r+0x784>
 800ac3c:	3608      	adds	r6, #8
 800ac3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac40:	b16b      	cbz	r3, 800ac5e <_vfiprintf_r+0x51a>
 800ac42:	aa0d      	add	r2, sp, #52	; 0x34
 800ac44:	6032      	str	r2, [r6, #0]
 800ac46:	2202      	movs	r2, #2
 800ac48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac4a:	6072      	str	r2, [r6, #4]
 800ac4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac4e:	3301      	adds	r3, #1
 800ac50:	3202      	adds	r2, #2
 800ac52:	2b07      	cmp	r3, #7
 800ac54:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ac58:	f300 813f 	bgt.w	800aeda <_vfiprintf_r+0x796>
 800ac5c:	3608      	adds	r6, #8
 800ac5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac60:	2b80      	cmp	r3, #128	; 0x80
 800ac62:	d11f      	bne.n	800aca4 <_vfiprintf_r+0x560>
 800ac64:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800ac68:	1a9c      	subs	r4, r3, r2
 800ac6a:	2c00      	cmp	r4, #0
 800ac6c:	dd1a      	ble.n	800aca4 <_vfiprintf_r+0x560>
 800ac6e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800ac72:	4893      	ldr	r0, [pc, #588]	; (800aec0 <_vfiprintf_r+0x77c>)
 800ac74:	2c10      	cmp	r4, #16
 800ac76:	f103 0301 	add.w	r3, r3, #1
 800ac7a:	f106 0108 	add.w	r1, r6, #8
 800ac7e:	6030      	str	r0, [r6, #0]
 800ac80:	f300 8134 	bgt.w	800aeec <_vfiprintf_r+0x7a8>
 800ac84:	6074      	str	r4, [r6, #4]
 800ac86:	2b07      	cmp	r3, #7
 800ac88:	4414      	add	r4, r2
 800ac8a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800ac8e:	f340 813f 	ble.w	800af10 <_vfiprintf_r+0x7cc>
 800ac92:	4639      	mov	r1, r7
 800ac94:	4648      	mov	r0, r9
 800ac96:	aa0e      	add	r2, sp, #56	; 0x38
 800ac98:	f7ff fd21 	bl	800a6de <__sprint_r>
 800ac9c:	2800      	cmp	r0, #0
 800ac9e:	f040 8172 	bne.w	800af86 <_vfiprintf_r+0x842>
 800aca2:	ae11      	add	r6, sp, #68	; 0x44
 800aca4:	9b01      	ldr	r3, [sp, #4]
 800aca6:	1aec      	subs	r4, r5, r3
 800aca8:	2c00      	cmp	r4, #0
 800acaa:	dd1a      	ble.n	800ace2 <_vfiprintf_r+0x59e>
 800acac:	4d84      	ldr	r5, [pc, #528]	; (800aec0 <_vfiprintf_r+0x77c>)
 800acae:	2c10      	cmp	r4, #16
 800acb0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800acb4:	f106 0208 	add.w	r2, r6, #8
 800acb8:	f103 0301 	add.w	r3, r3, #1
 800acbc:	6035      	str	r5, [r6, #0]
 800acbe:	f300 8129 	bgt.w	800af14 <_vfiprintf_r+0x7d0>
 800acc2:	6074      	str	r4, [r6, #4]
 800acc4:	2b07      	cmp	r3, #7
 800acc6:	440c      	add	r4, r1
 800acc8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800accc:	f340 8133 	ble.w	800af36 <_vfiprintf_r+0x7f2>
 800acd0:	4639      	mov	r1, r7
 800acd2:	4648      	mov	r0, r9
 800acd4:	aa0e      	add	r2, sp, #56	; 0x38
 800acd6:	f7ff fd02 	bl	800a6de <__sprint_r>
 800acda:	2800      	cmp	r0, #0
 800acdc:	f040 8153 	bne.w	800af86 <_vfiprintf_r+0x842>
 800ace0:	ae11      	add	r6, sp, #68	; 0x44
 800ace2:	9b01      	ldr	r3, [sp, #4]
 800ace4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ace6:	6073      	str	r3, [r6, #4]
 800ace8:	4418      	add	r0, r3
 800acea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acec:	f8c6 8000 	str.w	r8, [r6]
 800acf0:	3301      	adds	r3, #1
 800acf2:	2b07      	cmp	r3, #7
 800acf4:	9010      	str	r0, [sp, #64]	; 0x40
 800acf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800acf8:	f300 811f 	bgt.w	800af3a <_vfiprintf_r+0x7f6>
 800acfc:	f106 0308 	add.w	r3, r6, #8
 800ad00:	f01a 0f04 	tst.w	sl, #4
 800ad04:	f040 8121 	bne.w	800af4a <_vfiprintf_r+0x806>
 800ad08:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800ad0c:	9905      	ldr	r1, [sp, #20]
 800ad0e:	428a      	cmp	r2, r1
 800ad10:	bfac      	ite	ge
 800ad12:	189b      	addge	r3, r3, r2
 800ad14:	185b      	addlt	r3, r3, r1
 800ad16:	9303      	str	r3, [sp, #12]
 800ad18:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad1a:	b13b      	cbz	r3, 800ad2c <_vfiprintf_r+0x5e8>
 800ad1c:	4639      	mov	r1, r7
 800ad1e:	4648      	mov	r0, r9
 800ad20:	aa0e      	add	r2, sp, #56	; 0x38
 800ad22:	f7ff fcdc 	bl	800a6de <__sprint_r>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	f040 812d 	bne.w	800af86 <_vfiprintf_r+0x842>
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	465c      	mov	r4, fp
 800ad30:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad32:	ae11      	add	r6, sp, #68	; 0x44
 800ad34:	e565      	b.n	800a802 <_vfiprintf_r+0xbe>
 800ad36:	4640      	mov	r0, r8
 800ad38:	f7f5 fa0a 	bl	8000150 <strlen>
 800ad3c:	9001      	str	r0, [sp, #4]
 800ad3e:	e736      	b.n	800abae <_vfiprintf_r+0x46a>
 800ad40:	f04a 0a10 	orr.w	sl, sl, #16
 800ad44:	f01a 0f20 	tst.w	sl, #32
 800ad48:	d006      	beq.n	800ad58 <_vfiprintf_r+0x614>
 800ad4a:	3407      	adds	r4, #7
 800ad4c:	f024 0b07 	bic.w	fp, r4, #7
 800ad50:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ad54:	2301      	movs	r3, #1
 800ad56:	e6dc      	b.n	800ab12 <_vfiprintf_r+0x3ce>
 800ad58:	f01a 0f10 	tst.w	sl, #16
 800ad5c:	f104 0b04 	add.w	fp, r4, #4
 800ad60:	d001      	beq.n	800ad66 <_vfiprintf_r+0x622>
 800ad62:	6824      	ldr	r4, [r4, #0]
 800ad64:	e003      	b.n	800ad6e <_vfiprintf_r+0x62a>
 800ad66:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ad6a:	d002      	beq.n	800ad72 <_vfiprintf_r+0x62e>
 800ad6c:	8824      	ldrh	r4, [r4, #0]
 800ad6e:	2500      	movs	r5, #0
 800ad70:	e7f0      	b.n	800ad54 <_vfiprintf_r+0x610>
 800ad72:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ad76:	d0f4      	beq.n	800ad62 <_vfiprintf_r+0x61e>
 800ad78:	7824      	ldrb	r4, [r4, #0]
 800ad7a:	e7f8      	b.n	800ad6e <_vfiprintf_r+0x62a>
 800ad7c:	4a51      	ldr	r2, [pc, #324]	; (800aec4 <_vfiprintf_r+0x780>)
 800ad7e:	e5d6      	b.n	800a92e <_vfiprintf_r+0x1ea>
 800ad80:	f01a 0f10 	tst.w	sl, #16
 800ad84:	f104 0b04 	add.w	fp, r4, #4
 800ad88:	d001      	beq.n	800ad8e <_vfiprintf_r+0x64a>
 800ad8a:	6824      	ldr	r4, [r4, #0]
 800ad8c:	e003      	b.n	800ad96 <_vfiprintf_r+0x652>
 800ad8e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ad92:	d002      	beq.n	800ad9a <_vfiprintf_r+0x656>
 800ad94:	8824      	ldrh	r4, [r4, #0]
 800ad96:	2500      	movs	r5, #0
 800ad98:	e5d3      	b.n	800a942 <_vfiprintf_r+0x1fe>
 800ad9a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ad9e:	d0f4      	beq.n	800ad8a <_vfiprintf_r+0x646>
 800ada0:	7824      	ldrb	r4, [r4, #0]
 800ada2:	e7f8      	b.n	800ad96 <_vfiprintf_r+0x652>
 800ada4:	2d00      	cmp	r5, #0
 800ada6:	bf08      	it	eq
 800ada8:	2c0a      	cmpeq	r4, #10
 800adaa:	d205      	bcs.n	800adb8 <_vfiprintf_r+0x674>
 800adac:	3430      	adds	r4, #48	; 0x30
 800adae:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800adb2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800adb6:	e13b      	b.n	800b030 <_vfiprintf_r+0x8ec>
 800adb8:	f04f 0a00 	mov.w	sl, #0
 800adbc:	ab3a      	add	r3, sp, #232	; 0xe8
 800adbe:	9309      	str	r3, [sp, #36]	; 0x24
 800adc0:	9b05      	ldr	r3, [sp, #20]
 800adc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800adc6:	930b      	str	r3, [sp, #44]	; 0x2c
 800adc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adca:	220a      	movs	r2, #10
 800adcc:	4620      	mov	r0, r4
 800adce:	4629      	mov	r1, r5
 800add0:	f103 38ff 	add.w	r8, r3, #4294967295
 800add4:	2300      	movs	r3, #0
 800add6:	f7f5 fea7 	bl	8000b28 <__aeabi_uldivmod>
 800adda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800addc:	3230      	adds	r2, #48	; 0x30
 800adde:	f803 2c01 	strb.w	r2, [r3, #-1]
 800ade2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ade4:	f10a 0a01 	add.w	sl, sl, #1
 800ade8:	b1d3      	cbz	r3, 800ae20 <_vfiprintf_r+0x6dc>
 800adea:	9b07      	ldr	r3, [sp, #28]
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	4553      	cmp	r3, sl
 800adf0:	d116      	bne.n	800ae20 <_vfiprintf_r+0x6dc>
 800adf2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800adf6:	d013      	beq.n	800ae20 <_vfiprintf_r+0x6dc>
 800adf8:	2d00      	cmp	r5, #0
 800adfa:	bf08      	it	eq
 800adfc:	2c0a      	cmpeq	r4, #10
 800adfe:	d30f      	bcc.n	800ae20 <_vfiprintf_r+0x6dc>
 800ae00:	9b08      	ldr	r3, [sp, #32]
 800ae02:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ae04:	eba8 0803 	sub.w	r8, r8, r3
 800ae08:	461a      	mov	r2, r3
 800ae0a:	4640      	mov	r0, r8
 800ae0c:	f7ff fbd9 	bl	800a5c2 <strncpy>
 800ae10:	9b07      	ldr	r3, [sp, #28]
 800ae12:	785b      	ldrb	r3, [r3, #1]
 800ae14:	b1a3      	cbz	r3, 800ae40 <_vfiprintf_r+0x6fc>
 800ae16:	f04f 0a00 	mov.w	sl, #0
 800ae1a:	9b07      	ldr	r3, [sp, #28]
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	9307      	str	r3, [sp, #28]
 800ae20:	220a      	movs	r2, #10
 800ae22:	2300      	movs	r3, #0
 800ae24:	4620      	mov	r0, r4
 800ae26:	4629      	mov	r1, r5
 800ae28:	f7f5 fe7e 	bl	8000b28 <__aeabi_uldivmod>
 800ae2c:	2d00      	cmp	r5, #0
 800ae2e:	bf08      	it	eq
 800ae30:	2c0a      	cmpeq	r4, #10
 800ae32:	f0c0 80fd 	bcc.w	800b030 <_vfiprintf_r+0x8ec>
 800ae36:	4604      	mov	r4, r0
 800ae38:	460d      	mov	r5, r1
 800ae3a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800ae3e:	e7c3      	b.n	800adc8 <_vfiprintf_r+0x684>
 800ae40:	469a      	mov	sl, r3
 800ae42:	e7ed      	b.n	800ae20 <_vfiprintf_r+0x6dc>
 800ae44:	9a06      	ldr	r2, [sp, #24]
 800ae46:	f004 030f 	and.w	r3, r4, #15
 800ae4a:	5cd3      	ldrb	r3, [r2, r3]
 800ae4c:	092a      	lsrs	r2, r5, #4
 800ae4e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ae52:	0923      	lsrs	r3, r4, #4
 800ae54:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800ae58:	461c      	mov	r4, r3
 800ae5a:	4615      	mov	r5, r2
 800ae5c:	ea54 0305 	orrs.w	r3, r4, r5
 800ae60:	d1f0      	bne.n	800ae44 <_vfiprintf_r+0x700>
 800ae62:	e0e5      	b.n	800b030 <_vfiprintf_r+0x8ec>
 800ae64:	b933      	cbnz	r3, 800ae74 <_vfiprintf_r+0x730>
 800ae66:	f01a 0f01 	tst.w	sl, #1
 800ae6a:	d003      	beq.n	800ae74 <_vfiprintf_r+0x730>
 800ae6c:	2330      	movs	r3, #48	; 0x30
 800ae6e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800ae72:	e79e      	b.n	800adb2 <_vfiprintf_r+0x66e>
 800ae74:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ae78:	e0da      	b.n	800b030 <_vfiprintf_r+0x8ec>
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f000 80a4 	beq.w	800afc8 <_vfiprintf_r+0x884>
 800ae80:	2100      	movs	r1, #0
 800ae82:	46a3      	mov	fp, r4
 800ae84:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ae88:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ae8c:	e5e8      	b.n	800aa60 <_vfiprintf_r+0x31c>
 800ae8e:	4605      	mov	r5, r0
 800ae90:	e68d      	b.n	800abae <_vfiprintf_r+0x46a>
 800ae92:	2010      	movs	r0, #16
 800ae94:	2b07      	cmp	r3, #7
 800ae96:	4402      	add	r2, r0
 800ae98:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ae9c:	6070      	str	r0, [r6, #4]
 800ae9e:	dd07      	ble.n	800aeb0 <_vfiprintf_r+0x76c>
 800aea0:	4639      	mov	r1, r7
 800aea2:	4648      	mov	r0, r9
 800aea4:	aa0e      	add	r2, sp, #56	; 0x38
 800aea6:	f7ff fc1a 	bl	800a6de <__sprint_r>
 800aeaa:	2800      	cmp	r0, #0
 800aeac:	d16b      	bne.n	800af86 <_vfiprintf_r+0x842>
 800aeae:	a911      	add	r1, sp, #68	; 0x44
 800aeb0:	460e      	mov	r6, r1
 800aeb2:	3c10      	subs	r4, #16
 800aeb4:	e696      	b.n	800abe4 <_vfiprintf_r+0x4a0>
 800aeb6:	460e      	mov	r6, r1
 800aeb8:	e6af      	b.n	800ac1a <_vfiprintf_r+0x4d6>
 800aeba:	bf00      	nop
 800aebc:	0800bf14 	.word	0x0800bf14
 800aec0:	0800bf24 	.word	0x0800bf24
 800aec4:	0800bce1 	.word	0x0800bce1
 800aec8:	4639      	mov	r1, r7
 800aeca:	4648      	mov	r0, r9
 800aecc:	aa0e      	add	r2, sp, #56	; 0x38
 800aece:	f7ff fc06 	bl	800a6de <__sprint_r>
 800aed2:	2800      	cmp	r0, #0
 800aed4:	d157      	bne.n	800af86 <_vfiprintf_r+0x842>
 800aed6:	ae11      	add	r6, sp, #68	; 0x44
 800aed8:	e6b1      	b.n	800ac3e <_vfiprintf_r+0x4fa>
 800aeda:	4639      	mov	r1, r7
 800aedc:	4648      	mov	r0, r9
 800aede:	aa0e      	add	r2, sp, #56	; 0x38
 800aee0:	f7ff fbfd 	bl	800a6de <__sprint_r>
 800aee4:	2800      	cmp	r0, #0
 800aee6:	d14e      	bne.n	800af86 <_vfiprintf_r+0x842>
 800aee8:	ae11      	add	r6, sp, #68	; 0x44
 800aeea:	e6b8      	b.n	800ac5e <_vfiprintf_r+0x51a>
 800aeec:	2010      	movs	r0, #16
 800aeee:	2b07      	cmp	r3, #7
 800aef0:	4402      	add	r2, r0
 800aef2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800aef6:	6070      	str	r0, [r6, #4]
 800aef8:	dd07      	ble.n	800af0a <_vfiprintf_r+0x7c6>
 800aefa:	4639      	mov	r1, r7
 800aefc:	4648      	mov	r0, r9
 800aefe:	aa0e      	add	r2, sp, #56	; 0x38
 800af00:	f7ff fbed 	bl	800a6de <__sprint_r>
 800af04:	2800      	cmp	r0, #0
 800af06:	d13e      	bne.n	800af86 <_vfiprintf_r+0x842>
 800af08:	a911      	add	r1, sp, #68	; 0x44
 800af0a:	460e      	mov	r6, r1
 800af0c:	3c10      	subs	r4, #16
 800af0e:	e6ae      	b.n	800ac6e <_vfiprintf_r+0x52a>
 800af10:	460e      	mov	r6, r1
 800af12:	e6c7      	b.n	800aca4 <_vfiprintf_r+0x560>
 800af14:	2010      	movs	r0, #16
 800af16:	2b07      	cmp	r3, #7
 800af18:	4401      	add	r1, r0
 800af1a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800af1e:	6070      	str	r0, [r6, #4]
 800af20:	dd06      	ble.n	800af30 <_vfiprintf_r+0x7ec>
 800af22:	4639      	mov	r1, r7
 800af24:	4648      	mov	r0, r9
 800af26:	aa0e      	add	r2, sp, #56	; 0x38
 800af28:	f7ff fbd9 	bl	800a6de <__sprint_r>
 800af2c:	bb58      	cbnz	r0, 800af86 <_vfiprintf_r+0x842>
 800af2e:	aa11      	add	r2, sp, #68	; 0x44
 800af30:	4616      	mov	r6, r2
 800af32:	3c10      	subs	r4, #16
 800af34:	e6bb      	b.n	800acae <_vfiprintf_r+0x56a>
 800af36:	4616      	mov	r6, r2
 800af38:	e6d3      	b.n	800ace2 <_vfiprintf_r+0x59e>
 800af3a:	4639      	mov	r1, r7
 800af3c:	4648      	mov	r0, r9
 800af3e:	aa0e      	add	r2, sp, #56	; 0x38
 800af40:	f7ff fbcd 	bl	800a6de <__sprint_r>
 800af44:	b9f8      	cbnz	r0, 800af86 <_vfiprintf_r+0x842>
 800af46:	ab11      	add	r3, sp, #68	; 0x44
 800af48:	e6da      	b.n	800ad00 <_vfiprintf_r+0x5bc>
 800af4a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800af4e:	1a54      	subs	r4, r2, r1
 800af50:	2c00      	cmp	r4, #0
 800af52:	f77f aed9 	ble.w	800ad08 <_vfiprintf_r+0x5c4>
 800af56:	2610      	movs	r6, #16
 800af58:	4d39      	ldr	r5, [pc, #228]	; (800b040 <_vfiprintf_r+0x8fc>)
 800af5a:	2c10      	cmp	r4, #16
 800af5c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800af60:	601d      	str	r5, [r3, #0]
 800af62:	f102 0201 	add.w	r2, r2, #1
 800af66:	dc1d      	bgt.n	800afa4 <_vfiprintf_r+0x860>
 800af68:	605c      	str	r4, [r3, #4]
 800af6a:	2a07      	cmp	r2, #7
 800af6c:	440c      	add	r4, r1
 800af6e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800af72:	f77f aec9 	ble.w	800ad08 <_vfiprintf_r+0x5c4>
 800af76:	4639      	mov	r1, r7
 800af78:	4648      	mov	r0, r9
 800af7a:	aa0e      	add	r2, sp, #56	; 0x38
 800af7c:	f7ff fbaf 	bl	800a6de <__sprint_r>
 800af80:	2800      	cmp	r0, #0
 800af82:	f43f aec1 	beq.w	800ad08 <_vfiprintf_r+0x5c4>
 800af86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800af88:	07d9      	lsls	r1, r3, #31
 800af8a:	d405      	bmi.n	800af98 <_vfiprintf_r+0x854>
 800af8c:	89bb      	ldrh	r3, [r7, #12]
 800af8e:	059a      	lsls	r2, r3, #22
 800af90:	d402      	bmi.n	800af98 <_vfiprintf_r+0x854>
 800af92:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800af94:	f7fe fd1d 	bl	80099d2 <__retarget_lock_release_recursive>
 800af98:	89bb      	ldrh	r3, [r7, #12]
 800af9a:	065b      	lsls	r3, r3, #25
 800af9c:	f57f ac03 	bpl.w	800a7a6 <_vfiprintf_r+0x62>
 800afa0:	f7ff bbfe 	b.w	800a7a0 <_vfiprintf_r+0x5c>
 800afa4:	3110      	adds	r1, #16
 800afa6:	2a07      	cmp	r2, #7
 800afa8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800afac:	605e      	str	r6, [r3, #4]
 800afae:	dc02      	bgt.n	800afb6 <_vfiprintf_r+0x872>
 800afb0:	3308      	adds	r3, #8
 800afb2:	3c10      	subs	r4, #16
 800afb4:	e7d1      	b.n	800af5a <_vfiprintf_r+0x816>
 800afb6:	4639      	mov	r1, r7
 800afb8:	4648      	mov	r0, r9
 800afba:	aa0e      	add	r2, sp, #56	; 0x38
 800afbc:	f7ff fb8f 	bl	800a6de <__sprint_r>
 800afc0:	2800      	cmp	r0, #0
 800afc2:	d1e0      	bne.n	800af86 <_vfiprintf_r+0x842>
 800afc4:	ab11      	add	r3, sp, #68	; 0x44
 800afc6:	e7f4      	b.n	800afb2 <_vfiprintf_r+0x86e>
 800afc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800afca:	b913      	cbnz	r3, 800afd2 <_vfiprintf_r+0x88e>
 800afcc:	2300      	movs	r3, #0
 800afce:	930f      	str	r3, [sp, #60]	; 0x3c
 800afd0:	e7d9      	b.n	800af86 <_vfiprintf_r+0x842>
 800afd2:	4639      	mov	r1, r7
 800afd4:	4648      	mov	r0, r9
 800afd6:	aa0e      	add	r2, sp, #56	; 0x38
 800afd8:	f7ff fb81 	bl	800a6de <__sprint_r>
 800afdc:	2800      	cmp	r0, #0
 800afde:	d0f5      	beq.n	800afcc <_vfiprintf_r+0x888>
 800afe0:	e7d1      	b.n	800af86 <_vfiprintf_r+0x842>
 800afe2:	ea54 0205 	orrs.w	r2, r4, r5
 800afe6:	f8cd a014 	str.w	sl, [sp, #20]
 800afea:	f43f ada4 	beq.w	800ab36 <_vfiprintf_r+0x3f2>
 800afee:	2b01      	cmp	r3, #1
 800aff0:	f43f aed8 	beq.w	800ada4 <_vfiprintf_r+0x660>
 800aff4:	2b02      	cmp	r3, #2
 800aff6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800affa:	f43f af23 	beq.w	800ae44 <_vfiprintf_r+0x700>
 800affe:	08e2      	lsrs	r2, r4, #3
 800b000:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800b004:	08e8      	lsrs	r0, r5, #3
 800b006:	f004 0307 	and.w	r3, r4, #7
 800b00a:	4605      	mov	r5, r0
 800b00c:	4614      	mov	r4, r2
 800b00e:	3330      	adds	r3, #48	; 0x30
 800b010:	ea54 0205 	orrs.w	r2, r4, r5
 800b014:	4641      	mov	r1, r8
 800b016:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b01a:	d1f0      	bne.n	800affe <_vfiprintf_r+0x8ba>
 800b01c:	9a05      	ldr	r2, [sp, #20]
 800b01e:	07d0      	lsls	r0, r2, #31
 800b020:	d506      	bpl.n	800b030 <_vfiprintf_r+0x8ec>
 800b022:	2b30      	cmp	r3, #48	; 0x30
 800b024:	d004      	beq.n	800b030 <_vfiprintf_r+0x8ec>
 800b026:	2330      	movs	r3, #48	; 0x30
 800b028:	f808 3c01 	strb.w	r3, [r8, #-1]
 800b02c:	f1a1 0802 	sub.w	r8, r1, #2
 800b030:	ab3a      	add	r3, sp, #232	; 0xe8
 800b032:	eba3 0308 	sub.w	r3, r3, r8
 800b036:	9d01      	ldr	r5, [sp, #4]
 800b038:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b03c:	9301      	str	r3, [sp, #4]
 800b03e:	e5b6      	b.n	800abae <_vfiprintf_r+0x46a>
 800b040:	0800bf14 	.word	0x0800bf14

0800b044 <__sbprintf>:
 800b044:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b046:	461f      	mov	r7, r3
 800b048:	898b      	ldrh	r3, [r1, #12]
 800b04a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b04e:	f023 0302 	bic.w	r3, r3, #2
 800b052:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b056:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b058:	4615      	mov	r5, r2
 800b05a:	9319      	str	r3, [sp, #100]	; 0x64
 800b05c:	89cb      	ldrh	r3, [r1, #14]
 800b05e:	4606      	mov	r6, r0
 800b060:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b064:	69cb      	ldr	r3, [r1, #28]
 800b066:	a816      	add	r0, sp, #88	; 0x58
 800b068:	9307      	str	r3, [sp, #28]
 800b06a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b06c:	460c      	mov	r4, r1
 800b06e:	9309      	str	r3, [sp, #36]	; 0x24
 800b070:	ab1a      	add	r3, sp, #104	; 0x68
 800b072:	9300      	str	r3, [sp, #0]
 800b074:	9304      	str	r3, [sp, #16]
 800b076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b07a:	9302      	str	r3, [sp, #8]
 800b07c:	9305      	str	r3, [sp, #20]
 800b07e:	2300      	movs	r3, #0
 800b080:	9306      	str	r3, [sp, #24]
 800b082:	f7fe fca3 	bl	80099cc <__retarget_lock_init_recursive>
 800b086:	462a      	mov	r2, r5
 800b088:	463b      	mov	r3, r7
 800b08a:	4669      	mov	r1, sp
 800b08c:	4630      	mov	r0, r6
 800b08e:	f7ff fb59 	bl	800a744 <_vfiprintf_r>
 800b092:	1e05      	subs	r5, r0, #0
 800b094:	db07      	blt.n	800b0a6 <__sbprintf+0x62>
 800b096:	4669      	mov	r1, sp
 800b098:	4630      	mov	r0, r6
 800b09a:	f7fe f96d 	bl	8009378 <_fflush_r>
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	bf18      	it	ne
 800b0a2:	f04f 35ff 	movne.w	r5, #4294967295
 800b0a6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b0aa:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b0ac:	065b      	lsls	r3, r3, #25
 800b0ae:	bf42      	ittt	mi
 800b0b0:	89a3      	ldrhmi	r3, [r4, #12]
 800b0b2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b0b6:	81a3      	strhmi	r3, [r4, #12]
 800b0b8:	f7fe fc89 	bl	80099ce <__retarget_lock_close_recursive>
 800b0bc:	4628      	mov	r0, r5
 800b0be:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b0c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b0c4 <__swbuf_r>:
 800b0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c6:	460e      	mov	r6, r1
 800b0c8:	4614      	mov	r4, r2
 800b0ca:	4605      	mov	r5, r0
 800b0cc:	b118      	cbz	r0, 800b0d6 <__swbuf_r+0x12>
 800b0ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b0d0:	b90b      	cbnz	r3, 800b0d6 <__swbuf_r+0x12>
 800b0d2:	f7fe f9bd 	bl	8009450 <__sinit>
 800b0d6:	69a3      	ldr	r3, [r4, #24]
 800b0d8:	60a3      	str	r3, [r4, #8]
 800b0da:	89a3      	ldrh	r3, [r4, #12]
 800b0dc:	0719      	lsls	r1, r3, #28
 800b0de:	d529      	bpl.n	800b134 <__swbuf_r+0x70>
 800b0e0:	6923      	ldr	r3, [r4, #16]
 800b0e2:	b33b      	cbz	r3, 800b134 <__swbuf_r+0x70>
 800b0e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0e8:	b2f6      	uxtb	r6, r6
 800b0ea:	049a      	lsls	r2, r3, #18
 800b0ec:	4637      	mov	r7, r6
 800b0ee:	d52a      	bpl.n	800b146 <__swbuf_r+0x82>
 800b0f0:	6823      	ldr	r3, [r4, #0]
 800b0f2:	6920      	ldr	r0, [r4, #16]
 800b0f4:	1a18      	subs	r0, r3, r0
 800b0f6:	6963      	ldr	r3, [r4, #20]
 800b0f8:	4283      	cmp	r3, r0
 800b0fa:	dc04      	bgt.n	800b106 <__swbuf_r+0x42>
 800b0fc:	4621      	mov	r1, r4
 800b0fe:	4628      	mov	r0, r5
 800b100:	f7fe f93a 	bl	8009378 <_fflush_r>
 800b104:	b9e0      	cbnz	r0, 800b140 <__swbuf_r+0x7c>
 800b106:	68a3      	ldr	r3, [r4, #8]
 800b108:	3001      	adds	r0, #1
 800b10a:	3b01      	subs	r3, #1
 800b10c:	60a3      	str	r3, [r4, #8]
 800b10e:	6823      	ldr	r3, [r4, #0]
 800b110:	1c5a      	adds	r2, r3, #1
 800b112:	6022      	str	r2, [r4, #0]
 800b114:	701e      	strb	r6, [r3, #0]
 800b116:	6963      	ldr	r3, [r4, #20]
 800b118:	4283      	cmp	r3, r0
 800b11a:	d004      	beq.n	800b126 <__swbuf_r+0x62>
 800b11c:	89a3      	ldrh	r3, [r4, #12]
 800b11e:	07db      	lsls	r3, r3, #31
 800b120:	d506      	bpl.n	800b130 <__swbuf_r+0x6c>
 800b122:	2e0a      	cmp	r6, #10
 800b124:	d104      	bne.n	800b130 <__swbuf_r+0x6c>
 800b126:	4621      	mov	r1, r4
 800b128:	4628      	mov	r0, r5
 800b12a:	f7fe f925 	bl	8009378 <_fflush_r>
 800b12e:	b938      	cbnz	r0, 800b140 <__swbuf_r+0x7c>
 800b130:	4638      	mov	r0, r7
 800b132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b134:	4621      	mov	r1, r4
 800b136:	4628      	mov	r0, r5
 800b138:	f7fd f9da 	bl	80084f0 <__swsetup_r>
 800b13c:	2800      	cmp	r0, #0
 800b13e:	d0d1      	beq.n	800b0e4 <__swbuf_r+0x20>
 800b140:	f04f 37ff 	mov.w	r7, #4294967295
 800b144:	e7f4      	b.n	800b130 <__swbuf_r+0x6c>
 800b146:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b14a:	81a3      	strh	r3, [r4, #12]
 800b14c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b14e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b152:	6663      	str	r3, [r4, #100]	; 0x64
 800b154:	e7cc      	b.n	800b0f0 <__swbuf_r+0x2c>
	...

0800b158 <_write_r>:
 800b158:	b538      	push	{r3, r4, r5, lr}
 800b15a:	4604      	mov	r4, r0
 800b15c:	4608      	mov	r0, r1
 800b15e:	4611      	mov	r1, r2
 800b160:	2200      	movs	r2, #0
 800b162:	4d05      	ldr	r5, [pc, #20]	; (800b178 <_write_r+0x20>)
 800b164:	602a      	str	r2, [r5, #0]
 800b166:	461a      	mov	r2, r3
 800b168:	f7f7 f814 	bl	8002194 <_write>
 800b16c:	1c43      	adds	r3, r0, #1
 800b16e:	d102      	bne.n	800b176 <_write_r+0x1e>
 800b170:	682b      	ldr	r3, [r5, #0]
 800b172:	b103      	cbz	r3, 800b176 <_write_r+0x1e>
 800b174:	6023      	str	r3, [r4, #0]
 800b176:	bd38      	pop	{r3, r4, r5, pc}
 800b178:	200010a0 	.word	0x200010a0

0800b17c <__register_exitproc>:
 800b17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b180:	4d1c      	ldr	r5, [pc, #112]	; (800b1f4 <__register_exitproc+0x78>)
 800b182:	4606      	mov	r6, r0
 800b184:	6828      	ldr	r0, [r5, #0]
 800b186:	4698      	mov	r8, r3
 800b188:	460f      	mov	r7, r1
 800b18a:	4691      	mov	r9, r2
 800b18c:	f7fe fc20 	bl	80099d0 <__retarget_lock_acquire_recursive>
 800b190:	4b19      	ldr	r3, [pc, #100]	; (800b1f8 <__register_exitproc+0x7c>)
 800b192:	4628      	mov	r0, r5
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800b19a:	b91c      	cbnz	r4, 800b1a4 <__register_exitproc+0x28>
 800b19c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800b1a0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800b1a4:	6865      	ldr	r5, [r4, #4]
 800b1a6:	6800      	ldr	r0, [r0, #0]
 800b1a8:	2d1f      	cmp	r5, #31
 800b1aa:	dd05      	ble.n	800b1b8 <__register_exitproc+0x3c>
 800b1ac:	f7fe fc11 	bl	80099d2 <__retarget_lock_release_recursive>
 800b1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1b8:	b19e      	cbz	r6, 800b1e2 <__register_exitproc+0x66>
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b1c0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b1c4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b1c8:	40aa      	lsls	r2, r5
 800b1ca:	4313      	orrs	r3, r2
 800b1cc:	2e02      	cmp	r6, #2
 800b1ce:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b1d2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b1d6:	bf02      	ittt	eq
 800b1d8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b1dc:	431a      	orreq	r2, r3
 800b1de:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800b1e2:	1c6b      	adds	r3, r5, #1
 800b1e4:	3502      	adds	r5, #2
 800b1e6:	6063      	str	r3, [r4, #4]
 800b1e8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b1ec:	f7fe fbf1 	bl	80099d2 <__retarget_lock_release_recursive>
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	e7df      	b.n	800b1b4 <__register_exitproc+0x38>
 800b1f4:	200008f0 	.word	0x200008f0
 800b1f8:	0800bcbc 	.word	0x0800bcbc

0800b1fc <__assert_func>:
 800b1fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b1fe:	4614      	mov	r4, r2
 800b200:	461a      	mov	r2, r3
 800b202:	4b09      	ldr	r3, [pc, #36]	; (800b228 <__assert_func+0x2c>)
 800b204:	4605      	mov	r5, r0
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	68d8      	ldr	r0, [r3, #12]
 800b20a:	b14c      	cbz	r4, 800b220 <__assert_func+0x24>
 800b20c:	4b07      	ldr	r3, [pc, #28]	; (800b22c <__assert_func+0x30>)
 800b20e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b212:	9100      	str	r1, [sp, #0]
 800b214:	462b      	mov	r3, r5
 800b216:	4906      	ldr	r1, [pc, #24]	; (800b230 <__assert_func+0x34>)
 800b218:	f000 f8a4 	bl	800b364 <fiprintf>
 800b21c:	f000 f99f 	bl	800b55e <abort>
 800b220:	4b04      	ldr	r3, [pc, #16]	; (800b234 <__assert_func+0x38>)
 800b222:	461c      	mov	r4, r3
 800b224:	e7f3      	b.n	800b20e <__assert_func+0x12>
 800b226:	bf00      	nop
 800b228:	200000b4 	.word	0x200000b4
 800b22c:	0800bf34 	.word	0x0800bf34
 800b230:	0800bf41 	.word	0x0800bf41
 800b234:	0800bf6f 	.word	0x0800bf6f

0800b238 <_calloc_r>:
 800b238:	b510      	push	{r4, lr}
 800b23a:	4351      	muls	r1, r2
 800b23c:	f7fa fa72 	bl	8005724 <_malloc_r>
 800b240:	4604      	mov	r4, r0
 800b242:	b198      	cbz	r0, 800b26c <_calloc_r+0x34>
 800b244:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b248:	f022 0203 	bic.w	r2, r2, #3
 800b24c:	3a04      	subs	r2, #4
 800b24e:	2a24      	cmp	r2, #36	; 0x24
 800b250:	d81b      	bhi.n	800b28a <_calloc_r+0x52>
 800b252:	2a13      	cmp	r2, #19
 800b254:	d917      	bls.n	800b286 <_calloc_r+0x4e>
 800b256:	2100      	movs	r1, #0
 800b258:	2a1b      	cmp	r2, #27
 800b25a:	e9c0 1100 	strd	r1, r1, [r0]
 800b25e:	d807      	bhi.n	800b270 <_calloc_r+0x38>
 800b260:	f100 0308 	add.w	r3, r0, #8
 800b264:	2200      	movs	r2, #0
 800b266:	e9c3 2200 	strd	r2, r2, [r3]
 800b26a:	609a      	str	r2, [r3, #8]
 800b26c:	4620      	mov	r0, r4
 800b26e:	bd10      	pop	{r4, pc}
 800b270:	2a24      	cmp	r2, #36	; 0x24
 800b272:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b276:	bf11      	iteee	ne
 800b278:	f100 0310 	addne.w	r3, r0, #16
 800b27c:	6101      	streq	r1, [r0, #16]
 800b27e:	f100 0318 	addeq.w	r3, r0, #24
 800b282:	6141      	streq	r1, [r0, #20]
 800b284:	e7ee      	b.n	800b264 <_calloc_r+0x2c>
 800b286:	4603      	mov	r3, r0
 800b288:	e7ec      	b.n	800b264 <_calloc_r+0x2c>
 800b28a:	2100      	movs	r1, #0
 800b28c:	f7fa fc8c 	bl	8005ba8 <memset>
 800b290:	e7ec      	b.n	800b26c <_calloc_r+0x34>
	...

0800b294 <_close_r>:
 800b294:	b538      	push	{r3, r4, r5, lr}
 800b296:	2300      	movs	r3, #0
 800b298:	4d05      	ldr	r5, [pc, #20]	; (800b2b0 <_close_r+0x1c>)
 800b29a:	4604      	mov	r4, r0
 800b29c:	4608      	mov	r0, r1
 800b29e:	602b      	str	r3, [r5, #0]
 800b2a0:	f000 fa20 	bl	800b6e4 <_close>
 800b2a4:	1c43      	adds	r3, r0, #1
 800b2a6:	d102      	bne.n	800b2ae <_close_r+0x1a>
 800b2a8:	682b      	ldr	r3, [r5, #0]
 800b2aa:	b103      	cbz	r3, 800b2ae <_close_r+0x1a>
 800b2ac:	6023      	str	r3, [r4, #0]
 800b2ae:	bd38      	pop	{r3, r4, r5, pc}
 800b2b0:	200010a0 	.word	0x200010a0

0800b2b4 <_fclose_r>:
 800b2b4:	b570      	push	{r4, r5, r6, lr}
 800b2b6:	4606      	mov	r6, r0
 800b2b8:	460c      	mov	r4, r1
 800b2ba:	b911      	cbnz	r1, 800b2c2 <_fclose_r+0xe>
 800b2bc:	2500      	movs	r5, #0
 800b2be:	4628      	mov	r0, r5
 800b2c0:	bd70      	pop	{r4, r5, r6, pc}
 800b2c2:	b118      	cbz	r0, 800b2cc <_fclose_r+0x18>
 800b2c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b2c6:	b90b      	cbnz	r3, 800b2cc <_fclose_r+0x18>
 800b2c8:	f7fe f8c2 	bl	8009450 <__sinit>
 800b2cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b2ce:	07d8      	lsls	r0, r3, #31
 800b2d0:	d405      	bmi.n	800b2de <_fclose_r+0x2a>
 800b2d2:	89a3      	ldrh	r3, [r4, #12]
 800b2d4:	0599      	lsls	r1, r3, #22
 800b2d6:	d402      	bmi.n	800b2de <_fclose_r+0x2a>
 800b2d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2da:	f7fe fb79 	bl	80099d0 <__retarget_lock_acquire_recursive>
 800b2de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2e2:	b93b      	cbnz	r3, 800b2f4 <_fclose_r+0x40>
 800b2e4:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b2e6:	f015 0501 	ands.w	r5, r5, #1
 800b2ea:	d1e7      	bne.n	800b2bc <_fclose_r+0x8>
 800b2ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2ee:	f7fe fb70 	bl	80099d2 <__retarget_lock_release_recursive>
 800b2f2:	e7e4      	b.n	800b2be <_fclose_r+0xa>
 800b2f4:	4621      	mov	r1, r4
 800b2f6:	4630      	mov	r0, r6
 800b2f8:	f7fd ffb0 	bl	800925c <__sflush_r>
 800b2fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b2fe:	4605      	mov	r5, r0
 800b300:	b133      	cbz	r3, 800b310 <_fclose_r+0x5c>
 800b302:	4630      	mov	r0, r6
 800b304:	69e1      	ldr	r1, [r4, #28]
 800b306:	4798      	blx	r3
 800b308:	2800      	cmp	r0, #0
 800b30a:	bfb8      	it	lt
 800b30c:	f04f 35ff 	movlt.w	r5, #4294967295
 800b310:	89a3      	ldrh	r3, [r4, #12]
 800b312:	061a      	lsls	r2, r3, #24
 800b314:	d503      	bpl.n	800b31e <_fclose_r+0x6a>
 800b316:	4630      	mov	r0, r6
 800b318:	6921      	ldr	r1, [r4, #16]
 800b31a:	f7fe f929 	bl	8009570 <_free_r>
 800b31e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b320:	b141      	cbz	r1, 800b334 <_fclose_r+0x80>
 800b322:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b326:	4299      	cmp	r1, r3
 800b328:	d002      	beq.n	800b330 <_fclose_r+0x7c>
 800b32a:	4630      	mov	r0, r6
 800b32c:	f7fe f920 	bl	8009570 <_free_r>
 800b330:	2300      	movs	r3, #0
 800b332:	6323      	str	r3, [r4, #48]	; 0x30
 800b334:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b336:	b121      	cbz	r1, 800b342 <_fclose_r+0x8e>
 800b338:	4630      	mov	r0, r6
 800b33a:	f7fe f919 	bl	8009570 <_free_r>
 800b33e:	2300      	movs	r3, #0
 800b340:	6463      	str	r3, [r4, #68]	; 0x44
 800b342:	f7fe f86d 	bl	8009420 <__sfp_lock_acquire>
 800b346:	2300      	movs	r3, #0
 800b348:	81a3      	strh	r3, [r4, #12]
 800b34a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b34c:	07db      	lsls	r3, r3, #31
 800b34e:	d402      	bmi.n	800b356 <_fclose_r+0xa2>
 800b350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b352:	f7fe fb3e 	bl	80099d2 <__retarget_lock_release_recursive>
 800b356:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b358:	f7fe fb39 	bl	80099ce <__retarget_lock_close_recursive>
 800b35c:	f7fe f866 	bl	800942c <__sfp_lock_release>
 800b360:	e7ad      	b.n	800b2be <_fclose_r+0xa>
	...

0800b364 <fiprintf>:
 800b364:	b40e      	push	{r1, r2, r3}
 800b366:	b503      	push	{r0, r1, lr}
 800b368:	4601      	mov	r1, r0
 800b36a:	ab03      	add	r3, sp, #12
 800b36c:	4805      	ldr	r0, [pc, #20]	; (800b384 <fiprintf+0x20>)
 800b36e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b372:	6800      	ldr	r0, [r0, #0]
 800b374:	9301      	str	r3, [sp, #4]
 800b376:	f7ff f9e5 	bl	800a744 <_vfiprintf_r>
 800b37a:	b002      	add	sp, #8
 800b37c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b380:	b003      	add	sp, #12
 800b382:	4770      	bx	lr
 800b384:	200000b4 	.word	0x200000b4

0800b388 <__fputwc>:
 800b388:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b38c:	4680      	mov	r8, r0
 800b38e:	460e      	mov	r6, r1
 800b390:	4615      	mov	r5, r2
 800b392:	f000 f885 	bl	800b4a0 <__locale_mb_cur_max>
 800b396:	2801      	cmp	r0, #1
 800b398:	4604      	mov	r4, r0
 800b39a:	d11b      	bne.n	800b3d4 <__fputwc+0x4c>
 800b39c:	1e73      	subs	r3, r6, #1
 800b39e:	2bfe      	cmp	r3, #254	; 0xfe
 800b3a0:	d818      	bhi.n	800b3d4 <__fputwc+0x4c>
 800b3a2:	f88d 6004 	strb.w	r6, [sp, #4]
 800b3a6:	2700      	movs	r7, #0
 800b3a8:	f10d 0904 	add.w	r9, sp, #4
 800b3ac:	42a7      	cmp	r7, r4
 800b3ae:	d020      	beq.n	800b3f2 <__fputwc+0x6a>
 800b3b0:	68ab      	ldr	r3, [r5, #8]
 800b3b2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b3b6:	3b01      	subs	r3, #1
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	60ab      	str	r3, [r5, #8]
 800b3bc:	da04      	bge.n	800b3c8 <__fputwc+0x40>
 800b3be:	69aa      	ldr	r2, [r5, #24]
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	db1a      	blt.n	800b3fa <__fputwc+0x72>
 800b3c4:	290a      	cmp	r1, #10
 800b3c6:	d018      	beq.n	800b3fa <__fputwc+0x72>
 800b3c8:	682b      	ldr	r3, [r5, #0]
 800b3ca:	1c5a      	adds	r2, r3, #1
 800b3cc:	602a      	str	r2, [r5, #0]
 800b3ce:	7019      	strb	r1, [r3, #0]
 800b3d0:	3701      	adds	r7, #1
 800b3d2:	e7eb      	b.n	800b3ac <__fputwc+0x24>
 800b3d4:	4632      	mov	r2, r6
 800b3d6:	4640      	mov	r0, r8
 800b3d8:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800b3dc:	a901      	add	r1, sp, #4
 800b3de:	f000 f89b 	bl	800b518 <_wcrtomb_r>
 800b3e2:	1c42      	adds	r2, r0, #1
 800b3e4:	4604      	mov	r4, r0
 800b3e6:	d1de      	bne.n	800b3a6 <__fputwc+0x1e>
 800b3e8:	4606      	mov	r6, r0
 800b3ea:	89ab      	ldrh	r3, [r5, #12]
 800b3ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3f0:	81ab      	strh	r3, [r5, #12]
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	b003      	add	sp, #12
 800b3f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3fa:	462a      	mov	r2, r5
 800b3fc:	4640      	mov	r0, r8
 800b3fe:	f7ff fe61 	bl	800b0c4 <__swbuf_r>
 800b402:	1c43      	adds	r3, r0, #1
 800b404:	d1e4      	bne.n	800b3d0 <__fputwc+0x48>
 800b406:	4606      	mov	r6, r0
 800b408:	e7f3      	b.n	800b3f2 <__fputwc+0x6a>

0800b40a <_fputwc_r>:
 800b40a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b40c:	b570      	push	{r4, r5, r6, lr}
 800b40e:	07db      	lsls	r3, r3, #31
 800b410:	4605      	mov	r5, r0
 800b412:	460e      	mov	r6, r1
 800b414:	4614      	mov	r4, r2
 800b416:	d405      	bmi.n	800b424 <_fputwc_r+0x1a>
 800b418:	8993      	ldrh	r3, [r2, #12]
 800b41a:	0598      	lsls	r0, r3, #22
 800b41c:	d402      	bmi.n	800b424 <_fputwc_r+0x1a>
 800b41e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b420:	f7fe fad6 	bl	80099d0 <__retarget_lock_acquire_recursive>
 800b424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b428:	0499      	lsls	r1, r3, #18
 800b42a:	d406      	bmi.n	800b43a <_fputwc_r+0x30>
 800b42c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b430:	81a3      	strh	r3, [r4, #12]
 800b432:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b434:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b438:	6663      	str	r3, [r4, #100]	; 0x64
 800b43a:	4622      	mov	r2, r4
 800b43c:	4628      	mov	r0, r5
 800b43e:	4631      	mov	r1, r6
 800b440:	f7ff ffa2 	bl	800b388 <__fputwc>
 800b444:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b446:	4605      	mov	r5, r0
 800b448:	07da      	lsls	r2, r3, #31
 800b44a:	d405      	bmi.n	800b458 <_fputwc_r+0x4e>
 800b44c:	89a3      	ldrh	r3, [r4, #12]
 800b44e:	059b      	lsls	r3, r3, #22
 800b450:	d402      	bmi.n	800b458 <_fputwc_r+0x4e>
 800b452:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b454:	f7fe fabd 	bl	80099d2 <__retarget_lock_release_recursive>
 800b458:	4628      	mov	r0, r5
 800b45a:	bd70      	pop	{r4, r5, r6, pc}

0800b45c <_fstat_r>:
 800b45c:	b538      	push	{r3, r4, r5, lr}
 800b45e:	2300      	movs	r3, #0
 800b460:	4d06      	ldr	r5, [pc, #24]	; (800b47c <_fstat_r+0x20>)
 800b462:	4604      	mov	r4, r0
 800b464:	4608      	mov	r0, r1
 800b466:	4611      	mov	r1, r2
 800b468:	602b      	str	r3, [r5, #0]
 800b46a:	f7f6 fddf 	bl	800202c <_fstat>
 800b46e:	1c43      	adds	r3, r0, #1
 800b470:	d102      	bne.n	800b478 <_fstat_r+0x1c>
 800b472:	682b      	ldr	r3, [r5, #0]
 800b474:	b103      	cbz	r3, 800b478 <_fstat_r+0x1c>
 800b476:	6023      	str	r3, [r4, #0]
 800b478:	bd38      	pop	{r3, r4, r5, pc}
 800b47a:	bf00      	nop
 800b47c:	200010a0 	.word	0x200010a0

0800b480 <_isatty_r>:
 800b480:	b538      	push	{r3, r4, r5, lr}
 800b482:	2300      	movs	r3, #0
 800b484:	4d05      	ldr	r5, [pc, #20]	; (800b49c <_isatty_r+0x1c>)
 800b486:	4604      	mov	r4, r0
 800b488:	4608      	mov	r0, r1
 800b48a:	602b      	str	r3, [r5, #0]
 800b48c:	f000 f950 	bl	800b730 <_isatty>
 800b490:	1c43      	adds	r3, r0, #1
 800b492:	d102      	bne.n	800b49a <_isatty_r+0x1a>
 800b494:	682b      	ldr	r3, [r5, #0]
 800b496:	b103      	cbz	r3, 800b49a <_isatty_r+0x1a>
 800b498:	6023      	str	r3, [r4, #0]
 800b49a:	bd38      	pop	{r3, r4, r5, pc}
 800b49c:	200010a0 	.word	0x200010a0

0800b4a0 <__locale_mb_cur_max>:
 800b4a0:	4b01      	ldr	r3, [pc, #4]	; (800b4a8 <__locale_mb_cur_max+0x8>)
 800b4a2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b4a6:	4770      	bx	lr
 800b4a8:	200008f4 	.word	0x200008f4

0800b4ac <_lseek_r>:
 800b4ac:	b538      	push	{r3, r4, r5, lr}
 800b4ae:	4604      	mov	r4, r0
 800b4b0:	4608      	mov	r0, r1
 800b4b2:	4611      	mov	r1, r2
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	4d05      	ldr	r5, [pc, #20]	; (800b4cc <_lseek_r+0x20>)
 800b4b8:	602a      	str	r2, [r5, #0]
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	f000 f902 	bl	800b6c4 <_lseek>
 800b4c0:	1c43      	adds	r3, r0, #1
 800b4c2:	d102      	bne.n	800b4ca <_lseek_r+0x1e>
 800b4c4:	682b      	ldr	r3, [r5, #0]
 800b4c6:	b103      	cbz	r3, 800b4ca <_lseek_r+0x1e>
 800b4c8:	6023      	str	r3, [r4, #0]
 800b4ca:	bd38      	pop	{r3, r4, r5, pc}
 800b4cc:	200010a0 	.word	0x200010a0

0800b4d0 <__ascii_mbtowc>:
 800b4d0:	b082      	sub	sp, #8
 800b4d2:	b901      	cbnz	r1, 800b4d6 <__ascii_mbtowc+0x6>
 800b4d4:	a901      	add	r1, sp, #4
 800b4d6:	b142      	cbz	r2, 800b4ea <__ascii_mbtowc+0x1a>
 800b4d8:	b14b      	cbz	r3, 800b4ee <__ascii_mbtowc+0x1e>
 800b4da:	7813      	ldrb	r3, [r2, #0]
 800b4dc:	600b      	str	r3, [r1, #0]
 800b4de:	7812      	ldrb	r2, [r2, #0]
 800b4e0:	1e10      	subs	r0, r2, #0
 800b4e2:	bf18      	it	ne
 800b4e4:	2001      	movne	r0, #1
 800b4e6:	b002      	add	sp, #8
 800b4e8:	4770      	bx	lr
 800b4ea:	4610      	mov	r0, r2
 800b4ec:	e7fb      	b.n	800b4e6 <__ascii_mbtowc+0x16>
 800b4ee:	f06f 0001 	mvn.w	r0, #1
 800b4f2:	e7f8      	b.n	800b4e6 <__ascii_mbtowc+0x16>

0800b4f4 <_read_r>:
 800b4f4:	b538      	push	{r3, r4, r5, lr}
 800b4f6:	4604      	mov	r4, r0
 800b4f8:	4608      	mov	r0, r1
 800b4fa:	4611      	mov	r1, r2
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	4d05      	ldr	r5, [pc, #20]	; (800b514 <_read_r+0x20>)
 800b500:	602a      	str	r2, [r5, #0]
 800b502:	461a      	mov	r2, r3
 800b504:	f7f6 fe08 	bl	8002118 <_read>
 800b508:	1c43      	adds	r3, r0, #1
 800b50a:	d102      	bne.n	800b512 <_read_r+0x1e>
 800b50c:	682b      	ldr	r3, [r5, #0]
 800b50e:	b103      	cbz	r3, 800b512 <_read_r+0x1e>
 800b510:	6023      	str	r3, [r4, #0]
 800b512:	bd38      	pop	{r3, r4, r5, pc}
 800b514:	200010a0 	.word	0x200010a0

0800b518 <_wcrtomb_r>:
 800b518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b51a:	4c09      	ldr	r4, [pc, #36]	; (800b540 <_wcrtomb_r+0x28>)
 800b51c:	4605      	mov	r5, r0
 800b51e:	461e      	mov	r6, r3
 800b520:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b524:	b085      	sub	sp, #20
 800b526:	b909      	cbnz	r1, 800b52c <_wcrtomb_r+0x14>
 800b528:	460a      	mov	r2, r1
 800b52a:	a901      	add	r1, sp, #4
 800b52c:	47b8      	blx	r7
 800b52e:	1c43      	adds	r3, r0, #1
 800b530:	bf01      	itttt	eq
 800b532:	2300      	moveq	r3, #0
 800b534:	6033      	streq	r3, [r6, #0]
 800b536:	238a      	moveq	r3, #138	; 0x8a
 800b538:	602b      	streq	r3, [r5, #0]
 800b53a:	b005      	add	sp, #20
 800b53c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b53e:	bf00      	nop
 800b540:	200008f4 	.word	0x200008f4

0800b544 <__ascii_wctomb>:
 800b544:	4603      	mov	r3, r0
 800b546:	4608      	mov	r0, r1
 800b548:	b141      	cbz	r1, 800b55c <__ascii_wctomb+0x18>
 800b54a:	2aff      	cmp	r2, #255	; 0xff
 800b54c:	d904      	bls.n	800b558 <__ascii_wctomb+0x14>
 800b54e:	228a      	movs	r2, #138	; 0x8a
 800b550:	f04f 30ff 	mov.w	r0, #4294967295
 800b554:	601a      	str	r2, [r3, #0]
 800b556:	4770      	bx	lr
 800b558:	2001      	movs	r0, #1
 800b55a:	700a      	strb	r2, [r1, #0]
 800b55c:	4770      	bx	lr

0800b55e <abort>:
 800b55e:	2006      	movs	r0, #6
 800b560:	b508      	push	{r3, lr}
 800b562:	f000 f82d 	bl	800b5c0 <raise>
 800b566:	2001      	movs	r0, #1
 800b568:	f7f6 fd54 	bl	8002014 <_exit>

0800b56c <_raise_r>:
 800b56c:	291f      	cmp	r1, #31
 800b56e:	b538      	push	{r3, r4, r5, lr}
 800b570:	4604      	mov	r4, r0
 800b572:	460d      	mov	r5, r1
 800b574:	d904      	bls.n	800b580 <_raise_r+0x14>
 800b576:	2316      	movs	r3, #22
 800b578:	6003      	str	r3, [r0, #0]
 800b57a:	f04f 30ff 	mov.w	r0, #4294967295
 800b57e:	bd38      	pop	{r3, r4, r5, pc}
 800b580:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b584:	b112      	cbz	r2, 800b58c <_raise_r+0x20>
 800b586:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b58a:	b94b      	cbnz	r3, 800b5a0 <_raise_r+0x34>
 800b58c:	4620      	mov	r0, r4
 800b58e:	f000 f831 	bl	800b5f4 <_getpid_r>
 800b592:	462a      	mov	r2, r5
 800b594:	4601      	mov	r1, r0
 800b596:	4620      	mov	r0, r4
 800b598:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b59c:	f000 b818 	b.w	800b5d0 <_kill_r>
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	d00a      	beq.n	800b5ba <_raise_r+0x4e>
 800b5a4:	1c59      	adds	r1, r3, #1
 800b5a6:	d103      	bne.n	800b5b0 <_raise_r+0x44>
 800b5a8:	2316      	movs	r3, #22
 800b5aa:	6003      	str	r3, [r0, #0]
 800b5ac:	2001      	movs	r0, #1
 800b5ae:	e7e6      	b.n	800b57e <_raise_r+0x12>
 800b5b0:	2400      	movs	r4, #0
 800b5b2:	4628      	mov	r0, r5
 800b5b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b5b8:	4798      	blx	r3
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	e7df      	b.n	800b57e <_raise_r+0x12>
	...

0800b5c0 <raise>:
 800b5c0:	4b02      	ldr	r3, [pc, #8]	; (800b5cc <raise+0xc>)
 800b5c2:	4601      	mov	r1, r0
 800b5c4:	6818      	ldr	r0, [r3, #0]
 800b5c6:	f7ff bfd1 	b.w	800b56c <_raise_r>
 800b5ca:	bf00      	nop
 800b5cc:	200000b4 	.word	0x200000b4

0800b5d0 <_kill_r>:
 800b5d0:	b538      	push	{r3, r4, r5, lr}
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	4d06      	ldr	r5, [pc, #24]	; (800b5f0 <_kill_r+0x20>)
 800b5d6:	4604      	mov	r4, r0
 800b5d8:	4608      	mov	r0, r1
 800b5da:	4611      	mov	r1, r2
 800b5dc:	602b      	str	r3, [r5, #0]
 800b5de:	f7f6 fd3b 	bl	8002058 <_kill>
 800b5e2:	1c43      	adds	r3, r0, #1
 800b5e4:	d102      	bne.n	800b5ec <_kill_r+0x1c>
 800b5e6:	682b      	ldr	r3, [r5, #0]
 800b5e8:	b103      	cbz	r3, 800b5ec <_kill_r+0x1c>
 800b5ea:	6023      	str	r3, [r4, #0]
 800b5ec:	bd38      	pop	{r3, r4, r5, pc}
 800b5ee:	bf00      	nop
 800b5f0:	200010a0 	.word	0x200010a0

0800b5f4 <_getpid_r>:
 800b5f4:	f7f6 bd29 	b.w	800204a <_getpid>

0800b5f8 <findslot>:
 800b5f8:	4b0a      	ldr	r3, [pc, #40]	; (800b624 <findslot+0x2c>)
 800b5fa:	b510      	push	{r4, lr}
 800b5fc:	4604      	mov	r4, r0
 800b5fe:	6818      	ldr	r0, [r3, #0]
 800b600:	b118      	cbz	r0, 800b60a <findslot+0x12>
 800b602:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b604:	b90b      	cbnz	r3, 800b60a <findslot+0x12>
 800b606:	f7fd ff23 	bl	8009450 <__sinit>
 800b60a:	2c13      	cmp	r4, #19
 800b60c:	d807      	bhi.n	800b61e <findslot+0x26>
 800b60e:	4806      	ldr	r0, [pc, #24]	; (800b628 <findslot+0x30>)
 800b610:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b614:	3201      	adds	r2, #1
 800b616:	d002      	beq.n	800b61e <findslot+0x26>
 800b618:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b61c:	bd10      	pop	{r4, pc}
 800b61e:	2000      	movs	r0, #0
 800b620:	e7fc      	b.n	800b61c <findslot+0x24>
 800b622:	bf00      	nop
 800b624:	200000b4 	.word	0x200000b4
 800b628:	20000f9c 	.word	0x20000f9c

0800b62c <checkerror>:
 800b62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62e:	1c43      	adds	r3, r0, #1
 800b630:	4604      	mov	r4, r0
 800b632:	d109      	bne.n	800b648 <checkerror+0x1c>
 800b634:	f7fa f84c 	bl	80056d0 <__errno>
 800b638:	2613      	movs	r6, #19
 800b63a:	4605      	mov	r5, r0
 800b63c:	2700      	movs	r7, #0
 800b63e:	4630      	mov	r0, r6
 800b640:	4639      	mov	r1, r7
 800b642:	beab      	bkpt	0x00ab
 800b644:	4606      	mov	r6, r0
 800b646:	602e      	str	r6, [r5, #0]
 800b648:	4620      	mov	r0, r4
 800b64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b64c <_swilseek>:
 800b64c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b64e:	460c      	mov	r4, r1
 800b650:	4616      	mov	r6, r2
 800b652:	f7ff ffd1 	bl	800b5f8 <findslot>
 800b656:	4605      	mov	r5, r0
 800b658:	b940      	cbnz	r0, 800b66c <_swilseek+0x20>
 800b65a:	f7fa f839 	bl	80056d0 <__errno>
 800b65e:	2309      	movs	r3, #9
 800b660:	6003      	str	r3, [r0, #0]
 800b662:	f04f 34ff 	mov.w	r4, #4294967295
 800b666:	4620      	mov	r0, r4
 800b668:	b003      	add	sp, #12
 800b66a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b66c:	2e02      	cmp	r6, #2
 800b66e:	d903      	bls.n	800b678 <_swilseek+0x2c>
 800b670:	f7fa f82e 	bl	80056d0 <__errno>
 800b674:	2316      	movs	r3, #22
 800b676:	e7f3      	b.n	800b660 <_swilseek+0x14>
 800b678:	2e01      	cmp	r6, #1
 800b67a:	d112      	bne.n	800b6a2 <_swilseek+0x56>
 800b67c:	6843      	ldr	r3, [r0, #4]
 800b67e:	18e4      	adds	r4, r4, r3
 800b680:	d4f6      	bmi.n	800b670 <_swilseek+0x24>
 800b682:	682b      	ldr	r3, [r5, #0]
 800b684:	260a      	movs	r6, #10
 800b686:	466f      	mov	r7, sp
 800b688:	e9cd 3400 	strd	r3, r4, [sp]
 800b68c:	4630      	mov	r0, r6
 800b68e:	4639      	mov	r1, r7
 800b690:	beab      	bkpt	0x00ab
 800b692:	4606      	mov	r6, r0
 800b694:	4630      	mov	r0, r6
 800b696:	f7ff ffc9 	bl	800b62c <checkerror>
 800b69a:	2800      	cmp	r0, #0
 800b69c:	dbe1      	blt.n	800b662 <_swilseek+0x16>
 800b69e:	606c      	str	r4, [r5, #4]
 800b6a0:	e7e1      	b.n	800b666 <_swilseek+0x1a>
 800b6a2:	2e02      	cmp	r6, #2
 800b6a4:	d1ed      	bne.n	800b682 <_swilseek+0x36>
 800b6a6:	6803      	ldr	r3, [r0, #0]
 800b6a8:	260c      	movs	r6, #12
 800b6aa:	466f      	mov	r7, sp
 800b6ac:	9300      	str	r3, [sp, #0]
 800b6ae:	4630      	mov	r0, r6
 800b6b0:	4639      	mov	r1, r7
 800b6b2:	beab      	bkpt	0x00ab
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	f7ff ffb8 	bl	800b62c <checkerror>
 800b6bc:	1c43      	adds	r3, r0, #1
 800b6be:	d0d0      	beq.n	800b662 <_swilseek+0x16>
 800b6c0:	4404      	add	r4, r0
 800b6c2:	e7de      	b.n	800b682 <_swilseek+0x36>

0800b6c4 <_lseek>:
 800b6c4:	f7ff bfc2 	b.w	800b64c <_swilseek>

0800b6c8 <_swiclose>:
 800b6c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b6ca:	2402      	movs	r4, #2
 800b6cc:	9001      	str	r0, [sp, #4]
 800b6ce:	ad01      	add	r5, sp, #4
 800b6d0:	4620      	mov	r0, r4
 800b6d2:	4629      	mov	r1, r5
 800b6d4:	beab      	bkpt	0x00ab
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	4620      	mov	r0, r4
 800b6da:	f7ff ffa7 	bl	800b62c <checkerror>
 800b6de:	b003      	add	sp, #12
 800b6e0:	bd30      	pop	{r4, r5, pc}
	...

0800b6e4 <_close>:
 800b6e4:	b538      	push	{r3, r4, r5, lr}
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	f7ff ff86 	bl	800b5f8 <findslot>
 800b6ec:	4604      	mov	r4, r0
 800b6ee:	b930      	cbnz	r0, 800b6fe <_close+0x1a>
 800b6f0:	f7f9 ffee 	bl	80056d0 <__errno>
 800b6f4:	2309      	movs	r3, #9
 800b6f6:	6003      	str	r3, [r0, #0]
 800b6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6fc:	bd38      	pop	{r3, r4, r5, pc}
 800b6fe:	3d01      	subs	r5, #1
 800b700:	2d01      	cmp	r5, #1
 800b702:	d809      	bhi.n	800b718 <_close+0x34>
 800b704:	4b09      	ldr	r3, [pc, #36]	; (800b72c <_close+0x48>)
 800b706:	689a      	ldr	r2, [r3, #8]
 800b708:	691b      	ldr	r3, [r3, #16]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d104      	bne.n	800b718 <_close+0x34>
 800b70e:	f04f 33ff 	mov.w	r3, #4294967295
 800b712:	6003      	str	r3, [r0, #0]
 800b714:	2000      	movs	r0, #0
 800b716:	e7f1      	b.n	800b6fc <_close+0x18>
 800b718:	6820      	ldr	r0, [r4, #0]
 800b71a:	f7ff ffd5 	bl	800b6c8 <_swiclose>
 800b71e:	2800      	cmp	r0, #0
 800b720:	d1ec      	bne.n	800b6fc <_close+0x18>
 800b722:	f04f 33ff 	mov.w	r3, #4294967295
 800b726:	6023      	str	r3, [r4, #0]
 800b728:	e7e8      	b.n	800b6fc <_close+0x18>
 800b72a:	bf00      	nop
 800b72c:	20000f9c 	.word	0x20000f9c

0800b730 <_isatty>:
 800b730:	b570      	push	{r4, r5, r6, lr}
 800b732:	f7ff ff61 	bl	800b5f8 <findslot>
 800b736:	2509      	movs	r5, #9
 800b738:	4604      	mov	r4, r0
 800b73a:	b920      	cbnz	r0, 800b746 <_isatty+0x16>
 800b73c:	f7f9 ffc8 	bl	80056d0 <__errno>
 800b740:	6005      	str	r5, [r0, #0]
 800b742:	4620      	mov	r0, r4
 800b744:	bd70      	pop	{r4, r5, r6, pc}
 800b746:	4628      	mov	r0, r5
 800b748:	4621      	mov	r1, r4
 800b74a:	beab      	bkpt	0x00ab
 800b74c:	4604      	mov	r4, r0
 800b74e:	2c01      	cmp	r4, #1
 800b750:	d0f7      	beq.n	800b742 <_isatty+0x12>
 800b752:	f7f9 ffbd 	bl	80056d0 <__errno>
 800b756:	2400      	movs	r4, #0
 800b758:	4605      	mov	r5, r0
 800b75a:	2613      	movs	r6, #19
 800b75c:	4630      	mov	r0, r6
 800b75e:	4621      	mov	r1, r4
 800b760:	beab      	bkpt	0x00ab
 800b762:	4606      	mov	r6, r0
 800b764:	602e      	str	r6, [r5, #0]
 800b766:	e7ec      	b.n	800b742 <_isatty+0x12>

0800b768 <_init>:
 800b768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b76a:	bf00      	nop
 800b76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b76e:	bc08      	pop	{r3}
 800b770:	469e      	mov	lr, r3
 800b772:	4770      	bx	lr

0800b774 <_fini>:
 800b774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b776:	bf00      	nop
 800b778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b77a:	bc08      	pop	{r3}
 800b77c:	469e      	mov	lr, r3
 800b77e:	4770      	bx	lr
