0000: 80 67    JMP   0x0068
0002: 30       HALT  
0003: 30       HALT  

FILE: .\boot.asm
                                   (0001) ; Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0002) ;
                                   (0003) ;@Id: boot.tpl#103 @
                                   (0004) ;=============================================================================
                                   (0005) ;  FILENAME:   boot.asm
                                   (0006) ;  VERSION:    4.16
                                   (0007) ;  DATE:       6 October 2005
                                   (0008) ;
                                   (0009) ;  DESCRIPTION:
                                   (0010) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                   (0011) ;
                                   (0012) ;  Copyright (C) Cypress Semiconductor 2000-2005. All rights reserved.
                                   (0013) ;
                                   (0014) ; NOTES:
                                   (0015) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                   (0016) ; the project's root directory to create BOOT.ASM. Any changes made to
                                   (0017) ; BOOT.ASM will be  overwritten every time the project is generated; therfore
                                   (0018) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                   (0019) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                   (0020) ; are not accidentally modified.
                                   (0021) ;
                                   (0022) ;=============================================================================
                                   (0023) 
                                   (0024) include ".\lib\GlobalParams.inc"
                                   (0025) include "m8c.inc"
                                   (0026) include "m8ssc.inc"
                                   (0027) include "memory.inc"
                                   (0028) 
                                   (0029) ;--------------------------------------
                                   (0030) ; Export Declarations
                                   (0031) ;--------------------------------------
                                   (0032) 
                                   (0033) export __Start
                                   (0034) export __bss_start
                                   (0035) export __data_start
                                   (0036) export __idata_start
                                   (0037) export __func_lit_start
                                   (0038) export __text_start
                                   (0039) export  _bGetPowerSetting
                                   (0040) export   bGetPowerSetting
                                   (0041) 
                                   (0042) 
                                   (0043) ;--------------------------------------
                                   (0044) ; Optimization flags
                                   (0045) ;--------------------------------------
                                   (0046) ;
                                   (0047) ; To change the value of these flags, modify the file boot.tpl, not
                                   (0048) ; boot.asm. See the notes in the banner comment at the beginning of
                                   (0049) ; this file.
                                   (0050) 
                                   (0051) ; Optimization for Assembly language (only) projects and C-language projects
                                   (0052) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                   (0053) ;   Set to 1: Support for C Run-time Environment initialization
                                   (0054) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                   (0055) ;
                                   (0056) C_LANGUAGE_SUPPORT:              equ 1
                                   (0057) 
                                   (0058) 
                                   (0059) ; The following equate is required for proper operation. Reseting its value
                                   (0060) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                   (0061) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                   (0062) ; and PLL_Lock must take place within user code. See the family data sheet for
                                   (0063) ; the requirements of starting the ECO and PLL lock mode.
                                   (0064) ;
                                   (0065) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                   (0066) ;                invoking main
                                   (0067) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                   (0068) ;               the time code in main starts executing.
                                   (0069) ;
                                   (0070) WAIT_FOR_32K:                    equ 1
                                   (0071) 
                                   (0072) 
                                   (0073) ; For historical reasons, by default the boot code uses an lcall instruction
                                   (0074) ; to invoke the user's _main code. If _main executes a return instruction,
                                   (0075) ; boot provides an infinite loop. By changing the following equate from zero
                                   (0076) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                   (0077) ; bytes on the stack which are otherwise required for the return address. If
                                   (0078) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                   (0079) ; release, the C compiler automatically places an infinite loop at the end
                                   (0080) ; of main, rather than a return instruction.)
                                   (0081) ;
                                   (0082) ENABLE_LJMP_TO_MAIN:             equ 0
                                   (0083) 
                                   (0084) 
                                   (0085) ;-----------------------------------------------------------------------------
                                   (0086) ; Interrupt Vector Table
                                   (0087) ;-----------------------------------------------------------------------------
                                   (0088) ;
                                   (0089) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                   (0090) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                   (0091) ; very short ISRs could be encoded within the table itself. Normally,
                                   (0092) ; vector jump targets are modified automatically according to the user
                                   (0093) ; modules selected. This occurs when the 'Generate Application' opera-
                                   (0094) ; tion is run causing PSoC Designer to create boot.asm and the other
                                   (0095) ; configuration files. If you need to hard code a vector, update the
                                   (0096) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                   (0097) ; of this file.
                                   (0098) ;-----------------------------------------------------------------------------
                                   (0099) 
                                   (0100)     AREA TOP (ROM, ABS, CON)
                                   (0101) 
                                   (0102)     org   0                        ;Reset Interrupt Vector
                                   (0103)     jmp   __Start                  ;First instruction executed following a Reset
                                   (0104) 
                                   (0105)     org   04h                      ;Supply Monitor Interrupt Vector
0004: 30       HALT                (0106)     halt                           ;Stop execution if power falls too low
0005: 30       HALT  
0006: 30       HALT  
0007: 30       HALT  
                                   (0107) 
                                   (0108)     org   08h                      ;Analog Column 0 Interrupt Vector
                                   (0109)     // call	void_handler
0008: 7E       RETI                (0110)     reti
0009: 30       HALT  
000A: 30       HALT  
000B: 30       HALT  
                                   (0111) 
                                   (0112)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                   (0113)     // call	void_handler
000C: 7E       RETI                (0114)     reti
000D: 30       HALT  
000E: 30       HALT  
000F: 30       HALT  
                                   (0115) 
                                   (0116)     org   10h                      ;Analog Column 2 Interrupt Vector
                                   (0117)     // call	void_handler
0010: 7E       RETI                (0118)     reti
0011: 30       HALT  
0012: 30       HALT  
0013: 30       HALT  
                                   (0119) 
                                   (0120)     org   14h                      ;Analog Column 3 Interrupt Vector
                                   (0121)     // call	void_handler
0014: 7E       RETI                (0122)     reti
0015: 30       HALT  
0016: 30       HALT  
0017: 30       HALT  
                                   (0123) 
                                   (0124)     org   18h                      ;VC3 Interrupt Vector
                                   (0125)     // call	void_handler
0018: 7E       RETI                (0126)     reti
0019: 30       HALT  
001A: 30       HALT  
001B: 30       HALT  
                                   (0127) 
                                   (0128)     org   1Ch                      ;GPIO Interrupt Vector
                                   (0129)     // call	void_handler
001C: 7E       RETI                (0130)     reti
001D: 30       HALT  
001E: 30       HALT  
001F: 30       HALT  
                                   (0131) 
                                   (0132)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
0020: 7D 04 10 LJMP  0x0410        (0133)     ljmp	_Timer8_ISR
0023: 7E       RETI                (0134)     reti
                                   (0135) 
                                   (0136)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                   (0137)     // call	void_handler
0024: 7E       RETI                (0138)     reti
0025: 30       HALT  
0026: 30       HALT  
0027: 30       HALT  
                                   (0139) 
                                   (0140)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
0028: 7D 03 9C LJMP  0x039C        (0141)     ljmp	_UART_TX_ISR
002B: 7E       RETI                (0142)     reti
                                   (0143) 
                                   (0144)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
002C: 7D 03 9D LJMP  0x039D        (0145)     ljmp	_UART_RX_ISR
002F: 7E       RETI                (0146)     reti
                                   (0147) 
                                   (0148)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                   (0149)     // call	void_handler
0030: 7E       RETI                (0150)     reti
0031: 30       HALT  
0032: 30       HALT  
0033: 30       HALT  
                                   (0151) 
                                   (0152)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                   (0153)     // call	void_handler
0034: 7E       RETI                (0154)     reti
0035: 30       HALT  
0036: 30       HALT  
0037: 30       HALT  
                                   (0155) 
                                   (0156)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                   (0157)     // call	void_handler
0038: 7E       RETI                (0158)     reti
0039: 30       HALT  
003A: 30       HALT  
003B: 30       HALT  
                                   (0159) 
                                   (0160)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                   (0161)     // call	void_handler
003C: 7E       RETI                (0162)     reti
003D: 30       HALT  
003E: 30       HALT  
003F: 30       HALT  
                                   (0163) 
                                   (0164)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                   (0165)     // call	void_handler
0040: 7E       RETI                (0166)     reti
0041: 30       HALT  
0042: 30       HALT  
0043: 30       HALT  
                                   (0167) 
                                   (0168)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                   (0169)     // call	void_handler
0044: 7E       RETI                (0170)     reti
0045: 30       HALT  
0046: 30       HALT  
0047: 30       HALT  
                                   (0171) 
                                   (0172)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                   (0173)     // call	void_handler
0048: 7E       RETI                (0174)     reti
0049: 30       HALT  
004A: 30       HALT  
004B: 30       HALT  
                                   (0175) 
                                   (0176)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                   (0177)     // call	void_handler
004C: 7E       RETI                (0178)     reti
004D: 30       HALT  
004E: 30       HALT  
004F: 30       HALT  
                                   (0179) 
                                   (0180)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                   (0181)     // call	void_handler
0050: 7E       RETI                (0182)     reti
0051: 30       HALT  
0052: 30       HALT  
0053: 30       HALT  
                                   (0183) 
                                   (0184)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                   (0185)     // call	void_handler
0054: 7E       RETI                (0186)     reti
0055: 30       HALT  
0056: 30       HALT  
0057: 30       HALT  
                                   (0187) 
                                   (0188)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                   (0189)     // call	void_handler
0058: 7E       RETI                (0190)     reti
0059: 30       HALT  
005A: 30       HALT  
005B: 30       HALT  
                                   (0191) 
                                   (0192)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                   (0193)     // call	void_handler
005C: 7E       RETI                (0194)     reti
005D: 30       HALT  
005E: 30       HALT  
005F: 30       HALT  
                                   (0195) 
                                   (0196)     org   60h                      ;PSoC I2C Interrupt Vector
                                   (0197)     // call	void_handler
0060: 7E       RETI                (0198)     reti
0061: 30       HALT  
0062: 30       HALT  
0063: 30       HALT  
                                   (0199) 
                                   (0200)     org   64h                      ;Sleep Timer Interrupt Vector
                                   (0201)     // call	void_handler
0064: 7E       RETI                (0202)     reti
0065: 30       HALT  
0066: 30       HALT  
0067: 30       HALT  
                                   (0203) 
                                   (0204) ;-----------------------------------------------------------------------------
                                   (0205) ;  Start of Execution.
                                   (0206) ;-----------------------------------------------------------------------------
                                   (0207) ;  The Supervisory ROM SWBootReset function has already completed the
                                   (0208) ;  calibrate1 process, loading trim values for 5 volt operation.
                                   (0209) ;
                                   (0210)     org 68h
                                   (0211) __Start:
                                   (0212) 
                                   (0213)     ; initialize SMP values for voltage stabilization, if required,
                                   (0214)     ; leaving power-on reset (POR) level at the default (low) level, at
                                   (0215)     ; least for now. 
                                   (0216)     ;
0068: 71 10    OR    F,16          (0217)     M8C_SetBank1
006A: 62 E3 87 MOV   REG[227],135  (0218)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
006D: 70 EF    AND   F,239         (0219)     M8C_SetBank0
                                   (0220) 
                                   (0221)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
006F: 50 20    MOV   A,32          (0222)     mov   A, 20h
0071: 28       ROMX                (0223)     romx
0072: 50 40    MOV   A,64          (0224)     mov   A, 40h
0074: 28       ROMX                (0225)     romx
0075: 50 60    MOV   A,96          (0226)     mov   A, 60h
0077: 28       ROMX                (0227)     romx
                                   (0228)     ; %45%20%46%46% End workaround
                                   (0229) 
                                   (0230) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                   (0231)     M8C_EnableWatchDog
                                   (0232) ENDIF
                                   (0233) 
                                   (0234) IF ( SELECT_32K )
                                   (0235)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                   (0236) ELSE
0078: 41 FE FB AND   REG[254],251  (0237)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                   (0238) ENDIF
                                   (0239) 
                                   (0240)     ;---------------------------
                                   (0241)     ; Set up the Temporary stack
                                   (0242)     ;---------------------------
                                   (0243)     ; A temporary stack is set up for the SSC instructions.
                                   (0244)     ; The real stack start will be assigned later.
                                   (0245)     ;
                                   (0246) _stack_start:          equ 80h
007B: 50 80    MOV   A,128         (0247)     mov   A, _stack_start          ; Set top of stack to end of used RAM
007D: 4E       SWAP  SP,A          (0248)     swap  SP, A                    ; This is only temporary if going to LMM
                                   (0249) 
                                   (0250)     ;-----------------------------------------------
                                   (0251)     ; Set Power-related Trim & the AGND Bypass bit.
                                   (0252)     ;-----------------------------------------------
                                   (0253) 
                                   (0254) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                   (0255)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                   (0256)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                   (0257)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                   (0258)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                   (0259)   IF ( AGND_BYPASS )
                                   (0260)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                   (0261)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                   (0262)     ; bit in the write-only BDG_TR register. Recalculate the register
                                   (0263)     ; value using the proper trim values.
                                   (0264)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                   (0265)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                   (0266)   ENDIF
                                   (0267)  ENDIF
                                   (0268) ENDIF ; 5.0 V Operation
                                   (0269) 
                                   (0270) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                   (0271)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                   (0272)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                   (0273)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                   (0274)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                   (0275)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                   (0276)  ENDIF
                                   (0277) ENDIF ; 3.3 Volt Operation
                                   (0278) 
007E: 55 F8 00 MOV   [248],0       (0279)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
0081: 55 F9 00 MOV   [249],0       (0280)     mov  [bSSC_KEYSP], 0
                                   (0281) 
                                   (0282)     ;---------------------------------------
                                   (0283)     ; Initialize Crystal Oscillator and PLL
                                   (0284)     ;---------------------------------------
                                   (0285) 
                                   (0286) IF ( SELECT_32K & WAIT_FOR_32K )
                                   (0287)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                   (0288)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                   (0289)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                   (0290)     ; the ECO to stabilize.
                                   (0291)     ;
                                   (0292)     M8C_SetBank1
                                   (0293)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                   (0294)     M8C_SetBank0
                                   (0295)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                   (0296)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                   (0297)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                   (0298) .WaitFor1s:
                                   (0299)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                   (0300)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                   (0301)                                           ;   since interrupts are not globally enabled
                                   (0302) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                   (0303)     ; Either no ECO, or waiting for stable clock is to be done in main
0084: 71 10    OR    F,16          (0304)     M8C_SetBank1
0086: 62 E0 02 MOV   REG[224],2    (0305)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0089: 70 EF    AND   F,239         (0306)     M8C_SetBank0
008B: 62 E3 38 MOV   REG[227],56   (0307)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                   (0308) 
                                   (0309) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                   (0310) 
                                   (0311) IF ( PLL_MODE )
                                   (0312)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                   (0313)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                   (0314)     ;
                                   (0315)     M8C_SetBank1
                                   (0316)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                   (0317)     M8C_SetBank0
                                   (0318)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                   (0319)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                   (0320) 
                                   (0321) .WaitFor16ms:
                                   (0322)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                   (0323)     jz   .WaitFor16ms
                                   (0324)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                   (0325)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                   (0326)     M8C_SetBank0
                                   (0327) 
                                   (0328) IF      ( WAIT_FOR_32K )
                                   (0329) ELSE ; !( WAIT_FOR_32K )
                                   (0330)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                   (0331)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                   (0332) ENDIF ;(WAIT_FOR_32K)
                                   (0333) ENDIF ;(PLL_MODE)
                                   (0334) 
                                   (0335)     ;------------------------
                                   (0336)     ; Close CT leakage path.
                                   (0337)     ;------------------------
008E: 62 71 05 MOV   REG[113],5    (0338)     mov   reg[ACB00CR0], 05h
0091: 62 75 05 MOV   REG[117],5    (0339)     mov   reg[ACB01CR0], 05h
0094: 62 79 05 MOV   REG[121],5    (0340)     mov   reg[ACB02CR0], 05h
0097: 62 7D 05 MOV   REG[125],5    (0341)     mov   reg[ACB03CR0], 05h
                                   (0342) 
                                   (0343)     ;---------------------------------------------
                                   (0344)     ; Enter the Large Memory Model, if applicable
                                   (0345)     ;---------------------------------------------
                                   (0346) IF ( SYSTEM_LARGE_MEMORY_MODEL )
009A: 62 D1 07 MOV   REG[209],7    (0347)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
009D: 50 00    MOV   A,0           (0348)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
009F: 4E       SWAP  SP,A          (0349)     swap  A, SP
00A0: 62 D3 07 MOV   REG[211],7    (0350)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
00A3: 62 D0 00 MOV   REG[208],0    (0351)     RAM_SETPAGE_CUR 0
00A6: 62 D5 00 MOV   REG[213],0    (0352)     RAM_SETPAGE_MVW 0
00A9: 62 D4 00 MOV   REG[212],0    (0353)     RAM_SETPAGE_MVR 0
                                   (0354) 
                                   (0355)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00AC: 71 C0    OR    F,192         (0356)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                   (0357)   ELSE
                                   (0358)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                   (0359)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                   (0360) ELSE
                                   (0361)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                   (0362)     swap  SP, A
                                   (0363) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                   (0364) 
                                   (0365)     ;-------------------------
                                   (0366)     ; Load Base Configuration
                                   (0367)     ;-------------------------
                                   (0368)     ; Load global parameter settings and load the user modules in the
                                   (0369)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                   (0370)     ; to minimize start up time; (2) We may still need to play with the
                                   (0371)     ; Sleep Timer.
                                   (0372)     ;
00AE: 7C 03 89 LCALL 0x0389        (0373)     lcall LoadConfigInit
                                   (0374) 
                                   (0375)     ;-----------------------------------
                                   (0376)     ; Initialize C Run-Time Environment
                                   (0377)     ;-----------------------------------
                                   (0378) IF ( C_LANGUAGE_SUPPORT )
                                   (0379) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                   (0380)     mov  A,0                           ; clear the 'bss' segment to zero
                                   (0381)     mov  [__r0],<__bss_start
                                   (0382) BssLoop:
                                   (0383)     cmp  [__r0],<__bss_end
                                   (0384)     jz   BssDone
                                   (0385)     mvi  [__r0],A
                                   (0386)     jmp  BssLoop
                                   (0387) BssDone:
                                   (0388)     mov  A,>__idata_start              ; copy idata to data segment
                                   (0389)     mov  X,<__idata_start
                                   (0390)     mov  [__r0],<__data_start
                                   (0391) IDataLoop:
                                   (0392)     cmp  [__r0],<__data_end
                                   (0393)     jz   C_RTE_Done
                                   (0394)     push A
                                   (0395)     romx
                                   (0396)     mvi  [__r0],A
                                   (0397)     pop  A
                                   (0398)     inc  X
                                   (0399)     adc  A,0
                                   (0400)     jmp  IDataLoop
                                   (0401) 
                                   (0402) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                   (0403) 
                                   (0404) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00B1: 62 D0 00 MOV   REG[208],0    (0405)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                   (0406)                                        ; to use the Virtual Register page.
                                   (0407) 
                                   (0408)     ; Dereference the constant (flash) pointer pXIData to access the start
                                   (0409)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                   (0410)     ; text segment and may have been relocated by the Code Compressor.
                                   (0411)     ;
00B4: 50 01    MOV   A,1           (0412)     mov   A, >__pXIData                ; Get the address of the flash
00B6: 57 B7    MOV   X,183         (0413)     mov   X, <__pXIData                ;   pointer to the xidata area.
00B8: 08       PUSH  A             (0414)     push  A
00B9: 28       ROMX                (0415)     romx                               ; get the MSB of xidata's address
00BA: 53 16    MOV   [__r0],A      (0416)     mov   [__r0], A
00BC: 18       POP   A             (0417)     pop   A
00BD: 75       INC   X             (0418)     inc   X
00BE: 09 00    ADC   A,0           (0419)     adc   A, 0
00C0: 28       ROMX                (0420)     romx                               ; get the LSB of xidata's address
00C1: 4B       SWAP  A,X           (0421)     swap  A, X
00C2: 51 16    MOV   A,[22]        (0422)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                   (0423)                                        ;   XIData structure list in flash
00C4: 80 04    JMP   0x00C9        (0424)     jmp   .AccessStruct
                                   (0425) 
                                   (0426)     ; Unpack one element in the xidata "structure list" that specifies the
                                   (0427)     ; values of C variables. Each structure contains 3 member elements.
                                   (0428)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                   (0429)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                   (0430)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                   (0431)     ; contains 0xFF. There are two formats for the struct depending on the
                                   (0432)     ; value in the second member element, an unsigned byte:
                                   (0433)     ; (1) If the value of the second element is non-zero, it represents
                                   (0434)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                   (0435)     ; third member of the struct is an array of bytes of length 'size' and
                                   (0436)     ; the bytes are copied to the block of RAM.
                                   (0437)     ; (2) If the value of the second element is zero, the block of RAM is
                                   (0438)     ; to be cleared to zero. In this case, the third member of the struct
                                   (0439)     ; is an unsigned byte containing the number of bytes to clear.
                                   (0440) 
                                   (0441) .AccessNextStructLoop:
00C6: 75       INC   X             (0442)     inc   X                            ; pXIData++
00C7: 09 00    ADC   A,0           (0443)     adc   A, 0
                                   (0444) .AccessStruct:                         ; Entry point for first block
                                   (0445)     ;
                                   (0446)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                   (0447)     ;
00C9: 62 E3 00 MOV   REG[227],0    (0448)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00CC: 08       PUSH  A             (0449)     push  A
00CD: 28       ROMX                (0450)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00CE: 60 D5    MOV   REG[213],A    (0451)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D0: 74       INC   A             (0452)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00D1: A0 4B    JZ    0x011D        (0453)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00D3: 18       POP   A             (0454)     pop   A                            ; restore pXIData to [A,X]
00D4: 75       INC   X             (0455)     inc   X                            ; pXIData++
00D5: 09 00    ADC   A,0           (0456)     adc   A, 0
00D7: 08       PUSH  A             (0457)     push  A
00D8: 28       ROMX                (0458)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00D9: 53 16    MOV   [__r0],A      (0459)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00DB: 18       POP   A             (0460)     pop   A                            ; restore pXIData to [A,X]
00DC: 75       INC   X             (0461)     inc   X                            ; pXIData++ (point to size)
00DD: 09 00    ADC   A,0           (0462)     adc   A, 0
00DF: 08       PUSH  A             (0463)     push  A
00E0: 28       ROMX                (0464)     romx                               ; Get the size (CPU.A <- *pXIData)
00E1: A0 1C    JZ    0x00FE        (0465)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00E3: 53 15    MOV   [__r1],A      (0466)     mov   [__r1], A                    ;             else downcount in __r1
00E5: 18       POP   A             (0467)     pop   A                            ; restore pXIData to [A,X]
                                   (0468) 
                                   (0469) .CopyNextByteLoop:
                                   (0470)     ; For each byte in the structure's array member, copy from flash to RAM.
                                   (0471)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                   (0472)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                   (0473)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                   (0474)     ;
00E6: 75       INC   X             (0475)     inc   X                            ; pXIData++ (point to next data byte)
00E7: 09 00    ADC   A,0           (0476)     adc   A, 0
00E9: 08       PUSH  A             (0477)     push  A
00EA: 28       ROMX                (0478)     romx                               ; Get the data value (CPU.A <- *pXIData)
00EB: 3F 16    MVI   [__r0],A      (0479)     mvi   [__r0], A                    ; Transfer the data to RAM
00ED: 47 16 FF TST   [22],255      (0480)     tst   [__r0], 0xff                 ; Check for page crossing
00F0: B0 06    JNZ   0x00F7        (0481)     jnz   .CopyLoopTail                ;   No crossing, keep going
00F2: 5D D5    MOV   A,REG[213]    (0482)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00F4: 74       INC   A             (0483)     inc   A
00F5: 60 D5    MOV   REG[213],A    (0484)     mov   reg[ MVW_PP], A
                                   (0485) .CopyLoopTail:
00F7: 18       POP   A             (0486)     pop   A                            ; restore pXIData to [A,X]
00F8: 7A 15    DEC   [__r1]        (0487)     dec   [__r1]                       ; End of this array in flash?
00FA: BF EB    JNZ   0x00E6        (0488)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
00FC: 8F C9    JMP   0x00C6        (0489)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                   (0490) 
                                   (0491) .ClearRAMBlockToZero:
00FE: 18       POP   A             (0492)     pop   A                            ; restore pXIData to [A,X]
00FF: 75       INC   X             (0493)     inc   X                            ; pXIData++ (point to next data byte)
0100: 09 00    ADC   A,0           (0494)     adc   A, 0
0102: 08       PUSH  A             (0495)     push  A
0103: 28       ROMX                (0496)     romx                               ; Get the run length (CPU.A <- *pXIData)
0104: 53 15    MOV   [__r1],A      (0497)     mov   [__r1], A                    ; Initialize downcounter
0106: 50 00    MOV   A,0           (0498)     mov   A, 0                         ; Initialize source data
                                   (0499) 
                                   (0500) .ClearRAMBlockLoop:
                                   (0501)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                   (0502)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                   (0503)     ;
0108: 3F 16    MVI   [__r0],A      (0504)     mvi   [__r0], A                    ; Clear a byte
010A: 47 16 FF TST   [22],255      (0505)     tst   [__r0], 0xff                 ; Check for page crossing
010D: B0 08    JNZ   0x0116        (0506)     jnz   .ClearLoopTail               ;   No crossing, keep going
010F: 5D D5    MOV   A,REG[213]    (0507)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0111: 74       INC   A             (0508)     inc   A
0112: 60 D5    MOV   REG[213],A    (0509)     mov   reg[ MVW_PP], A
0114: 50 00    MOV   A,0           (0510)     mov   A, 0                         ; Restore the zero used for clearing
                                   (0511) .ClearLoopTail:
0116: 7A 15    DEC   [__r1]        (0512)     dec   [__r1]                       ; Was this the last byte?
0118: BF EF    JNZ   0x0108        (0513)     jnz   .ClearRAMBlockLoop           ;   No,  continue
011A: 18       POP   A             (0514)     pop   A                            ;   Yes, restore pXIData to [A,X] and
011B: 8F AA    JMP   0x00C6        (0515)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                   (0516) 
                                   (0517) .C_RTE_WrapUp:
011D: 18       POP   A             (0518)     pop   A                            ; balance stack
                                   (0519) 
                                   (0520) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                   (0521) 
                                   (0522) C_RTE_Done:
                                   (0523) 
                                   (0524) ENDIF ; C_LANGUAGE_SUPPORT
                                   (0525) 
                                   (0526)     ;-------------------------------
                                   (0527)     ; Voltage Stabilization for SMP
                                   (0528)     ;-------------------------------
                                   (0529) 
                                   (0530) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                   (0531) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                   (0532)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                   (0533)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                   (0534)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                   (0535)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                   (0536)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                   (0537)     M8C_SetBank1
                                   (0538)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                   (0539)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                   (0540)     M8C_SetBank0
                                   (0541)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                   (0542)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                   (0543) .WaitFor2ms:
                                   (0544)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                   (0545)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                   (0546) ENDIF ; SMP is operational
                                   (0547) ENDIF ; 5.0V Operation
                                   (0548) 
                                   (0549)     ;-------------------------------
                                   (0550)     ; Set Power-On Reset (POR) Level
                                   (0551)     ;-------------------------------
011E: 71 10    OR    F,16          (0552)     M8C_SetBank1
                                   (0553) 
                                   (0554) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                   (0555)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                   (0556)  ELSE                                       ;    No, fast mode
                                   (0557)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                   (0558)                                             ;       no, set midpoint POR in user code, if desired
                                   (0559)   ELSE ; 24HMz                              ;
                                   (0560)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                   (0561)   ENDIF ; 24MHz
                                   (0562)  ENDIF ; Slow Mode
                                   (0563) ENDIF ; 5.0V Operation
                                   (0564) 
0120: 70 EF    AND   F,239         (0565)     M8C_SetBank0
                                   (0566) 
                                   (0567)     ;----------------------------
                                   (0568)     ; Wrap up and invoke "main"
                                   (0569)     ;----------------------------
                                   (0570) 
                                   (0571)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                   (0572)     ; no interrupts should be enabled now, so may as well clear the register.
                                   (0573)     ;
0122: 62 E0 00 MOV   REG[224],0    (0574)     mov  reg[INT_MSK0],0
                                   (0575) 
                                   (0576)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                   (0577)     ; And put decimator in full mode so it does not consume too much current.
                                   (0578)     ;
0125: 71 10    OR    F,16          (0579)     M8C_SetBank1
0127: 62 E0 00 MOV   REG[224],0    (0580)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
012A: 43 E7 80 OR    REG[231],128  (0581)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
012D: 70 EF    AND   F,239         (0582)     M8C_SetBank0
                                   (0583) 
                                   (0584)     ; Global Interrupt are NOT enabled, this should be done in main().
                                   (0585)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                   (0586)     ; Global Interrupts should be enabled as soon as possible in main().
                                   (0587)     ;
012F: 62 E2 00 MOV   REG[226],0    (0588)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                   (0589)                                    ; have been set during the boot process.
                                   (0590) IF ENABLE_LJMP_TO_MAIN
                                   (0591)     ljmp  _main                    ; goto main (no return)
                                   (0592) ELSE
0132: 7C 06 95 LCALL _main         (0593)     lcall _main                    ; call main
                                   (0594) .Exit:
0135: 8F FF    JMP   0x0135        (0595)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                   (0596) ENDIF
                                   (0597) 
                                   (0598)     ;---------------------------------
                                   (0599)     ; Library Access to Global Parms
                                   (0600)     ;---------------------------------
                                   (0601)     ;
                                   (0602)  bGetPowerSetting:
                                   (0603) _bGetPowerSetting:
                                   (0604)     ; Returns value of POWER_SETTING in the A register.
                                   (0605)     ; No inputs. No Side Effects.
                                   (0606)     ;
0137: 50 10    MOV   A,16          (0607)     mov   A, POWER_SETTING
0139: 7F       RET                 (0608)     ret
013A: 30       HALT  
013B: 30       HALT  
013C: 30       HALT  
013D: 30       HALT  
013E: 30       HALT  
013F: 30       HALT  
0140: 30       HALT  
0141: 30       HALT  
0142: 30       HALT  
0143: 30       HALT  
0144: 30       HALT  
0145: 30       HALT  
0146: 30       HALT  
0147: 30       HALT  
0148: 30       HALT  
0149: 30       HALT  
014A: 30       HALT  
014B: 30       HALT  
014C: 30       HALT  
014D: 30       HALT  
014E: 30       HALT  
014F: 30       HALT  
0150: 30       HALT  
0151: 30       HALT  
0152: 30       HALT  
0153: 30       HALT  
0154: 30       HALT  
0155: 30       HALT  
0156: 30       HALT  
0157: 30       HALT  
0158: 30       HALT  
0159: 30       HALT  
015A: 30       HALT  
015B: 30       HALT  
015C: 30       HALT  
015D: 30       HALT  
015E: 30       HALT  
015F: 30       HALT  
0160: 30       HALT  
0161: 30       HALT  
0162: 30       HALT  
0163: 30       HALT  
0164: 30       HALT  
0165: 30       HALT  
0166: 30       HALT  
0167: 30       HALT  
0168: 30       HALT  
0169: 30       HALT  
016A: 30       HALT  
016B: 30       HALT  
016C: 30       HALT  
016D: 30       HALT  
016E: 30       HALT  
016F: 30       HALT  
0170: 30       HALT  
0171: 30       HALT  
0172: 30       HALT  
0173: 30       HALT  
0174: 30       HALT  
0175: 30       HALT  
0176: 30       HALT  
0177: 30       HALT  
0178: 30       HALT  
0179: 30       HALT  
017A: 30       HALT  
017B: 30       HALT  
017C: 30       HALT  
017D: 30       HALT  
017E: 30       HALT  
017F: 30       HALT  
0180: 30       HALT  
0181: 30       HALT  
0182: 30       HALT  
0183: 30       HALT  
0184: 30       HALT  
0185: 30       HALT  
0186: 30       HALT  
0187: 30       HALT  
0188: 30       HALT  
0189: 30       HALT  
018A: 30       HALT  
018B: 30       HALT  
018C: 30       HALT  
018D: 30       HALT  
018E: 30       HALT  
018F: 30       HALT  
0190: 30       HALT  
0191: 30       HALT  
0192: 30       HALT  
0193: 30       HALT  
0194: 30       HALT  
0195: 30       HALT  
0196: 30       HALT  
0197: 30       HALT  
0198: 30       HALT  
0199: 30       HALT  
019A: 30       HALT  
019B: 30       HALT  
019C: 30       HALT  
019D: 30       HALT  
019E: 30       HALT  
019F: 30       HALT  
01A0: 42 6F 74 AND   REG[X+111],116
01A3: 6F 6E    RRC   [X+110]
01A5: 20       POP   X
01A6: 72 6F    XOR   F,111
01A8: 6A       RLC   A
01A9: 6F 00    RRC   [X+0]
01AB: 50 48    MOV   A,72
01AD: 4F       MOV   X,SP
01AE: 54 4F    MOV   [X+79],A
01B0: 53 6F    MOV   [111],A
01B2: 43 20 56 OR    REG[32],86
01B5: 30       HALT  
01B6: 00       SWI   
01B7: 06 FC 71 ADD   [252],113

FILE: lib\psocconfigtbl.asm
                                   (0001) ; Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0002) ;
                                   (0003) include "m8c.inc"
                                   (0004) ;  Personalization tables 
                                   (0005) export LoadConfigTBL_terminalv1
                                   (0006) AREA psoc_config(rom, rel)
                                   (0007) LoadConfigTBL_terminalv1:
                                   (0008) ;  Ordered Global Register values
01BA: 10       PUSH  X             (0009) 	M8C_SetBank1
01BB: 62 00 A0 MOV   REG[0],160    (0010) 	mov	reg[00h], a0h		; Port_0_DriveMode_0 register (PRT0DM0)
01BE: 62 01 FF MOV   REG[1],255    (0011) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
01C1: 70 EF    AND   F,239         (0012) 	M8C_SetBank0
01C3: 62 03 5F MOV   REG[3],95     (0013) 	mov	reg[03h], 5fh		; Port_0_DriveMode_2 register (PRT0DM2)
01C6: 62 02 00 MOV   REG[2],0      (0014) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
01C9: 71 10    OR    F,16          (0015) 	M8C_SetBank1
01CB: 62 02 00 MOV   REG[2],0      (0016) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
01CE: 62 03 00 MOV   REG[3],0      (0017) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
01D1: 70 EF    AND   F,239         (0018) 	M8C_SetBank0
01D3: 62 01 00 MOV   REG[1],0      (0019) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
01D6: 71 10    OR    F,16          (0020) 	M8C_SetBank1
01D8: 62 04 10 MOV   REG[4],16     (0021) 	mov	reg[04h], 10h		; Port_1_DriveMode_0 register (PRT1DM0)
01DB: 62 05 EF MOV   REG[5],239    (0022) 	mov	reg[05h], efh		; Port_1_DriveMode_1 register (PRT1DM1)
01DE: 70 EF    AND   F,239         (0023) 	M8C_SetBank0
01E0: 62 07 AF MOV   REG[7],175    (0024) 	mov	reg[07h], afh		; Port_1_DriveMode_2 register (PRT1DM2)
01E3: 62 06 50 MOV   REG[6],80     (0025) 	mov	reg[06h], 50h		; Port_1_GlobalSelect register (PRT1GS)
01E6: 71 10    OR    F,16          (0026) 	M8C_SetBank1
01E8: 62 06 00 MOV   REG[6],0      (0027) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
01EB: 62 07 00 MOV   REG[7],0      (0028) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
01EE: 70 EF    AND   F,239         (0029) 	M8C_SetBank0
01F0: 62 05 00 MOV   REG[5],0      (0030) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
01F3: 71 10    OR    F,16          (0031) 	M8C_SetBank1
01F5: 62 08 7F MOV   REG[8],127    (0032) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
01F8: 62 09 80 MOV   REG[9],128    (0033) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
01FB: 70 EF    AND   F,239         (0034) 	M8C_SetBank0
01FD: 62 0B 80 MOV   REG[11],128   (0035) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
0200: 62 0A 00 MOV   REG[10],0     (0036) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0203: 71 10    OR    F,16          (0037) 	M8C_SetBank1
0205: 62 0A 00 MOV   REG[10],0     (0038) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
0208: 62 0B 00 MOV   REG[11],0     (0039) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
020B: 70 EF    AND   F,239         (0040) 	M8C_SetBank0
020D: 62 09 00 MOV   REG[9],0      (0041) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0210: 71 10    OR    F,16          (0042) 	M8C_SetBank1
0212: 62 0C 00 MOV   REG[12],0     (0043) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
0215: 62 0D 00 MOV   REG[13],0     (0044) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
0218: 70 EF    AND   F,239         (0045) 	M8C_SetBank0
021A: 62 0F 00 MOV   REG[15],0     (0046) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
021D: 62 0E 00 MOV   REG[14],0     (0047) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0220: 71 10    OR    F,16          (0048) 	M8C_SetBank1
0222: 62 0E 00 MOV   REG[14],0     (0049) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
0225: 62 0F 00 MOV   REG[15],0     (0050) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
0228: 70 EF    AND   F,239         (0051) 	M8C_SetBank0
022A: 62 0D 00 MOV   REG[13],0     (0052) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
022D: 71 10    OR    F,16          (0053) 	M8C_SetBank1
022F: 62 10 00 MOV   REG[16],0     (0054) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
0232: 62 11 00 MOV   REG[17],0     (0055) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
0235: 70 EF    AND   F,239         (0056) 	M8C_SetBank0
0237: 62 13 00 MOV   REG[19],0     (0057) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
023A: 62 12 00 MOV   REG[18],0     (0058) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
023D: 71 10    OR    F,16          (0059) 	M8C_SetBank1
023F: 62 12 00 MOV   REG[18],0     (0060) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
0242: 62 13 00 MOV   REG[19],0     (0061) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
0245: 70 EF    AND   F,239         (0062) 	M8C_SetBank0
0247: 62 11 00 MOV   REG[17],0     (0063) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
024A: 71 10    OR    F,16          (0064) 	M8C_SetBank1
024C: 62 14 00 MOV   REG[20],0     (0065) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
024F: 62 15 00 MOV   REG[21],0     (0066) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
0252: 70 EF    AND   F,239         (0067) 	M8C_SetBank0
0254: 62 17 00 MOV   REG[23],0     (0068) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0257: 62 16 00 MOV   REG[22],0     (0069) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
025A: 71 10    OR    F,16          (0070) 	M8C_SetBank1
025C: 62 16 00 MOV   REG[22],0     (0071) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
025F: 62 17 00 MOV   REG[23],0     (0072) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
0262: 70 EF    AND   F,239         (0073) 	M8C_SetBank0
0264: 62 15 00 MOV   REG[21],0     (0074) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0267: 71 10    OR    F,16          (0075) 	M8C_SetBank1
0269: 62 18 00 MOV   REG[24],0     (0076) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
026C: 62 19 00 MOV   REG[25],0     (0077) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
026F: 70 EF    AND   F,239         (0078) 	M8C_SetBank0
0271: 62 1B 00 MOV   REG[27],0     (0079) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
0274: 62 1A 00 MOV   REG[26],0     (0080) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
0277: 71 10    OR    F,16          (0081) 	M8C_SetBank1
0279: 62 1A 00 MOV   REG[26],0     (0082) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
027C: 62 1B 00 MOV   REG[27],0     (0083) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
027F: 70 EF    AND   F,239         (0084) 	M8C_SetBank0
0281: 62 19 00 MOV   REG[25],0     (0085) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
0284: 71 10    OR    F,16          (0086) 	M8C_SetBank1
0286: 62 1C 00 MOV   REG[28],0     (0087) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
0289: 62 1D 00 MOV   REG[29],0     (0088) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
028C: 70 EF    AND   F,239         (0089) 	M8C_SetBank0
028E: 62 1F 00 MOV   REG[31],0     (0090) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
0291: 62 1E 00 MOV   REG[30],0     (0091) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0294: 71 10    OR    F,16          (0092) 	M8C_SetBank1
0296: 62 1E 00 MOV   REG[30],0     (0093) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
0299: 62 1F 00 MOV   REG[31],0     (0094) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
029C: 70 EF    AND   F,239         (0095) 	M8C_SetBank0
029E: 62 1D 00 MOV   REG[29],0     (0096) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
02A1: 70 EF    AND   F,239         (0097) 	M8C_SetBank0
                                   (0098) ;  Global Register values
02A3: 62 60 28 MOV   REG[96],40    (0099) 	mov	reg[60h], 28h		; AnalogColumnInputSelect register (AMX_IN)
02A6: 62 66 00 MOV   REG[102],0    (0100) 	mov	reg[66h], 00h		; AnalogComparatorControl1 register (CMP_CR1)
02A9: 62 63 05 MOV   REG[99],5     (0101) 	mov	reg[63h], 05h		; AnalogReferenceControl register (ARF_CR)
02AC: 62 65 00 MOV   REG[101],0    (0102) 	mov	reg[65h], 00h		; AnalogSyncControl register (ASY_CR)
02AF: 62 E6 00 MOV   REG[230],0    (0103) 	mov	reg[e6h], 00h		; DecimatorControl_0 register (DEC_CR0)
02B2: 62 E7 00 MOV   REG[231],0    (0104) 	mov	reg[e7h], 00h		; DecimatorControl_1 register (DEC_CR1)
02B5: 62 D6 00 MOV   REG[214],0    (0105) 	mov	reg[d6h], 00h		; I2CConfig register (I2CCFG)
02B8: 62 B0 30 MOV   REG[176],48   (0106) 	mov	reg[b0h], 30h		; Row_0_InputMux register (RDI0RI)
02BB: 62 B1 00 MOV   REG[177],0    (0107) 	mov	reg[b1h], 00h		; Row_0_InputSync register (RDI0SYN)
02BE: 62 B2 00 MOV   REG[178],0    (0108) 	mov	reg[b2h], 00h		; Row_0_LogicInputAMux register (RDI0IS)
02C1: 62 B3 33 MOV   REG[179],51   (0109) 	mov	reg[b3h], 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
02C4: 62 B4 33 MOV   REG[180],51   (0110) 	mov	reg[b4h], 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
02C7: 62 B5 08 MOV   REG[181],8    (0111) 	mov	reg[b5h], 08h		; Row_0_OutputDrive_0 register (RDI0SRO0)
02CA: 62 B6 00 MOV   REG[182],0    (0112) 	mov	reg[b6h], 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
02CD: 62 B8 55 MOV   REG[184],85   (0113) 	mov	reg[b8h], 55h		; Row_1_InputMux register (RDI1RI)
02D0: 62 B9 00 MOV   REG[185],0    (0114) 	mov	reg[b9h], 00h		; Row_1_InputSync register (RDI1SYN)
02D3: 62 BA 10 MOV   REG[186],16   (0115) 	mov	reg[bah], 10h		; Row_1_LogicInputAMux register (RDI1IS)
02D6: 62 BB 33 MOV   REG[187],51   (0116) 	mov	reg[bbh], 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
02D9: 62 BC 33 MOV   REG[188],51   (0117) 	mov	reg[bch], 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
02DC: 62 BD 00 MOV   REG[189],0    (0118) 	mov	reg[bdh], 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
02DF: 62 BE 00 MOV   REG[190],0    (0119) 	mov	reg[beh], 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
02E2: 62 C0 00 MOV   REG[192],0    (0120) 	mov	reg[c0h], 00h		; Row_2_InputMux register (RDI2RI)
02E5: 62 C1 00 MOV   REG[193],0    (0121) 	mov	reg[c1h], 00h		; Row_2_InputSync register (RDI2SYN)
02E8: 62 C2 20 MOV   REG[194],32   (0122) 	mov	reg[c2h], 20h		; Row_2_LogicInputAMux register (RDI2IS)
02EB: 62 C3 33 MOV   REG[195],51   (0123) 	mov	reg[c3h], 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
02EE: 62 C4 33 MOV   REG[196],51   (0124) 	mov	reg[c4h], 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
02F1: 62 C5 00 MOV   REG[197],0    (0125) 	mov	reg[c5h], 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
02F4: 62 C6 00 MOV   REG[198],0    (0126) 	mov	reg[c6h], 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
02F7: 62 C8 55 MOV   REG[200],85   (0127) 	mov	reg[c8h], 55h		; Row_3_InputMux register (RDI3RI)
02FA: 62 C9 00 MOV   REG[201],0    (0128) 	mov	reg[c9h], 00h		; Row_3_InputSync register (RDI3SYN)
02FD: 62 CA 30 MOV   REG[202],48   (0129) 	mov	reg[cah], 30h		; Row_3_LogicInputAMux register (RDI3IS)
0300: 62 CB 33 MOV   REG[203],51   (0130) 	mov	reg[cbh], 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
0303: 62 CC 33 MOV   REG[204],51   (0131) 	mov	reg[cch], 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
0306: 62 CD 00 MOV   REG[205],0    (0132) 	mov	reg[cdh], 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
0309: 62 CE 00 MOV   REG[206],0    (0133) 	mov	reg[ceh], 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
030C: 62 6C 00 MOV   REG[108],0    (0134) 	mov	reg[6ch], 00h		; TMP_DR0 register (TMP_DR0)
030F: 62 6D 00 MOV   REG[109],0    (0135) 	mov	reg[6dh], 00h		; TMP_DR1 register (TMP_DR1)
0312: 62 6E 00 MOV   REG[110],0    (0136) 	mov	reg[6eh], 00h		; TMP_DR2 register (TMP_DR2)
0315: 62 6F 00 MOV   REG[111],0    (0137) 	mov	reg[6fh], 00h		; TMP_DR3 register (TMP_DR3)
                                   (0138) ;  Instance name LCD, User Module LCD
                                   (0139) ;  Instance name Timer8, User Module Timer8
                                   (0140) ;       Instance name Timer8, Block Name TIMER8(DBB00)
0318: 62 23 04 MOV   REG[35],4     (0141) 	mov	reg[23h], 04h		;Timer8_CONTROL_REG(DBB00CR0)
031B: 62 21 00 MOV   REG[33],0     (0142) 	mov	reg[21h], 00h		;Timer8_PERIOD_REG(DBB00DR1)
031E: 62 22 00 MOV   REG[34],0     (0143) 	mov	reg[22h], 00h		;Timer8_COMPARE_REG(DBB00DR2)
                                   (0144) ;  Instance name UART, User Module UART
                                   (0145) ;       Instance name UART, Block Name RX(DCB03)
0321: 62 2F 00 MOV   REG[47],0     (0146) 	mov	reg[2fh], 00h		;UART_RX_CONTROL_REG(DCB03CR0)
0324: 62 2D 00 MOV   REG[45],0     (0147) 	mov	reg[2dh], 00h		;UART_(DCB03DR1)
0327: 62 2E 00 MOV   REG[46],0     (0148) 	mov	reg[2eh], 00h		;UART_RX_BUFFER_REG (DCB03DR2)
                                   (0149) ;       Instance name UART, Block Name TX(DCB02)
032A: 62 2B 00 MOV   REG[43],0     (0150) 	mov	reg[2bh], 00h		;UART_TX_CONTROL_REG(DCB02CR0)
032D: 62 29 00 MOV   REG[41],0     (0151) 	mov	reg[29h], 00h		;UART_TX_BUFFER_REG (DCB02DR1)
0330: 62 2A 00 MOV   REG[42],0     (0152) 	mov	reg[2ah], 00h		;UART_(DCB02DR2)
0333: 71 10    OR    F,16          (0153) 	M8C_SetBank1
                                   (0154) ;  Global Register values
0335: 62 61 00 MOV   REG[97],0     (0155) 	mov	reg[61h], 00h		; AnalogClockSelect1 register (CLK_CR1)
0338: 62 69 00 MOV   REG[105],0    (0156) 	mov	reg[69h], 00h		; AnalogClockSelect2 register (CLK_CR2)
033B: 62 60 00 MOV   REG[96],0     (0157) 	mov	reg[60h], 00h		; AnalogColumnClockSelect register (CLK_CR0)
033E: 62 62 00 MOV   REG[98],0     (0158) 	mov	reg[62h], 00h		; AnalogIOControl_0 register (ABF_CR0)
0341: 62 67 33 MOV   REG[103],51   (0159) 	mov	reg[67h], 33h		; AnalogLUTControl0 register (ALT_CR0)
0344: 62 68 33 MOV   REG[104],51   (0160) 	mov	reg[68h], 33h		; AnalogLUTControl1 register (ALT_CR1)
0347: 62 63 00 MOV   REG[99],0     (0161) 	mov	reg[63h], 00h		; AnalogModulatorControl_0 register (AMD_CR0)
034A: 62 66 00 MOV   REG[102],0    (0162) 	mov	reg[66h], 00h		; AnalogModulatorControl_1 register (AMD_CR1)
034D: 62 D1 00 MOV   REG[209],0    (0163) 	mov	reg[d1h], 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
0350: 62 D3 00 MOV   REG[211],0    (0164) 	mov	reg[d3h], 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
0353: 62 D0 00 MOV   REG[208],0    (0165) 	mov	reg[d0h], 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
0356: 62 D2 00 MOV   REG[210],0    (0166) 	mov	reg[d2h], 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
0359: 62 E1 00 MOV   REG[225],0    (0167) 	mov	reg[e1h], 00h		; OscillatorControl_1 register (OSC_CR1)
035C: 62 E2 00 MOV   REG[226],0    (0168) 	mov	reg[e2h], 00h		; OscillatorControl_2 register (OSC_CR2)
035F: 62 DF 00 MOV   REG[223],0    (0169) 	mov	reg[dfh], 00h		; OscillatorControl_3 register (OSC_CR3)
0362: 62 DE 00 MOV   REG[222],0    (0170) 	mov	reg[deh], 00h		; OscillatorControl_4 register (OSC_CR4)
0365: 62 DD 00 MOV   REG[221],0    (0171) 	mov	reg[ddh], 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
0368: 62 E7 00 MOV   REG[231],0    (0172) 	mov	reg[e7h], 00h		; Type2Decimator_Control register (DEC_CR2)
                                   (0173) ;  Instance name LCD, User Module LCD
                                   (0174) ;  Instance name Timer8, User Module Timer8
                                   (0175) ;       Instance name Timer8, Block Name TIMER8(DBB00)
036B: 62 20 20 MOV   REG[32],32    (0176) 	mov	reg[20h], 20h		;Timer8_FUNC_REG(DBB00FN)
036E: 62 21 05 MOV   REG[33],5     (0177) 	mov	reg[21h], 05h		;Timer8_INPUT_REG(DBB00IN)
0371: 62 22 28 MOV   REG[34],40    (0178) 	mov	reg[22h], 28h		;Timer8_OUTPUT_REG(DBB00OU)
                                   (0179) ;  Instance name UART, User Module UART
                                   (0180) ;       Instance name UART, Block Name RX(DCB03)
0374: 62 2C 05 MOV   REG[44],5     (0181) 	mov	reg[2ch], 05h		;UART_RX_FUNC_REG   (DCB03FN)
0377: 62 2D E9 MOV   REG[45],233   (0182) 	mov	reg[2dh], e9h		;UART_RX_INPUT_REG  (DCB03IN)
037A: 62 2E 00 MOV   REG[46],0     (0183) 	mov	reg[2eh], 00h		;UART_RX_OUTPUT_REG (DCB03OU)
                                   (0184) ;       Instance name UART, Block Name TX(DCB02)
037D: 62 28 0D MOV   REG[40],13    (0185) 	mov	reg[28h], 0dh		;UART_TX_FUNC_REG   (DCB02FN)
0380: 62 29 09 MOV   REG[41],9     (0186) 	mov	reg[29h], 09h		;UART_TX_INPUT_REG  (DCB02IN)
0383: 62 2A 04 MOV   REG[42],4     (0187) 	mov	reg[2ah], 04h		;UART_TX_OUTPUT_REG (DCB02OU)
0386: 70 EF    AND   F,239         (0188) 	M8C_SetBank0
0388: 7F       RET                 (0189) 	ret

FILE: lib\psocconfig.asm
                                   (0001) ; Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0002) ;
                                   (0003) ;==========================================================================
                                   (0004) ;  PSoCConfig.asm
                                   (0005) ;  @PSOC_VERSION
                                   (0006) ;
                                   (0007) ;  Version: 0.85
                                   (0008) ;  Revised: June 22, 2004
                                   (0009) ;  Copyright Cypress MicroSystems 2000-2004. All Rights Reserved.
                                   (0010) ;
                                   (0011) ;  This file is generated by the Device Editor on Application Generation.
                                   (0012) ;  It contains code which loads the configuration data table generated in
                                   (0013) ;  the file PSoCConfigTBL.asm
                                   (0014) ;
                                   (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                   (0016) ;  Edits to this file will not be preserved.
                                   (0017) ;==========================================================================
                                   (0018) ;
                                   (0019) include "m8c.inc"
                                   (0020) include "memory.inc"
                                   (0021) include "GlobalParams.inc"
                                   (0022) 
                                   (0023) export LoadConfigInit
                                   (0024) export _LoadConfigInit
                                   (0025) export LoadConfig_terminalv1
                                   (0026) export _LoadConfig_terminalv1
                                   (0027) export Port_2_Data_SHADE
                                   (0028) export _Port_2_Data_SHADE
                                   (0029) export Port_2_DriveMode_0_SHADE
                                   (0030) export _Port_2_DriveMode_0_SHADE
                                   (0031) export Port_2_DriveMode_1_SHADE
                                   (0032) export _Port_2_DriveMode_1_SHADE
                                   (0033) 
                                   (0034) 
                                   (0035) export NO_SHADOW
                                   (0036) export _NO_SHADOW
                                   (0037) 
                                   (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                   (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                   (0040) 
                                   (0041) AREA psoc_config(rom, rel)
                                   (0042) 
                                   (0043) 
                                   (0044) ;---------------------------------------------------------------------------
                                   (0045) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                   (0046) ;                  parameters handled by boot code, like CPU speed). This
                                   (0047) ;                  function can be called from user code, but typically it
                                   (0048) ;                  is only called from boot.
                                   (0049) ;
                                   (0050) ;       INPUTS: None.
                                   (0051) ;      RETURNS: Nothing.
                                   (0052) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                   (0053) ;               In the large memory model currently only the page
                                   (0054) ;               pointer registers listed below are modified.  This does
                                   (0055) ;               not guarantee that in future implementations of this
                                   (0056) ;               function other page pointer registers will not be
                                   (0057) ;               modified.
                                   (0058) ;          
                                   (0059) ;               Page Pointer Registers Modified: 
                                   (0060) ;               CUR_PP
                                   (0061) ;
                                   (0062) _LoadConfigInit:
                                   (0063)  LoadConfigInit:
                                   (0064)     RAM_PROLOGUE RAM_USE_CLASS_4
                                   (0065)     
0389: 55 02 00 MOV   [2],0         (0066) 	mov		[Port_2_Data_SHADE], 0h
038C: 55 03 7F MOV   [3],127       (0067) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
038F: 55 04 80 MOV   [4],128       (0068) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                   (0069) 
0392: 7C 03 96 LCALL 0x0396        (0070) 	lcall	LoadConfig_terminalv1
                                   (0071) 
                                   (0072) 
                                   (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
0395: 7F       RET                 (0074)     ret
                                   (0075) 
                                   (0076) ;---------------------------------------------------------------------------
                                   (0077) ; Load Configuration terminalv1
                                   (0078) ;
                                   (0079) ;    Load configuration registers for terminalv1.
                                   (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                   (0081) ;
                                   (0082) ;       INPUTS: None.
                                   (0083) ;      RETURNS: Nothing.
                                   (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                   (0085) ;               modified as may the Page Pointer registers!
                                   (0086) ;               In the large memory model currently only the page
                                   (0087) ;               pointer registers listed below are modified.  This does
                                   (0088) ;               not guarantee that in future implementations of this
                                   (0089) ;               function other page pointer registers will not be
                                   (0090) ;               modified.
                                   (0091) ;          
                                   (0092) ;               Page Pointer Registers Modified: 
                                   (0093) ;               CUR_PP
                                   (0094) ;
                                   (0095) _LoadConfig_terminalv1:
                                   (0096)  LoadConfig_terminalv1:
                                   (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
0396: 7C 01 B9 LCALL 0x01B9        (0098)     lcall   LoadConfigTBL_terminalv1            ; Call load config table routine
                                   (0099) 
                                   (0100) 
0399: 70 EF    AND   F,239         (0101)     M8C_SetBank0                    ; Force return to bank 0
                                   (0102)     RAM_EPILOGUE RAM_USE_CLASS_4
039B: 7F       RET                 (0103)     ret

FILE: lib\uartint.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME:   UARTINT.asm
                                   (0004) ;;  Version: 5.2, Updated on 2006/06/07 at 12:20:11
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION:  UART Interrupt Service Routine.
                                   (0008) ;;-----------------------------------------------------------------------------
                                   (0009) ;;  Copyright (c) Cypress MicroSystems 2000-2003. All Rights Reserved.
                                   (0010) ;;*****************************************************************************
                                   (0011) ;;*****************************************************************************
                                   (0012) 
                                   (0013) 
                                   (0014) include "UART.inc"
                                   (0015) include "memory.inc"
                                   (0016) include "m8c.inc"
                                   (0017) 
                                   (0018) ;-----------------------------------------------
                                   (0019) ;  Global Symbols
                                   (0020) ;-----------------------------------------------
                                   (0021) export  _UART_TX_ISR
                                   (0022) export  _UART_RX_ISR
                                   (0023) 
                                   (0024) IF (UART_RXBUF_ENABLE)
                                   (0025) export  UART_aRxBuffer
                                   (0026) export _UART_aRxBuffer
                                   (0027) export  UART_bRxCnt
                                   (0028) export _UART_bRxCnt
                                   (0029) export  UART_fStatus
                                   (0030) export _UART_fStatus
                                   (0031) ENDIF
                                   (0032) 
                                   (0033) 
                                   (0034) ;-----------------------------------------------
                                   (0035) ; Variable Allocation
                                   (0036) ;-----------------------------------------------
                                   (0037) AREA InterruptRAM (RAM, REL, CON)
                                   (0038) 
                                   (0039) IF (UART_RXBUF_ENABLE)
                                   (0040)  UART_fStatus:
                                   (0041) _UART_fStatus:      BLK  1
                                   (0042)  UART_bRxCnt:
                                   (0043) _UART_bRxCnt:       BLK  1
                                   (0044) AREA UART_RAM (RAM, REL, CON)
                                   (0045)  UART_aRxBuffer:
                                   (0046) _UART_aRxBuffer:    BLK UART_RX_BUFFER_SIZE
                                   (0047) ENDIF
                                   (0048) 
                                   (0049) AREA InterruptRAM (RAM, REL, CON)
                                   (0050) 
                                   (0051) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                   (0052) ;---------------------------------------------------
                                   (0053) ; Insert your custom declarations below this banner
                                   (0054) ;---------------------------------------------------
                                   (0055) 
                                   (0056) ;------------------------
                                   (0057) ;  Includes
                                   (0058) ;------------------------
                                   (0059) 
                                   (0060) 
                                   (0061) ;------------------------
                                   (0062) ;  Constant Definitions
                                   (0063) ;------------------------
                                   (0064) 
                                   (0065) 
                                   (0066) ;------------------------
                                   (0067) ; Variable Allocation
                                   (0068) ;------------------------
                                   (0069) 
                                   (0070) 
                                   (0071) ;---------------------------------------------------
                                   (0072) ; Insert your custom declarations above this banner
                                   (0073) ;---------------------------------------------------
                                   (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0075) 
                                   (0076) 
                                   (0077) AREA UserModules (ROM, REL, CON)
                                   (0078) 
                                   (0079) ;-----------------------------------------------------------------------------
                                   (0080) ;  FUNCTION NAME: _UART_TX_ISR
                                   (0081) ;
                                   (0082) ;  DESCRIPTION:
                                   (0083) ;     UART TX interrupt handler for instance UART.
                                   (0084) ;
                                   (0085) ;     This is a place holder function.  If the user requires use of an interrupt
                                   (0086) ;     handler for this function, then place code where specified.
                                   (0087) ;-----------------------------------------------------------------------------
                                   (0088) 
                                   (0089) _UART_TX_ISR:
                                   (0090)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                   (0091)    ;---------------------------------------------------
                                   (0092)    ; Insert your custom code below this banner
                                   (0093)    ;---------------------------------------------------
                                   (0094)    ;   NOTE: interrupt service routines must preserve
                                   (0095)    ;   the values of the A and X CPU registers.
                                   (0096)    
                                   (0097)    ;---------------------------------------------------
                                   (0098)    ; Insert your custom code above this banner
                                   (0099)    ;---------------------------------------------------
                                   (0100)    ;@PSoC_UserCode_END@ (Do not change this line.)
039C: 7E       RETI                (0101)    reti
                                   (0102) 
                                   (0103) 
                                   (0104) ;-----------------------------------------------------------------------------
                                   (0105) ;  FUNCTION NAME: _UART_RX_ISR
                                   (0106) ;
                                   (0107) ;  DESCRIPTION:
                                   (0108) ;     UART RX interrupt handler for instance UART.
                                   (0109) ;     This ISR handles the background processing of received characters if
                                   (0110) ;     the buffer is enabled.
                                   (0111) ;
                                   (0112) ;
                                   (0113) ;  The following assumes that the RX buffer feature has been enabled.
                                   (0114) ;
                                   (0115) ;  SIDE EFFECTS:
                                   (0116) ;     There are 3 posible errors that may occur with the serial port.
                                   (0117) ;      1) Parity Error
                                   (0118) ;      2) Framing Error
                                   (0119) ;      3) OverRun Error
                                   (0120) ;
                                   (0121) ;  This user module check for parity and framing error.  If either of these
                                   (0122) ;  two errors are detected, the data is read and ignored.  When an overRun
                                   (0123) ;  error occurs, the last byte was lost, but the current byte is valid.  For
                                   (0124) ;  this reason this error is ignored at this time.  Code could be added to
                                   (0125) ;  this ISR to set a flag if an error condition occurs.
                                   (0126) ;
                                   (0127) ;  THEORY of OPERATION:
                                   (0128) ;     When using the RX buffer feature, the ISR collects received characters
                                   (0129) ;     in a buffer until the user defined command terminator is detected.  After
                                   (0130) ;     the command terminator is detected, the command bit is set and all other
                                   (0131) ;     characters will be ignored until the command bit is reset.  Up to
                                   (0132) ;     buffer_size - 1 characters will be collected waiting for a command
                                   (0133) ;     terminator.  After that, the characters will be discarded, although
                                   (0134) ;     a command determinator will still cause the command bit to be set.
                                   (0135) ;
                                   (0136) ;-----------------------------------------------------------------------------
                                   (0137) _UART_RX_ISR:
                                   (0138) 
                                   (0139)    ;@PSoC_UserCode_BODY_2@ (Do not change this line.)
                                   (0140)    ;---------------------------------------------------
                                   (0141)    ; Insert your custom code below this banner
                                   (0142)    ;---------------------------------------------------
                                   (0143)    ;   NOTE: interrupt service routines must preserve
                                   (0144)    ;   the values of the A and X CPU registers.
                                   (0145) 
                                   (0146)    ;---------------------------------------------------
                                   (0147)    ; Insert your custom code above this banner
                                   (0148)    ;---------------------------------------------------
                                   (0149)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0150) 
                                   (0151) IF (UART_RXBUF_ENABLE)
039D: 08       PUSH  A             (0152)    push A
039E: 10       PUSH  X             (0153)    push X
039F: 5D D3    MOV   A,REG[211]
                                   (0154)    
                                   (0155)    IF SYSTEM_LARGE_MEMORY_MODEL
03A1: 08       PUSH  A             (0156)       REG_PRESERVE IDX_PP
                                   (0157)    ENDIF
                                   (0158)    
03A2: 58 01    MOV   X,[1]         (0159)    mov  X,[UART_bRxCnt]                                    ; Load X with byte counter
03A4: 5D 2F    MOV   A,REG[47]     (0160)    mov  A,REG[UART_RX_CONTROL_REG]                         ; Read the control register
03A6: 08       PUSH  A             (0161)    push A                                                  ; Store copy for later test
                                   (0162)                                                            ; IF real RX interrupt
03A7: 21 08    AND   A,8           (0163)    and  A,UART_RX_REG_FULL                                 ; Did really really get an IRQ
03A9: B0 04    JNZ   0x03AE        (0164)    jnz  .UARTRX_ReadRx                                     ; Data ready, go get it
03AB: 18       POP   A             (0165)    pop  A                                                  ; Restore stack
03AC: 80 5D    JMP   0x040A        (0166)    jmp  .RESTORE_IDX_PP
                                   (0167) 
                                   (0168) .UARTRX_ReadRx:
03AE: 18       POP   A             (0169)    pop  A                                                  ; Restore status flags
                                   (0170)                                                            ; IF there is no error, get data
                                   (0171)                                                            ; Check for parity or framing error
03AF: 21 E0    AND   A,224         (0172)    and  A,UART_RX_ERROR
03B1: A0 11    JZ    0x03C3        (0173)    jz   .UARTRX_NO_ERROR                                   ; If there is not an Error go read data
                                   (0174) 
03B3: 2C 00    OR    [0],A         (0175)    or   [UART_fStatus],A                                   ; Set error flags (parity,framing,overrun) bits
03B5: 5D 2E    MOV   A,REG[46]     (0176)    mov  A,REG[UART_RX_BUFFER_REG ]                         ; Read the data buffer to clear it.
03B7: 21 20    AND   A,32          (0177)    and  A,UART_RX_FRAMING_ERROR                            ; Check for framing error special case
03B9: A0 50    JZ    0x040A        (0178)    jz   .RESTORE_IDX_PP                                    ; Not framing error, all done
                                   (0179) 
                                   (0180)                                                            ; Disable and re-enable RX to reset after
                                   (0181)                                                            ; framing error.
03BB: 41 2F FE AND   REG[47],254   (0182)    and   REG[UART_RX_CONTROL_REG], ~UART_RX_ENABLE         ; Disable RX
03BE: 43 2F 01 OR    REG[47],1     (0183)    or    REG[UART_RX_CONTROL_REG],  UART_RX_ENABLE         ; Enable RX
03C1: 80 48    JMP   0x040A        (0184)    jmp  .RESTORE_IDX_PP                                    ; Done with framing error, leave.
                                   (0185) 
                                   (0186) 
                                   (0187) .UARTRX_NO_ERROR:
03C3: 5D 2E    MOV   A,REG[46]     (0188)    mov  A,REG[UART_RX_BUFFER_REG ]                         ; Read the data buffer
                                   (0189) 
                                   (0190)                                                            ; IF buffer not full
03C5: 47 00 01 TST   [0],1         (0191)    tst  [UART_fStatus],UART_RX_BUF_CMDTERM                 ; Check for buffer full
03C8: B0 41    JNZ   0x040A        (0192)    jnz  .RESTORE_IDX_PP                                    ; All done
                                   (0193) 
03CA: 39 0D    CMP   A,13          (0194)    cmp  A,UART_CMD_TERM                                    ; Check for End of command
03CC: B0 14    JNZ   0x03E1        (0195)    jnz  .UARTRX_CHK_BACKSPACE
03CE: 2E 00 01 OR    [0],1         (0196)    or   [UART_fStatus],UART_RX_BUF_CMDTERM                 ; Set command ready bit
                                   (0197) 
                                   (0198) 
                                   (0199) 
03D1: 62 D3 00 MOV   REG[211],0    (0200)    RAM_SETPAGE_IDX >UART_aRxBuffer
03D4: 70 3F    AND   F,63
03D6: 71 80    OR    F,128         (0201)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
03D8: 56 05 00 MOV   [X+5],0       (0202)    mov  [X + UART_aRxBuffer],00h                           ; Zero out last data
03DB: 70 3F    AND   F,63
03DD: 71 00    OR    F,0           (0203)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
03DF: 80 2A    JMP   0x040A        (0204)    jmp  .RESTORE_IDX_PP
                                   (0205) 
                                   (0206) .UARTRX_CHK_BACKSPACE:                                     ; 
                                   (0207) IF(UART_BACKSPACE_ENABLE)                                  ; Enable if backspace/delete mode
                                   (0208)    cmp  A,UART_BACKSPACE_ENABLE                            ; Check for backspace character
                                   (0209)    jnz  .UARTRX_IGNORE                                     ; If not, skip the backspace stuff
                                   (0210)    cmp  [UART_bRxCnt],00h                                  ; Check if buffer empty
                                   (0211)    jz   .RESTORE_IDX_PP                                    ; 
                                   (0212)    dec  [UART_bRxCnt]                                      ; Decrement buffer count by one.
                                   (0213)    jmp  .RESTORE_IDX_PP
                                   (0214) ENDIF                                                      ; 
                                   (0215) 
                                   (0216) .UARTRX_IGNORE:
                                   (0217) IF(UART_RX_IGNORE_BELOW)                                   ; Ignore charaters below this value
03E1: 39 20    CMP   A,32          (0218)    cmp  A,UART_RX_IGNORE_BELOW                             ; If ignore char is set to 0x00, do not
03E3: C0 26    JC    0x040A        (0219)    jc   .RESTORE_IDX_PP                                    ; ignore any characters.
                                   (0220) ENDIF
                                   (0221) 
                                   (0222) .UARTRX_CHK_OVFL:                                          ; Check for MAX String here
                                   (0223) 	
03E5: 62 D3 00 MOV   REG[211],0    (0224)    RAM_SETPAGE_IDX >UART_aRxBuffer                         ;   using idexed address mode
03E8: 3C 01 0F CMP   [1],15        (0225)    cmp  [UART_bRxCnt],(UART_RX_BUFFER_SIZE - 1)
03EB: C0 11    JC    0x03FD        (0226)    jc   .UARTRX_ISR_GETDATA
03ED: 70 3F    AND   F,63
03EF: 71 80    OR    F,128         (0227)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
03F1: 56 05 00 MOV   [X+5],0       (0228)    mov  [X + UART_aRxBuffer],00h                           ; Zero out last data in the buffer
03F4: 70 3F    AND   F,63
03F6: 71 00    OR    F,0           (0229)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
03F8: 2E 00 10 OR    [0],16        (0230)    or   [UART_fStatus],UART_RX_BUF_OVERRUN                 ; Set error flags (parity,framing,overrun) bits
03FB: 80 0E    JMP   0x040A        (0231)    jmp  .RESTORE_IDX_PP
03FD: 70 3F    AND   F,63
                                   (0232) 
                                   (0233) .UARTRX_ISR_GETDATA:                                       ; IF input data == "CR", then end of command
                                   (0234)                                                            ; X is already loaded with pointer
03FF: 71 80    OR    F,128         (0235)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0401: 54 05    MOV   [X+5],A       (0236)    mov  [X+UART_aRxBuffer],A                               ; store data in array
0403: 70 3F    AND   F,63
0405: 71 00    OR    F,0           (0237)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0407: 75       INC   X             (0238)    inc  X                                                  ; Inc the pointer
0408: 5A 01    MOV   [1],X         (0239)    mov  [UART_bRxCnt],X                                    ; Restore the pointer
040A: 18       POP   A
                                   (0240)                                                            ; ENDIF max string size
                                   (0241) .RESTORE_IDX_PP:
                                   (0242)    IF SYSTEM_LARGE_MEMORY_MODEL
040B: 60 D3    MOV   REG[211],A    (0243)       REG_RESTORE IDX_PP
                                   (0244)    ENDIF
                                   (0245) 
                                   (0246) .END_UARTRX_ISR:
040D: 20       POP   X             (0247)    pop  X
040E: 18       POP   A             (0248)    pop  A
                                   (0249) 
                                   (0250) ENDIF
                                   (0251) 
                                   (0252) UART_RX_ISR_END:
040F: 7E       RETI                (0253)    reti

FILE: lib\timer8int.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: Timer8INT.asm
                                   (0004) ;;   Version: 2.5, Updated on 2006/06/19 at 11:15:48
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: Timer8 Interrupt Service Routine
                                   (0008) ;;-----------------------------------------------------------------------------
                                   (0009) ;;  Copyright (c) Cypress MicroSystems 2000-2004. All Rights Reserved.
                                   (0010) ;;*****************************************************************************
                                   (0011) ;;*****************************************************************************
                                   (0012) 
                                   (0013) include "m8c.inc"
                                   (0014) include "memory.inc"
                                   (0015) include "Timer8.inc"
                                   (0016) 
                                   (0017) 
                                   (0018) ;-----------------------------------------------
                                   (0019) ;  Global Symbols
                                   (0020) ;-----------------------------------------------
                                   (0021) export  _Timer8_ISR
                                   (0022) 
                                   (0023) 
                                   (0024) AREA InterruptRAM (RAM,REL,CON)
                                   (0025) 
                                   (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                   (0027) ;---------------------------------------------------
                                   (0028) ; Insert your custom declarations below this banner
                                   (0029) ;---------------------------------------------------
                                   (0030) 
                                   (0031) ;------------------------
                                   (0032) ; Includes
                                   (0033) ;------------------------
                                   (0034) 
                                   (0035) 	
                                   (0036) ;------------------------
                                   (0037) ;  Constant Definitions
                                   (0038) ;------------------------
                                   (0039) 
                                   (0040) 
                                   (0041) ;------------------------
                                   (0042) ; Variable Allocation
                                   (0043) ;------------------------
                                   (0044) 
                                   (0045) 
                                   (0046) ;---------------------------------------------------
                                   (0047) ; Insert your custom declarations above this banner
                                   (0048) ;---------------------------------------------------
                                   (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0050) 
                                   (0051) 
                                   (0052) AREA UserModules (ROM, REL)
                                   (0053) 
                                   (0054) ;-----------------------------------------------------------------------------
                                   (0055) ;  FUNCTION NAME: _Timer8_ISR
                                   (0056) ;
                                   (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                   (0058) ;
                                   (0059) ;-----------------------------------------------------------------------------
                                   (0060) ;
                                   (0061) 
                                   (0062) _Timer8_ISR:
                                   (0063) 
                                   (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                   (0065)    ;---------------------------------------------------
                                   (0066)    ; Insert your custom code below this banner
                                   (0067)    ;---------------------------------------------------
                                   (0068)    ;   NOTE: interrupt service routines must preserve
                                   (0069)    ;   the values of the A and X CPU registers.
                                   (0070) 
                                   (0071)    ;---------------------------------------------------
                                   (0072)    ; Insert your custom code above this banner
                                   (0073)    ;---------------------------------------------------
                                   (0074)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0075) 
0410: 7E       RETI                (0076)    reti

FILE: lib\lcd.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME:   LCD.asm
                                   (0004) ;;  Version: 1.4, Updated on 2006/06/09 at 09:53:12
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: LCD User Module software implementation file
                                   (0008) ;;               for the M8C based PSoC family of devices.
                                   (0009) ;;
                                   (0010) ;; This set of functions is written for the common 2 and 4 line
                                   (0011) ;; LCDs that use the Hitachi HD44780A controller.
                                   (0012) ;;
                                   (0013) ;;  LCD connections to PSoC port
                                   (0014) ;;
                                   (0015) ;;    PX.0 ==> LCD D4
                                   (0016) ;;    PX.1 ==> LCD D5
                                   (0017) ;;    PX.2 ==> LCD D6
                                   (0018) ;;    PX.3 ==> LCD D7
                                   (0019) ;;    PX.4 ==> LCD E
                                   (0020) ;;    PX.5 ==> LCD RS
                                   (0021) ;;    PX.6 ==> LCD R/W
                                   (0022) ;;
                                   (0023) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0024) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0025) ;;        This means it is the caller's responsibility to preserve any values
                                   (0026) ;;        in the X and A registers that are still needed after the API functions
                                   (0027) ;;        returns. For Large Memory Model devices it is also the caller's 
                                   (0028) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                   (0029) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0030) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0031) ;;-----------------------------------------------------------------------------
                                   (0032) ;;  Copyright (c) Cypress MicroSystems 2001-2006. All Rights Reserved.
                                   (0033) ;;*****************************************************************************
                                   (0034) ;;*****************************************************************************
                                   (0035) 
                                   (0036) include "m8c.inc"
                                   (0037) include "memory.inc"
                                   (0038) include "LCD.inc"
                                   (0039) 
                                   (0040) ;-----------------------------------------------
                                   (0041) ;  Global Symbols
                                   (0042) ;-----------------------------------------------
                                   (0043) 
                                   (0044) export   LCD_Start
                                   (0045) export  _LCD_Start
                                   (0046) export   LCD_Init
                                   (0047) export  _LCD_Init
                                   (0048) 
                                   (0049) export   LCD_WriteData
                                   (0050) export  _LCD_WriteData
                                   (0051) 
                                   (0052) export   LCD_Control
                                   (0053) export  _LCD_Control
                                   (0054) 
                                   (0055) export  LCD_PrString
                                   (0056) export _LCD_PrString
                                   (0057) 
                                   (0058) export  LCD_PrCString
                                   (0059) export _LCD_PrCString
                                   (0060) 
                                   (0061) export  LCD_Position
                                   (0062) export _LCD_Position
                                   (0063) 
                                   (0064) export  LCD_PrHexByte
                                   (0065) export _LCD_PrHexByte
                                   (0066) 
                                   (0067) export  LCD_PrHexInt
                                   (0068) export _LCD_PrHexInt
                                   (0069) 
                                   (0070) export  LCD_Delay50uTimes
                                   (0071) export _LCD_Delay50uTimes
                                   (0072) 
                                   (0073) export  LCD_Delay50u
                                   (0074) export _LCD_Delay50u
                                   (0075) 
                                   (0076) ;-----------------------------------------------
                                   (0077) ; If bargraph functions not required, don't
                                   (0078) ; export the function names.
                                   (0079) ;-----------------------------------------------
                                   (0080) 
                                   (0081) IF (LCD_BARGRAPH_ENABLE)
                                   (0082) export  LCD_InitBG
                                   (0083) export _LCD_InitBG
                                   (0084) 
                                   (0085) export  LCD_InitVBG
                                   (0086) export _LCD_InitVBG
                                   (0087) 
                                   (0088) ; NOTE: The two functions,
                                   (0089) ;
                                   (0090) ;    LCD_DrawVBG and
                                   (0091) ;    LCD_DrawBG
                                   (0092) ;
                                   (0093) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                   (0094) ; fall into a special and rare case where the calling sequences specified
                                   (0095) ; by the two disciplines are incompatible. The fastcall16 versions are
                                   (0096) ; provided for both C and Assembly users in all memory models. The legacy
                                   (0097) ; fastcall16 versions are provided only to support existing small memory
                                   (0098) ; model assembly language code---they do not work in the large memory
                                   (0099) ; model.
                                   (0100) ;
                                   (0101) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                   (0102) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                   (0103) ; ** deprecated and thier status is "No Further Maintenance".
                                   (0104) ;
                                   (0105) ; The fastcall16 versions of these functions are distinguished by a
                                   (0106) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                   (0107) ; in this comment) do not have the leading underscore. Details on the
                                   (0108) ; calling sequence to be used for fastcall16 are given in the user module
                                   (0109) ; datasheet.
                                   (0110) ;
                                   (0111) ; Fastcall16 versions:
                                   (0112) export _LCD_DrawVBG
                                   (0113) export _LCD_DrawBG
                                   (0114) 
                                   (0115) IF SYSTEM_SMALL_MEMORY_MODEL
                                   (0116) ; Legacy Fastcall versions:
                                   (0117) export  LCD_DrawVBG
                                   (0118) export  LCD_DrawBG
                                   (0119) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                   (0120) 
                                   (0121) ENDIF  ; BARGRAPH_ENABLE
                                   (0122) 
                                   (0123) ;
                                   (0124) ; The following functions are deprecated and will be eliminated in a future
                                   (0125) ; version of PSoC Designer.
                                   (0126) ;
                                   (0127) export   LCD_Write_Data
                                   (0128) export  _LCD_Write_Data
                                   (0129) 
                                   (0130) 
                                   (0131) ;-----------------------------------------------
                                   (0132) ;  EQUATES
                                   (0133) ;-----------------------------------------------
                                   (0134) 
                                   (0135) LCD_Port:           equ    PRT2DR
                                   (0136) LCD_PortMode0:      equ    PRT2DM0
                                   (0137) LCD_PortMode1:      equ    PRT2DM1
                                   (0138) 
                                   (0139) 
                                   (0140) IF LCD_UM_CONSTANTS
                                   (0141) ;; Already defined in another instance
                                   (0142) ELSE
                                   (0143) LCD_UM_CONSTANTS:  equ 1
                                   (0144) 
                                   (0145) LCD_E:              equ    10h
                                   (0146) LCD_RW:             equ    40h
                                   (0147) LCD_RS:             equ    20h
                                   (0148) 
                                   (0149) LCD_DATA_MASK:      equ    0Fh
                                   (0150) LCD_READY_BIT:      equ    08h
                                   (0151) 
                                   (0152) LCD_DATA_READ:      equ    ( LCD_E | LCD_RW | LCD_RS )
                                   (0153) LCD_CNTL_READ:      equ    ( LCD_E | LCD_RW )
                                   (0154) LCD_PORT_WRITE:     equ    7Fh
                                   (0155) LCD_PORT_MASK:      equ    7Fh
                                   (0156) 
                                   (0157) DISP_INC:           equ    03h
                                   (0158) DISP_OFF:           equ    08h
                                   (0159) DISP_ON:            equ    0Ch
                                   (0160) LCD_4BIT_2LINE:     equ    2Ch
                                   (0161) 
                                   (0162) 
                                   (0163) ;-----------------------------------------------
                                   (0164) ;      Bargraph definitions
                                   (0165) ;-----------------------------------------------
                                   (0166) 
                                   (0167) LCD_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                   (0168) LCD_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                   (0169) LCD_BG_COL_START:   equ     0     ; Always start in the left most column
                                   (0170) 
                                   (0171)                                   ; Offsets for 2x16, 2x20, 4x20
                                   (0172)                                   ; Change these values for a custome LCD
                                   (0173) 
                                   (0174) LCD_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                   (0175) LCD_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                   (0176) LCD_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                   (0177) LCD_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                   (0178) 
                                   (0179) LCD_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                   (0180) LCD_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                   (0181) 
                                   (0182) CG_RAM_OFFSET:      equ    40h    ; Offset to character RAM
                                   (0183) ENDIF
                                   (0184) 
                                   (0185) AREA UserModules (ROM, REL)
                                   (0186) 
                                   (0187) .SECTION
                                   (0188) ;-----------------------------------------------------------------------------
                                   (0189) ;  FUNCTION NAME: LCD_PrCString
                                   (0190) ;
                                   (0191) ;  DESCRIPTION:
                                   (0192) ;    Print constant (ROM) string to LCD
                                   (0193) ;-----------------------------------------------------------------------------
                                   (0194) ;
                                   (0195) ;  ARGUMENTS:
                                   (0196) ;     A:X  Pointer to String
                                   (0197) ;          A contains MSB of string address
                                   (0198) ;          X contains LSB of string address
                                   (0199) ;
                                   (0200) ;  RETURNS:  none
                                   (0201) ;
                                   (0202) ;  SIDE EFFECTS:
                                   (0203) ;    The A and X registers may be modified by this or future implementations
                                   (0204) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0205) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0206) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0207) ;    functions.
                                   (0208) ;          
                                   (0209) ;    Currently only the page pointer registers listed below are modified: 
                                   (0210) ;          CUR_PP
                                   (0211) ;
                                   (0212)  LCD_PrCString:
                                   (0213) _LCD_PrCString:
                                   (0214)     RAM_PROLOGUE RAM_USE_CLASS_1
                                   (0215)  Loop_PrCString:
0411: 08       PUSH  A             (0216)     push  A                            ; Store ROM pointer
0412: 10       PUSH  X             (0217)     push  X
0413: 28       ROMX                (0218)     romx                               ; Get character from ROM
0414: B0 04    JNZ   0x0419        (0219)     jnz   LCD_PrCString_WR             ; print character and advance pointer
0416: 20       POP   X             (0220)     pop   X                            ; Restore the stack
0417: 18       POP   A             (0221)     pop   A
                                   (0222)     RAM_EPILOGUE RAM_USE_CLASS_1
0418: 7F       RET                 (0223)     ret                                ; Return
                                   (0224) 
                                   (0225) LCD_PrCString_WR:
0419: 90 44    CALL  0x045F        (0226)     call  LCD_WriteData                ; Write data to LCD
041B: 20       POP   X             (0227)     pop   X                            ; Get ROM pointer
041C: 18       POP   A             (0228)     pop   A
041D: 75       INC   X             (0229)     inc   X                            ; Inc LSB of pointer
041E: DF F2    JNC   0x0411        (0230)     jnc   Loop_PrCString
0420: 74       INC   A             (0231)     inc   A                            ; Inc MSB of pointer if LSB overflow
0421: 8F EF    JMP   0x0411        (0232)     jmp   Loop_PrCString
0423: 30       HALT  
0424: 31 32    XOR   A,50
0426: 33 34    XOR   A,[X+52]
0428: 35 36    XOR   [X+54],A
042A: 37 38 39 XOR   [X+56],57
042D: 41 42 43 AND   REG[66],67
0430: 44 45 46 OR    REG[X+69],70
                                   (0233) 
                                   (0234) .ENDSECTION
                                   (0235) 
                                   (0236) ;-----------------------------------------------------------------------------
                                   (0237) ;  FUNCTION NAME: LCD_PrHexByte
                                   (0238) ;
                                   (0239) ;  DESCRIPTION:
                                   (0240) ;     Print a byte in Hex (two characters) to current LCD position
                                   (0241) ;
                                   (0242) ;-----------------------------------------------------------------------------
                                   (0243) ;
                                   (0244) ;  ARGUMENTS:
                                   (0245) ;     A  => (BYTE) Data/char to be printed
                                   (0246) ;
                                   (0247) ;  RETURNS: none
                                   (0248) ;
                                   (0249) ;  SIDE EFFECTS:
                                   (0250) ;    The A and X registers may be modified by this or future implementations
                                   (0251) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0252) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0253) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0254) ;    functions.
                                   (0255) ;          
                                   (0256) ;    Currently only the page pointer registers listed below are modified: 
                                   (0257) ;          CUR_PP
                                   (0258) ;
                                   (0259) .LITERAL
                                   (0260) LCD_HEX_STR::
                                   (0261)      DS    "0123456789ABCDEF"
                                   (0262) .ENDLITERAL
                                   (0263) .SECTION
                                   (0264) 
                                   (0265)  LCD_PrHexByte:
                                   (0266) _LCD_PrHexByte:
                                   (0267)     RAM_PROLOGUE RAM_USE_CLASS_1
0433: 08       PUSH  A             (0268)     push  A                            ; Save lower nibble
0434: 67       ASR   A             (0269)     asr   A                            ; Shift high nibble to right
0435: 67       ASR   A             (0270)     asr   A
0436: 67       ASR   A             (0271)     asr   A
0437: 67       ASR   A             (0272)     asr   A
0438: 21 0F    AND   A,15          (0273)     and   A,0Fh                        ; Mask off nibble
043A: FF E7    INDEX 0x0423        (0274)     index LCD_HEX_STR                  ; Get Hex value
043C: 90 21    CALL  0x045F        (0275)     call  LCD_WriteData                ; Write data to screen
043E: 18       POP   A             (0276)     pop   A                            ; Restore value
043F: 21 0F    AND   A,15          (0277)     and   A,0Fh                        ; Mask off lower nibble
0441: FF E0    INDEX 0x0423        (0278)     index LCD_HEX_STR                  ; Get Hex value
0443: 90 1A    CALL  0x045F        (0279)     call  LCD_WriteData                ; Write data to screen
                                   (0280)     RAM_EPILOGUE RAM_USE_CLASS_1
0445: 7F       RET                 (0281)     ret
                                   (0282) .ENDSECTION
                                   (0283) 
                                   (0284) .SECTION
                                   (0285) ;-----------------------------------------------------------------------------
                                   (0286) ;  FUNCTION NAME: LCD_PrHexInt
                                   (0287) ;
                                   (0288) ;  DESCRIPTION:
                                   (0289) ;     Print an Int in Hex (four characters) to current LCD position
                                   (0290) ;
                                   (0291) ;-----------------------------------------------------------------------------
                                   (0292) ;
                                   (0293) ;  ARGUMENTS:
                                   (0294) ;     A:X Integer value
                                   (0295) ;         A  contains LSB of Int
                                   (0296) ;         X  contains MSB of Int
                                   (0297) ;
                                   (0298) ;  RETURNS: none
                                   (0299) ;
                                   (0300) ;  SIDE EFFECTS:
                                   (0301) ;    The A and X registers may be modified by this or future implementations
                                   (0302) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0303) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0304) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0305) ;    functions.
                                   (0306) ;          
                                   (0307) ;    Currently only the page pointer registers listed below are modified: 
                                   (0308) ;          CUR_PP
                                   (0309) ;
                                   (0310)  LCD_PrHexInt:
                                   (0311) _LCD_PrHexInt:
                                   (0312)     RAM_PROLOGUE RAM_USE_CLASS_1
0446: 4B       SWAP  A,X           (0313)     swap  A,X
0447: 9F EA    CALL  0x0433        (0314)     call  LCD_PrHexByte                ; Print MSB
0449: 5B       MOV   A,X           (0315)     mov   A,X                          ; Move LSB into position
044A: 9F E7    CALL  0x0433        (0316)     call  LCD_PrHexByte                ; Print LSB
                                   (0317)     RAM_EPILOGUE RAM_USE_CLASS_1
044C: 7F       RET                 (0318)     ret
                                   (0319) .ENDSECTION
                                   (0320) 
                                   (0321) .SECTION
                                   (0322) ;-----------------------------------------------------------------------------
                                   (0323) ;  FUNCTION NAME: LCD_PrString
                                   (0324) ;
                                   (0325) ;  DESCRIPTION:
                                   (0326) ;     Print (RAM) ASCII string to LCD
                                   (0327) ;
                                   (0328) ;-----------------------------------------------------------------------------
                                   (0329) ;
                                   (0330) ;  ARGUMENTS:
                                   (0331) ;     A:X contains pointer to string
                                   (0332) ;         X  contains LSB of string pointer
                                   (0333) ;         A  contains MSB or page of string pointer (not used at this time)
                                   (0334) ;
                                   (0335) ;  RETURNS:
                                   (0336) ;
                                   (0337) ;  SIDE EFFECTS:
                                   (0338) ;    The A and X registers may be modified by this or future implementations
                                   (0339) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0340) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0341) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0342) ;    functions.
                                   (0343) ;          
                                   (0344) ;    Currently only the page pointer registers listed below are modified: 
                                   (0345) ;          CUR_PP
                                   (0346) ;          IDX_PP
                                   (0347) ;
                                   (0348) ;
                                   (0349)  LCD_PrString:
                                   (0350) _LCD_PrString:
044D: 70 BF    AND   F,191         (0351)     RAM_PROLOGUE RAM_USE_CLASS_3
044F: 60 D3    MOV   REG[211],A    (0352)     RAM_SETPAGE_IDX A
                                   (0353)  Loop_PrString:
0451: 52 00    MOV   A,[X+0]       (0354)     mov   A,[X]                        ; Get value pointed to by X
0453: A0 06    JZ    0x045A        (0355)     jz    End_LCD_PrString             ; Check for end of string
                                   (0356)     ;LCD_writeData is known not to modify X so no need to perserve
0455: 90 08    CALL  0x045F        (0357)     call  LCD_WriteData                ; Write data to screen
0457: 75       INC   X             (0358)     inc   X                            ; Advance pointer to next character
0458: 8F F8    JMP   0x0451        (0359)     jmp   Loop_PrString                ; Go get next character
045A: 70 3F    AND   F,63
                                   (0360) End_LCD_PrString:
045C: 71 C0    OR    F,192         (0361)     RAM_EPILOGUE RAM_USE_CLASS_3
045E: 7F       RET                 (0362)     ret
                                   (0363) .ENDSECTION
                                   (0364) 
                                   (0365) .SECTION
                                   (0366) ;-----------------------------------------------------------------------------
                                   (0367) ;  FUNCTION NAME: LCD_WriteData
                                   (0368) ;
                                   (0369) ;  DESCRIPTION:
                                   (0370) ;     Write a byte to the LCD's data register.
                                   (0371) ;
                                   (0372) ;-----------------------------------------------------------------------------
                                   (0373) ;
                                   (0374) ;  ARGUMENTS:
                                   (0375) ;    A contains byte to be written to LCD data register
                                   (0376) ;
                                   (0377) ;  RETURNS: none
                                   (0378) ;
                                   (0379) ;  SIDE EFFECTS:
                                   (0380) ;    The A and X registers may be modified by this or future implementations
                                   (0381) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0382) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0383) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0384) ;    functions.
                                   (0385) ;          
                                   (0386) ;    Currently only the page pointer registers listed below are modified: 
                                   (0387) ;          CUR_PP
                                   (0388) ;
                                   (0389)  LCD_WriteData:
                                   (0390) _LCD_WriteData:
                                   (0391)  LCD_Write_Data:   ; Do not use
                                   (0392) _LCD_Write_Data:   ; Do not use
                                   (0393)     RAM_PROLOGUE RAM_USE_CLASS_1
045F: 90 65    CALL  0x04C6        (0394)     call  LCD_Check_Ready              ; Make sure controller is ready
                                   (0395)                                        ; A is preserved in LCD_Check_Ready
0461: 08       PUSH  A             (0396)     push  A                            ; Save copy of character
0462: 67       ASR   A             (0397)     asr   A                            ; Shift high nibble to right
0463: 67       ASR   A             (0398)     asr   A
0464: 67       ASR   A             (0399)     asr   A
0465: 67       ASR   A             (0400)     asr   A
0466: 21 0F    AND   A,15          (0401)     and   A,0Fh                        ; Mask off high nibble
0468: 90 3B    CALL  0x04A5        (0402)     call  LCD_WDATA_Nibble             ; Write Upper nibble
046A: 18       POP   A             (0403)     pop   A                            ; Retrieve copy of character
046B: 21 0F    AND   A,15          (0404)     and   A,0Fh                        ; Mask off high nibble
046D: 40       NOP                 (0405)     nop
046E: 40       NOP                 (0406)     nop
046F: 40       NOP                 (0407)     nop
0470: 90 33    CALL  0x04A5        (0408)     call  LCD_WDATA_Nibble   ; Write Lower nibble
                                   (0409)     RAM_EPILOGUE RAM_USE_CLASS_1
0472: 7F       RET                 (0410)     ret
                                   (0411) .ENDSECTION
                                   (0412) 
                                   (0413) .SECTION
                                   (0414) ;-----------------------------------------------------------------------------
                                   (0415) ;  FUNCTION NAME: LCD_Control
                                   (0416) ;
                                   (0417) ;  DESCRIPTION:
                                   (0418) ;     Write a byte to the LCD's control register.
                                   (0419) ;
                                   (0420) ;-----------------------------------------------------------------------------
                                   (0421) ;
                                   (0422) ;  ARGUMENTS:
                                   (0423) ;     A contains data to be written to LCD control register.
                                   (0424) ;
                                   (0425) ;  RETURNS: none
                                   (0426) ;
                                   (0427) ;  SIDE EFFECTS:
                                   (0428) ;    The A and X registers may be modified by this or future implementations
                                   (0429) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0430) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0431) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0432) ;    functions.
                                   (0433) ;          
                                   (0434) ;    Currently only the page pointer registers listed below are modified: 
                                   (0435) ;          CUR_PP
                                   (0436) ;
                                   (0437)  LCD_Control:
                                   (0438) _LCD_Control:
                                   (0439)     RAM_PROLOGUE RAM_USE_CLASS_1
0473: 90 51    CALL  0x04C6        (0440)     call  LCD_Check_Ready              ; Make sure controller is ready
                                   (0441)                                        ; A is preserved in LCD_Check_Ready
0475: 08       PUSH  A             (0442)     push  A                            ; Save copy of byte
0476: 67       ASR   A             (0443)     asr   A                            ; Shift Upper Nibble to right
0477: 67       ASR   A             (0444)     asr   A
0478: 67       ASR   A             (0445)     asr   A
0479: 67       ASR   A             (0446)     asr   A
047A: 21 0F    AND   A,15          (0447)     and   A,0Fh                        ; Mask off, just in case
047C: 90 09    CALL  0x0487        (0448)     call  LCD_WCNTL_Nibble             ; Write high nibble
047E: 18       POP   A             (0449)     pop   A                            ; Restore copy of byte
047F: 21 0F    AND   A,15          (0450)     and   A,0Fh                        ; Mask off high nibble
0481: 40       NOP                 (0451)     nop
0482: 40       NOP                 (0452)     nop
0483: 40       NOP                 (0453)     nop
0484: 90 01    CALL  0x0487        (0454)     call  LCD_WCNTL_Nibble             ; Write Lower nibble
                                   (0455)     RAM_EPILOGUE RAM_USE_CLASS_1
0486: 7F       RET                 (0456)     ret
                                   (0457) .ENDSECTION
                                   (0458) 
                                   (0459) .SECTION
                                   (0460) ;-----------------------------------------------------------------------------
                                   (0461) ;  FUNCTION NAME: LCD_WCNTL_Nibble
                                   (0462) ;
                                   (0463) ;  DESCRIPTION:
                                   (0464) ;     Write a single nibble to the LCD's command register
                                   (0465) ;
                                   (0466) ;-----------------------------------------------------------------------------
                                   (0467) ;
                                   (0468) ;  ARGUMENTS:
                                   (0469) ;     A[3:0]   Contains Nibble to be written to command register
                                   (0470) ;
                                   (0471) ;  RETURNS: none
                                   (0472) ;
                                   (0473) ;  SIDE EFFECTS:
                                   (0474) ;    The A and X registers may be modified by this or future implementations
                                   (0475) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0476) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0477) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0478) ;    functions.
                                   (0479) ;          
                                   (0480) ;    Currently only the page pointer registers listed below are modified: 
                                   (0481) ;          CUR_PP
                                   (0482) ;
                                   (0483)  LCD_WCNTL_Nibble:
                                   (0484)     RAM_PROLOGUE RAM_USE_CLASS_4
0487: 08       PUSH  A             (0485)     push  A
0488: 62 D0 00 MOV   REG[208],0    (0486)     RAM_SETPAGE_CUR >Port_2_Data_SHADE       ; Set CUR_PP to LCD variable address
048B: 26 02 80 AND   [2],128       (0487)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
048E: 51 02    MOV   A,[2]         (0488)     mov   A,[Port_2_Data_SHADE]
0490: 60 08    MOV   REG[8],A      (0489)     mov   reg[LCD_Port],A                        ; Reset control lines
                                   (0490) 
0492: 18       POP   A             (0491)     pop   A
0493: 21 0F    AND   A,15          (0492)     and   A,LCD_DATA_MASK                        ; Make sure no bogus data in MSN
0495: 29 10    OR    A,16          (0493)     or    A,LCD_E                                ; Bring "E" Enable line high
0497: 2A 02    OR    A,[2]         (0494)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
0499: 60 08    MOV   REG[8],A      (0495)     mov   reg[LCD_Port], A                       ; Write data
049B: 53 02    MOV   [2],A         (0496)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
049D: 40       NOP                 (0497)     nop
049E: 21 8F    AND   A,143         (0498)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK)       ; Disable E signal and leave data on bus.
04A0: 53 02    MOV   [2],A         (0499)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
04A2: 60 08    MOV   REG[8],A      (0500)     mov   reg[LCD_Port],A
                                   (0501)     RAM_EPILOGUE RAM_USE_CLASS_4
04A4: 7F       RET                 (0502)     ret
                                   (0503) .ENDSECTION
                                   (0504) 
                                   (0505) .SECTION
                                   (0506) ;-----------------------------------------------------------------------------
                                   (0507) ;  FUNCTION NAME: LCD_WDATA_Nibble
                                   (0508) ;
                                   (0509) ;  DESCRIPTION:
                                   (0510) ;     Write a single nibble to the LCD's DATA register
                                   (0511) ;
                                   (0512) ;-----------------------------------------------------------------------------
                                   (0513) ;
                                   (0514) ;  ARGUMENTS:
                                   (0515) ;     A[3:0]   Contains Nibble to be written to data register
                                   (0516) ;
                                   (0517) ;  RETURNS: none
                                   (0518) ;
                                   (0519) ;  SIDE EFFECTS:
                                   (0520) ;    The A and X registers may be modified by this or future implementations
                                   (0521) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0522) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0523) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0524) ;    functions.
                                   (0525) ;          
                                   (0526) ;    Currently only the page pointer registers listed below are modified: 
                                   (0527) ;          CUR_PP
                                   (0528) ;
                                   (0529) LCD_WDATA_Nibble:
                                   (0530)     RAM_PROLOGUE RAM_USE_CLASS_4
04A5: 08       PUSH  A             (0531)     push  A
04A6: 62 D0 00 MOV   REG[208],0    (0532)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
04A9: 26 02 80 AND   [2],128       (0533)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
04AC: 2E 02 20 OR    [2],32        (0534)     or    [Port_2_Data_SHADE],LCD_RS                  ; Raise RS to signify a Data Write
04AF: 51 02    MOV   A,[2]         (0535)     mov   A,[Port_2_Data_SHADE]
04B1: 60 08    MOV   REG[8],A      (0536)     mov   reg[LCD_Port],A
                                   (0537) 
04B3: 18       POP   A             (0538)     pop   A
04B4: 21 0F    AND   A,15          (0539)     and   A,LCD_DATA_MASK                             ; Make sure no bogus data in A[7:4]
04B6: 29 30    OR    A,48          (0540)     or    A,(LCD_E | LCD_RS)                          ; Bring "E" Enable line high
04B8: 2A 02    OR    A,[2]         (0541)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
04BA: 60 08    MOV   REG[8],A      (0542)     mov   reg[LCD_Port], A                            ; Write data
04BC: 53 02    MOV   [2],A         (0543)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
04BE: 40       NOP                 (0544)     NOP
04BF: 21 AF    AND   A,175         (0545)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK|LCD_RS)     ; Disable E signal and leave Data on bus
04C1: 53 02    MOV   [2],A         (0546)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
04C3: 60 08    MOV   REG[8],A      (0547)     mov   reg[LCD_Port],A
                                   (0548)     RAM_EPILOGUE RAM_USE_CLASS_4
04C5: 7F       RET                 (0549)     ret
                                   (0550) .ENDSECTION
                                   (0551) 
                                   (0552) .SECTION
                                   (0553) ;-----------------------------------------------------------------------------
                                   (0554) ;  FUNCTION NAME: LCD_Check_Ready
                                   (0555) ;
                                   (0556) ;  DESCRIPTION:
                                   (0557) ;     Wait until LCD has completed last command.
                                   (0558) ;
                                   (0559) ;-----------------------------------------------------------------------------
                                   (0560) ;
                                   (0561) ;  ARGUMENTS: none
                                   (0562) ;
                                   (0563) ;  RETURNS: none
                                   (0564) ;
                                   (0565) ;  SIDE EFFECTS:
                                   (0566) ;    The A and X registers may be modified by this or future implementations
                                   (0567) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0568) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0569) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0570) ;    functions.
                                   (0571) ;          
                                   (0572) ;    Currently only the page pointer registers listed below are modified: 
                                   (0573) ;          CUR_PP
                                   (0574) ;
                                   (0575) ;     If LCD is not present, this routine may never return.
                                   (0576) ;
                                   (0577) LCD_Check_Ready:
                                   (0578)     RAM_PROLOGUE RAM_USE_CLASS_4
04C6: 08       PUSH  A             (0579)     push  A                                                     ; Save Accumulator
04C7: 62 D0 00 MOV   REG[208],0    (0580)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
04CA: 26 02 80 AND   [2],128       (0581)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK                    ; Mask of all LCD bits
04CD: 51 02    MOV   A,[2]         (0582)     mov   A,[Port_2_Data_SHADE]
04CF: 60 08    MOV   REG[8],A      (0583)     mov   reg[LCD_Port],A                                       ; Zero LCD port bits
                                   (0584) 
04D1: 26 03 F0 AND   [3],240       (0585)     and   [Port_2_DriveMode_0_SHADE],~LCD_DATA_MASK             ; Clear out LCD mode bits.
04D4: 51 03    MOV   A,[3]         (0586)     mov   A,[Port_2_DriveMode_0_SHADE]
04D6: 71 10    OR    F,16          (0587)     M8C_SetBank1                                                ; Change port mode to read status
04D8: 60 08    MOV   REG[8],A      (0588)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for reading
04DA: 70 EF    AND   F,239         (0589)     M8C_SetBank0
                                   (0590) 
04DC: 2E 02 40 OR    [2],64        (0591)     or    [Port_2_Data_SHADE],LCD_RW                            ; Raise RW to signify Read operation
04DF: 51 02    MOV   A,[2]         (0592)     mov   A,[Port_2_Data_SHADE]
04E1: 60 08    MOV   REG[8],A      (0593)     mov   reg[LCD_Port],A
04E3: 40       NOP                 (0594)     NOP
                                   (0595) 
                                   (0596) LCD_RDY_LOOP:
04E4: 2E 02 50 OR    [2],80        (0597)     or    [Port_2_Data_SHADE], LCD_CNTL_READ                    ; Raise E to start cycle
04E7: 51 02    MOV   A,[2]         (0598)     mov   A,[Port_2_Data_SHADE]
04E9: 60 08    MOV   REG[8],A      (0599)     mov   reg[LCD_Port],A
                                   (0600) 
04EB: 40       NOP                 (0601)     nop                                                         ; Wait 2 nops to make sure data is ready
04EC: 40       NOP                 (0602)     nop
04ED: 5D 08    MOV   A,REG[8]      (0603)     mov   A,reg[LCD_Port]
                                   (0604) 
                                   (0605) ; The code below is used to work around the async read issue with the ICE with the 
                                   (0606) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                   (0607) ; errors.  It is not required when running without the ICE or when using any other 
                                   (0608) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                   (0609) ; the ICE_PORT_SYNC flag should be set to 0.
                                   (0610) IF(ICE_PORT_SYNC)                          
                                   (0611)     mov   reg[ 0xfa], A                    
                                   (0612)     mov   A, reg[0xfa]                     
                                   (0613) ENDIF   
                                   (0614)                                    
04EF: 08       PUSH  A             (0615)     push  A
04F0: 26 02 C0 AND   [2],192       (0616)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
04F3: 51 02    MOV   A,[2]         (0617)     mov   A,[Port_2_Data_SHADE]
04F5: 60 08    MOV   REG[8],A      (0618)     mov   reg[LCD_Port],A
                                   (0619) 
04F7: 40       NOP                 (0620)     nop                                    ; Add delay for the slowest part and the
04F8: 40       NOP                 (0621)     nop                                    ; fastest PSoC
04F9: 40       NOP                 (0622)     nop
                                   (0623)                                                                 ; Get the LSBs
04FA: 2E 02 50 OR    [2],80        (0624)     or    [Port_2_Data_SHADE],LCD_CNTL_READ                     ; Raise E to start cycle
04FD: 51 02    MOV   A,[2]         (0625)     mov   A,[Port_2_Data_SHADE]
04FF: 60 08    MOV   REG[8],A      (0626)     mov   reg[LCD_Port],A
                                   (0627) 
0501: 40       NOP                 (0628)     nop
0502: 40       NOP                 (0629)     nop
                                   (0630) 
0503: 26 02 C0 AND   [2],192       (0631)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
0506: 51 02    MOV   A,[2]         (0632)     mov   A,[Port_2_Data_SHADE]
0508: 60 08    MOV   REG[8],A      (0633)     mov   reg[LCD_Port],A
                                   (0634) 
050A: 18       POP   A             (0635)     pop   A
050B: 21 08    AND   A,8           (0636)     and   A,LCD_READY_BIT                                       ; Check busy
050D: BF D6    JNZ   0x04E4        (0637)     jnz   LCD_RDY_LOOP                                          ; If LCD still busy, read again
                                   (0638) 
050F: 2E 03 7F OR    [3],127       (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Revert Data bit to Write mode
0512: 51 03    MOV   A,[3]         (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
0514: 71 10    OR    F,16          (0641)     M8C_SetBank1
0516: 60 08    MOV   REG[8],A      (0642)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
0518: 70 EF    AND   F,239         (0643)     M8C_SetBank0
051A: 18       POP   A             (0644)     pop   A
                                   (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
051B: 7F       RET                 (0646)     ret
                                   (0647) .ENDSECTION
                                   (0648) 
                                   (0649) .SECTION
                                   (0650) ;-----------------------------------------------------------------------------
                                   (0651) ;  FUNCTION NAME: LCD_Start
                                   (0652) ;  FUNCTION NAME: LCD_Init
                                   (0653) ;
                                   (0654) ;  DESCRIPTION:
                                   (0655) ;     Initialize LCD
                                   (0656) ;
                                   (0657) ;-----------------------------------------------------------------------------
                                   (0658) ;
                                   (0659) ;  ARGUMENTS: none
                                   (0660) ;
                                   (0661) ;  RETURNS: none
                                   (0662) ;
                                   (0663) ;  SIDE EFFECTS:
                                   (0664) ;    The A and X registers may be modified by this or future implementations
                                   (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0667) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0668) ;    functions.
                                   (0669) ;          
                                   (0670) ;    Currently only the page pointer registers listed below are modified: 
                                   (0671) ;          CUR_PP
                                   (0672) ;
                                   (0673) ;  THEORY of OPERATION or PROCEDURE:
                                   (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0675) ;    This initialization is a bit long, but it should work for
                                   (0676) ;    most 2 and 4 line LCDs.
                                   (0677) ;
                                   (0678)  LCD_Start:
                                   (0679) _LCD_Start:
                                   (0680)  LCD_Init:
                                   (0681) _LCD_Init:
                                   (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
051C: 62 D0 00 MOV   REG[208],0    (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                   (0684) 
051F: 26 03 80 AND   [3],128       (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
0522: 2E 03 7F OR    [3],127       (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Set LCD port for writing
0525: 26 04 80 AND   [4],128       (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
                                   (0688) 
0528: 51 03    MOV   A,[3]         (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
052A: 71 10    OR    F,16          (0690)     M8C_SetBank1
052C: 60 08    MOV   REG[8],A      (0691)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
052E: 51 04    MOV   A,[4]         (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
0530: 60 09    MOV   REG[9],A      (0693)     mov   reg[LCD_PortMode1],A
0532: 70 EF    AND   F,239         (0694)     M8C_SetBank0
                                   (0695) 
0534: 50 FA    MOV   A,250         (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0536: 90 67    CALL  0x059F        (0697)     call  LCD_Delay50uTimes
0538: 50 FA    MOV   A,250         (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
053A: 90 63    CALL  0x059F        (0699)     call  LCD_Delay50uTimes
                                   (0700) 
053C: 50 03    MOV   A,3           (0701)     mov   A,03h
053E: 9F 47    CALL  0x0487        (0702)     call  LCD_WCNTL_Nibble
                                   (0703) 
0540: 50 52    MOV   A,82          (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
0542: 90 5B    CALL  0x059F        (0705)     call  LCD_Delay50uTimes
                                   (0706) 
0544: 50 03    MOV   A,3           (0707)     mov   A,03h
0546: 9F 3F    CALL  0x0487        (0708)     call  LCD_WCNTL_Nibble
                                   (0709) 
0548: 90 63    CALL  0x05AD        (0710)     call  LCD_Delay50u
054A: 90 61    CALL  0x05AD        (0711)     call  LCD_Delay50u
054C: 90 5F    CALL  0x05AD        (0712)     call  LCD_Delay50u
                                   (0713) 
054E: 50 03    MOV   A,3           (0714)     mov   A,03h
0550: 9F 35    CALL  0x0487        (0715)     call  LCD_WCNTL_Nibble
                                   (0716) 
0552: 50 5A    MOV   A,90          (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0554: 90 49    CALL  0x059F        (0718)     call  LCD_Delay50uTimes
                                   (0719) 
0556: 50 02    MOV   A,2           (0720)     mov   A,02h
0558: 9F 2D    CALL  0x0487        (0721)     call  LCD_WCNTL_Nibble
                                   (0722) 
055A: 50 5A    MOV   A,90          (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
055C: 90 41    CALL  0x059F        (0724)     call  LCD_Delay50uTimes
                                   (0725) 
055E: 50 08    MOV   A,8           (0726)     mov   A,08h
0560: 9F 11    CALL  0x0473        (0727)     call  LCD_Control
0562: 50 5A    MOV   A,90          (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0564: 90 39    CALL  0x059F        (0729)     call  LCD_Delay50uTimes
                                   (0730) 
0566: 50 01    MOV   A,1           (0731)     mov   A,01h
0568: 9F 09    CALL  0x0473        (0732)     call  LCD_Control
056A: 50 5A    MOV   A,90          (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
056C: 90 31    CALL  0x059F        (0734)     call  LCD_Delay50uTimes
                                   (0735) 
056E: 50 06    MOV   A,6           (0736)     mov   A,06h
0570: 9F 01    CALL  0x0473        (0737)     call  LCD_Control
                                   (0738) 
0572: 50 0E    MOV   A,14          (0739)     mov   A,0Eh
0574: 9E FD    CALL  0x0473        (0740)     call  LCD_Control
                                   (0741) 
0576: 50 2C    MOV   A,44          (0742)     mov   A,LCD_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
0578: 9E F9    CALL  0x0473        (0743)     call  LCD_Control
                                   (0744) 
057A: 50 08    MOV   A,8           (0745)     mov   A,DISP_OFF
057C: 9E F5    CALL  0x0473        (0746)     call  LCD_Control
                                   (0747) 
057E: 50 0C    MOV   A,12          (0748)     mov   A,DISP_ON
0580: 9E F1    CALL  0x0473        (0749)     call  LCD_Control
                                   (0750) 
0582: 50 03    MOV   A,3           (0751)     mov   A,DISP_INC
0584: 9E ED    CALL  0x0473        (0752)     call  LCD_Control
                                   (0753) 
0586: 50 5A    MOV   A,90          (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0588: 90 15    CALL  0x059F        (0755)     call  LCD_Delay50uTimes
                                   (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
058A: 7F       RET                 (0757)     ret
058B: 80 C0    JMP   0x064C
058D: 94 D4    CALL  0x0A63
                                   (0758) .ENDSECTION
                                   (0759) 
                                   (0760) ;-----------------------------------------------------------------------------
                                   (0761) ;  FUNCTION NAME: LCD_Position
                                   (0762) ;
                                   (0763) ;  DESCRIPTION:
                                   (0764) ;     Position Cursor at Row and Col location
                                   (0765) ;
                                   (0766) ;-----------------------------------------------------------------------------
                                   (0767) ;
                                   (0768) ;  ARGUMENTS:
                                   (0769) ;     A => Row  0 to 3
                                   (0770) ;     X => Col  0 to 39+
                                   (0771) ;
                                   (0772) ;  RETURNS:  none
                                   (0773) ;
                                   (0774) ;  SIDE EFFECTS:
                                   (0775) ;    The A and X registers may be modified by this or future implementations
                                   (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0778) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0779) ;    functions.
                                   (0780) ;
                                   (0781) .LITERAL
                                   (0782) LCD_ROW_OFFSET::
                                   (0783)      DB    LCD_ROW1_OFFSET, LCD_ROW2_OFFSET, LCD_ROW3_OFFSET, LCD_ROW4_OFFSET
                                   (0784) .ENDLITERAL
                                   (0785) 
                                   (0786) .SECTION
                                   (0787)  LCD_Position:
                                   (0788) _LCD_Position:
                                   (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
058F: 21 03    AND   A,3           (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
0591: 10       PUSH  X             (0791)     push  X                            ; Store COL
0592: FF F7    INDEX 0x058B        (0792)     index LCD_ROW_OFFSET ; Get ROW memory offset from table
0594: 4F       MOV   X,SP          (0793)     mov   X,SP                         ; Get Stack pointer
0595: 03 FF    ADD   A,[X-1]       (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
0597: 20       POP   X             (0795)     pop   X
                                   (0796) 
                                   (0797) LCD_POS_IT:
0598: 9E D9    CALL  0x0473        (0798)     call  LCD_Control                  ; Write control byte
059A: 70 3F    AND   F,63
059C: 71 C0    OR    F,192         (0799)     RAM_EPILOGUE RAM_USE_CLASS_2
059E: 7F       RET                 (0800)     ret
                                   (0801) .ENDSECTION
                                   (0802) 
                                   (0803) .SECTION
                                   (0804) ;-----------------------------------------------------------------------------
                                   (0805) ;  FUNCTION NAME: LCD_Delay50uTimes
                                   (0806) ;
                                   (0807) ;  DESCRIPTION:
                                   (0808) ;     Delay increments of 50uSeconds
                                   (0809) ;
                                   (0810) ;-----------------------------------------------------------------------------
                                   (0811) ;
                                   (0812) ;  ARGUMENTS:
                                   (0813) ;     A contains the delay multiplier
                                   (0814) ;
                                   (0815) ;  RETURNS:
                                   (0816) ;
                                   (0817) ;  SIDE EFFECTS:
                                   (0818) ;    The A and X registers may be modified by this or future implementations
                                   (0819) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0820) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0821) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0822) ;    functions.
                                   (0823) ;
                                   (0824) ;
                                   (0825)  LCD_Delay50uTimes:
                                   (0826) _LCD_Delay50uTimes:
                                   (0827)     RAM_PROLOGUE RAM_USE_CLASS_1
059F: 90 0C    CALL  0x05AD        (0828)     call  LCD_Delay50u
05A1: 78       DEC   A             (0829)     dec   A
05A2: BF FC    JNZ   0x059F        (0830)     jnz   LCD_Delay50uTimes
                                   (0831)     RAM_EPILOGUE RAM_USE_CLASS_1
05A4: 7F       RET                 (0832)     ret
05A5: 08       PUSH  A
05A6: 19 3A    SBB   A,58
05A8: 7C 01 01 LCALL 0x0101
05AB: 01 01    ADD   A,1
                                   (0833) 
                                   (0834) .ENDSECTION
                                   (0835) 
                                   (0836) ;-----------------------------------------------------------------------------
                                   (0837) ;  FUNCTION NAME: LCD_Delay50u
                                   (0838) ;
                                   (0839) ;  DESCRIPTION:
                                   (0840) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                   (0841) ;     Slower clock frequencies the delay will be;
                                   (0842) ;           1.5
                                   (0843) ;        -------------- * 50uSec
                                   (0844) ;        clock_freq(MHz)
                                   (0845) ;
                                   (0846) ;
                                   (0847) ;-----------------------------------------------------------------------------
                                   (0848) ;
                                   (0849) ;  ARGUMENTS: none
                                   (0850) ;
                                   (0851) ;  RETURNS: none
                                   (0852) ;
                                   (0853) ;  SIDE EFFECTS:
                                   (0854) ;    The A and X registers may be modified by this or future implementations
                                   (0855) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0856) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0857) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0858) ;    functions.
                                   (0859) ;
                                   (0860) ;  THEORY of OPERATION or PROCEDURE:
                                   (0861) ;
                                   (0862) .LITERAL
                                   (0863)  LCD_Delay50u_Table::
                                   (0864)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                   (0865) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                   (0866) .ENDLITERAL
                                   (0867) .SECTION
                                   (0868) 
                                   (0869)   LCD_Delay50u:
                                   (0870)  _LCD_Delay50u:                        ; [11]  Call
                                   (0871)     RAM_PROLOGUE RAM_USE_CLASS_1
05AD: 08       PUSH  A             (0872)     push  A
05AE: 71 10    OR    F,16          (0873)     M8C_SetBank1                         ; [4]
05B0: 5D E0    MOV   A,REG[224]    (0874)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
05B2: 70 EF    AND   F,239         (0875)     M8C_SetBank0                         ; [4]
05B4: 21 07    AND   A,7           (0876)     and   A,07h                          ; [4] Mask off only the clock bits
05B6: 39 05    CMP   A,5           (0877)     cmp   A,05h
05B8: D0 06    JNC   0x05BF        (0878)     jnc   Delay50u_End
05BA: FF E9    INDEX 0x05A5        (0879)     index LCD_Delay50u_Table ; [13] Get delay value
                                   (0880) Delay50u_Loop:                           ;
05BC: 78       DEC   A             (0881)     dec   A                              ; [4]
05BD: BF FE    JNZ   0x05BC        (0882)     jnz   Delay50u_Loop                  ; [5]
                                   (0883) Delay50u_End:
05BF: 18       POP   A             (0884)     pop   A
                                   (0885)     RAM_EPILOGUE RAM_USE_CLASS_1
05C0: 7F       RET                 (0886)     ret
                                   (0887) .ENDSECTION
                                   (0888) 
                                   (0889) 
                                   (0890) ;-----------------------------------------------------------------------------
                                   (0891) ;      If bargraph is not enabled, the following functions are not required.
                                   (0892) ;-----------------------------------------------------------------------------
                                   (0893) 
                                   (0894) IF (LCD_BARGRAPH_ENABLE)
                                   (0895) 
                                   (0896) IF SYSTEM_SMALL_MEMORY_MODEL
                                   (0897) .SECTION
                                   (0898) ;-----------------------------------------------------------------------------
                                   (0899) ;  FUNCTION NAME: LCD_DrawBG
                                   (0900) ;
                                   (0901) ;  DESCRIPTION:
                                   (0902) ;  This legacy fastcall version are provided only to support existing small
                                   (0903) ;  memory model assembly language code---it does not work in the large memory
                                   (0904) ;  model.
                                   (0905) ;
                                   (0906) ;  ** This legacy fastcall version is provided on a temporary basis to
                                   (0907) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                   (0908) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                   (0909) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                   (0910) ;  ** (with a leading underscore) and the fastcall16 interface
                                   (0911) ;
                                   (0912) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                   (0913) ;  is a legacy function that is intended to support existing Assembly
                                   (0914) ;  language programs that call this function.  This should not be used for
                                   (0915) ;  new code or with Large Memory Model programs.
                                   (0916) ;-----------------------------------------------------------------------------
                                   (0917) ;
                                   (0918) ;  LEGACY FASTCALL ARGUMENTS:
                                   (0919) ;    A    => Starting row for bargraph 0 to 3
                                   (0920) ;   [X]   => Starting Column for bargraph 0 to 39+
                                   (0921) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                   (0922) ;   [X-2] => Position of pointer in segments 5 times Length
                                   (0923) ;
                                   (0924) ;
                                   (0925) ;  RETURNS:  none
                                   (0926) ;
                                   (0927) ;  SIDE EFFECTS:
                                   (0928) ;    The A and X registers may be modified by this or future implementations
                                   (0929) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0930) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0931) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0932) ;    functions.
                                   (0933) ;
                                   (0934) ;    If LCD_Init is not called before this function, the
                                   (0935) ;    bargraph will not be drawn properly.
                                   (0936) ;
                                   (0937) ; Stack offset constants
                                   (0938) BG_COLX:       equ  0                   ; Stack position of Column
                                   (0939) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                   (0940) BG_LENGTHX:    equ -2                   ; Stack postion of bargraph pointer position
                                   (0941) 
                                   (0942) 
                                   (0943) LCD_DrawBG:
                                   (0944)     push  X
                                   (0945)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                   (0946)     call  LCD_Position                 ; Set cursor position
                                   (0947)     pop   X                            ; Restore pointer
                                   (0948) 
                                   (0949) LCD_BG_LOOP1X:
                                   (0950)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                   (0951)     jnz   LCD_CHECK1X
                                   (0952)     mov   A,00h                        ; Load empty character
                                   (0953)     jmp   LCD_BG_DOITX                  ;
                                   (0954) 
                                   (0955) LCD_CHECK1X:
                                   (0956)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                   (0957)     jnc   LCD_CHECK2X                   ; Note yet, use full character
                                   (0958)     mov   A,[X+BG_LENGTHX]
                                   (0959)     sub   [X+BG_LENGTHX],A
                                   (0960)     jmp   LCD_BG_DOITX
                                   (0961) 
                                   (0962) LCD_CHECK2X:                            ; Put index to full character
                                   (0963)     mov   A, 06h
                                   (0964)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                   (0965) 
                                   (0966) LCD_BG_DOITX:
                                   (0967)     call  LCD_WriteData                ; Display BG character
                                   (0968) 
                                   (0969)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                   (0970)     jnz   LCD_BG_LOOP1X                 ; Do it all over again
                                   (0971)     ret
                                   (0972) .ENDSECTION
                                   (0973) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                   (0974) 
                                   (0975) .SECTION
                                   (0976) ;-----------------------------------------------------------------------------
                                   (0977) ;  FUNCTION NAME: LCD_DrawBG
                                   (0978) ;
                                   (0979) ;  DESCRIPTION:
                                   (0980) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                   (0981) ;
                                   (0982) ;
                                   (0983) ;-----------------------------------------------------------------------------
                                   (0984) ;
                                   (0985) ;  FASTCALL16 ARGUMENTS:
                                   (0986) ;   [SP-3] => Starting row for bargraph 0 to 3
                                   (0987) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                   (0988) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                   (0989) ;   [SP-6] => Position of pointer in segments 5 times Length
                                   (0990) ;
                                   (0991) ;
                                   (0992) ;  RETURNS:  none
                                   (0993) ;
                                   (0994) ;  SIDE EFFECTS:
                                   (0995) ;    The A and X registers may be modified by this or future implementations
                                   (0996) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0997) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0998) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0999) ;    functions.
                                   (1000) ;          
                                   (1001) ;    Currently only the page pointer registers listed below are modified: 
                                   (1002) ;          CUR_PP
                                   (1003) ;
                                   (1004) ;    If LCD_Init is not called before this function, the
                                   (1005) ;    bargraph will not be drawn properly.
                                   (1006) ;
                                   (1007) ; Stack offset constants
                                   (1008) BG_ROW:       equ -3
                                   (1009) BG_COL:       equ -4                   ; Stack position of Column
                                   (1010) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                   (1011) BG_LENGTH:    equ -6                   ; Stack postion of bargraph pointer position
                                   (1012) 
                                   (1013) 
                                   (1014) _LCD_DrawBG:
                                   (1015)     RAM_PROLOGUE RAM_USE_CLASS_2
05C1: 4F       MOV   X,SP          (1016)     mov   X, SP
05C2: 10       PUSH  X             (1017)     push  X
05C3: 52 FD    MOV   A,[X-3]       (1018)     mov   A,[X+BG_ROW]                 ; Row in A
05C5: 59 FC    MOV   X,[X-4]       (1019)     mov   X,[X+BG_COL]                 ; Col in X
05C7: 9F C6    CALL  0x058F        (1020)     call  LCD_Position                 ; Set cursor position
05C9: 20       POP   X             (1021)     pop  X
                                   (1022) 
                                   (1023) LCD_BG_LOOP1:
05CA: 3D FA 00 CMP   [X-6],0       (1024)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
05CD: B0 05    JNZ   0x05D3        (1025)     jnz   LCD_CHECK1
05CF: 50 00    MOV   A,0           (1026)     mov   A,00h                        ; Load empty character
05D1: 80 11    JMP   0x05E3        (1027)     jmp   LCD_BG_DOIT                  ;
                                   (1028) 
                                   (1029) LCD_CHECK1:
05D3: 3D FA 06 CMP   [X-6],6       (1030)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
05D6: D0 07    JNC   0x05DE        (1031)     jnc   LCD_CHECK2                   ; Note yet, use full character
05D8: 52 FA    MOV   A,[X-6]       (1032)     mov   A,[X+BG_LENGTH]
05DA: 15 FA    SUB   [X-6],A       (1033)     sub   [X+BG_LENGTH],A
05DC: 80 06    JMP   0x05E3        (1034)     jmp   LCD_BG_DOIT
                                   (1035) 
                                   (1036) LCD_CHECK2:                            ; Put index to full character
05DE: 50 06    MOV   A,6           (1037)     mov   A, 06h
05E0: 17 FA 05 SUB   [X-6],5       (1038)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                   (1039) 
                                   (1040) LCD_BG_DOIT:
05E3: 9E 7A    CALL  0x045F        (1041)     call  LCD_WriteData                ; Display BG character
                                   (1042) 
05E5: 7B FB    DEC   [X-5]         (1043)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
05E7: BF E2    JNZ   0x05CA        (1044)     jnz   LCD_BG_LOOP1                 ; Do it all over again
05E9: 70 3F    AND   F,63
05EB: 71 C0    OR    F,192         (1045)     RAM_EPILOGUE RAM_USE_CLASS_2
05ED: 7F       RET                 (1046)     ret
                                   (1047) .ENDSECTION
                                   (1048) 
                                   (1049) IF SYSTEM_SMALL_MEMORY_MODEL
                                   (1050) .SECTION
                                   (1051) ;-----------------------------------------------------------------------------
                                   (1052) ;  FUNCTION NAME: LCD_DrawVBG
                                   (1053) ;
                                   (1054) ;  DESCRIPTION:
                                   (1055) ;  This legacy fastcall version are provided only to support existing small
                                   (1056) ;  memory model assembly language code---it does not work in the large memory
                                   (1057) ;  model.
                                   (1058) ;
                                   (1059) ;  ** This legacy fastcall version is provided on a temporary basis to
                                   (1060) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                   (1061) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                   (1062) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                   (1063) ;  ** (with a leading underscore) and the fastcall16 interface
                                   (1064) ;
                                   (1065) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                   (1066) ;  is a legacy function that is intended to support existing Assembly
                                   (1067) ;  language programs that call this function.  This should not be used for
                                   (1068) ;  new code or with Large Memory Model programs.
                                   (1069) ;-----------------------------------------------------------------------------
                                   (1070) ;
                                   (1071) ;  LEGACY FASTCALL ARGUMENTS:
                                   (1072) ;    A    => Starting row for bargraph 0 to 3
                                   (1073) ;   [X]   => Starting Column for bargraph 0 to 40+
                                   (1074) ;   [x-1] => Height of bargraph in chars 1 - 4
                                   (1075) ;   [X-2] => Position of pointer in segments 8 times height
                                   (1076) ;  RETURNS:
                                   (1077) ;
                                   (1078) ;  SIDE EFFECTS:
                                   (1079) ;    The A and X registers may be modified by this or future implementations
                                   (1080) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (1081) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (1082) ;    responsibility to perserve their values across calls to fastcall16 
                                   (1083) ;    functions.
                                   (1084) ;    
                                   (1085) ;    If LCD_Init is not called before this function, the
                                   (1086) ;    bargraph will not be drawn properly.
                                   (1087) ;
                                   (1088) ; Stack offset constants
                                   (1089) VBG_COLX:            equ  0
                                   (1090) VBG_CHAR_HEIGHTX:    equ -1
                                   (1091) VBG_SEG_HEIGHTX:     equ -2
                                   (1092) 
                                   (1093) LCD_DrawVBG:
                                   (1094) 
                                   (1095)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                   (1096) VBG_LOOPX:
                                   (1097)     push  A
                                   (1098)     index LCD_ROW_OFFSET  ; Get row offset
                                   (1099)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                   (1100)     call  LCD_Control                  ; Position Cursor
                                   (1101)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                   (1102)     jnz   VBG_NZ_SEGX
                                   (1103)     mov   A,' '                        ; Load space character
                                   (1104)     jmp   VBG_WRITE_CHARX
                                   (1105) VBG_NZ_SEGX:
                                   (1106)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                   (1107)     jnc   VBG_FULL_SEGX
                                   (1108)                                         ; Partial segment between 1 and 8
                                   (1109)     mov   A,[X+VBG_SEG_HEIGHTX]
                                   (1110)     dec   A
                                   (1111)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                   (1112)     jmp   VBG_WRITE_CHARX
                                   (1113) 
                                   (1114) VBG_FULL_SEGX:                          ; Bargaph
                                   (1115)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                   (1116)     mov   A,07h                        ; Load full segment
                                   (1117) 
                                   (1118) VBG_WRITE_CHARX:                        ; Write character to display
                                   (1119)     call  LCD_WriteData                ; Write value
                                   (1120)     pop   A
                                   (1121)     dec   A
                                   (1122)     dec   [X+VBG_CHAR_HEIGHTX]
                                   (1123)     jnz   VBG_LOOPX
                                   (1124)     ret
                                   (1125) .ENDSECTION
                                   (1126) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                   (1127) 
                                   (1128) .SECTION
                                   (1129) ;-----------------------------------------------------------------------------
                                   (1130) ;  FUNCTION NAME: LCD_DrawVBG
                                   (1131) ;
                                   (1132) ;  DESCRIPTION:
                                   (1133) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                   (1134) ;
                                   (1135) ;
                                   (1136) ;-----------------------------------------------------------------------------
                                   (1137) ;
                                   (1138) ;  FASTCALL16 ARGUMENTS:
                                   (1139) ;
                                   (1140) ;   [SP-3] => Starting row for bargraph 0 to 3
                                   (1141) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                   (1142) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                   (1143) ;   [SP-6] => Position of pointer in segments 8 times height
                                   (1144) ;  RETURNS:
                                   (1145) ;
                                   (1146) ;  SIDE EFFECTS:
                                   (1147) ;    The A and X registers may be modified by this or future implementations
                                   (1148) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (1149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (1150) ;    responsibility to perserve their values across calls to fastcall16 
                                   (1151) ;    functions.
                                   (1152) ;          
                                   (1153) ;    Currently only the page pointer registers listed below are modified: 
                                   (1154) ;          CUR_PP
                                   (1155) ;
                                   (1156) ;    If LCD_Init is not called before this function, the
                                   (1157) ;    bargraph will not be drawn properly.
                                   (1158) ;
                                   (1159) ; Stack offset constants
                                   (1160) VBG_ROW:        equ -3
                                   (1161) VBG_COL:            equ -4
                                   (1162) VBG_CHAR_HEIGHT:    equ -5
                                   (1163) VBG_SEG_HEIGHT:     equ -6
                                   (1164) 
                                   (1165) _LCD_DrawVBG:
                                   (1166)     RAM_PROLOGUE RAM_USE_CLASS_2
05EE: 4F       MOV   X,SP          (1167)     mov   X, SP
05EF: 52 FD    MOV   A,[X-3]       (1168)     mov   A, [X+VBG_ROW]
05F1: 21 03    AND   A,3           (1169)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                   (1170) VBG_LOOP:
05F3: 08       PUSH  A             (1171)     push  A
05F4: FF 95    INDEX 0x058B        (1172)     index LCD_ROW_OFFSET  ; Get row offset
05F6: 03 FC    ADD   A,[X-4]       (1173)     add   A,[X+VBG_COL]                ; Add column offset to position
05F8: 9E 79    CALL  0x0473        (1174)     call  LCD_Control                  ; Position Cursor
05FA: 3D FA 00 CMP   [X-6],0       (1175)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
05FD: B0 05    JNZ   0x0603        (1176)     jnz   VBG_NZ_SEG
05FF: 50 20    MOV   A,32          (1177)     mov   A,' '                        ; Load space character
0601: 80 13    JMP   0x0615        (1178)     jmp   VBG_WRITE_CHAR
                                   (1179) VBG_NZ_SEG:
0603: 3D FA 09 CMP   [X-6],9       (1180)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
0606: D0 09    JNC   0x0610        (1181)     jnc   VBG_FULL_SEG
                                   (1182)                                        ; Partial segment between 1 and 8
0608: 52 FA    MOV   A,[X-6]       (1183)     mov   A,[X+VBG_SEG_HEIGHT]
060A: 78       DEC   A             (1184)     dec   A
060B: 56 FA 00 MOV   [X-6],0       (1185)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
060E: 80 06    JMP   0x0615        (1186)     jmp   VBG_WRITE_CHAR
                                   (1187) 
                                   (1188) VBG_FULL_SEG:                          ; Bargaph
0610: 17 FA 08 SUB   [X-6],8       (1189)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
0613: 50 07    MOV   A,7           (1190)     mov   A,07h                        ; Load full segment
                                   (1191) 
                                   (1192) VBG_WRITE_CHAR:                        ; Write character to display
0615: 9E 48    CALL  0x045F        (1193)     call  LCD_WriteData                ; Write value
0617: 18       POP   A             (1194)     pop   A
0618: 78       DEC   A             (1195)     dec   A
0619: 7B FB    DEC   [X-5]         (1196)     dec   [X+VBG_CHAR_HEIGHT]
061B: BF D7    JNZ   0x05F3        (1197)     jnz   VBG_LOOP
061D: 70 3F    AND   F,63
061F: 71 C0    OR    F,192         (1198)     RAM_EPILOGUE RAM_USE_CLASS_2
0621: 7F       RET                 (1199)     ret
                                   (1200) .ENDSECTION
                                   (1201) 
                                   (1202) .SECTION
                                   (1203) ;-----------------------------------------------------------------------------
                                   (1204) ;  FUNCTION NAME: LCD_InitVBG
                                   (1205) ;
                                   (1206) ;  DESCRIPTION:
                                   (1207) ;     Initialize the vertical bargraph characters.
                                   (1208) ;
                                   (1209) ;-----------------------------------------------------------------------------
                                   (1210) ;
                                   (1211) ;  ARGUMENTS:  none
                                   (1212) ;
                                   (1213) ;  RETURNS:  none
                                   (1214) ;
                                   (1215) ;  SIDE EFFECTS:
                                   (1216) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (1217) ;    Only one type of bargraph (horizontal or vertical) may be used
                                   (1218) ;    at a time since they each require their own set of characters.
                                   (1219) ;
                                   (1220) ;  SIDE EFFECTS:
                                   (1221) ;    The A and X registers may be modified by this or future implementations
                                   (1222) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (1223) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (1224) ;    responsibility to perserve their values across calls to fastcall16 
                                   (1225) ;    functions.
                                   (1226) ;          
                                   (1227) ;    Currently only the page pointer registers listed below are modified: 
                                   (1228) ;          CUR_PP
                                   (1229) ;
                                   (1230) ; Stack offset constants
                                   (1231) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                   (1232) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                   (1233) 
                                   (1234)  LCD_InitVBG:
                                   (1235) _LCD_InitVBG:
                                   (1236)     RAM_PROLOGUE RAM_USE_CLASS_2
0622: 4F       MOV   X,SP          (1237)     mov   X,SP                         ; Get location of stack
0623: 08       PUSH  A             (1238)     push  A                            ; Create 2 locations
0624: 08       PUSH  A             (1239)     push  A
                                   (1240) 
0625: 50 40    MOV   A,64          (1241)     mov   A,CG_RAM_OFFSET              ; Setup pointer
0627: 9E 4A    CALL  0x0473        (1242)     call  LCD_Control                  ; Position the CG pointer
0629: 56 00 01 MOV   [X+0],1       (1243)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                   (1244) 
                                   (1245)  VBG_Loop1:                            ; loop once for each 8 characters
062C: 56 01 08 MOV   [X+1],8       (1246)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                   (1247)  VBG_Loop2:                            ; Loop once for each line in character (8 times)
062F: 52 00    MOV   A,[X+0]       (1248)     mov   A,[X+VBGDATA_CTR]
0631: 3B 01    CMP   A,[X+1]       (1249)     cmp   A,[X+VBG_BYTES]
0633: D0 05    JNC   0x0639        (1250)     jnc   VBG_SOLID
0635: 50 00    MOV   A,0           (1251)     mov   A,00h                        ; Empty line
0637: 80 03    JMP   0x063B        (1252)     jmp   VBG_Load                     ; Jump to load the bargraph
                                   (1253) VBG_SOLID:
0639: 50 FF    MOV   A,255         (1254)     mov   A,FFh                        ; Load solid line
                                   (1255) VBG_Load:
063B: 9E 22    CALL  0x045F        (1256)     call  LCD_WriteData                ; character data
063D: 7B 01    DEC   [X+1]         (1257)     dec   [X+VBG_BYTES]                ; Dec byte counter
063F: BF EF    JNZ   0x062F        (1258)     jnz   VBG_Loop2                    ; End Loop 2
0641: 77 00    INC   [X+0]         (1259)     inc   [X+VBGDATA_CTR]
0643: 3D 00 09 CMP   [X+0],9       (1260)     cmp   [X+VBGDATA_CTR],09h
0646: BF E5    JNZ   0x062C        (1261)     jnz   VBG_Loop1                    ; End Loop1
                                   (1262) 
0648: 18       POP   A             (1263)     pop  A
0649: 18       POP   A             (1264)     pop  A
064A: 50 0C    MOV   A,12          (1265)     mov  A,DISP_ON                    ; Turn on display, don't really
064C: 9E 25    CALL  0x0473        (1266)     call LCD_Control                   ; need this.
064E: 70 3F    AND   F,63
0650: 71 C0    OR    F,192         (1267)     RAM_EPILOGUE RAM_USE_CLASS_2
0652: 7F       RET                 (1268)     ret
0653: 00       SWI   
0654: 10       PUSH  X
0655: 18       POP   A
0656: 1C 1E    SBB   [30],A
0658: 1F 1F 00 SBB   [X+31],0
065B: 10       PUSH  X
065C: 08       PUSH  A
065D: 04 02    ADD   [2],A
065F: 01 00    ADD   A,0
                                   (1269) .ENDSECTION
                                   (1270) 
                                   (1271) ;-----------------------------------------------------------------------------
                                   (1272) ;  FUNCTION NAME: LCD_InitBG
                                   (1273) ;
                                   (1274) ;  DESCRIPTION:
                                   (1275) ;     Initialize horizontal bargraph characters
                                   (1276) ;
                                   (1277) ;-----------------------------------------------------------------------------
                                   (1278) ;
                                   (1279) ;  ARGUMENTS:
                                   (1280) ;     A = type  0 = full                   |||||||||........
                                   (1281) ;               1 = single vertical line   ..........|......
                                   (1282) ;
                                   (1283) ;  RETURNS:
                                   (1284) ;
                                   (1285) ;  SIDE EFFECTS:
                                   (1286) ;    The A and X registers may be modified by this or future implementations
                                   (1287) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (1288) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (1289) ;    responsibility to perserve their values across calls to fastcall16 
                                   (1290) ;    functions.
                                   (1291) ;          
                                   (1292) ;    Currently only the page pointer registers listed below are modified: 
                                   (1293) ;          CUR_PP
                                   (1294) ;
                                   (1295) ;    Only one type of bargraph (horizontal or vertical) may be used
                                   (1296) ;    at a time since they each require their own set of characters.
                                   (1297) ;
                                   (1298) ;  THEORY of OPERATION or PROCEDURE:
                                   (1299) ;    This function writes to the LCD character RAM to generate 8 custom
                                   (1300) ;    characters used to generated one of two horizontal bargraphs.
                                   (1301) ;
                                   (1302) .LITERAL
                                   (1303)  LCD_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                   (1304)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                   (1305)  LCD_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                   (1306)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                   (1307) .ENDLITERAL
                                   (1308) 
                                   (1309) .SECTION
                                   (1310) ; Stack offset constants
                                   (1311) BGDATA_PTR:   equ    00h               ; Stack offsets
                                   (1312) BGCHARS:      equ    01h
                                   (1313) BGTYPE:       equ    02h
                                   (1314) 
                                   (1315)  LCD_InitBG:
                                   (1316) _LCD_InitBG:
                                   (1317)     RAM_PROLOGUE RAM_USE_CLASS_2
0661: 4F       MOV   X,SP          (1318)     mov   X,SP                         ; Get location of stack
0662: 38 03    ADD   SP,3          (1319)     add   SP,3
0664: 54 02    MOV   [X+2],A       (1320)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                   (1321) 
0666: 50 40    MOV   A,64          (1322)     mov   A,CG_RAM_OFFSET              ; Setup pointer
0668: 9E 09    CALL  0x0473        (1323)     call  LCD_Control                  ; Position the CG pointer
066A: 56 00 00 MOV   [X+0],0       (1324)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                   (1325) 
                                   (1326)  BG_Loop1:
066D: 56 01 08 MOV   [X+1],8       (1327)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                   (1328)  BG_Loop2:
0670: 52 00    MOV   A,[X+0]       (1329)     mov   A,[X+BGDATA_PTR]
0672: 3D 02 00 CMP   [X+2],0       (1330)     cmp   [X+BGTYPE],00h               ; Check which bargraph
0675: B0 05    JNZ   0x067B        (1331)     jnz   BG_OTHER
0677: FF DA    INDEX 0x0653        (1332)     index LCD_BG_TYPE1
0679: 80 03    JMP   0x067D        (1333)     jmp   BG_Load
                                   (1334)  BG_OTHER:
067B: FF DD    INDEX 0x065A        (1335)     index LCD_BG_TYPE2
                                   (1336)  BG_Load:
067D: 9D E0    CALL  0x045F        (1337)     call  LCD_WriteData
067F: 7B 01    DEC   [X+1]         (1338)     dec   [X+BGCHARS]                  ; Character builder counter
0681: BF EE    JNZ   0x0670        (1339)     jnz   BG_Loop2
0683: 77 00    INC   [X+0]         (1340)     inc   [X+BGDATA_PTR]               ; Advance to next character
0685: 3D 00 07 CMP   [X+0],7       (1341)     cmp   [X+BGDATA_PTR],07h
0688: BF E4    JNZ   0x066D        (1342)     jnz   BG_Loop1
                                   (1343) 
068A: 38 FD    ADD   SP,253        (1344)     add   SP,-3
068C: 50 0C    MOV   A,12          (1345)     mov   A,DISP_ON
068E: 9D E3    CALL  0x0473        (1346)     call  LCD_Control
0690: 70 3F    AND   F,63
0692: 71 C0    OR    F,192         (1347)     RAM_EPILOGUE RAM_USE_CLASS_2
0694: 7F       RET                 (1348)     ret

FILE: .\main.c
(0001) //------------------------------------------------------------//
(0002) //   Proyecto de GS Desarrollo Productos Electronicos EPSS	  //
(0003) //                 By Albert Sagol & Xavi Vicient			  //
(0004) //               PhotoSoC - Controlador fotogrfico		  	  //
(0005) //------------------------------------------------------------//
(0006) 
(0007) #include <m8c.h>        // part specific constants and macros
(0008) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0009) #include "stdlib.h"
(0010) 
(0011) void main()
(0012) {	char x,xx;
_main:
  x                    --> X+1
  xx                   --> X+0
__text_start:
0695: 10       PUSH  X
0696: 4F       MOV   X,SP
0697: 38 02    ADD   SP,2
(0013) 	
(0014) 	//Timer8_WritePeriod(156);		//Este valor es Fosc/Baudios/8
(0015) 	//Timer8_WriteCompareValue(156/2);
(0016) 	//Timer8_Start();
(0017) 	LCD_Start();
0699: 10       PUSH  X
069A: 7C 05 1C LCALL 0x051C
(0018) 	LCD_Init();
069D: 7C 05 1C LCALL 0x051C
(0019) 	
(0020) 	LCD_PrCString("PHOTOSoC V0");
06A0: 50 01    MOV   A,1
06A2: 08       PUSH  A
06A3: 50 AB    MOV   A,171
06A5: 5C       MOV   X,A
06A6: 18       POP   A
06A7: 7C 04 11 LCALL 0x0411
(0021) 	//UART_Start(UART_PARITY_NONE);
(0022) 	LCD_Position (1,0);
06AA: 57 00    MOV   X,0
06AC: 50 01    MOV   A,1
06AE: 7C 05 8F LCALL 0x058F
06B1: 20       POP   X
(0023) 	
(0024) 	
(0025) 	//for(;;)
(0026) 	//{ x=UART_cGetChar();  //Esta se espera a que llegue un byte. Ver tambien UART_cReadChar()
(0027) 	//  LCD_WriteData(x);
(0028) 	//}
(0029) 	PRT0DR=PRT0DR|0x20;
06B2: 43 00 20 OR    REG[0],32
(0030) 	for (;;)
(0031) 	{
(0032) 	while((PRT0DR & 0x20)==0x20);
06B5: 5D 00    MOV   A,REG[0]
06B7: 62 D0 00 MOV   REG[208],0
06BA: 53 16    MOV   [__r0],A
06BC: 26 16 20 AND   [__r0],32
06BF: 3C 16 20 CMP   [__r0],32
06C2: AF F2    JZ    0x06B5
(0033) 	PRT0DR=PRT0DR|0x20;
06C4: 43 00 20 OR    REG[0],32
(0034) 	for(xx=0;xx<100;xx++);
06C7: 56 00 00 MOV   [X+0],0
06CA: 80 03    JMP   0x06CE
06CC: 77 00    INC   [X+0]
06CE: 3D 00 64 CMP   [X+0],100
06D1: CF FA    JC    0x06CC
06D3: 80 04    JMP   0x06D8
(0035) 	while((PRT0DR & 0x20)==0x00)	PRT0DR=PRT0DR|0x20;
06D5: 43 00 20 OR    REG[0],32
06D8: 49 00 20 TST   REG[0],32
06DB: AF F9    JZ    0x06D5
(0036) 	for(xx=0;xx<100;xx++);				
06DD: 56 00 00 MOV   [X+0],0
06E0: 80 03    JMP   0x06E4
06E2: 77 00    INC   [X+0]
06E4: 3D 00 64 CMP   [X+0],100
06E7: CF FA    JC    0x06E2
(0037) 	LCD_PrCString("Boton rojo");
FILE: <library>
06E9: 10       PUSH  X
06EA: 50 01    MOV   A,1
06EC: 08       PUSH  A
06ED: 50 A0    MOV   A,160
06EF: 5C       MOV   X,A
06F0: 18       POP   A
06F1: 7C 04 11 LCALL 0x0411
06F4: 20       POP   X
06F5: 8F BF    JMP   0x06B5
06F7: 38 FE    ADD   SP,254
06F9: 20       POP   X
06FA: 8F FF    JMP   0x06FA
--------------------------------------------------------------------------------


PSoC Designer Version: 4.4.1184

Copyright (C) 1994 - 2001 ImageCraft
ImageCraft, 706 Colorado Ave., Suite 10-88, Palo Alto, CA 94303
info@imagecraft.com, phone (650) 493-9326 FAX (650) 493-9329
http://www.imagecraft.com
lcc source code (C) 1995, by David R. Hanson and AT&T. Reproduced by permission.
Code Compressor V1.09
ICCM8C version V1.69A
