Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 28 23:08:07 2024
| Host         : FEONIXY-WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.913        0.000                      0                  575        0.153        0.000                      0                  575        3.950        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.913        0.000                      0                  575        0.153        0.000                      0                  575        3.950        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 3.589ns (40.404%)  route 5.294ns (59.596%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.933 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.031 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.031    mips/dp/pcadd2/y_carry_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.188 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=3, routed)           0.299    12.487    mips/dp/pcreg/y[3]
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.219    12.706 r  mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.366    13.072    mips/dp/pcreg/q[5]_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.155    13.933    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.257    14.190    
                         clock uncertainty           -0.035    14.154    
    SLICE_X9Y89          FDCE (Setup_fdce_C_D)       -0.169    13.985    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 3.476ns (39.649%)  route 5.291ns (60.351%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    12.061 r  mips/dp/pcadd2/y_carry/O[2]
                         net (fo=1, routed)           0.420    12.481    mips/dp/pcreg/y[1]
    SLICE_X9Y87          LUT3 (Prop_lut3_I2_O)        0.233    12.714 r  mips/dp/pcreg/q[3]_i_1/O
                         net (fo=1, routed)           0.242    12.956    mips/dp/pcreg/q[3]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  mips/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X9Y87          FDCE (Setup_fdce_C_D)       -0.191    13.937    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 3.519ns (40.423%)  route 5.186ns (59.577%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    12.110 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.316    12.426    mips/dp/pcreg/y[2]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.227    12.653 r  mips/dp/pcreg/q[4]_rep_i_1/O
                         net (fo=1, routed)           0.242    12.895    mips/dp/pcreg/q[4]_rep_i_1_n_0
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X8Y88          FDCE (Setup_fdce_C_D)       -0.160    13.968    mips/dp/pcreg/q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 3.514ns (40.399%)  route 5.184ns (59.601%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    12.110 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.316    12.426    mips/dp/pcreg/y[2]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.222    12.648 r  mips/dp/pcreg/q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.240    12.888    mips/dp/pcreg/q[4]_rep__0_i_1_n_0
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep__0/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X8Y88          FDCE (Setup_fdce_C_D)       -0.007    14.121    mips/dp/pcreg/q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 3.198ns (37.525%)  route 5.324ns (62.475%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    11.800 r  mips/dp/pcadd2/y_carry/O[1]
                         net (fo=3, routed)           0.320    12.120    mips/dp/pcreg/y[0]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.216    12.336 r  mips/dp/pcreg/q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.376    12.712    mips/dp/pcreg/q[2]_rep__0_i_1_n_0
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep__0/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X8Y88          FDCE (Setup_fdce_C_D)       -0.021    14.107    mips/dp/pcreg/q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 3.514ns (41.161%)  route 5.023ns (58.839%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    12.110 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.395    12.505    mips/dp/pcreg/y[2]
    SLICE_X9Y87          LUT3 (Prop_lut3_I2_O)        0.222    12.727 r  mips/dp/pcreg/q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.727    mips/dp/pcreg/q[4]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  mips/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X9Y87          FDCE (Setup_fdce_C_D)        0.030    14.158    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 3.579ns (41.832%)  route 4.977ns (58.168%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.933 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.031 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.031    mips/dp/pcadd2/y_carry_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.188 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=3, routed)           0.348    12.536    mips/dp/pcreg/y[3]
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.209    12.745 r  mips/dp/pcreg/q[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    12.745    mips/dp/pcreg/q[5]_rep__0_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.155    13.933    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep__0/C
                         clock pessimism              0.257    14.190    
                         clock uncertainty           -0.035    14.154    
    SLICE_X9Y89          FDCE (Setup_fdce_C_D)        0.030    14.184    mips/dp/pcreg/q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 3.579ns (41.842%)  route 4.975ns (58.158%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.933 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.031 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    12.031    mips/dp/pcadd2/y_carry_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.188 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=3, routed)           0.346    12.534    mips/dp/pcreg/y[3]
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.209    12.743 r  mips/dp/pcreg/q[5]_rep_i_1/O
                         net (fo=1, routed)           0.000    12.743    mips/dp/pcreg/q[5]_rep_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.155    13.933    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep/C
                         clock pessimism              0.257    14.190    
                         clock uncertainty           -0.035    14.154    
    SLICE_X9Y89          FDCE (Setup_fdce_C_D)        0.032    14.186    mips/dp/pcreg/q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 3.203ns (39.294%)  route 4.948ns (60.706%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    11.800 r  mips/dp/pcadd2/y_carry/O[1]
                         net (fo=3, routed)           0.320    12.120    mips/dp/pcreg/y[0]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.221    12.341 r  mips/dp/pcreg/q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    12.341    mips/dp/pcreg/q[2]_rep_i_1_n_0
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]_rep/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X8Y88          FDCE (Setup_fdce_C_D)        0.083    14.211    mips/dp/pcreg/q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 3.198ns (39.733%)  route 4.851ns (60.267%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=3 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 13.932 - 10.000 ) 
    Source Clock Delay      (SCD):    4.190ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.258     4.190    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.313     4.503 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=132, routed)         0.728     5.230    mips/dp/pcreg/Q[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.218     5.448 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=32, routed)          1.092     6.540    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y89          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.237     6.777 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.718     7.495    mips/dp/alu/rd20[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.234     7.729 r  mips/dp/alu/status[0]_i_24/O
                         net (fo=1, routed)           0.000     7.729    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_27_0[0]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.124 r  mips/dp/pcreg/status_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.124    mips/dp/pcreg/status_reg[0]_i_16_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.213 r  mips/dp/pcreg/status_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    mips/dp/alu/CO[0]
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.302 r  mips/dp/alu/rf_reg_r1_0_31_6_11_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.302    mips/dp/alu/rf_reg_r1_0_31_6_11_i_23_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.391 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.391    mips/dp/alu/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.480 r  mips/dp/alu/rf_reg_r1_0_31_12_17_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.480    mips/dp/alu/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.714 f  mips/dp/alu/rf_reg_r1_0_31_18_23_i_25/O[3]
                         net (fo=1, routed)           0.443     9.157    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11_0[15]
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.234     9.391 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22/O
                         net (fo=1, routed)           0.000     9.391    mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_22_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     9.558 f  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           0.605    10.163    mips/dp/pcreg/alu/out__197[23]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.229    10.392 r  mips/dp/pcreg/y_carry_i_15/O
                         net (fo=1, routed)           0.570    10.962    mips/dp/pcreg/y_carry_i_15_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.097    11.059 r  mips/dp/pcreg/y_carry_i_8/O
                         net (fo=4, routed)           0.473    11.532    mips/dp/pcreg/y_carry_i_8_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.097    11.629 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    11.629    mips/dp/pcadd2/S[0]
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171    11.800 r  mips/dp/pcadd2/y_carry/O[1]
                         net (fo=3, routed)           0.222    12.022    mips/dp/pcreg/y[0]
    SLICE_X9Y88          LUT3 (Prop_lut3_I2_O)        0.216    12.238 r  mips/dp/pcreg/q[2]_i_1/O
                         net (fo=1, routed)           0.000    12.238    mips/dp/pcreg/q[2]_i_1_n_0
    SLICE_X9Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.154    13.932    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.232    14.164    
                         clock uncertainty           -0.035    14.128    
    SLICE_X9Y88          FDCE (Setup_fdce_C_D)        0.030    14.158    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  1.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  dmemd/io/led1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dmemd/io/led1_reg[10]/Q
                         net (fo=1, routed)           0.097     1.760    dmemd/io/led1[10]
    SLICE_X1Y89          FDRE                                         r  dmemd/io/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  dmemd/io/led_reg[10]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.070     1.607    dmemd/io/led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.601     1.520    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  dmemd/io/led1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dmemd/io/led1_reg[7]/Q
                         net (fo=1, routed)           0.098     1.760    dmemd/io/led1[7]
    SLICE_X1Y87          FDRE                                         r  dmemd/io/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.873     2.038    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  dmemd/io/led_reg[7]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    dmemd/io/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  dmemd/io/led1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dmemd/io/led1_reg[11]/Q
                         net (fo=1, routed)           0.097     1.760    dmemd/io/led1[11]
    SLICE_X1Y89          FDRE                                         r  dmemd/io/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  dmemd/io/led_reg[11]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.066     1.603    dmemd/io/led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.602     1.521    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  dmemd/io/led1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dmemd/io/led1_reg[3]/Q
                         net (fo=1, routed)           0.107     1.770    dmemd/io/led1[3]
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.063     1.597    dmemd/io/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.602     1.521    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  dmemd/io/led1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dmemd/io/led1_reg[1]/Q
                         net (fo=1, routed)           0.107     1.770    dmemd/io/led1[1]
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.059     1.596    dmemd/io/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.580%)  route 0.113ns (44.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  dmemd/io/led1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dmemd/io/led1_reg[8]/Q
                         net (fo=1, routed)           0.113     1.776    dmemd/io/led1[8]
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[8]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.063     1.600    dmemd/io/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.648%)  route 0.149ns (51.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.602     1.521    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  dmemd/io/led1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dmemd/io/led1_reg[5]/Q
                         net (fo=1, routed)           0.149     1.811    dmemd/io/led1[5]
    SLICE_X1Y86          FDRE                                         r  dmemd/io/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.872     2.037    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  dmemd/io/led_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.066     1.600    dmemd/io/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.661%)  route 0.155ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  dmemd/io/led1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dmemd/io/led1_reg[6]/Q
                         net (fo=1, routed)           0.155     1.818    dmemd/io/led1[6]
    SLICE_X1Y88          FDRE                                         r  dmemd/io/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  dmemd/io/led_reg[6]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.066     1.603    dmemd/io/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.749%)  route 0.173ns (48.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.572     1.491    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141     1.632 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=16, routed)          0.173     1.806    mips/dp/pcreg/Q[2]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.851 r  mips/dp/pcreg/q[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.851    mips/dp/pcreg/q[5]_rep__0_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.844     2.009    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep__0/C
                         clock pessimism             -0.500     1.508    
    SLICE_X9Y89          FDCE (Hold_fdce_C_D)         0.091     1.599    mips/dp/pcreg/q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dmemd/io/led1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmemd/io/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.571%)  route 0.167ns (50.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.601     1.520    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  dmemd/io/led1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  dmemd/io/led1_reg[2]/Q
                         net (fo=1, routed)           0.167     1.851    dmemd/io/led1[2]
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.052     1.589    dmemd/io/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y87     dmemd/io/led1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y90     dmemd/io/led1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y90     dmemd/io/led1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y89     dmemd/io/led1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y87     dmemd/io/led1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     dmemd/io/led1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     dmemd/io/led1_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     dmemd/io/led1_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y90     dmemd/io/led1_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y89     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 4.982ns (45.522%)  route 5.962ns (54.478%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.176     4.491    dmemd/m7seg/SW_IBUF[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.097     4.588 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.588    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     4.744 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.741     5.485    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.215     5.700 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.045     7.745    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.199    10.944 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.944    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.923ns  (logic 5.116ns (46.836%)  route 5.807ns (53.164%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.176     4.491    dmemd/m7seg/SW_IBUF[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.097     4.588 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.588    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     4.744 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.741     5.485    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.215     5.700 r  dmemd/m7seg/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.889     7.590    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.333    10.923 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.923    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.725ns  (logic 4.961ns (46.252%)  route 5.764ns (53.748%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.176     4.491    dmemd/m7seg/SW_IBUF[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.097     4.588 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.588    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     4.744 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.423     5.167    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.215     5.382 r  dmemd/m7seg/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.165     7.547    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.178    10.725 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.725    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.691ns  (logic 4.955ns (46.349%)  route 5.736ns (53.651%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.176     4.491    dmemd/m7seg/SW_IBUF[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.097     4.588 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.588    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     4.744 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.711     5.455    dmemd/m7seg/digit__27[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.215     5.670 r  dmemd/m7seg/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.849     7.519    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173    10.691 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.691    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 5.040ns (47.931%)  route 5.475ns (52.069%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 f  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.176     4.491    dmemd/m7seg/SW_IBUF[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.097     4.588 f  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.588    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     4.744 f  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.734     5.478    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.215     5.693 r  dmemd/m7seg/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.565     7.258    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.257    10.515 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.515    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.281ns  (logic 4.939ns (48.035%)  route 5.343ns (51.965%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.176     4.491    dmemd/m7seg/SW_IBUF[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.097     4.588 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.588    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     4.744 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.734     5.478    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.215     5.693 r  dmemd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.432     7.125    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.156    10.281 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.281    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 4.942ns (48.631%)  route 5.221ns (51.369%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.176     4.491    dmemd/m7seg/SW_IBUF[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.097     4.588 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     4.588    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     4.744 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.710     5.454    dmemd/m7seg/digit__27[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.215     5.669 r  dmemd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.335     7.003    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.160    10.163 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.163    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.729ns (61.999%)  route 1.060ns (38.001%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=2, routed)           0.439     0.715    dmemd/m7seg/SW_IBUF[7]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.760 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.760    dmemd/m7seg/A2G_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.822 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.236     1.057    dmemd/m7seg/digit__27[3]
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.108     1.165 r  dmemd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.385     1.550    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.788 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.788    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.714ns (60.119%)  route 1.137ns (39.881%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.498     0.763    dmemd/m7seg/SW_IBUF[5]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.808 f  dmemd/m7seg/A2G_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     0.808    dmemd/m7seg/A2G_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.870 f  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.177     1.046    dmemd/m7seg/digit__27[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.108     1.154 r  dmemd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.463     1.617    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.852 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.852    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.739ns (59.056%)  route 1.206ns (40.944%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.498     0.763    dmemd/m7seg/SW_IBUF[5]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.808 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     0.808    dmemd/m7seg/A2G_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.870 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.177     1.046    dmemd/m7seg/digit__27[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.111     1.157 r  dmemd/m7seg/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.689    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.256     2.945 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.945    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.731ns (56.942%)  route 1.309ns (43.058%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.498     0.763    dmemd/m7seg/SW_IBUF[5]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.808 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     0.808    dmemd/m7seg/A2G_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.870 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.132     1.002    dmemd/m7seg/digit__27[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.108     1.110 r  dmemd/m7seg/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.679     1.789    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.040 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.040    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.812ns (56.367%)  route 1.403ns (43.633%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.498     0.763    dmemd/m7seg/SW_IBUF[5]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.808 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     0.808    dmemd/m7seg/A2G_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.870 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.183     1.053    dmemd/m7seg/digit__27[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.112     1.165 r  dmemd/m7seg/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.887    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.328     3.215 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.215    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.230ns  (logic 1.757ns (54.415%)  route 1.472ns (45.585%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.498     0.763    dmemd/m7seg/SW_IBUF[5]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.808 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     0.808    dmemd/m7seg/A2G_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.870 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.183     1.053    dmemd/m7seg/digit__27[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.108     1.161 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.792     1.952    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.230 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.230    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.747ns (53.138%)  route 1.540ns (46.862%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=2, routed)           0.439     0.715    dmemd/m7seg/SW_IBUF[7]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.760 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.760    dmemd/m7seg/A2G_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     0.822 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.244     1.066    dmemd/m7seg/digit__27[3]
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.108     1.174 r  dmemd/m7seg/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.857     2.031    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.287 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.287    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 4.008ns (51.619%)  route 3.757ns (48.381%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.971     5.563    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.097     5.660 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.660    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     5.816 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.741     6.558    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.215     6.773 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.045     8.817    A2G_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.199    12.017 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.017    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 4.142ns (53.490%)  route 3.602ns (46.510%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.971     5.563    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.097     5.660 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.660    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     5.816 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.741     6.558    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.215     6.773 r  dmemd/m7seg/A2G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.889     8.662    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.333    11.995 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.995    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 3.723ns (48.090%)  route 4.019ns (51.910%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.611     5.204    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.099     5.303 r  dmemd/m7seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.407     8.710    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.283    11.993 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.993    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 4.012ns (53.033%)  route 3.553ns (46.967%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[17]/Q
                         net (fo=20, routed)          0.873     5.466    dmemd/io/s[0]
    SLICE_X1Y86          LUT5 (Prop_lut5_I3_O)        0.097     5.563 r  dmemd/io/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.563    dmemd/m7seg/A2G_OBUF[4]_inst_i_1_1
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.167     5.730 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.515     6.244    dmemd/m7seg/digit__27[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.229     6.473 r  dmemd/m7seg/A2G_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.165     8.638    A2G_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.178    11.816 r  A2G_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.816    A2G[5]
    R10                                                               r  A2G[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 3.982ns (53.002%)  route 3.531ns (46.998%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.971     5.563    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.097     5.660 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.660    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     5.816 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.711     6.527    dmemd/m7seg/digit__27[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.215     6.742 r  dmemd/m7seg/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.849     8.591    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173    11.764 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.764    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.066ns (55.429%)  route 3.270ns (44.571%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.971     5.563    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.097     5.660 f  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.660    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     5.816 f  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.734     6.551    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.215     6.766 r  dmemd/m7seg/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.565     8.330    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.257    11.588 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.588    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 3.965ns (55.827%)  route 3.137ns (44.173%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.971     5.563    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.097     5.660 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.660    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     5.816 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.734     6.551    dmemd/m7seg/digit__27[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.215     6.766 r  dmemd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.432     8.198    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.156    11.354 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.354    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 3.969ns (56.826%)  route 3.015ns (43.174%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.971     5.563    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.097     5.660 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.660    dmemd/m7seg/A2G_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.156     5.816 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.710     6.526    dmemd/m7seg/digit__27[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.215     6.741 r  dmemd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.335     8.076    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.160    11.236 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.236    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 3.614ns (53.194%)  route 3.180ns (46.806%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[17]/Q
                         net (fo=20, routed)          1.023     5.616    dmemd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.097     5.713 r  dmemd/m7seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.156     7.869    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176    11.045 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.045    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 3.791ns (56.900%)  route 2.871ns (43.100%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.320     4.252    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.341     4.593 r  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.599     5.191    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.111     5.302 r  dmemd/m7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.273     7.575    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.339    10.914 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.914    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.422ns (67.191%)  route 0.695ns (32.809%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  dmemd/m7seg/clkdiv_reg[19]/Q
                         net (fo=16, routed)          0.225     1.889    dmemd/m7seg/s[2]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.045     1.934 r  dmemd/m7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.469     2.403    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.639 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.438ns (65.496%)  route 0.758ns (34.504%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  dmemd/m7seg/clkdiv_reg[17]/Q
                         net (fo=20, routed)          0.160     1.823    dmemd/m7seg/clkdiv_reg[18]_0[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  dmemd/m7seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.598     2.466    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.718 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.718    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.504ns (66.937%)  route 0.743ns (33.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  dmemd/m7seg/clkdiv_reg[19]/Q
                         net (fo=16, routed)          0.278     1.942    dmemd/m7seg/s[2]
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.987 r  dmemd/m7seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.464     2.451    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     3.769 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.769    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.424ns (63.020%)  route 0.836ns (36.980%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  dmemd/m7seg/clkdiv_reg[19]/Q
                         net (fo=16, routed)          0.451     2.114    dmemd/m7seg/s[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045     2.159 r  dmemd/m7seg/A2G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.544    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.782 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.782    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.439ns (60.920%)  route 0.923ns (39.080%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  dmemd/m7seg/clkdiv_reg[19]/Q
                         net (fo=16, routed)          0.278     1.942    dmemd/m7seg/s[2]
    SLICE_X1Y90          LUT3 (Prop_lut3_I2_O)        0.045     1.987 r  dmemd/m7seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.631    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.884 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/io/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.616ns (66.494%)  route 0.814ns (33.506%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.602     1.521    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  dmemd/io/led_reg[1]/Q
                         net (fo=1, routed)           0.175     1.860    dmemd/io/led_reg_n_0_[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.905 f  dmemd/io/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.905    dmemd/m7seg/A2G_OBUF[4]_inst_i_1_1
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.970 f  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.177     2.147    dmemd/m7seg/digit__27[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.108     2.255 r  dmemd/m7seg/A2G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.718    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.952 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.952    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.422ns (58.360%)  route 1.015ns (41.640%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  dmemd/m7seg/clkdiv_reg[18]/Q
                         net (fo=20, routed)          0.452     2.115    dmemd/m7seg/clkdiv_reg[18]_0[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.045     2.160 r  dmemd/m7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.723    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.960 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.960    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/io/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.641ns (65.017%)  route 0.883ns (34.983%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.602     1.521    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  dmemd/io/led_reg[1]/Q
                         net (fo=1, routed)           0.175     1.860    dmemd/io/led_reg_n_0_[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.905 r  dmemd/io/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.905    dmemd/m7seg/A2G_OBUF[4]_inst_i_1_1
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.970 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.177     2.147    dmemd/m7seg/digit__27[1]
    SLICE_X0Y86          LUT5 (Prop_lut5_I4_O)        0.111     2.258 r  dmemd/m7seg/A2G_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.789    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.256     4.046 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.046    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/io/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.633ns (62.348%)  route 0.986ns (37.652%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.602     1.521    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dmemd/io/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  dmemd/io/led_reg[1]/Q
                         net (fo=1, routed)           0.175     1.860    dmemd/io/led_reg_n_0_[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.905 r  dmemd/io/A2G_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.905    dmemd/m7seg/A2G_OBUF[4]_inst_i_1_1
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.065     1.970 r  dmemd/m7seg/A2G_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.132     2.102    dmemd/m7seg/digit__27[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.108     2.210 r  dmemd/m7seg/A2G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.679     2.889    A2G_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.140 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.140    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmemd/m7seg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.526ns (57.337%)  route 1.135ns (42.663%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    dmemd/m7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  dmemd/m7seg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  dmemd/m7seg/clkdiv_reg[19]/Q
                         net (fo=16, routed)          0.225     1.889    dmemd/m7seg/s[2]
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.048     1.937 r  dmemd/m7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.910     2.847    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     4.183 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.183    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.996ns  (logic 1.509ns (25.161%)  route 4.487ns (74.839%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.467     4.781    mips/dp/pcreg/SW_IBUF[12]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.097     4.878 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.421     5.299    mips/dp/pcreg/readData[4]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.097     5.396 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.600     5.996    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.215     3.993    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.748ns  (logic 1.509ns (26.245%)  route 4.240ns (73.755%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=2, routed)           3.467     4.781    mips/dp/pcreg/SW_IBUF[12]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.097     4.878 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.421     5.299    mips/dp/pcreg/readData[4]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.097     5.396 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.352     5.748    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.218     3.996    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.433ns  (logic 1.010ns (18.591%)  route 4.423ns (81.409%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.816     0.816 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           3.687     4.503    mips/dp/pcreg/SW_IBUF[9]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.097     4.600 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.385     4.986    mips/dp/pcreg/readData[1]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.097     5.083 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.351     5.433    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.215     3.993    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.395ns  (logic 1.025ns (19.001%)  route 4.370ns (80.999%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           3.821     4.652    mips/dp/pcreg/SW_IBUF[8]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.097     4.749 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.202     4.951    mips/dp/pcreg/readData[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.097     5.048 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.347     5.395    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.218     3.996    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.025ns (19.045%)  route 4.358ns (80.955%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           3.821     4.652    mips/dp/pcreg/SW_IBUF[8]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.097     4.749 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.202     4.951    mips/dp/pcreg/readData[0]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.097     5.048 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.334     5.383    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.215     3.993    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.309ns  (logic 1.010ns (19.028%)  route 4.298ns (80.972%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.816     0.816 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           3.687     4.503    mips/dp/pcreg/SW_IBUF[9]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.097     4.600 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.385     4.986    mips/dp/pcreg/readData[1]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.097     5.083 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.226     5.309    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.218     3.996    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 1.447ns (34.413%)  route 2.758ns (65.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  SW_IBUF[11]_inst/O
                         net (fo=2, routed)           2.221     3.571    mips/dp/pcreg/SW_IBUF[11]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.097     3.668 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.537     4.205    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.215     3.993    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 1.536ns (37.116%)  route 2.603ns (62.884%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.342     1.342 r  SW_IBUF[6]_inst/O
                         net (fo=2, routed)           1.735     3.077    mips/dp/pcreg/SW_IBUF[6]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.097     3.174 r  mips/dp/pcreg/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.418     3.592    mips/dp/pcreg/readData[6]
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.097     3.689 r  mips/dp/pcreg/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.450     4.139    mips/dp/rf/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X2Y90          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.219     3.997    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X2Y90          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 1.565ns (38.238%)  route 2.529ns (61.762%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  SW_IBUF[13]_inst/O
                         net (fo=2, routed)           1.778     3.149    mips/dp/pcreg/SW_IBUF[13]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.097     3.246 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.403     3.649    mips/dp/pcreg/readData[5]
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.097     3.746 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.348     4.094    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.218     3.996    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 1.565ns (38.384%)  route 2.513ns (61.616%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.371     1.371 r  SW_IBUF[13]_inst/O
                         net (fo=2, routed)           1.778     3.149    mips/dp/pcreg/SW_IBUF[13]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.097     3.246 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.403     3.649    mips/dp/pcreg/readData[5]
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.097     3.746 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.332     4.079    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.215     3.993    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y89          RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            dmemd/io/status_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.244ns (41.287%)  route 0.348ns (58.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=45, routed)          0.348     0.592    dmemd/io/BTNC_IBUF
    SLICE_X0Y82          FDRE                                         r  dmemd/io/status_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.869     2.034    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  dmemd/io/status_reg[1]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            dmemd/io/status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.235ns (38.984%)  route 0.368ns (61.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.368     0.604    dmemd/io/BTNR_IBUF
    SLICE_X0Y82          FDRE                                         r  dmemd/io/status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.869     2.034    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  dmemd/io/status_reg[1]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            dmemd/io/status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.235ns (35.840%)  route 0.421ns (64.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=2, routed)           0.421     0.657    dmemd/io/BTNR_IBUF
    SLICE_X0Y82          FDRE                                         r  dmemd/io/status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.869     2.034    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  dmemd/io/status_reg[1]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            dmemd/io/status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.256ns (35.408%)  route 0.466ns (64.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           0.466     0.722    dmemd/io/BTNL_IBUF
    SLICE_X3Y86          FDRE                                         r  dmemd/io/status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.872     2.037    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  dmemd/io/status_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            dmemd/io/led1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.244ns (33.399%)  route 0.487ns (66.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=45, routed)          0.487     0.732    dmemd/io/BTNC_IBUF
    SLICE_X3Y89          FDRE                                         r  dmemd/io/led1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  dmemd/io/led1_reg[1]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            dmemd/io/status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.256ns (32.797%)  route 0.524ns (67.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           0.524     0.780    dmemd/io/BTNL_IBUF
    SLICE_X3Y86          FDRE                                         r  dmemd/io/status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.872     2.037    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  dmemd/io/status_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            mips/dp/pcreg/q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.244ns (27.822%)  route 0.634ns (72.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=45, routed)          0.634     0.879    mips/dp/pcreg/BTNC_IBUF
    SLICE_X9Y89          FDCE                                         f  mips/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.844     2.009    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            mips/dp/pcreg/q_reg[5]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.244ns (27.822%)  route 0.634ns (72.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=45, routed)          0.634     0.879    mips/dp/pcreg/BTNC_IBUF
    SLICE_X9Y89          FDCE                                         f  mips/dp/pcreg/q_reg[5]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.844     2.009    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            mips/dp/pcreg/q_reg[5]_rep__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.244ns (27.822%)  route 0.634ns (72.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=45, routed)          0.634     0.879    mips/dp/pcreg/BTNC_IBUF
    SLICE_X9Y89          FDCE                                         f  mips/dp/pcreg/q_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.844     2.009    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep__0/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            dmemd/io/led1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.244ns (27.035%)  route 0.660ns (72.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=45, routed)          0.660     0.904    dmemd/io/BTNC_IBUF
    SLICE_X2Y87          FDRE                                         r  dmemd/io/led1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.873     2.038    dmemd/io/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  dmemd/io/led1_reg[0]/C





