verilog xil_defaultlib --include "/home/wuyue/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" --include "../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ip/design_1_shortest_0_0/drivers/shortest_v1_0/src" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/ff3f/hdl/verilog/shortest_control_s_axi.v" \
"../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/ff3f/hdl/verilog/shortest_input_r_m_axi.v" \
"../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/ff3f/hdl/verilog/shortest_output_r_m_axi.v" \
"../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/ff3f/hdl/verilog/shortest_sqrt_s_axi.v" \
"../../../../fpga-bfs-zcu2.gen/sources_1/bd/design_1/ipshared/ff3f/hdl/verilog/shortest.v" \
"../../../bd/design_1/ip/design_1_shortest_0_0/sim/design_1_shortest_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
