`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/12/07 21:01:53
// Design Name: 
// Module Name: top_camera
// Project Name: 
// Target Devices: 
// Tool Versions:
// Revision:
// Revision 3.1 - ç®€åŒ–ç‰ˆæœ¬ï¼Œä¿®å¤æ˜¾ç¤ºé”™ä¹±é—®é¢˜
// Additional Comments:
// 1. ç§»é™¤ç”»é¢å†»ç»“åŠŸèƒ½ï¼ˆfreeze_frameå›ºå®šä¸º0ï¼‰
// 2. ç§»é™¤æ˜¾ç¤ºæ¨¡å¼åˆ‡æ¢åŠŸèƒ½ï¼ˆflipä¿¡å·å›ºå®šä¸º0ï¼‰
// 3. ä¿ç•™è§¦æ‘¸åæ ‡è¾“å‡ºåˆ°FSMCï¼ˆä¸å½±å“æ˜¾ç¤ºï¼‰
// 4. ä¿®å¤æ—¶é’ŸåŸŸé—®é¢˜
// 5. ä¸“æ³¨äºç¨³å®šçš„æ‘„åƒå¤´é‡‡é›†å’ŒLCDæ˜¾ç¤º
//////////////////////////////////////////////////////////////////////////////////

module top_camera(
    input sys_clk,					//	æ—¶é’Ÿ
    input sys_rst_n,					//	å¤ä½
    output  [1:0]  led ,        //LEDç¯
    output  [3:0]  exio ,        //æ‰©å±•IOï¼ˆæŒ‡ç¤ºè§¦æ‘¸çŠ¶æ€ï¼‰
    input FSMC_NL_NADV,		//	åœ°å€å¤ç”¨æœ‰æ•ˆä¿¡å·
    input FSMC_CS_NEL,		//	ç‰‡é€‰
    input FSMC_WR_NWE,		//	å†™ä½¿èƒ½
    input FSMC_RD_NOE,		//	è¯»ä½¿èƒ½
    inout [15:0] FSMC_DB,	//	åŒå‘åœ°å€/æ•°æ®æ€»çº¿
    
    //æ‘„åƒå¤´æ¥å£
    input         cam_pclk   ,  //cmos æ•°æ®åƒç´ æ—¶é’Ÿ
    input         cam_vsync  ,  //cmos åœºåŒæ­¥ä¿¡å·
    input         cam_href   ,  //cmos è¡ŒåŒæ­¥ä¿¡å·
    input  [7:0]  cam_data   ,  //cmos æ•°æ®
    output        cam_rst_n  ,  //cmos å¤ä½ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    output        cam_pwdn   ,  //cmos ç”µæºä¼‘çœ æ¨¡å¼é€‰æ‹©ä¿¡å·
    output        cam_scl    ,  //cmos SCCB_SCLçº¿
    inout         cam_sda    ,  //cmos SCCB_SDAçº¿
    
    //SDRAMæ¥å£
    output        sdram_clk  ,  //SDRAM æ—¶é’Ÿ
    output        sdram_ras_n,  //SDRAM è¡Œæœ‰æ•ˆ
    output        sdram_cas_n,  //SDRAM åˆ—æœ‰æ•ˆ
    output        sdram_we_n ,  //SDRAM å†™æœ‰æ•ˆ
    output [1:0]  sdram_ba   ,  //SDRAM Bankåœ°å€
    output [10:0] sdram_addr ,  //SDRAM åœ°å€
    inout  [MEM_DATA_BITS - 1:0] sdram_data ,  //SDRAM æ•°æ®
    
    //LCDæ¥å£
    output        lcd_hs     ,  //LCD è¡ŒåŒæ­¥ä¿¡å·
    output        lcd_vs     ,  //LCD åœºåŒæ­¥ä¿¡å·
    output        lcd_de     ,  //LCD æ•°æ®è¾“å…¥ä½¿èƒ½
    inout  [23:0] lcd_rgb    ,  //LCD RGB888é¢œè‰²æ•°æ®
    output        lcd_bl     ,  //LCD èƒŒå…‰æ§åˆ¶ä¿¡å·
    output        lcd_rst    ,  //LCD å¤ä½ä¿¡å·
    output        lcd_pclk,      //LCD é‡‡æ ·æ—¶é’Ÿ
    
    //LCDæ˜¾ç¤ºæ§åˆ¶ä¿¡å·ï¼ˆç”±åŒå‡»è§¦æ‘¸é©±åŠ¨ï¼Œå¤–éƒ¨è¾“å…¥å¤±æ•ˆï¼‰
    input         ctrl_flip_horizontal, //é¢„ç•™ï¼ˆå®é™…ç”±è§¦æ‘¸æ§åˆ¶ï¼‰
    input         ctrl_flip_vertical,   //é¢„ç•™ï¼ˆå®é™…ç”±è§¦æ‘¸æ§åˆ¶ï¼‰
    input         ctrl_flip_color,      //é¢„ç•™ï¼ˆå®é™…ç”±è§¦æ‘¸æ§åˆ¶ï¼‰  
    
    //TOUCH æ¥å£ï¼ˆåŸºç¡€ç‰ˆæœ¬ï¼‰
    inout         touch_sda,  //TOUCH IICæ•°æ®
    output        touch_scl,  //TOUCH IICæ—¶é’Ÿ
    inout         touch_int,  //TOUCH INTä¿¡å·
    output        touch_rst_n, //TOUCH å¤ä½ä¿¡å·

    //HDMIæ¥å£ (XGA)
    output        tmds_clk_p,
    output        tmds_clk_n,
    output [2:0]  tmds_data_p,
    output [2:0]  tmds_data_n
);

//å‚æ•°å®šä¹‰
parameter SDR_BA_WIDTH           = 2  ;
parameter SDR_ROW_WIDTH          = 11  ;
parameter SDR_COL_WIDTH          = 8  ;
parameter MEM_DATA_BITS          = 16  ;        //external memory user interface data width
parameter ADDR_BITS              = 19  ;        //external memory user interface address width
parameter BUSRT_BITS             = 10  ;        //external memory user interface burst width
parameter BURST_SIZE             = 128  ;       //burst size

parameter SLAVE_ADDR = 7'h3c          ; //OV5640çš„å™¨ä»¶åœ°å€7'h3c
parameter BIT_CTRL   = 1'b1           ; //OV5640çš„å­—èŠ‚åœ°å€ä¸º16ä½  0:8ä½ 1:16ä½
parameter CLK_FREQ   = 27'd100_000_000; //i2c_driæ¨¡å—çš„é©±åŠ¨æ—¶é’Ÿé¢‘ç‡
parameter I2C_FREQ   = 18'd250_000    ; //I2Cçš„SCLæ—¶é’Ÿé¢‘ç‡,ä¸è¶…è¿‡400KHz

//FSMCæ ¸å¿ƒä¿®å¤ï¼šæ‹†åˆ†å‘é€/æ¥æ”¶ä¿¡å·ï¼ˆå½»åº•è§£å†³å¤šé©±åŠ¨ï¼‰
// FPGA â†’ STM32ï¼ˆå‘é€æ•°æ®ï¼Œä»…FPGAé©±åŠ¨ï¼‰
reg [15:0] fsmc_tx_data_0;
reg [15:0] fsmc_tx_data_1; // è§¦æ‘¸Xåæ ‡
reg [15:0] fsmc_tx_data_2; // è§¦æ‘¸Yåæ ‡
reg [15:0] fsmc_tx_data_3;
reg [15:0] fsmc_tx_data_4;
reg [15:0] fsmc_tx_data_5;
reg [15:0] fsmc_tx_data_6;
reg [15:0] fsmc_tx_data_7;
reg [15:0] fsmc_tx_data_8;
reg [15:0] fsmc_tx_data_9;
reg [15:0] fsmc_tx_data_10;
reg [15:0] fsmc_tx_data_11;
reg [15:0] fsmc_tx_data_12;
reg [15:0] fsmc_tx_data_13;
reg [15:0] fsmc_tx_data_14;
reg [15:0] fsmc_tx_data_15;

// STM32 â†’ FPGAï¼ˆæ¥æ”¶æ•°æ®ï¼Œä»…FSMCé©±åŠ¨ï¼‰
wire [15:0] fsmc_rx_data_0;
wire [15:0] fsmc_rx_data_1;
wire [15:0] fsmc_rx_data_2;
wire [15:0] fsmc_rx_data_3;
wire [15:0] fsmc_rx_data_4;
wire [15:0] fsmc_rx_data_5;
wire [15:0] fsmc_rx_data_6;
wire [15:0] fsmc_rx_data_7;
wire [15:0] fsmc_rx_data_8;
wire [15:0] fsmc_rx_data_9;
wire [15:0] fsmc_rx_data_10;
wire [15:0] fsmc_rx_data_11;
wire [15:0] fsmc_rx_data_12;
wire [15:0] fsmc_rx_data_13;
wire [15:0] fsmc_rx_data_14;
wire [15:0] fsmc_rx_data_15;

// FSMCè¯»å†™æ–¹å‘åˆ¤æ–­
wire fsmc_stm32_write = ~FSMC_WR_NWE;  // STM32å†™FPGAï¼ˆä½æœ‰æ•ˆï¼‰
wire fsmc_stm32_read  = ~FSMC_RD_NOE;  // STM32è¯»FPGAï¼ˆä½æœ‰æ•ˆï¼‰

//å…¶ä»–æ ¸å¿ƒä¿¡å·
wire                  locked          ;
wire                  rst_n           ;
wire FSMC_CLK;
wire [31:0] point_data;

//æ‘„åƒå¤´å’ŒLCDç›¸å…³ä¿¡å·
wire        clk_100m       ;  //100mhzæ—¶é’Ÿ,SDRAMæ“ä½œæ—¶é’Ÿ
wire        clk_100m_shift ;  //100mhzæ—¶é’Ÿ,SDRAMç›¸ä½åç§»æ—¶é’Ÿ
wire        clk_100m_lcd   ;  //100mhzæ—¶é’Ÿ,LCDé¡¶å±‚æ¨¡å—æ—¶é’Ÿ
wire        clk_50m        ;  //50mhzæ—¶é’Ÿ,è§¦æ‘¸é©±åŠ¨æ—¶é’Ÿ
wire        sys_init_done  ;  //ç³»ç»Ÿåˆå§‹åŒ–å®Œæˆ(sdramåˆå§‹åŒ–+æ‘„åƒå¤´åˆå§‹åŒ–)

wire        i2c_exec       ;  //I2Cè§¦å‘æ‰§è¡Œä¿¡å·
wire [23:0] i2c_data       ;  //I2Cè¦é…ç½®çš„åœ°å€ä¸æ•°æ®(é«˜8ä½åœ°å€,ä½8ä½æ•°æ®)
wire        i2c_done       ;  //I2Cå¯„å­˜å™¨é…ç½®å®Œæˆä¿¡å·
wire        i2c_dri_clk    ;  //I2Cæ“ä½œæ—¶é’Ÿ
wire [ 7:0] i2c_data_r     ;  //I2Cè¯»å‡ºçš„æ•°æ®
wire        i2c_rh_wl      ;  //I2Cè¯»å†™æ§åˆ¶ä¿¡å·
wire        cam_init_done  ;  //æ‘„åƒå¤´åˆå§‹åŒ–å®Œæˆ

wire        wr_en          ;  //sdram_ctrlæ¨¡å—å†™ä½¿èƒ½
wire [15:0] wr_data        ;  //sdram_ctrlæ¨¡å—å†™æ•°æ®
wire        rd_en          ;  //sdram_ctrlæ¨¡å—è¯»ä½¿èƒ½
wire [15:0] rd_data        ;  //sdram_ctrlæ¨¡å—è¯»æ•°æ®
wire        sdram_init_done;  //SDRAMåˆå§‹åŒ–å®Œæˆ

wire [15:0] ID_lcd         ;  //LCDçš„ID
wire [12:0] cmos_h_pixel   ;  //CMOSæ°´å¹³æ–¹å‘åƒç´ ä¸ªæ•°
wire [12:0] cmos_v_pixel   ;  //CMOSå‚ç›´æ–¹å‘åƒç´ ä¸ªæ•°
wire [12:0] total_h_pixel  ;  //æ°´å¹³æ€»åƒç´ å¤§å°
wire [12:0] total_v_pixel  ;  //å‚ç›´æ€»åƒç´ å¤§å°
wire [23:0] sdram_max_addr ;  //sdramè¯»å†™çš„æœ€å¤§åœ°å€

// è°ƒè¯•è®¡æ•°å™¨ï¼šç›‘æ§æ•°æ®æµ
reg [15:0] wr_data_cnt;   // æ‘„åƒå¤´å†™å…¥è®¡æ•°å™¨
reg [15:0] rd_data_cnt;   // LCDè¯»å–è®¡æ•°å™¨
reg [15:0] vsync_cnt;     // åœºåŒæ­¥è®¡æ•°å™¨

always @(posedge cam_pclk or negedge rst_n) begin
    if (!rst_n)
        wr_data_cnt <= 16'd0;
    else if (wr_en)
        wr_data_cnt <= wr_data_cnt + 1'd1;
end

always @(posedge clk_100m_lcd or negedge rst_n) begin
    if (!rst_n)
        rd_data_cnt <= 16'd0;
    else if (rd_en)
        rd_data_cnt <= rd_data_cnt + 1'd1;
end

// VSYNC è®¡æ•°æ”¹è¿›ï¼šä½¿ç”¨è¾¹æ²¿æ£€æµ‹ï¼Œé˜²æ­¢ç”µå¹³è®¡æ•°
reg cam_vsync_reg;
always @(posedge cam_pclk or negedge rst_n) begin
    if (!rst_n) begin
        vsync_cnt <= 16'd0;
        cam_vsync_reg <= 1'b0;
    end else begin
        cam_vsync_reg <= cam_vsync;
        if (cam_vsync && !cam_vsync_reg) // ä¸Šå‡æ²¿
            vsync_cnt <= vsync_cnt + 1'd1;
    end
end

//åŸºç¡€è§¦æ‘¸ç›¸å…³ä¿¡å·ï¼ˆæ¥è‡ªtouch_driï¼‰
wire          touch_int_in ;
wire          touch_int_dir;
wire          touch_int_out;
wire          touch_sda_in ;
wire          touch_sda_out;
wire          touch_sda_dir;

wire          touch_valid  ;  //è§¦æ‘¸æœ‰æ•ˆä¿¡å·ï¼ˆæ¥è‡ªtouch_driï¼‰
wire  [15:0]  tp_x_coord   ;  //è§¦æ‘¸Xåæ ‡ï¼ˆæ¥è‡ªtouch_driï¼‰
wire  [15:0]  tp_y_coord   ;  //è§¦æ‘¸Yåæ ‡ï¼ˆæ¥è‡ªtouch_driï¼‰

//æ‰‹åŠ¿è¯†åˆ«ä¿¡å·ï¼ˆæ¥è‡ªé‡æ„ç‰ˆtouch_eventï¼‰
wire          single_click ;  //å•å‡»äº‹ä»¶ï¼ˆå•å‘¨æœŸè„‰å†²ï¼‰
wire          double_click ;  //åŒå‡»äº‹ä»¶ï¼ˆå•å‘¨æœŸè„‰å†²ï¼‰
wire          long_press   ;  //é•¿æŒ‰äº‹ä»¶ï¼ˆæŒç»­é«˜ç”µå¹³ï¼‰
wire  [15:0]  gesture_x    ;  //æ‰‹åŠ¿è¯†åˆ«åæ ‡X (åŒæ­¥touch_dri)
wire  [15:0]  gesture_y    ;  //æ‰‹åŠ¿è¯†åˆ«åæ ‡Y (åŒæ­¥touch_dri)
//å¤ä½å»¶è¿Ÿé€»è¾‘
reg [12:0] rst_first_cnt; 
reg        rst_first;

always @(posedge sys_clk or negedge sys_rst_n) begin
    if(!sys_rst_n)begin
        rst_first <= 1'b0;
        rst_first_cnt <= 13'd0;
    end
    else begin
        if(rst_first_cnt < 13'h1FFF)
            rst_first_cnt <= rst_first_cnt + 1'd1;
        else
            rst_first <= 1'b1;
    end
end

assign  rst_n = sys_rst_n & locked & rst_first;

//è§¦æ‘¸æ¥å£ä¿¡å·å¤„ç†
assign touch_sda = touch_sda_dir ? touch_sda_out : 1'bz;
assign touch_sda_in = touch_sda;
assign touch_int = touch_int_dir ? touch_int_out : 1'bz;
assign touch_int_in = touch_int;

//------------------------------------------
// 2.5 STM32 æ§åˆ¶å¯„å­˜å™¨åŒæ­¥ (FSMC RX -> clk_50m)
//------------------------------------------
// STM32 æ§åˆ¶å¯„å­˜å™¨ 0x0000 ä½å®šä¹‰:
// bit[0]: stm32_ctrl_enable   - 1=STM32æ¥ç®¡æ§åˆ¶, 0=è§¦æ‘¸æ§åˆ¶
// bit[1]: stm32_output_mode   - HDMIæ¨¡å¼ (ä»…stm32_ctrl_enable=1æœ‰æ•ˆ)
// bit[2]: stm32_display_active- åŠ¨æ€æ˜¾ç¤º (ä»…stm32_ctrl_enable=1æœ‰æ•ˆ)
// bit[3]: stm32_cam_restart   - é‡å¯æ‘„åƒå¤´é‡‡é›† (è„‰å†²)
// bit[15]: stm32_soft_reset   - è½¯å¤ä½è„‰å†²

// æ§åˆ¶å¯„å­˜å™¨ 0x0001 ä½å®šä¹‰ (æ‰©å±•):
// bit[7:0]: stm32_brightness  - äº®åº¦å‚æ•° (é¢„ç•™)

// æ§åˆ¶å¯„å­˜å™¨ 0x0002 ä½å®šä¹‰ (æ‰©å±•):
// bit[7:0]: stm32_contrast    - å¯¹æ¯”åº¦å‚æ•° (é¢„ç•™)

(* ASYNC_REG = "TRUE" *) reg [15:0] stm32_ctrl_reg_sync0, stm32_ctrl_reg_sync1;
(* ASYNC_REG = "TRUE" *) reg [15:0] stm32_param1_sync0, stm32_param1_sync1;
(* ASYNC_REG = "TRUE" *) reg [15:0] stm32_param2_sync0, stm32_param2_sync1;

// æå–æ§åˆ¶ä¿¡å·
wire stm32_ctrl_enable;
wire stm32_output_mode;
wire stm32_display_active;
wire stm32_cam_restart;
wire stm32_soft_reset;
wire [7:0] stm32_brightness;
wire [7:0] stm32_contrast;

assign stm32_ctrl_enable    = stm32_ctrl_reg_sync1[0];
assign stm32_output_mode    = stm32_ctrl_reg_sync1[1];
assign stm32_display_active = stm32_ctrl_reg_sync1[2];
assign stm32_cam_restart    = stm32_ctrl_reg_sync1[3];
assign stm32_soft_reset     = stm32_ctrl_reg_sync1[15];
assign stm32_brightness     = stm32_param1_sync1[7:0];
assign stm32_contrast       = stm32_param2_sync1[7:0];

// CDC åŒæ­¥: FSMC_CLK -> clk_50m
always @(posedge clk_50m or negedge rst_n) begin
    if (!rst_n) begin
        stm32_ctrl_reg_sync0 <= 16'd0;
        stm32_ctrl_reg_sync1 <= 16'd0;
        stm32_param1_sync0   <= 16'd0;
        stm32_param1_sync1   <= 16'd0;
        stm32_param2_sync0   <= 16'd0;
        stm32_param2_sync1   <= 16'd0;
    end else begin
        stm32_ctrl_reg_sync0 <= fsmc_rx_data_0;
        stm32_ctrl_reg_sync1 <= stm32_ctrl_reg_sync0;
        stm32_param1_sync0   <= fsmc_rx_data_1;
        stm32_param1_sync1   <= stm32_param1_sync0;
        stm32_param2_sync0   <= fsmc_rx_data_2;
        stm32_param2_sync1   <= stm32_param2_sync0;
    end
end

//------------------------------------------
// 3. è§¦æ‘¸åæ ‡åŒæ­¥åˆ°FSMCå‘é€å¯„å­˜å™¨
//------------------------------------------
// FSMCå‘é€å¯„å­˜å™¨æ›´æ–° - å¢åŠ è¯Šæ–­åŠŸèƒ½ (å¸¦ CDC åŒæ­¥)
(* ASYNC_REG = "TRUE" *) reg [15:0] touch_valid_sync;
(* ASYNC_REG = "TRUE" *) reg [15:0] gesture_x_sync, gesture_y_sync;
(* ASYNC_REG = "TRUE" *) reg [15:0] rd_cnt_sync, wr_cnt_sync, vs_cnt_sync;

always @(posedge FSMC_CLK or negedge rst_n) begin
    if (!rst_n) begin
        touch_valid_sync <= 16'd0;
        gesture_x_sync   <= 16'd0;
        gesture_y_sync   <= 16'd0;
        rd_cnt_sync      <= 16'd0;
        wr_cnt_sync      <= 16'd0;
        vs_cnt_sync      <= 16'd0;
        // åˆå§‹åŒ–æ‰€æœ‰å‘é€å¯„å­˜å™¨
        fsmc_tx_data_0  <= 16'd0;
        fsmc_tx_data_1  <= 16'd0;
        fsmc_tx_data_2  <= 16'd0;
        fsmc_tx_data_3  <= 16'd0;
        fsmc_tx_data_4  <= 16'd0;
        fsmc_tx_data_5  <= 16'd0;
        fsmc_tx_data_6  <= 16'd0;
        fsmc_tx_data_7  <= 16'd0;
        fsmc_tx_data_8  <= 16'd0;
        fsmc_tx_data_9  <= 16'd0;
        fsmc_tx_data_10 <= 16'd0;
        fsmc_tx_data_11 <= 16'd0;
        fsmc_tx_data_12 <= 16'd0;
        fsmc_tx_data_13 <= 16'd0;
        fsmc_tx_data_14 <= 16'd0;
        fsmc_tx_data_15 <= 16'd0;
    end else begin
        // é‡‡æ ·åŒæ­¥ï¼ˆè™½ç„¶ä¸æ˜¯æ ‡å‡†çš„æ ¼é›·ç æˆ–æ¡æ‰‹ï¼Œä½†å¯¹äºç›‘æ§è®¡æ•°å™¨è‡³å°‘ä¿è¯é‡‡æ ·æ—¶åˆ»ä¸è¢«æ‰“æ–­å¤ªå‰§çƒˆï¼‰
        touch_valid_sync <= {15'd0, touch_valid};
        gesture_x_sync   <= gesture_x;
        gesture_y_sync   <= gesture_y;
        rd_cnt_sync      <= rd_data_cnt;
        wr_cnt_sync      <= wr_data_cnt;
        vs_cnt_sync      <= vsync_cnt;

        fsmc_tx_data_0 <= touch_valid_sync;
        fsmc_tx_data_1 <= gesture_x_sync;         // è§¦æ‘¸Xåæ ‡
        fsmc_tx_data_2 <= gesture_y_sync;         // è§¦æ‘¸Yåæ ‡
        fsmc_tx_data_3 <= ID_lcd;            // [0x0003] LCD ID
        fsmc_tx_data_4 <= cmos_h_pixel;      // [0x0004] æ‘„åƒå¤´å®½åº¦
        fsmc_tx_data_5 <= cmos_v_pixel;      // [0x0005] æ‘„åƒå¤´é«˜åº¦
        fsmc_tx_data_6 <= rd_cnt_sync;       // [0x0006] LCDè¯»å–è®¡æ•°å€¼
        fsmc_tx_data_7 <= wr_cnt_sync;       // [0x0007] æ‘„åƒå¤´å†™å…¥è®¡æ•°å€¼
        fsmc_tx_data_8 <= vs_cnt_sync;       // [0x0008] å¸§è®¡æ•°

        // [0x0009] ç³»ç»ŸçŠ¶æ€å¯„å­˜å™¨
        // bit0: sys_init_done (ç³»ç»Ÿåˆå§‹åŒ–å®Œæˆ)
        // bit1: output_mode_hdmi (å½“å‰è¾“å‡ºæ¨¡å¼)
        // bit2: display_active (éå†»ç»“çŠ¶æ€)
        // bit3: stm32_ctrl_enable (STM32æ§åˆ¶ä½¿èƒ½)
        // bit4: cam_init_done (æ‘„åƒå¤´åˆå§‹åŒ–å®Œæˆ)
        // bit5: sdram_init_done (SDRAMåˆå§‹åŒ–å®Œæˆ)
        // bit6: touch_valid (è§¦æ‘¸æœ‰æ•ˆ)
        fsmc_tx_data_9 <= {9'd0,
                           touch_valid,
                           sdram_init_done,
                           cam_init_done,
                           stm32_ctrl_enable,
                           display_active,
                           output_mode_hdmi,
                           sys_init_done};
                           
        // [0x000A] å›è¯»STM32æ§åˆ¶å¯„å­˜å™¨ (è°ƒè¯•ç”¨)
        fsmc_tx_data_10 <= stm32_ctrl_reg_sync1;
        // [0x000B] äº®åº¦å‚æ•°å›è¯»
        fsmc_tx_data_11 <= stm32_param1_sync1;
        // [0x000C] å¯¹æ¯”åº¦å‚æ•°å›è¯»
        fsmc_tx_data_12 <= stm32_param2_sync1;
    end
end

          

//------------------------------------------
// 4. LED/EXIOçŠ¶æ€æŒ‡ç¤º & ç”»é¢é™æ­¢é€»è¾‘ & è¾“å‡ºåˆ‡æ¢é€»è¾‘
//------------------------------------------
reg display_active;      // 1: åŠ¨æ€æ˜¾ç¤º (é»˜è®¤), 0: é™æ­¢ç”»é¢
reg output_mode_hdmi;    // 0: LCD, 1: HDMI

// åŒæ§åˆ¶æºé€»è¾‘:
// - stm32_ctrl_enable=1 æ—¶, STM32 æ¥ç®¡æ§åˆ¶
// - stm32_ctrl_enable=0 æ—¶, è§¦æ‘¸æ‰‹åŠ¿æ§åˆ¶
always @(posedge clk_50m or negedge rst_n) begin
    if(!rst_n) begin
        display_active   <= 1'b1;
        output_mode_hdmi <= 1'b0;
    end else begin
        if (stm32_ctrl_enable) begin
            // STM32 æ§åˆ¶æ¨¡å¼: ç›´æ¥ä½¿ç”¨ STM32 è®¾ç½®çš„å€¼
            display_active   <= stm32_display_active;
            output_mode_hdmi <= stm32_output_mode;
        end else begin
            // è§¦æ‘¸æ§åˆ¶æ¨¡å¼ (åŸæœ‰é€»è¾‘)
            if(single_click)
                display_active <= ~display_active;
            
            if(double_click)
                output_mode_hdmi <= ~output_mode_hdmi;
        end
    end
end

assign led[0] = output_mode_hdmi;
assign led[1] = display_active;       // å†»ç»“æŒ‡ç¤º
assign exio[0] = touch_valid;     // HDMI æ¨¡å¼æŒ‡ç¤º
assign exio[3:1] = 3'b000;             // æœªä½¿ç”¨ IO ç½®é›¶é˜²æ­¢æ‚¬ç©º

//------------------------------------------
// æ—¶é’ŸPLL 0 (åŸæœ‰)
//------------------------------------------
clk_wiz_0 u_clk_wiz (
    .reset              (~sys_rst_n),
    .clk_in1            (sys_clk),
    .clk_out1           (FSMC_CLK),           //150MHz
    .clk_out2           (clk_100m_lcd),       //100MHz
    .clk_out3           (clk_100m),           //100MHz
    .clk_out4           (clk_100m_shift),     //100MHz
    .clk_out5           (clk_50m),            //50MHz
    .locked             (locked)
    );

//------------------------------------------
// [NEW] æ—¶é’ŸPLL 1 (HDMIä¸“ç”¨)
//------------------------------------------
wire clk_hdmi;    // 65MHz
wire clk_hdmi_5x; // 325MHz
wire locked_hdmi;

clk_wiz_1 u_clk_wiz_hdmi (
    .reset              (~sys_rst_n),
    .clk_in1            (sys_clk),
    .clk_out1           (clk_hdmi),      // 65MHz (XGA)
    .clk_out2           (clk_hdmi_5x),   // 325MHz
    .locked             (locked_hdmi)
);

//------------------------------------------
// FMCæ§åˆ¶æ¨¡å—
//------------------------------------------
fmc_control fmc_control1(
     .clk(FSMC_CLK),
     .rst(rst_n),
     .fpga_nl_nadv(FSMC_NL_NADV),
     .fpga_cs_ne1(FSMC_CS_NEL),
     .fpga_wr_nwe(FSMC_WR_NWE),
     .fpga_rd_noe(FSMC_RD_NOE),
     .fpga_db(FSMC_DB),
     // å‘é€å¯„å­˜å™¨
     .write_data_0   (fsmc_tx_data_0 ),
     .write_data_1   (fsmc_tx_data_1 ),
     .write_data_2   (fsmc_tx_data_2 ),
     .write_data_3   (fsmc_tx_data_3 ),
     .write_data_4   (fsmc_tx_data_4 ),
     .write_data_5   (fsmc_tx_data_5 ),
     .write_data_6   (fsmc_tx_data_6 ),
     .write_data_7   (fsmc_tx_data_7 ),
     .write_data_8   (fsmc_tx_data_8), // [0x0008] è¾“å‡ºæ¨¡å¼çŠ¶æ€
     .write_data_9   (fsmc_tx_data_9 ),
     .write_data_10  (fsmc_tx_data_10),
     .write_data_11  (fsmc_tx_data_11),
     .write_data_12  (fsmc_tx_data_12),
     .write_data_13  (fsmc_tx_data_13),
     .write_data_14  (fsmc_tx_data_14),
     .write_data_15  (fsmc_tx_data_15),
     // æ¥æ”¶å¯„å­˜å™¨
     .read_data_0    (fsmc_rx_data_0 ),
     .read_data_1    (fsmc_rx_data_1 ),
     .read_data_2    (fsmc_rx_data_2 ),
     .read_data_3    (fsmc_rx_data_3 ),
     .read_data_4    (fsmc_rx_data_4 ),
     .read_data_5    (fsmc_rx_data_5 ),
     .read_data_6    (fsmc_rx_data_6 ),
     .read_data_7    (fsmc_rx_data_7 ),
     .read_data_8    (fsmc_rx_data_8 ),
     .read_data_9    (fsmc_rx_data_9 ),
     .read_data_10   (fsmc_rx_data_10),
     .read_data_11   (fsmc_rx_data_11),
     .read_data_12   (fsmc_rx_data_12),
     .read_data_13   (fsmc_rx_data_13),
     .read_data_14   (fsmc_rx_data_14),
     .read_data_15   (fsmc_rx_data_15)
);

//------------------------------------------
// åŸºç¡€è§¦æ‘¸é©±åŠ¨æ¨¡å—
//------------------------------------------
touch_top u_touch_top(
    .clk            (clk_50m),
    .rst_n          (rst_n),
    .touch_rst_n    (touch_rst_n  ),
    .touch_int_in   (touch_int_in ),
    .touch_int_dir  (touch_int_dir),
    .touch_int_out  (touch_int_out),
    .touch_scl      (touch_scl    ),
    .touch_sda_in   (touch_sda_in ),
    .touch_sda_out  (touch_sda_out),
    .touch_sda_dir  (touch_sda_dir),
    .lcd_id         (ID_lcd    ), 
    .touch_valid    (touch_valid),
    .tp_x_coord     (tp_x_coord ),
    .tp_y_coord     (tp_y_coord ),
    .single_click   (single_click),
    .double_click   (double_click),
    .long_press     (long_press),
    .gesture_x      (gesture_x),
    .gesture_y      (gesture_y)
);

//------------------------------------------
// HDMI æ¨¡å—ä¾‹åŒ– (XGA 1024x768)
//------------------------------------------
wire hdmi_vs;
wire hdmi_req;
wire [15:0] hdmi_data_in; // connect to rd_data (MUXed)

// HDMI æ¨¡å—éœ€è¦çš„æ•°æ® (rd_data) ç”±åé¢ OV5640 æ¨¡å—ç»Ÿä¸€è¾“å‡º
// æˆ‘ä»¬éœ€è¦æŠŠ HDMI äº§ç”Ÿçš„ req ä¿¡å·é€ç»™ OV5640

hdmi_top_xga u_hdmi_top(
    .pixel_clk      (clk_hdmi),
    .pixel_clk_5x   (clk_hdmi_5x),
    .sys_rst_n      (rst_n & locked_hdmi),
    
    // HDMI Output Pins
    .tmds_clk_p     (tmds_clk_p), 
    .tmds_clk_n     (tmds_clk_n), 
    .tmds_data_p    (tmds_data_p), 
    .tmds_data_n    (tmds_data_n), 
    
    .video_vs       (hdmi_vs),
    .pixel_xpos     (),
    .pixel_ypos     (),
    .data_in        (rd_data), // å…±äº«æ•°æ®æ€»çº¿
    .data_req       (hdmi_req)
);

//------------------------------------------
// OV5640+LCD+SDRAMé›†æˆï¼ˆè§¦æ‘¸æ§åˆ¶æ˜¾ç¤ºæ¨¡å¼ï¼‰
//------------------------------------------
ov5640_rgb565_lcd u_ov5640 (
    .sys_clk        (sys_clk),
    .sys_rst_n      (sys_rst_n),
    .clk_100m       (clk_100m),
    .clk_100m_shift (clk_100m_shift),
    .clk_100m_lcd   (clk_100m_lcd),
    .locked         (locked),
    .cam_active     (display_active), // è¿æ¥åˆ°åŒå‡»æ§åˆ¶çš„ä½¿èƒ½ä¿¡å·
    
    // [NEW] HDMI MUX Port
    .hdmi_pclk      (clk_hdmi),
    .hdmi_rd_req    (hdmi_req),
    .output_mode    (output_mode_hdmi),
    .hdmi_vs        (hdmi_vs), // [FIX] åŒæ­¥ä¿¡å·
    
    // æ‘„åƒå¤´æ¥å£
    .cam_pclk       (cam_pclk),
    .cam_vsync      (cam_vsync),
    .cam_href       (cam_href),
    .cam_data       (cam_data),
    .cam_rst_n      (cam_rst_n),
    .cam_pwdn       (cam_pwdn),
    .cam_scl        (cam_scl),
    .cam_sda        (cam_sda),
    // SDRAM æ¥å£
    .sdram_clk      (sdram_clk),
    .sdram_ras_n    (sdram_ras_n),
    .sdram_cas_n    (sdram_cas_n),
    .sdram_we_n     (sdram_we_n),
    .sdram_ba       (sdram_ba),
    .sdram_addr     (sdram_addr),
    .sdram_data     (sdram_data),
    // LCD æ¥å£
    .lcd_hs         (lcd_hs),
    .lcd_vs         (lcd_vs),
    .lcd_de         (lcd_de),
    .lcd_rgb        (lcd_rgb),
    .lcd_bl         (lcd_bl),
    .lcd_rst        (lcd_rst),
    .lcd_pclk       (lcd_pclk),

    // ğŸ” è°ƒè¯•ä¿¡å·è¾“å‡ºï¼ˆç”¨äºé»‘å±è¯Šæ–­ï¼‰
    .ID_lcd         (ID_lcd),            // LCD IDè¾“å‡º
    .cmos_h_pixel   (cmos_h_pixel),      // æ‘„åƒå¤´å®½åº¦
    .cmos_v_pixel   (cmos_v_pixel),      // æ‘„åƒå¤´é«˜åº¦
    .total_h_pixel  (total_h_pixel),     // æ°´å¹³æ€»åƒç´ 
    .total_v_pixel  (total_v_pixel),     // å‚ç›´æ€»åƒç´ 
    .sdram_max_addr (sdram_max_addr),    // SDRAMæœ€å¤§åœ°å€
    .sdram_init_done(sdram_init_done),   // SDRAMåˆå§‹åŒ–å®Œæˆ
    .cam_init_done  (cam_init_done),     // æ‘„åƒå¤´åˆå§‹åŒ–å®Œæˆ
    .wr_en          (wr_en),             // æ‘„åƒå¤´å†™ä½¿èƒ½
    .wr_data        (wr_data),           // æ‘„åƒå¤´å†™æ•°æ®
    .rd_en          (rd_en),             // LCDè¯»ä½¿èƒ½
    .rd_data        (rd_data)            // LCDè¯»æ•°æ®
    );
    
endmodule