Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Jan 15 20:29:49 2026
| Host         : LAPTOP-GM1L3F93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file rv32i_top_Soc_timing_summary_routed.rpt -pb rv32i_top_Soc_timing_summary_routed.pb -rpx rv32i_top_Soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32i_top_Soc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  11          
SYNTH-15   Warning   Byte wide write enable not inferred         8           
TIMING-18  Warning   Missing input or output delay               14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 8 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.262        0.000                      0                 3325        0.050        0.000                      0                 3325        9.500        0.000                       0                  1555  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.262        0.000                      0                 3325        0.050        0.000                      0                 3325        9.500        0.000                       0                  1555  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.553ns  (logic 4.445ns (25.323%)  route 13.108ns (74.677%))
  Logic Levels:           24  (CARRY4=8 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 24.898 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  core/dec/rPC_current_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.981    core/dec/rPC_current_reg[21]_i_3_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  core/dec/rPC_current_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.095    core/brancher/CO[0]
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.209 r  core/brancher/rPC_current_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.209    core/brancher/rPC_current_reg[29]_i_3_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.543 r  core/brancher/rPC_current_reg[31]_i_13/O[1]
                         net (fo=1, routed)           0.517    22.061    core/dec/rPC_current_reg[31][1]
    SLICE_X25Y75         LUT6 (Prop_lut6_I2_O)        0.303    22.364 f  core/dec/rPC_current[31]_i_6/O
                         net (fo=1, routed)           0.433    22.797    core/dec/rPC_current[31]_i_6_n_0
    SLICE_X25Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.921 r  core/dec/rPC_current[31]_i_3/O
                         net (fo=1, routed)           0.000    22.921    core/rpc/D[31]
    SLICE_X25Y75         FDRE                                         r  core/rpc/rPC_current_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.468    24.898    core/rpc/clk_IBUF_BUFG
    SLICE_X25Y75         FDRE                                         r  core/rpc/rPC_current_reg[31]/C
                         clock pessimism              0.291    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.029    25.182    core/rpc/rPC_current_reg[31]
  -------------------------------------------------------------------
                         required time                         25.182    
                         arrival time                         -22.921    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.390ns  (logic 4.331ns (24.906%)  route 13.059ns (75.094%))
  Logic Levels:           23  (CARRY4=7 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 24.905 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  core/dec/rPC_current_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.981    core/dec/rPC_current_reg[21]_i_3_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  core/dec/rPC_current_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.095    core/brancher/CO[0]
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.429 r  core/brancher/rPC_current_reg[29]_i_3/O[1]
                         net (fo=1, routed)           0.493    21.923    core/dec/rPC_current_reg[29][1]
    SLICE_X27Y72         LUT6 (Prop_lut6_I2_O)        0.303    22.226 f  core/dec/rPC_current[27]_i_2/O
                         net (fo=1, routed)           0.407    22.633    core/dec/rPC_current[27]_i_2_n_0
    SLICE_X27Y72         LUT5 (Prop_lut5_I0_O)        0.124    22.757 r  core/dec/rPC_current[27]_i_1/O
                         net (fo=1, routed)           0.000    22.757    core/rpc/D[27]
    SLICE_X27Y72         FDRE                                         r  core/rpc/rPC_current_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.475    24.905    core/rpc/clk_IBUF_BUFG
    SLICE_X27Y72         FDRE                                         r  core/rpc/rPC_current_reg[27]/C
                         clock pessimism              0.291    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X27Y72         FDRE (Setup_fdre_C_D)        0.031    25.191    core/rpc/rPC_current_reg[27]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.363ns  (logic 4.121ns (23.735%)  route 13.242ns (76.265%))
  Logic Levels:           22  (CARRY4=6 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 24.905 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  core/dec/rPC_current_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.981    core/dec/rPC_current_reg[21]_i_3_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.220 r  core/dec/rPC_current_reg[25]_i_3/O[2]
                         net (fo=1, routed)           0.656    21.876    core/dec/rPC_current_reg[25]_i_3_n_5
    SLICE_X29Y72         LUT6 (Prop_lut6_I2_O)        0.302    22.178 f  core/dec/rPC_current[24]_i_2/O
                         net (fo=1, routed)           0.427    22.606    core/dec/rPC_current[24]_i_2_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.124    22.730 r  core/dec/rPC_current[24]_i_1/O
                         net (fo=1, routed)           0.000    22.730    core/rpc/D[24]
    SLICE_X31Y72         FDRE                                         r  core/rpc/rPC_current_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.475    24.905    core/rpc/clk_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  core/rpc/rPC_current_reg[24]/C
                         clock pessimism              0.291    25.196    
                         clock uncertainty           -0.035    25.160    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.029    25.189    core/rpc/rPC_current_reg[24]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.381ns  (logic 4.199ns (24.159%)  route 13.182ns (75.841%))
  Logic Levels:           22  (CARRY4=6 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 24.898 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  core/dec/rPC_current_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.981    core/dec/rPC_current_reg[21]_i_3_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.294 r  core/dec/rPC_current_reg[25]_i_3/O[3]
                         net (fo=1, routed)           0.572    21.866    core/dec/rPC_current_reg[25]_i_3_n_4
    SLICE_X24Y74         LUT6 (Prop_lut6_I2_O)        0.306    22.172 f  core/dec/rPC_current[25]_i_2/O
                         net (fo=1, routed)           0.452    22.624    core/dec/rPC_current[25]_i_2_n_0
    SLICE_X24Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.748 r  core/dec/rPC_current[25]_i_1/O
                         net (fo=1, routed)           0.000    22.748    core/rpc/D[25]
    SLICE_X24Y74         FDRE                                         r  core/rpc/rPC_current_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.468    24.898    core/rpc/clk_IBUF_BUFG
    SLICE_X24Y74         FDRE                                         r  core/rpc/rPC_current_reg[25]/C
                         clock pessimism              0.291    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X24Y74         FDRE (Setup_fdre_C_D)        0.077    25.230    core/rpc/rPC_current_reg[25]
  -------------------------------------------------------------------
                         required time                         25.230    
                         arrival time                         -22.748    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.276ns  (logic 4.217ns (24.410%)  route 13.059ns (75.590%))
  Logic Levels:           22  (CARRY4=6 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  core/dec/rPC_current_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.981    core/dec/rPC_current_reg[21]_i_3_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.315 r  core/dec/rPC_current_reg[25]_i_3/O[1]
                         net (fo=1, routed)           0.493    21.809    core/dec/rPC_current_reg[25]_i_3_n_6
    SLICE_X27Y71         LUT6 (Prop_lut6_I2_O)        0.303    22.112 f  core/dec/rPC_current[23]_i_2/O
                         net (fo=1, routed)           0.407    22.519    core/dec/rPC_current[23]_i_2_n_0
    SLICE_X27Y71         LUT5 (Prop_lut5_I0_O)        0.124    22.643 r  core/dec/rPC_current[23]_i_1/O
                         net (fo=1, routed)           0.000    22.643    core/rpc/D[23]
    SLICE_X27Y71         FDRE                                         r  core/rpc/rPC_current_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.477    24.907    core/rpc/clk_IBUF_BUFG
    SLICE_X27Y71         FDRE                                         r  core/rpc/rPC_current_reg[23]/C
                         clock pessimism              0.291    25.198    
                         clock uncertainty           -0.035    25.162    
    SLICE_X27Y71         FDRE (Setup_fdre_C_D)        0.031    25.193    core/rpc/rPC_current_reg[23]
  -------------------------------------------------------------------
                         required time                         25.193    
                         arrival time                         -22.643    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.253ns  (logic 4.313ns (24.998%)  route 12.940ns (75.002%))
  Logic Levels:           23  (CARRY4=7 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 24.898 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  core/dec/rPC_current_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.981    core/dec/rPC_current_reg[21]_i_3_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  core/dec/rPC_current_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.095    core/brancher/CO[0]
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.408 r  core/brancher/rPC_current_reg[29]_i_3/O[3]
                         net (fo=1, routed)           0.448    21.857    core/dec/rPC_current_reg[29][3]
    SLICE_X24Y74         LUT6 (Prop_lut6_I2_O)        0.306    22.163 f  core/dec/rPC_current[29]_i_2/O
                         net (fo=1, routed)           0.333    22.496    core/dec/rPC_current[29]_i_2_n_0
    SLICE_X24Y75         LUT5 (Prop_lut5_I0_O)        0.124    22.620 r  core/dec/rPC_current[29]_i_1/O
                         net (fo=1, routed)           0.000    22.620    core/rpc/D[29]
    SLICE_X24Y75         FDRE                                         r  core/rpc/rPC_current_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.468    24.898    core/rpc/clk_IBUF_BUFG
    SLICE_X24Y75         FDRE                                         r  core/rpc/rPC_current_reg[29]/C
                         clock pessimism              0.291    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X24Y75         FDRE (Setup_fdre_C_D)        0.077    25.230    core/rpc/rPC_current_reg[29]
  -------------------------------------------------------------------
                         required time                         25.230    
                         arrival time                         -22.620    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.192ns  (logic 4.329ns (25.180%)  route 12.863ns (74.820%))
  Logic Levels:           24  (CARRY4=8 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 24.898 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.981 r  core/dec/rPC_current_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.981    core/dec/rPC_current_reg[21]_i_3_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  core/dec/rPC_current_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.095    core/brancher/CO[0]
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.209 r  core/brancher/rPC_current_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.209    core/brancher/rPC_current_reg[29]_i_3_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.431 r  core/brancher/rPC_current_reg[31]_i_13/O[0]
                         net (fo=1, routed)           0.298    21.729    core/dec/rPC_current_reg[31][0]
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.299    22.028 f  core/dec/rPC_current[30]_i_2/O
                         net (fo=1, routed)           0.407    22.435    core/dec/rPC_current[30]_i_2_n_0
    SLICE_X25Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.559 r  core/dec/rPC_current[30]_i_1/O
                         net (fo=1, routed)           0.000    22.559    core/rpc/D[30]
    SLICE_X25Y74         FDRE                                         r  core/rpc/rPC_current_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.468    24.898    core/rpc/clk_IBUF_BUFG
    SLICE_X25Y74         FDRE                                         r  core/rpc/rPC_current_reg[30]/C
                         clock pessimism              0.291    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X25Y74         FDRE (Setup_fdre_C_D)        0.031    25.184    core/rpc/rPC_current_reg[30]
  -------------------------------------------------------------------
                         required time                         25.184    
                         arrival time                         -22.559    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 4.103ns (23.908%)  route 13.059ns (76.092%))
  Logic Levels:           21  (CARRY4=5 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.201 r  core/dec/rPC_current_reg[21]_i_3/O[1]
                         net (fo=1, routed)           0.493    21.695    core/dec/rPC_current_reg[21]_i_3_n_6
    SLICE_X27Y70         LUT6 (Prop_lut6_I2_O)        0.303    21.998 f  core/dec/rPC_current[19]_i_2/O
                         net (fo=1, routed)           0.407    22.405    core/dec/rPC_current[19]_i_2_n_0
    SLICE_X27Y70         LUT5 (Prop_lut5_I0_O)        0.124    22.529 r  core/dec/rPC_current[19]_i_1/O
                         net (fo=1, routed)           0.000    22.529    core/rpc/D[19]
    SLICE_X27Y70         FDRE                                         r  core/rpc/rPC_current_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.478    24.908    core/rpc/clk_IBUF_BUFG
    SLICE_X27Y70         FDRE                                         r  core/rpc/rPC_current_reg[19]/C
                         clock pessimism              0.291    25.199    
                         clock uncertainty           -0.035    25.163    
    SLICE_X27Y70         FDRE (Setup_fdre_C_D)        0.031    25.194    core/rpc/rPC_current_reg[19]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.119ns  (logic 3.987ns (23.290%)  route 13.132ns (76.710%))
  Logic Levels:           21  (CARRY4=5 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 24.907 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.867 r  core/dec/rPC_current_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.867    core/dec/rPC_current_reg[17]_i_3_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.089 r  core/dec/rPC_current_reg[21]_i_3/O[0]
                         net (fo=1, routed)           0.546    21.636    core/dec/rPC_current_reg[21]_i_3_n_7
    SLICE_X29Y71         LUT6 (Prop_lut6_I2_O)        0.299    21.935 f  core/dec/rPC_current[18]_i_2/O
                         net (fo=1, routed)           0.427    22.362    core/dec/rPC_current[18]_i_2_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I0_O)        0.124    22.486 r  core/dec/rPC_current[18]_i_1/O
                         net (fo=1, routed)           0.000    22.486    core/rpc/D[18]
    SLICE_X31Y71         FDRE                                         r  core/rpc/rPC_current_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.477    24.907    core/rpc/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  core/rpc/rPC_current_reg[18]/C
                         clock pessimism              0.291    25.198    
                         clock uncertainty           -0.035    25.162    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)        0.029    25.191    core/rpc/rPC_current_reg[18]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                         -22.486    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 core/dec/reg_s2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/rpc/rPC_current_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        17.106ns  (logic 3.873ns (22.641%)  route 13.233ns (77.359%))
  Logic Levels:           20  (CARRY4=4 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 24.908 - 20.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.660     5.367    core/dec/clk_IBUF_BUFG
    SLICE_X18Y61         FDRE                                         r  core/dec/reg_s2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  core/dec/reg_s2_reg[1]/Q
                         net (fo=89, routed)          2.193     8.016    core/reg_module/reg_s2[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.140 r  core/reg_module/genblk1[1].ram_reg_i_304/O
                         net (fo=1, routed)           0.000     8.140    core/reg_module/genblk1[1].ram_reg_i_304_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.209     8.349 r  core/reg_module/genblk1[1].ram_reg_i_128/O
                         net (fo=1, routed)           1.115     9.464    core/reg_module/genblk1[1].ram_reg_i_128_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.297     9.761 r  core/reg_module/genblk1[1].ram_reg_i_57/O
                         net (fo=2, routed)           0.880    10.641    core/dec/wRs2Data[3]
    SLICE_X30Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  core/dec/rWrData[3]_i_17/O
                         net (fo=1, routed)           0.664    11.429    core/dec/rWrData[3]_i_17_n_0
    SLICE_X25Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.553 r  core/dec/rWrData[3]_i_8/O
                         net (fo=113, routed)         1.447    13.000    core/dec/wAluB[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.124 f  core/dec/rWrData[5]_i_13/O
                         net (fo=7, routed)           0.994    14.118    core/dec/rWrData[5]_i_13_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.242 f  core/dec/rWrData[5]_i_7/O
                         net (fo=3, routed)           0.606    14.848    core/dec/rWrData[5]_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.972 f  core/dec/rWrData[4]_i_3/O
                         net (fo=1, routed)           0.648    15.620    core/dec/rWrData[4]_i_3_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.744 f  core/dec/rWrData[4]_i_2/O
                         net (fo=2, routed)           1.356    17.101    core/dec/wAluOut[4]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.124    17.225 f  core/dec/rJumping_i_13/O
                         net (fo=1, routed)           0.574    17.799    core/dec/rJumping_i_13_n_0
    SLICE_X22Y72         LUT5 (Prop_lut5_I0_O)        0.124    17.923 f  core/dec/rJumping_i_11/O
                         net (fo=3, routed)           0.627    18.551    core/dec/rJumping_i_11_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.675 r  core/dec/rJumping_i_4/O
                         net (fo=1, routed)           0.295    18.970    core/dec/rJumping_i_4_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.094 r  core/dec/rJumping_i_2/O
                         net (fo=107, routed)         0.757    19.851    core/dec/funct3_reg[0]_0
    SLICE_X25Y66         LUT4 (Prop_lut4_I2_O)        0.124    19.975 r  core/dec/rPC_current[5]_i_10/O
                         net (fo=1, routed)           0.000    19.975    core/dec/rPC_current[5]_i_10_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.525 r  core/dec/rPC_current_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.525    core/dec/rPC_current_reg[5]_i_3_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.639 r  core/dec/rPC_current_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.639    core/dec/rPC_current_reg[9]_i_3_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.753 r  core/dec/rPC_current_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.753    core/dec/rPC_current_reg[13]_i_3_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.975 r  core/dec/rPC_current_reg[17]_i_3/O[0]
                         net (fo=1, routed)           0.642    21.617    core/dec/rPC_current_reg[17]_i_3_n_7
    SLICE_X29Y69         LUT6 (Prop_lut6_I2_O)        0.299    21.916 f  core/dec/rPC_current[14]_i_2/O
                         net (fo=1, routed)           0.433    22.349    core/dec/rPC_current[14]_i_2_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.473 r  core/dec/rPC_current[14]_i_1/O
                         net (fo=1, routed)           0.000    22.473    core/rpc/D[14]
    SLICE_X29Y69         FDRE                                         r  core/rpc/rPC_current_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.478    24.908    core/rpc/clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  core/rpc/rPC_current_reg[14]/C
                         clock pessimism              0.291    25.199    
                         clock uncertainty           -0.035    25.163    
    SLICE_X29Y69         FDRE (Setup_fdre_C_D)        0.029    25.192    core/rpc/rPC_current_reg[14]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -22.473    
  -------------------------------------------------------------------
                         slack                                  2.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uart_module/rx_module/rBitInCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/rx_module/rBitInCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.029%)  route 0.226ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.562     1.512    uart_module/rx_module/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  uart_module/rx_module/rBitInCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  uart_module/rx_module/rBitInCnt_reg[6]/Q
                         net (fo=1, routed)           0.226     1.902    uart_module/rx_module/rBitInCnt_reg_n_0_[6]
    SLICE_X33Y49         FDRE                                         r  uart_module/rx_module/rBitInCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.832     2.030    uart_module/rx_module/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  uart_module/rx_module/rBitInCnt_reg[7]/C
                         clock pessimism             -0.247     1.783    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.070     1.853    uart_module/rx_module/rBitInCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uart_module/ffrx/RdAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/ffrx/buffer_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.272%)  route 0.185ns (56.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.562     1.512    uart_module/ffrx/clk_IBUF_BUFG
    SLICE_X26Y52         FDRE                                         r  uart_module/ffrx/RdAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  uart_module/ffrx/RdAddr_reg[5]/Q
                         net (fo=6, routed)           0.185     1.838    uart_module/ffrx/RdAddr_reg[5]
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.873     2.071    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.754    uart_module/ffrx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_module/ffrx/WrAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_module/ffrx/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.048%)  route 0.200ns (54.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.562     1.512    uart_module/ffrx/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  uart_module/ffrx/WrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  uart_module/ffrx/WrAddr_reg[6]/Q
                         net (fo=5, routed)           0.200     1.876    uart_module/ffrx/WrAddr_reg[6]
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.872     2.070    uart_module/ffrx/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  uart_module/ffrx/buffer_reg/CLKARDCLK
                         clock pessimism             -0.482     1.589    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.772    uart_module/ffrx/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.587     1.537    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPin_sync1_reg[2]/Q
                         net (fo=1, routed)           0.056     1.734    io_port_module/rPin_sync1[2]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.857     2.055    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync2_reg[2]/C
                         clock pessimism             -0.518     1.537    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.076     1.613    io_port_module/rPin_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.554     1.504    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  io_port_module/rPin_sync1_reg[6]/Q
                         net (fo=1, routed)           0.056     1.701    io_port_module/rPin_sync1[6]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.822     2.020    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync2_reg[6]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.076     1.580    io_port_module/rPin_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.587     1.537    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPin_sync1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.734    io_port_module/rPin_sync1[0]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.857     2.055    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync2_reg[0]/C
                         clock pessimism             -0.518     1.537    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.075     1.612    io_port_module/rPin_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.554     1.504    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  io_port_module/rPin_sync1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.701    io_port_module/rPin_sync1[3]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.822     2.020    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync2_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X35Y68         FDRE (Hold_fdre_C_D)         0.075     1.579    io_port_module/rPin_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.581     1.531    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  io_port_module/rPin_sync1_reg[5]/Q
                         net (fo=1, routed)           0.056     1.728    io_port_module/rPin_sync1[5]
    SLICE_X39Y68         FDRE                                         r  io_port_module/rPin_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.849     2.047    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y68         FDRE                                         r  io_port_module/rPin_sync2_reg[5]/C
                         clock pessimism             -0.516     1.531    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.075     1.606    io_port_module/rPin_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.555     1.505    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  io_port_module/rPin_sync1_reg[7]/Q
                         net (fo=1, routed)           0.056     1.702    io_port_module/rPin_sync1[7]
    SLICE_X35Y67         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.823     2.021    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  io_port_module/rPin_sync2_reg[7]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.075     1.580    io_port_module/rPin_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 io_port_module/rPin_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_port_module/rPin_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.587     1.537    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  io_port_module/rPin_sync1_reg[1]/Q
                         net (fo=1, routed)           0.056     1.734    io_port_module/rPin_sync1[1]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.857     2.055    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync2_reg[1]/C
                         clock pessimism             -0.518     1.537    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.071     1.608    io_port_module/rPin_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12  prog_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10  prog_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11  prog_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  prog_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   prog_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   prog_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12  prog_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11  prog_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18  rx_echo_module/tx_fifo/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y20  uart_module/ffrx/buffer_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y56  progEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y56  progEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y55  progEn_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y55  progEn_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y60  rCoreClkEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y60  rCoreClkEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y63  core/rHazardStallRs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y63  core/rHazardStallRs1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y63  core/rHazardStallRs2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y63  core/rHazardStallRs2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y56  progEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y56  progEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y55  progEn_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y55  progEn_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y60  rCoreClkEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y60  rCoreClkEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y63  core/rHazardStallRs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y63  core/rHazardStallRs1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y63  core/rHazardStallRs2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y63  core/rHazardStallRs2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin[4]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.477ns (42.951%)  route 1.962ns (57.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[4].iobuf_inst/IO
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  GEN_PIN[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.962     3.439    io_port_module/in0[4]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.480     4.910    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[4]/C

Slack:                    inf
  Source:                 pin[3]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 1.462ns (44.625%)  route 1.814ns (55.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  pin[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[3].iobuf_inst/IO
    E18                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  GEN_PIN[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.814     3.275    io_port_module/in0[3]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.480     4.910    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/C

Slack:                    inf
  Source:                 pin[5]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.051ns  (logic 1.541ns (50.502%)  route 1.510ns (49.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  pin[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[5].iobuf_inst/IO
    M17                  IBUF (Prop_ibuf_I_O)         1.541     1.541 r  GEN_PIN[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.510     3.051    io_port_module/in0[5]
    SLICE_X39Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.555     4.985    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/C

Slack:                    inf
  Source:                 pin[6]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.896ns  (logic 1.491ns (51.504%)  route 1.404ns (48.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  pin[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[6].iobuf_inst/IO
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  GEN_PIN[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.404     2.896    io_port_module/in0[6]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.480     4.910    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/C

Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 1.464ns (53.917%)  route 1.251ns (46.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  pin[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[7].iobuf_inst/IO
    J20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  GEN_PIN[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.251     2.715    io_port_module/in0[7]
    SLICE_X35Y67         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.482     4.912    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C

Slack:                    inf
  Source:                 pin[2]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 1.484ns (57.778%)  route 1.085ns (42.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  pin[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[2].iobuf_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  GEN_PIN[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.085     2.569    io_port_module/in0[2]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.563     4.993    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C

Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 1.458ns (56.804%)  route 1.109ns (43.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pin[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[1].iobuf_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GEN_PIN[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.109     2.567    io_port_module/in0[1]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.563     4.993    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C

Slack:                    inf
  Source:                 pin[0]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 1.466ns (57.237%)  route 1.096ns (42.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  pin[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[0].iobuf_inst/IO
    J16                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  GEN_PIN[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.096     2.562    io_port_module/in0[0]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.563     4.993    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin[0]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.234ns (34.621%)  route 0.443ns (65.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  pin[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[0].iobuf_inst/IO
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  GEN_PIN[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.443     0.677    io_port_module/in0[0]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.857     2.055    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C

Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.226ns (33.263%)  route 0.454ns (66.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pin[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[1].iobuf_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GEN_PIN[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.454     0.680    io_port_module/in0[1]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.857     2.055    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C

Slack:                    inf
  Source:                 pin[2]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.252ns (36.549%)  route 0.438ns (63.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  pin[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[2].iobuf_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN_PIN[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.438     0.690    io_port_module/in0[2]
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.857     2.055    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C

Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.232ns (30.783%)  route 0.521ns (69.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  pin[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[7].iobuf_inst/IO
    J20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  GEN_PIN[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.521     0.753    io_port_module/in0[7]
    SLICE_X35Y67         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.823     2.021    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C

Slack:                    inf
  Source:                 pin[6]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.259ns (28.999%)  route 0.634ns (71.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  pin[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[6].iobuf_inst/IO
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  GEN_PIN[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.634     0.893    io_port_module/in0[6]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.822     2.020    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[6]/C

Slack:                    inf
  Source:                 pin[5]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.308ns (32.525%)  route 0.639ns (67.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  pin[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[5].iobuf_inst/IO
    M17                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  GEN_PIN[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.639     0.947    io_port_module/in0[5]
    SLICE_X39Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.849     2.047    io_port_module/clk_IBUF_BUFG
    SLICE_X39Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[5]/C

Slack:                    inf
  Source:                 pin[3]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.230ns (23.835%)  route 0.734ns (76.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  pin[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[3].iobuf_inst/IO
    E18                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  GEN_PIN[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.734     0.963    io_port_module/in0[3]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.822     2.020    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[3]/C

Slack:                    inf
  Source:                 pin[4]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.245ns (21.974%)  route 0.870ns (78.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  pin[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[4].iobuf_inst/IO
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  GEN_PIN[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.870     1.115    io_port_module/in0[4]
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.822     2.020    io_port_module/clk_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  io_port_module/rPin_sync1_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rDDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.305ns (54.437%)  route 3.603ns (45.563%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.655     5.362    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y66         FDRE                                         r  io_port_module/rDDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.478     5.840 r  io_port_module/rDDR_reg[3]/Q
                         net (fo=3, routed)           1.044     6.884    io_port_module/Q[3]
    SLICE_X34Y68         LUT1 (Prop_lut1_I0_O)        0.295     7.179 f  io_port_module/GEN_PIN[3].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.559     9.738    GEN_PIN[3].iobuf_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    13.270 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.270    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 4.384ns (56.896%)  route 3.321ns (43.104%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.652     5.359    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  io_port_module/rDDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.478     5.837 r  io_port_module/rDDR_reg[5]/Q
                         net (fo=3, routed)           0.837     6.674    io_port_module/Q[5]
    SLICE_X35Y68         LUT1 (Prop_lut1_I0_O)        0.295     6.969 f  io_port_module/GEN_PIN[5].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.485     9.453    GEN_PIN[5].iobuf_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611    13.065 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.065    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.602ns  (logic 4.203ns (55.297%)  route 3.398ns (44.703%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.655     5.362    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y66         FDRE                                         r  io_port_module/rDDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     5.880 r  io_port_module/rDDR_reg[6]/Q
                         net (fo=3, routed)           1.365     7.245    io_port_module/Q[6]
    SLICE_X39Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.369 f  io_port_module/GEN_PIN[6].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.033     9.402    GEN_PIN[6].iobuf_inst/T
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561    12.964 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.964    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.582ns  (logic 4.189ns (55.251%)  route 3.393ns (44.749%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.652     5.359    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  io_port_module/rDDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.518     5.877 r  io_port_module/rDDR_reg[4]/Q
                         net (fo=3, routed)           1.205     7.082    io_port_module/Q[4]
    SLICE_X38Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.206 f  io_port_module/GEN_PIN[4].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.188     9.394    GEN_PIN[4].iobuf_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    12.941 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.941    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 4.301ns (57.316%)  route 3.203ns (42.684%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.661     5.368    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  io_port_module/rDDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.478     5.846 r  io_port_module/rDDR_reg[1]/Q
                         net (fo=3, routed)           1.221     7.067    io_port_module/Q[1]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.295     7.362 f  io_port_module/GEN_PIN[1].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.982     9.344    GEN_PIN[1].iobuf_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    12.873 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.873    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.352ns  (logic 4.196ns (57.075%)  route 3.156ns (42.925%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.655     5.362    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y66         FDRE                                         r  io_port_module/rDDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     5.880 r  io_port_module/rDDR_reg[2]/Q
                         net (fo=3, routed)           1.322     7.202    io_port_module/Q[2]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.326 f  io_port_module/GEN_PIN[2].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.834     9.160    GEN_PIN[2].iobuf_inst/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.715 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.715    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 4.178ns (58.763%)  route 2.932ns (41.237%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.661     5.368    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  io_port_module/rDDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.518     5.886 r  io_port_module/rDDR_reg[0]/Q
                         net (fo=3, routed)           0.940     6.826    io_port_module/Q[0]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  io_port_module/GEN_PIN[0].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.992     8.942    GEN_PIN[0].iobuf_inst/T
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536    12.479 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.479    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 4.313ns (61.626%)  route 2.686ns (38.374%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.655     5.362    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y66         FDRE                                         r  io_port_module/rDDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.478     5.840 r  io_port_module/rDDR_reg[7]/Q
                         net (fo=3, routed)           1.062     6.902    io_port_module/Q[7]
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.301     7.203 f  io_port_module/GEN_PIN[7].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.624     8.827    GEN_PIN[7].iobuf_inst/T
    J20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534    12.361 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.361    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.747ns  (logic 3.990ns (59.133%)  route 2.757ns (40.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.674     5.381    rx_echo_module/tx_module/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.837 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.757     8.594    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.128 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000    12.128    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 4.041ns (66.659%)  route 2.021ns (33.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.741     5.448    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518     5.966 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.021     7.987    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.523    11.510 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.510    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 progEn_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.373ns (78.417%)  route 0.378ns (21.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.588     1.538    clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  progEn_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  progEn_reg_lopt_replica/Q
                         net (fo=1, routed)           0.378     2.057    progEn_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.289 r  statusLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.289    statusLED
    M14                                                               r  statusLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.388ns (74.536%)  route 0.474ns (25.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.588     1.538    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.474     2.176    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.224     3.400 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.400    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.421ns (71.949%)  route 0.554ns (28.051%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.555     1.505    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  io_port_module/rPVL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  io_port_module/rPVL_reg[7]/Q
                         net (fo=2, routed)           0.554     2.207    GEN_PIN[7].iobuf_inst/I
    J20                  OBUFT (Prop_obuft_I_O)       1.273     3.480 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.480    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.378ns (69.335%)  route 0.609ns (30.665%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.559     1.509    io_port_module/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  io_port_module/rPVL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  io_port_module/rPVL_reg[1]/Q
                         net (fo=2, routed)           0.609     2.283    GEN_PIN[1].iobuf_inst/I
    K16                  OBUFT (Prop_obuft_I_O)       1.214     3.497 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.497    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.404ns (70.311%)  route 0.593ns (29.689%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.559     1.509    io_port_module/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  io_port_module/rPVL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  io_port_module/rPVL_reg[2]/Q
                         net (fo=2, routed)           0.593     2.266    GEN_PIN[2].iobuf_inst/I
    M15                  OBUFT (Prop_obuft_I_O)       1.240     3.506 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.506    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.386ns (69.308%)  route 0.614ns (30.692%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.559     1.509    io_port_module/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  io_port_module/rPVL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  io_port_module/rPVL_reg[0]/Q
                         net (fo=2, routed)           0.614     2.287    GEN_PIN[0].iobuf_inst/I
    J16                  OBUFT (Prop_obuft_I_O)       1.222     3.509 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.509    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.411ns (64.569%)  route 0.774ns (35.431%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.555     1.505    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  io_port_module/rPVL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  io_port_module/rPVL_reg[6]/Q
                         net (fo=2, routed)           0.774     2.443    GEN_PIN[6].iobuf_inst/I
    L16                  OBUFT (Prop_obuft_I_O)       1.247     3.690 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.690    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.460ns (65.490%)  route 0.769ns (34.510%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.555     1.505    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  io_port_module/rPVL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  io_port_module/rPVL_reg[5]/Q
                         net (fo=2, routed)           0.769     2.439    GEN_PIN[5].iobuf_inst/I
    M17                  OBUFT (Prop_obuft_I_O)       1.296     3.735 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.735    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.375ns (61.633%)  route 0.856ns (38.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.563     1.513    rx_echo_module/tx_module/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.856     2.510    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.745 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000     3.745    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.381ns (61.550%)  route 0.863ns (38.450%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.555     1.505    io_port_module/clk_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  io_port_module/rPVL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  io_port_module/rPVL_reg[3]/Q
                         net (fo=2, routed)           0.863     2.532    GEN_PIN[3].iobuf_inst/I
    E18                  OBUFT (Prop_obuft_I_O)       1.217     3.750 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.750    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1285 Endpoints
Min Delay          1285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[5][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.845ns  (logic 1.627ns (15.001%)  route 9.218ns (84.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        6.038    10.845    core/reg_module/SR[0]
    SLICE_X17Y73         FDRE                                         r  core/reg_module/gprf_reg[5][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.475     4.905    core/reg_module/clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  core/reg_module/gprf_reg[5][9]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[7][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.845ns  (logic 1.627ns (15.001%)  route 9.218ns (84.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        6.038    10.845    core/reg_module/SR[0]
    SLICE_X16Y73         FDRE                                         r  core/reg_module/gprf_reg[7][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.475     4.905    core/reg_module/clk_IBUF_BUFG
    SLICE_X16Y73         FDRE                                         r  core/reg_module/gprf_reg[7][9]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[17][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.740ns  (logic 1.627ns (15.147%)  route 9.113ns (84.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.933    10.740    core/reg_module/SR[0]
    SLICE_X15Y74         FDRE                                         r  core/reg_module/gprf_reg[17][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.474     4.904    core/reg_module/clk_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  core/reg_module/gprf_reg[17][8]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rpc/rPC_current_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 1.627ns (15.153%)  route 9.109ns (84.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.929    10.736    core/rpc/SR[0]
    SLICE_X24Y74         FDRE                                         r  core/rpc/rPC_current_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.468     4.898    core/rpc/clk_IBUF_BUFG
    SLICE_X24Y74         FDRE                                         r  core/rpc/rPC_current_reg[25]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rpc/rPC_current_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 1.627ns (15.153%)  route 9.109ns (84.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.929    10.736    core/rpc/SR[0]
    SLICE_X25Y74         FDRE                                         r  core/rpc/rPC_current_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.468     4.898    core/rpc/clk_IBUF_BUFG
    SLICE_X25Y74         FDRE                                         r  core/rpc/rPC_current_reg[28]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rpc/rPC_current_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 1.627ns (15.153%)  route 9.109ns (84.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.929    10.736    core/rpc/SR[0]
    SLICE_X25Y74         FDRE                                         r  core/rpc/rPC_current_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.468     4.898    core/rpc/clk_IBUF_BUFG
    SLICE_X25Y74         FDRE                                         r  core/rpc/rPC_current_reg[30]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[4][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.558ns  (logic 1.627ns (15.409%)  route 8.931ns (84.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.751    10.558    core/reg_module/SR[0]
    SLICE_X16Y74         FDRE                                         r  core/reg_module/gprf_reg[4][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.473     4.903    core/reg_module/clk_IBUF_BUFG
    SLICE_X16Y74         FDRE                                         r  core/reg_module/gprf_reg[4][9]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[6][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.558ns  (logic 1.627ns (15.409%)  route 8.931ns (84.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.751    10.558    core/reg_module/SR[0]
    SLICE_X17Y74         FDRE                                         r  core/reg_module/gprf_reg[6][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.473     4.903    core/reg_module/clk_IBUF_BUFG
    SLICE_X17Y74         FDRE                                         r  core/reg_module/gprf_reg[6][9]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rpc/rPC_current_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.451ns  (logic 1.627ns (15.566%)  route 8.824ns (84.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.644    10.451    core/rpc/SR[0]
    SLICE_X22Y70         FDRE                                         r  core/rpc/rPC_current_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.474     4.904    core/rpc/clk_IBUF_BUFG
    SLICE_X22Y70         FDRE                                         r  core/rpc/rPC_current_reg[17]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/rpc/rPC_current_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.446ns  (logic 1.627ns (15.573%)  route 8.820ns (84.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          3.180     4.657    core/reg_module/rstB_IBUF
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.150     4.807 r  core/reg_module/rPC_current[31]_i_1/O
                         net (fo=1098, routed)        5.639    10.446    core/rpc/SR[0]
    SLICE_X23Y70         FDRE                                         r  core/rpc/rPC_current_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        1.474     4.904    core/rpc/clk_IBUF_BUFG
    SLICE_X23Y70         FDRE                                         r  core/rpc/rPC_current_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.245ns (34.209%)  route 0.471ns (65.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.471     0.715    uart_module/tx_module/rstB_IBUF
    SLICE_X39Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[9]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_module/rx_module/rRx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.235ns (28.747%)  route 0.583ns (71.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    F19                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.583     0.819    uart_module/rx_module/rx_IBUF
    SLICE_X36Y55         FDRE                                         r  uart_module/rx_module/rRx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/rx_module/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  uart_module/rx_module/rRx_1_reg/C

Slack:                    inf
  Source:                 progEnB
                            (input port)
  Destination:            progEn_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.287ns (33.787%)  route 0.563ns (66.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  progEnB (IN)
                         net (fo=0)                   0.000     0.000    progEnB
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  progEnB_IBUF_inst/O
                         net (fo=1, routed)           0.430     0.672    progEnB_IBUF
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.717 r  progEn_i_1/O
                         net (fo=2, routed)           0.133     0.850    progEn_i_1_n_0
    SLICE_X36Y55         FDRE                                         r  progEn_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  progEn_reg_lopt_replica/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.288ns (33.248%)  route 0.578ns (66.752%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.578     0.822    uart_module/tx_module/rstB_IBUF
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.043     0.865 r  uart_module/tx_module/rParData[8]_i_1/O
                         net (fo=1, routed)           0.000     0.865    uart_module/tx_module/rParData[8]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[8]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.290ns (33.402%)  route 0.578ns (66.598%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.578     0.822    uart_module/tx_module/rstB_IBUF
    SLICE_X38Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.867 r  uart_module/tx_module/rParData[0]_i_1/O
                         net (fo=1, routed)           0.000     0.867    uart_module/tx_module/rParData[0]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[0]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.290ns (33.402%)  route 0.578ns (66.598%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.578     0.822    uart_module/tx_module/rstB_IBUF
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.867 r  uart_module/tx_module/rParData[5]_i_1/O
                         net (fo=1, routed)           0.000     0.867    uart_module/tx_module/rParData[5]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[5]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.290ns (32.870%)  route 0.592ns (67.130%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.592     0.836    uart_module/tx_module/rstB_IBUF
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  uart_module/tx_module/rParData[1]_i_1/O
                         net (fo=1, routed)           0.000     0.881    uart_module/tx_module/rParData[1]_i_1_n_0
    SLICE_X38Y55         FDRE                                         r  uart_module/tx_module/rParData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  uart_module/tx_module/rParData_reg[1]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.290ns (32.249%)  route 0.609ns (67.751%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.609     0.853    uart_module/tx_module/rstB_IBUF
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.898 r  uart_module/tx_module/rParData[7]_i_1/O
                         net (fo=1, routed)           0.000     0.898    uart_module/tx_module/rParData[7]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[7]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.290ns (31.173%)  route 0.640ns (68.827%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.640     0.884    uart_module/tx_module/rstB_IBUF
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.929 r  uart_module/tx_module/rParData[6]_i_1/O
                         net (fo=1, routed)           0.000     0.929    uart_module/tx_module/rParData[6]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  uart_module/tx_module/rParData_reg[6]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/tx_module/rParData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.290ns (30.871%)  route 0.649ns (69.129%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=92, routed)          0.649     0.893    uart_module/tx_module/rstB_IBUF
    SLICE_X38Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.938 r  uart_module/tx_module/rParData[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    uart_module/tx_module/rParData[2]_i_1_n_0
    SLICE_X38Y55         FDRE                                         r  uart_module/tx_module/rParData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1554, routed)        0.858     2.056    uart_module/tx_module/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  uart_module/tx_module/rParData_reg[2]/C





