# HDLBits - Not Gate

## ğŸ” Problem Statement

Create a Verilog module that implements a **NOT gate** using an `assign` statement.

### ğŸ¯ Objective
- Invert the input signal and drive it to the output.
- Use continuous assignment (`assign`) to implement the NOT gate behavior.

### ğŸ§  Concept
- This is similar to the wire problem, but instead of directly passing the input to output, we apply a bitwise NOT operation.
- Use `assign out = ~in;` to achieve this.

### ğŸ–¼ï¸ Diagram
![NOT Gate Diagram](https://hdlbits.01xz.net/mw/images/9/9e/Notgate.png)

---

âœ… This is a basic combinational logic problem that teaches you how to create logic gates using simple Verilog syntax.
