# system info qsys_top on 2025.10.16.14:50:56
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for qsys_top on 2025.10.16.14:50:56
files:
filepath,kind,attributes,module,is_top
sim/qsys_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top,true
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_pq3wixi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_pq3wixi,false
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_b6r35vi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_b6r35vi,false
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_tzxrmbi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_tzxrmbi,false
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_j7dvj2y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_j7dvj2y,false
altera_irq_mapper_2001/sim/qsys_top_altera_irq_mapper_2001_rxikitq.sv,SYSTEM_VERILOG,,qsys_top_altera_irq_mapper_2001_rxikitq,false
altera_irq_mapper_2001/sim/qsys_top_altera_irq_mapper_2001_j4mn3ji.sv,SYSTEM_VERILOG,,qsys_top_altera_irq_mapper_2001_j4mn3ji,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_axi_translator_1950/sim/qsys_top_altera_merlin_axi_translator_1950_sjnedva.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_translator_1950_sjnedva,false
altera_merlin_master_translator_192/sim/qsys_top_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_axi_master_ni_1980/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla,false
altera_merlin_axi_master_ni_1980/sim/qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla,false
altera_merlin_master_agent_1922/sim/qsys_top_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_axi_slave_ni_1990/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/compare_eq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/rd_response_mem_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/rd_comp_sel_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/rd_pri_mux_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/rd_sipo_plus_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/wr_response_mem_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/wr_comp_sel_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/wr_pri_mux_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/wr_sipo_plus_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq,false
altera_merlin_slave_agent_1921/sim/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_rx2ukqy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_rx2ukqy,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_o3oc6ry.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_o3oc6ry,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_b63ghlq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_b63ghlq,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_nfdomgy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_nfdomgy,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_zpqxbzy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_zpqxbzy,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_5qannyi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_5qannyi,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_fqkghqy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_fqkghqy,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_za73hyq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_za73hyq,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_oarheta,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_oarheta,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_oarheta.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_oarheta,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_jnftf5a.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_q73nwwa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_obbw62y.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_obbw62y,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_33uqr2q.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_33uqr2q,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_mhkzrla.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_mhkzrla,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_mhkzrla,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_yfi4tyq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_q6oxj5i.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_q6oxj5i,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_q6oxj5i,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_rccxyia.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_rccxyia,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_rm46krq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_rm46krq,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_olmaybi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_olmaybi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_olmaybi,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_glivj6a.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_glivj6a,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_glivj6a,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_ucmahuy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_ucmahuy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_ucmahuy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_ucmahuy,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_d7wntna.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_d7wntna,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_d7wntna,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_d7wntna,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_64uwzyq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_64uwzyq,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_64uwzyq,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_64uwzyq,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_2rtaj4q.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_2rtaj4q,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_2rtaj4q,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_2rtaj4q,false
st_dc_fifo_1951/sim/qsys_top_st_dc_fifo_1951_znub4mq.v,VERILOG,,qsys_top_st_dc_fifo_1951_znub4mq,false
st_dc_fifo_1951/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,qsys_top_st_dc_fifo_1951_znub4mq,false
st_dc_fifo_1951/sim/altera_dcfifo_synchronizer_bundle.v,VERILOG,,qsys_top_st_dc_fifo_1951_znub4mq,false
st_dc_fifo_1951/sim/altera_std_synchronizer_nocut.v,VERILOG,,qsys_top_st_dc_fifo_1951_znub4mq,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_xdbjgbi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_xdbjgbi,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_7zim2ca.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_7zim2ca,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_3wbbufi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_3wbbufi,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_hzrdp6a.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_hzrdp6a,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_ri3o7qq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_ri3o7qq,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_ushncni.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_ushncni,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_1932_t2inumi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1932_t2inumi,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_jrlc7cq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_jrlc7cq,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_lzsnmoa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_lzsnmoa,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_qatmvey.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_qatmvey,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_qatmvey,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_p7vgkbq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_p7vgkbq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_p7vgkbq,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_xltu7ja.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_xltu7ja,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_xltu7ja,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_j5hb25y.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_dpvcbsy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_dpvcbsy,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_oie3boi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_oie3boi,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_oie3boi,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_qyyslsa.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_qyyslsa,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_qyyslsa,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_i6v7rii.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_i6v7rii,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_i6v7rii,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_i6v7rii,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_x5xqwdy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_x5xqwdy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_x5xqwdy,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_x5xqwdy,false
altera_merlin_axi_slave_ni_1990/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/compare_eq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/rd_response_mem_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/rd_comp_sel_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/rd_pri_mux_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/rd_sipo_plus_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/wr_response_mem_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/wr_comp_sel_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/wr_pri_mux_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/wr_sipo_plus_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_7a3ltra.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_7a3ltra,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_qcsuy2y.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_qcsuy2y,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_ag77fna.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_ag77fna,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_4vlon3q.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_4vlon3q,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_vr43bja.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_vr43bja,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_vr43bja,false
altera_merlin_multiplexer_1922/sim/qsys_top_altera_merlin_multiplexer_1922_zoozktq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_zoozktq,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1922_zoozktq,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_33xal7i.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_33xal7i,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_33xal7i,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_33xal7i,false
altera_merlin_width_adapter_1940/sim/qsys_top_altera_merlin_width_adapter_1940_mgyhula.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_mgyhula,false
altera_merlin_width_adapter_1940/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_mgyhula,false
altera_merlin_width_adapter_1940/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1940_mgyhula,false
hs_clk_xer_1940/sim/qsys_top_hs_clk_xer_1940_jv2gq6y.v,VERILOG,,qsys_top_hs_clk_xer_1940_jv2gq6y,false
hs_clk_xer_1940/sim/alt_hiconnect_clock_crosser.v,SYSTEM_VERILOG,,qsys_top_hs_clk_xer_1940_jv2gq6y,false
hs_clk_xer_1940/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,qsys_top_hs_clk_xer_1940_jv2gq6y,false
hs_clk_xer_1940/sim/alt_hiconnect_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_hs_clk_xer_1940_jv2gq6y,false
hs_clk_xer_1940/sim/altera_std_synchronizer.v,SYSTEM_VERILOG,,qsys_top_hs_clk_xer_1940_jv2gq6y,false
hs_clk_xer_1940/sim/alt_hiconnect_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,qsys_top_hs_clk_xer_1940_jv2gq6y,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_oyhaejq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_oyhaejq,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_2jk56vy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_2jk56vy,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq,false
altera_merlin_burst_adapter_1932/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_dt7zjqy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_dt7zjqy,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q,false
altera_merlin_axi_slave_ni_1990/sim/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey,false
altera_avalon_st_pipeline_stage_1930/sim/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_merlin_traffic_limiter_1921/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci,false
altera_avalon_sc_fifo_1932/sim/qsys_top_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,qsys_top_altera_avalon_sc_fifo_1932_w27kryi,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top.ftile_debug_status_pio_0,ftile_debug_status_pio_0
qsys_top.hssi_ss_1,hssi_ss_1
qsys_top.ocm,ocm
qsys_top.qsfpdd_status_pio,qsfpdd_status_pio
qsys_top.sys_ctrl_pio_0,qsfpdd_ctrl_pio_0
qsys_top.clk_ss_0,clk_ss
qsys_top.dfd_subsystem,ed_synth
qsys_top.dma_subsys,dma_subsystem
qsys_top.hps_sub_sys,hps_sub_sys
qsys_top.j204c_f_rx_tx_ip,j204c_f_rx_tx_ip
qsys_top.jtg_mst,subsys_jtg_mst
qsys_top.periph,subsys_periph
qsys_top.phipps_peak_0,phipps_peak
qsys_top.rst_ss_0,rst_ss
qsys_top.sys_manager,sys_manager
qsys_top.tod_subsys_0,tod_subsys
qsys_top.mm_interconnect_0,qsys_top_altera_mm_interconnect_1920_pq3wixi
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_translator,qsys_top_altera_merlin_axi_translator_1950_sjnedva
qsys_top.mm_interconnect_0.jtg_mst_fpga_m2ocm_pb_m0_translator,qsys_top_altera_merlin_master_translator_192_lykd4la
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.ocm_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_agent,qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla
qsys_top.mm_interconnect_0.jtg_mst_fpga_m2ocm_pb_m0_agent,qsys_top_altera_merlin_master_agent_1922_fy3n5ti
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent,qsys_top_altera_merlin_axi_slave_ni_1990_kfp6lhq
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_sc_fifo_wr,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_sc_fifo_rd,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_gcqwp2y
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_wr,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_st_pipeline_stage_rd,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_tplleti
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_st_pipeline_stage_rd.my_altera_avalon_st_pipeline_stage_rd,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_st_pipeline_stage_wr,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_mywkkii
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_st_pipeline_stage_wr.my_altera_avalon_st_pipeline_stage_wr,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_st_pipeline_stage_rp,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_hodfuyi
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_agent.my_altera_avalon_st_pipeline_stage_rp.my_altera_avalon_st_pipeline_stage_rp,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.ocm_s1_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.ocm_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.ocm_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.router,qsys_top_altera_merlin_router_1921_rx2ukqy
qsys_top.mm_interconnect_0.router_001,qsys_top_altera_merlin_router_1921_o3oc6ry
qsys_top.mm_interconnect_0.router_002,qsys_top_altera_merlin_router_1921_b63ghlq
qsys_top.mm_interconnect_0.router_003,qsys_top_altera_merlin_router_1921_nfdomgy
qsys_top.mm_interconnect_0.router_004,qsys_top_altera_merlin_router_1921_zpqxbzy
qsys_top.mm_interconnect_0.router_005,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_007,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_008,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_009,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_010,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_011,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_012,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_014,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_015,qsys_top_altera_merlin_router_1921_5qannyi
qsys_top.mm_interconnect_0.router_006,qsys_top_altera_merlin_router_1921_fqkghqy
qsys_top.mm_interconnect_0.router_013,qsys_top_altera_merlin_router_1921_za73hyq
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter,qsys_top_altera_merlin_traffic_limiter_1921_oarheta
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter,qsys_top_altera_merlin_traffic_limiter_1921_oarheta
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka
qsys_top.mm_interconnect_0.hps_sub_sys_agilex_hps_h2f_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_wr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_wr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_wr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_rd_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_rd_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_rd_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_jnftf5a
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_a4qrc6i
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_zhi4qhi
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_oyhaejq
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.ocm_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_q73nwwa
qsys_top.mm_interconnect_0.ocm_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_2jk56vy
qsys_top.mm_interconnect_0.ocm_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_obbw62y
qsys_top.mm_interconnect_0.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_obbw62y
qsys_top.mm_interconnect_0.cmd_demux_002,qsys_top_altera_merlin_demultiplexer_1921_33uqr2q
qsys_top.mm_interconnect_0.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_33uqr2q
qsys_top.mm_interconnect_0.rsp_demux_001,qsys_top_altera_merlin_demultiplexer_1921_33uqr2q
qsys_top.mm_interconnect_0.cmd_mux,qsys_top_altera_merlin_multiplexer_1922_mhkzrla
qsys_top.mm_interconnect_0.cmd_mux_001,qsys_top_altera_merlin_multiplexer_1922_mhkzrla
qsys_top.mm_interconnect_0.cmd_mux_002,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_003,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_004,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_005,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_006,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_007,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_008,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_009,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_011,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_012,qsys_top_altera_merlin_multiplexer_1922_yfi4tyq
qsys_top.mm_interconnect_0.cmd_mux_010,qsys_top_altera_merlin_multiplexer_1922_q6oxj5i
qsys_top.mm_interconnect_0.rsp_demux_002,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_003,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_004,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_005,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_006,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_007,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_008,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_009,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_011,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_012,qsys_top_altera_merlin_demultiplexer_1921_rccxyia
qsys_top.mm_interconnect_0.rsp_demux_010,qsys_top_altera_merlin_demultiplexer_1921_rm46krq
qsys_top.mm_interconnect_0.rsp_mux,qsys_top_altera_merlin_multiplexer_1922_olmaybi
qsys_top.mm_interconnect_0.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1922_olmaybi
qsys_top.mm_interconnect_0.rsp_mux_002,qsys_top_altera_merlin_multiplexer_1922_glivj6a
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_wr_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_rd_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_ucmahuy
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_d7wntna
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_wr_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.hssi_ss_1_axi4_lite_interface_rd_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.dma_subsys_dma_subsys_port8_csr_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.phipps_peak_0_h2f_bridge_s0_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.j204c_f_rx_tx_ip_intel_jesd204c_f_reconfig_xcvr_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.tod_subsys_0_master_tod_top_0_csr_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.tod_subsys_0_mtod_subsys_pps_load_tod_0_csr_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.phipps_peak_0_pwr_mtr_h2f_bridge_s0_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.ftile_debug_status_pio_0_s1_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.qsfpdd_status_pio_s1_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.sys_ctrl_pio_0_s1_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_64uwzyq
qsys_top.mm_interconnect_0.dfd_subsystem_ed_synth_h2f_bridge_s0_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_2rtaj4q
qsys_top.mm_interconnect_0.async_fifo,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_001,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_002,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_003,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_004,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_005,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_006,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_007,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_008,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_009,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_010,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.async_fifo_011,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_0.limiter_pipeline,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.limiter_pipeline_001,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.limiter_pipeline_002,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.limiter_pipeline_003,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_001,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_002,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_003,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_004,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_005,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_006,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_007,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_008,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_009,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_010,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_011,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_012,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_013,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_014,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_015,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_016,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_017,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_018,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_019,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_020,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_021,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_022,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_023,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_024,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.agent_pipeline_025,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_001,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_002,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_003,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_004,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_005,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_006,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_007,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_008,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_009,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_010,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_011,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_012,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_013,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_014,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_015,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_016,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_017,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_018,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_019,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_020,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_021,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_022,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_023,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_024,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_025,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_026,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_027,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_028,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_029,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_030,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_031,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_032,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_033,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_034,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_035,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_036,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_037,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_038,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_039,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_040,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_041,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_042,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_043,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_044,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_045,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_046,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_047,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_048,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.mux_pipeline_049,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_0.pipeline,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1,qsys_top_altera_mm_interconnect_1920_b6r35vi
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator,qsys_top_altera_merlin_axi_translator_1950_sjnedva
qsys_top.mm_interconnect_1.jtg_mst_fpga_m_master_translator,qsys_top_altera_merlin_master_translator_192_lykd4la
qsys_top.mm_interconnect_1.hps_sub_sys_acp_0_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.phipps_peak_0_h2f_lw_bridge_s0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.dfd_subsystem_h2f_lw_bridge_s0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_rx_avs_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_tx_avs_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.periph_pb_cpu_0_s0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_reset_sequencer_0_av_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.sys_manager_sysid_control_slave_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent,qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla
qsys_top.mm_interconnect_1.jtg_mst_fpga_m_master_agent,qsys_top_altera_merlin_master_agent_1922_fy3n5ti
qsys_top.mm_interconnect_1.hps_sub_sys_acp_0_csr_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.phipps_peak_0_h2f_lw_bridge_s0_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.dfd_subsystem_h2f_lw_bridge_s0_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_rx_avs_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_tx_avs_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.periph_pb_cpu_0_s0_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_reset_sequencer_0_av_csr_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.sys_manager_sysid_control_slave_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_agent,qsys_top_altera_merlin_slave_agent_1921_b6r3djy
qsys_top.mm_interconnect_1.hps_sub_sys_acp_0_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.hps_sub_sys_acp_0_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_rx_avs_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_rx_avs_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_tx_avs_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_tx_avs_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.periph_pb_cpu_0_s0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.periph_pb_cpu_0_s0_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_reset_sequencer_0_av_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_reset_sequencer_0_av_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.sys_manager_sysid_control_slave_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.sys_manager_sysid_control_slave_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.router,qsys_top_altera_merlin_router_1921_xdbjgbi
qsys_top.mm_interconnect_1.router_001,qsys_top_altera_merlin_router_1921_xdbjgbi
qsys_top.mm_interconnect_1.router_002,qsys_top_altera_merlin_router_1921_7zim2ca
qsys_top.mm_interconnect_1.router_003,qsys_top_altera_merlin_router_1921_3wbbufi
qsys_top.mm_interconnect_1.router_004,qsys_top_altera_merlin_router_1921_3wbbufi
qsys_top.mm_interconnect_1.router_005,qsys_top_altera_merlin_router_1921_3wbbufi
qsys_top.mm_interconnect_1.router_006,qsys_top_altera_merlin_router_1921_3wbbufi
qsys_top.mm_interconnect_1.router_007,qsys_top_altera_merlin_router_1921_3wbbufi
qsys_top.mm_interconnect_1.router_009,qsys_top_altera_merlin_router_1921_3wbbufi
qsys_top.mm_interconnect_1.router_011,qsys_top_altera_merlin_router_1921_3wbbufi
qsys_top.mm_interconnect_1.router_008,qsys_top_altera_merlin_router_1921_hzrdp6a
qsys_top.mm_interconnect_1.router_010,qsys_top_altera_merlin_router_1921_hzrdp6a
qsys_top.mm_interconnect_1.router_012,qsys_top_altera_merlin_router_1921_ri3o7qq
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter,qsys_top_altera_merlin_traffic_limiter_1921_oarheta
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter,qsys_top_altera_merlin_traffic_limiter_1921_oarheta
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_giy2dka
qsys_top.mm_interconnect_1.hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.jtg_mst_fpga_m_master_limiter,qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa
qsys_top.mm_interconnect_1.jtg_mst_fpga_m_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_qavdatq
qsys_top.mm_interconnect_1.jtg_mst_fpga_m_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_1.hps_sub_sys_acp_0_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.hps_sub_sys_acp_0_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.hps_sub_sys_acp_0_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.phipps_peak_0_h2f_lw_bridge_s0_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.phipps_peak_0_h2f_lw_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.dfd_subsystem_h2f_lw_bridge_s0_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.dfd_subsystem_h2f_lw_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_rx_avs_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_rx_avs_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_rx_avs_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_tx_avs_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_tx_avs_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_intel_jesd204c_f_j204c_tx_avs_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.periph_pb_cpu_0_s0_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.periph_pb_cpu_0_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.periph_pb_cpu_0_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_reset_sequencer_0_av_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_reset_sequencer_0_av_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.j204c_f_rx_tx_ip_reset_sequencer_0_av_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.sys_manager_sysid_control_slave_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.sys_manager_sysid_control_slave_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.sys_manager_sysid_control_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_ushncni
qsys_top.mm_interconnect_1.tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_vnqgxaq
qsys_top.mm_interconnect_1.tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_burst_adapter,qsys_top_altera_merlin_burst_adapter_1932_t2inumi
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_dt7zjqy
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_jrlc7cq
qsys_top.mm_interconnect_1.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_jrlc7cq
qsys_top.mm_interconnect_1.cmd_demux_002,qsys_top_altera_merlin_demultiplexer_1921_lzsnmoa
qsys_top.mm_interconnect_1.rsp_demux_005,qsys_top_altera_merlin_demultiplexer_1921_lzsnmoa
qsys_top.mm_interconnect_1.rsp_demux_007,qsys_top_altera_merlin_demultiplexer_1921_lzsnmoa
qsys_top.mm_interconnect_1.cmd_mux,qsys_top_altera_merlin_multiplexer_1922_qatmvey
qsys_top.mm_interconnect_1.cmd_mux_001,qsys_top_altera_merlin_multiplexer_1922_qatmvey
qsys_top.mm_interconnect_1.cmd_mux_002,qsys_top_altera_merlin_multiplexer_1922_qatmvey
qsys_top.mm_interconnect_1.cmd_mux_003,qsys_top_altera_merlin_multiplexer_1922_qatmvey
qsys_top.mm_interconnect_1.cmd_mux_004,qsys_top_altera_merlin_multiplexer_1922_qatmvey
qsys_top.mm_interconnect_1.cmd_mux_006,qsys_top_altera_merlin_multiplexer_1922_qatmvey
qsys_top.mm_interconnect_1.cmd_mux_008,qsys_top_altera_merlin_multiplexer_1922_qatmvey
qsys_top.mm_interconnect_1.cmd_mux_005,qsys_top_altera_merlin_multiplexer_1922_p7vgkbq
qsys_top.mm_interconnect_1.cmd_mux_007,qsys_top_altera_merlin_multiplexer_1922_p7vgkbq
qsys_top.mm_interconnect_1.cmd_mux_009,qsys_top_altera_merlin_multiplexer_1922_xltu7ja
qsys_top.mm_interconnect_1.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y
qsys_top.mm_interconnect_1.rsp_demux_001,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y
qsys_top.mm_interconnect_1.rsp_demux_002,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y
qsys_top.mm_interconnect_1.rsp_demux_003,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y
qsys_top.mm_interconnect_1.rsp_demux_004,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y
qsys_top.mm_interconnect_1.rsp_demux_006,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y
qsys_top.mm_interconnect_1.rsp_demux_008,qsys_top_altera_merlin_demultiplexer_1921_j5hb25y
qsys_top.mm_interconnect_1.rsp_demux_009,qsys_top_altera_merlin_demultiplexer_1921_dpvcbsy
qsys_top.mm_interconnect_1.rsp_mux,qsys_top_altera_merlin_multiplexer_1922_oie3boi
qsys_top.mm_interconnect_1.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1922_oie3boi
qsys_top.mm_interconnect_1.rsp_mux_002,qsys_top_altera_merlin_multiplexer_1922_qyyslsa
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_i6v7rii
qsys_top.mm_interconnect_1.jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_x5xqwdy
qsys_top.mm_interconnect_1.async_fifo,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_001,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_002,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_003,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_004,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_005,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_006,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_007,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_008,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_009,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_010,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.async_fifo_011,qsys_top_st_dc_fifo_1951_znub4mq
qsys_top.mm_interconnect_1.limiter_pipeline,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.limiter_pipeline_001,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.limiter_pipeline_002,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.limiter_pipeline_003,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.limiter_pipeline_004,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.limiter_pipeline_005,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_001,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_002,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_003,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_004,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_005,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_006,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_007,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_008,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_009,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_010,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_011,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_012,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_013,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_014,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_015,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_016,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_017,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_018,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.agent_pipeline_019,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_001,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_002,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_003,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_004,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_005,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_006,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_007,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_008,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_009,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_010,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_011,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_012,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_013,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_014,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_015,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_016,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_017,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_018,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_019,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_020,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_021,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_022,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_023,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_024,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_025,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_026,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_027,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_028,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_029,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_030,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_031,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_032,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_033,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_034,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_035,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_036,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_037,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_038,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_039,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_040,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_1.mux_pipeline_041,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_2,qsys_top_altera_mm_interconnect_1920_tzxrmbi
qsys_top.mm_interconnect_2.dma_subsys_dma_ss_master_m0_translator,qsys_top_altera_merlin_master_translator_192_lykd4la
qsys_top.mm_interconnect_2.dma_subsys_ext_hps_m_master_expanded_master_translator,qsys_top_altera_merlin_master_translator_192_lykd4la
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_translator,qsys_top_altera_merlin_axi_translator_1950_sjnedva
qsys_top.mm_interconnect_2.dma_subsys_dma_ss_master_m0_agent,qsys_top_altera_merlin_master_agent_1922_fy3n5ti
qsys_top.mm_interconnect_2.dma_subsys_ext_hps_m_master_expanded_master_agent,qsys_top_altera_merlin_master_agent_1922_fy3n5ti
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent,qsys_top_altera_merlin_axi_slave_ni_1990_vjrabui
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_sc_fifo_wr,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_sc_fifo_rd,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_wqt7qli
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_wr,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_st_pipeline_stage_rd,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_7rfik7q
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_st_pipeline_stage_rd.my_altera_avalon_st_pipeline_stage_rd,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_st_pipeline_stage_wr,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_w3red7q
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_st_pipeline_stage_wr.my_altera_avalon_st_pipeline_stage_wr,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_st_pipeline_stage_rp,qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ctm5tey
qsys_top.mm_interconnect_2.hps_sub_sys_acp_0_s0_agent.my_altera_avalon_st_pipeline_stage_rp.my_altera_avalon_st_pipeline_stage_rp,qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky
qsys_top.mm_interconnect_2.router,qsys_top_altera_merlin_router_1921_7a3ltra
qsys_top.mm_interconnect_2.router_001,qsys_top_altera_merlin_router_1921_qcsuy2y
qsys_top.mm_interconnect_2.router_002,qsys_top_altera_merlin_router_1921_ag77fna
qsys_top.mm_interconnect_2.router_003,qsys_top_altera_merlin_router_1921_ag77fna
qsys_top.mm_interconnect_2.dma_subsys_dma_ss_master_m0_limiter,qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci
qsys_top.mm_interconnect_2.dma_subsys_dma_ss_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci
qsys_top.mm_interconnect_2.dma_subsys_dma_ss_master_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_2.dma_subsys_ext_hps_m_master_expanded_master_limiter,qsys_top_altera_merlin_traffic_limiter_1921_ml4qsci
qsys_top.mm_interconnect_2.dma_subsys_ext_hps_m_master_expanded_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_eyom6ci
qsys_top.mm_interconnect_2.dma_subsys_ext_hps_m_master_expanded_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1932_w27kryi
qsys_top.mm_interconnect_2.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_4vlon3q
qsys_top.mm_interconnect_2.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy
qsys_top.mm_interconnect_2.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy
qsys_top.mm_interconnect_2.rsp_demux_001,qsys_top_altera_merlin_demultiplexer_1921_y6ppdoy
qsys_top.mm_interconnect_2.cmd_mux,qsys_top_altera_merlin_multiplexer_1922_vr43bja
qsys_top.mm_interconnect_2.cmd_mux_001,qsys_top_altera_merlin_multiplexer_1922_vr43bja
qsys_top.mm_interconnect_2.rsp_mux,qsys_top_altera_merlin_multiplexer_1922_zoozktq
qsys_top.mm_interconnect_2.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1922_zoozktq
qsys_top.mm_interconnect_2.dma_subsys_ext_hps_m_master_expanded_master_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1940_33xal7i
qsys_top.mm_interconnect_2.dma_subsys_ext_hps_m_master_expanded_master_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1940_mgyhula
qsys_top.mm_interconnect_2.crosser,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_2.crosser_001,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_2.crosser_002,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_2.crosser_003,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_2.crosser_004,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_2.crosser_005,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_2.crosser_006,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_2.crosser_007,qsys_top_hs_clk_xer_1940_jv2gq6y
qsys_top.mm_interconnect_3,qsys_top_altera_mm_interconnect_1920_j7dvj2y
qsys_top.mm_interconnect_3.jtg_mst_hps_m_master_translator,qsys_top_altera_merlin_master_translator_192_lykd4la
qsys_top.mm_interconnect_3.dma_subsys_ext_hps_m_master_windowed_slave_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.irq_mapper,qsys_top_altera_irq_mapper_2001_rxikitq
qsys_top.irq_mapper_001,qsys_top_altera_irq_mapper_2001_j4mn3ji
qsys_top.rst_controller,altera_reset_controller
qsys_top.rst_controller_001,altera_reset_controller
qsys_top.rst_controller_002,altera_reset_controller
qsys_top.rst_controller_003,altera_reset_controller
qsys_top.rst_controller_004,altera_reset_controller
qsys_top.rst_controller_005,altera_reset_controller
qsys_top.rst_controller_006,altera_reset_controller
qsys_top.rst_controller_007,altera_reset_controller
qsys_top.rst_controller_008,altera_reset_controller
