# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Memorijski kontroler - 2 process i vektor.srcs/sources_1/new/automat.vhd" \
"../../../../Memorijski kontroler - 2 process i vektor.srcs/sim_1/new/automat_tb.vhd" \

# Do not sort compile order
nosort
