INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'rom01'...
WARNING:sim - A core named 'rom01' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'rom01'...
Delivering associated files for 'rom01'...
Delivering EJava files for 'rom01'...
Generating implementation netlist for 'rom01'...
INFO:sim - Pre-processing HDL files for 'rom01'...
Running synthesis for 'rom01'
Running ngcbuild...
Writing VEO instantiation template for 'rom01'...
Writing Verilog behavioral simulation model for 'rom01'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem
   _gen_v7_3_4/tmp/_cg/rom01/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_4/tmp/_cg/rom01
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'rom01'...
Generating ISE project...
XCO file found: rom01.xco
XMDF file found: rom01_xmdf.tcl
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_4/tmp/_cg/rom01.asy -view all -origin_type imported
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_4/tmp/_cg/rom01.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_g
en_v7_3_4/tmp/_cg/rom01.ngc" for project device match ...
File
"D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_g
en_v7_3_4/tmp/_cg/rom01.ngc" device information matches project device.
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_4/tmp/_cg/rom01.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_me
   m_gen_v7_3_4/tmp/_cg/rom01.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_4/tmp/_cg/rom01.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/rom01"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
