Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  4 21:12:48 2025
| Host         : HazelTheCat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file full_adder_timing_summary_routed.rpt -pb full_adder_timing_summary_routed.pb -rpx full_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : full_adder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.407ns  (logic 5.526ns (41.216%)  route 7.881ns (58.784%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cin_IBUF_inst/O
                         net (fo=3, routed)           4.913     6.410    cin_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.150     6.560 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     7.011    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.326     7.337 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.517     9.854    sum_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.407 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.407    sum[2]
    J13                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.360ns  (logic 5.761ns (43.121%)  route 7.599ns (56.879%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cin_IBUF_inst/O
                         net (fo=3, routed)           4.913     6.410    cin_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.150     6.560 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     7.426    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.354     7.780 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.820     9.600    cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.760    13.360 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    13.360    cout
    R18                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.015ns  (logic 5.524ns (42.441%)  route 7.491ns (57.559%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cin_IBUF_inst/O
                         net (fo=3, routed)           4.913     6.410    cin_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.150     6.560 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     7.426    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.326     7.752 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.712     9.464    sum_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.015 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.015    sum[3]
    N14                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.639ns  (logic 5.141ns (40.678%)  route 7.498ns (59.322%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cin_IBUF_inst/O
                         net (fo=3, routed)           4.971     6.468    cin_IBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     6.592 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.527     9.119    sum_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.639 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.639    sum[0]
    H17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.175ns  (logic 5.156ns (42.352%)  route 7.019ns (57.648%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cin_IBUF_inst/O
                         net (fo=3, routed)           4.913     6.410    cin_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.534 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.106     8.640    sum_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.175 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.175    sum[1]
    K15                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.549ns (67.320%)  route 0.752ns (32.680%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.395     0.648    a_IBUF[2]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.045     0.693 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.050    sum_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.301 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.301    sum[3]
    N14                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.621ns (67.083%)  route 0.796ns (32.917%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.395     0.648    a_IBUF[2]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.049     0.697 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.401     1.097    cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.319     2.417 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.417    cout
    R18                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.546ns (63.323%)  route 0.896ns (36.677%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           0.371     0.636    b_IBUF[1]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.681 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.206    sum_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.442 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.442    sum[1]
    K15                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.551ns (56.092%)  route 1.214ns (43.908%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.520     0.773    a_IBUF[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.818 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.512    sum_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.765 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.765    sum[2]
    J13                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 1.527ns (52.575%)  route 1.377ns (47.425%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.683     0.943    b_IBUF[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.988 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.682    sum_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.904 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.904    sum[0]
    H17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





