// Seed: 3142669235
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  logic id_2 = 1;
  logic id_3 = 1;
  logic id_4 (
      1,
      id_0,
      (1'b0),
      1
  );
  logic id_5;
  logic id_6 = 1;
endmodule
