# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do blocoControle_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {blocoControle_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:26 on Nov 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." blocoControle_6_1200mv_85c_slow.vo 
# -- Compiling module blocoControle
# -- Compiling module hard_block
# 
# Top level modules:
# 	blocoControle
# End time: 20:55:26 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
