============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Apr 30 2023  12:35:51 pm
  Module:                 cv32e40x_core
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                     128  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                        128  100.00                     88.64  
 Non-RC Clock Gating Instances                      0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                             4970   98.94                     93.20  
 Non-RC Gated Flip-flops                            0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                          4970   98.94                         -  
 Total Ungated Flip-flops                          53    1.06                         -  
 Enable not found                                  26   49.06                         -  
 Enable signal is constant                          1    1.89                         -  
 Driven by a timing_model/Unresolved instance       1    1.89                         -  
 Register bank width too small                     25   47.17                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                                5023  100.00                         -  
-----------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     5023       5023     4970 (98.94%) 53 (1.06%)  
--------------------------------------------------------


