// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0
// Version: FFN1.3.0

#ifndef INTERRUPT_DEFINES_H
#define INTERRUPT_DEFINES_H

// Core Interrupt ID Definitions
// Centralized definitions to ensure consistency across software and hardware testbenches

#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_NOC_RAS_ERR 4
#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_OVL_RAS_ERR 5
#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_T6_RAS_ERROR 6
#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_EDC_BIU_PKT_RCVD 7
#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_EDC_BIU_PKT_SENT_ERR 8
#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_EDC_BIU_COR_ERR 9
#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_EDC_BIU_CRIT_ERR 10
#define DM_CORE_INT_ID_I_TENSIX_RAS_EVENT_EDC_BIU_FATAL_ERR 11
#define DM_CORE_INT_ID_CONTEXT_SWITCH_PARITY_ERROR 12
#define DM_CORE_INT_ID_L2_DIR_ERR_FLAT 13
#define DM_CORE_INT_ID_L2_BANKS_ERR_FLAT 14
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_0 15
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_1 16
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_2 17
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_3 18
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_4 19
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_5 20
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_6 21
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_7 22
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_8 23
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_9 24
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_10 25
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_11 26
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_12 27
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_13 28
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_14 29
#define DM_CORE_INT_ID_FDS_THRESHOLD_INTERRUPTS_15 30
#define DM_CORE_INT_ID_I_PLL_DROOP_IRQ_SYNC 31
#define DM_CORE_INT_ID_L1_ACCESS_REGION_INTERRUPT 32

#define DM_CORE_INT_ID_SMC_SYNC_INTP 56
#define DM_CORE_INT_ID_NIU_TIMEOUT_INTP 57
#define DM_CORE_INT_ID_NOC_SEC_FENCE_IRQ 58
#define DM_CORE_INT_ID_NOC_INTP_ID_TRANS_CNT_RTZ 59
#define DM_CORE_INT_ID_I_THERMAL_CTRL_REDUCE_FREQ 60
#define DM_CORE_INT_ID_I_THERMAL_THRESHOLD1_REACHED 61
#define DM_CORE_INT_ID_I_THERMAL_THRESHOLD2_REACHED 62
#define DM_CORE_INT_ID_I_THERMAL_THRESHOLD_CAT_REACHED 63

#endif  // INTERRUPT_DEFINES_H
