
# Program: Catapult University Version
# Version: 10.0a/269363
#    File: Nlview netlist

module new "apply_conv:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-2 -attr oid 1 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-3 -attr oid 2 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/rst}
load portBus fsm_output(40:0) output 41 {fsm_output(40)} {fsm_output(39)} {fsm_output(38)} {fsm_output(37)} {fsm_output(36)} {fsm_output(35)} {fsm_output(34)} {fsm_output(33)} {fsm_output(32)} {fsm_output(31)} {fsm_output(30)} {fsm_output(29)} {fsm_output(28)} {fsm_output(27)} {fsm_output(26)} {fsm_output(25)} {fsm_output(24)} {fsm_output(23)} {fsm_output(22)} {fsm_output(21)} {fsm_output(20)} {fsm_output(19)} {fsm_output(18)} {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-4 -attr oid 3 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load port {PAD:for:for.C#3_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/PAD:for:for.C#3_tr0}
load port {PAD:for.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/PAD:for.C#0_tr0}
load port {PAD.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/PAD.C#0_tr0}
load port {CONV_H_SLIDE.C#30_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/CONV_H_SLIDE.C#30_tr0}
load port {CONV_V_SLIDE.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/CONV_V_SLIDE.C#0_tr0}
load port {CONV_NB_K.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/CONV_NB_K.C#0_tr0}
load net {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-5 -attr oid 4 -attr vt d
load net {clk} -port {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-6 -attr oid 5
load net {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-7 -attr oid 6 -attr vt d
load net {rst} -port {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-8 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load net {fsm_output(15)} -attr vt d
load net {fsm_output(16)} -attr vt d
load net {fsm_output(17)} -attr vt d
load net {fsm_output(18)} -attr vt d
load net {fsm_output(19)} -attr vt d
load net {fsm_output(20)} -attr vt d
load net {fsm_output(21)} -attr vt d
load net {fsm_output(22)} -attr vt d
load net {fsm_output(23)} -attr vt d
load net {fsm_output(24)} -attr vt d
load net {fsm_output(25)} -attr vt d
load net {fsm_output(26)} -attr vt d
load net {fsm_output(27)} -attr vt d
load net {fsm_output(28)} -attr vt d
load net {fsm_output(29)} -attr vt d
load net {fsm_output(30)} -attr vt d
load net {fsm_output(31)} -attr vt d
load net {fsm_output(32)} -attr vt d
load net {fsm_output(33)} -attr vt d
load net {fsm_output(34)} -attr vt d
load net {fsm_output(35)} -attr vt d
load net {fsm_output(36)} -attr vt d
load net {fsm_output(37)} -attr vt d
load net {fsm_output(38)} -attr vt d
load net {fsm_output(39)} -attr vt d
load net {fsm_output(40)} -attr vt d
load netBundle {fsm_output} 41 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} {fsm_output(15)} {fsm_output(16)} {fsm_output(17)} {fsm_output(18)} {fsm_output(19)} {fsm_output(20)} {fsm_output(21)} {fsm_output(22)} {fsm_output(23)} {fsm_output(24)} {fsm_output(25)} {fsm_output(26)} {fsm_output(27)} {fsm_output(28)} {fsm_output(29)} {fsm_output(30)} {fsm_output(31)} {fsm_output(32)} {fsm_output(33)} {fsm_output(34)} {fsm_output(35)} {fsm_output(36)} {fsm_output(37)} {fsm_output(38)} {fsm_output(39)} {fsm_output(40)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-9 -attr oid 8 -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(15)} -port {fsm_output(15)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(16)} -port {fsm_output(16)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(17)} -port {fsm_output(17)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(18)} -port {fsm_output(18)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(19)} -port {fsm_output(19)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(20)} -port {fsm_output(20)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(21)} -port {fsm_output(21)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(22)} -port {fsm_output(22)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(23)} -port {fsm_output(23)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(24)} -port {fsm_output(24)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(25)} -port {fsm_output(25)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(26)} -port {fsm_output(26)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(27)} -port {fsm_output(27)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(28)} -port {fsm_output(28)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(29)} -port {fsm_output(29)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(30)} -port {fsm_output(30)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(31)} -port {fsm_output(31)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(32)} -port {fsm_output(32)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(33)} -port {fsm_output(33)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(34)} -port {fsm_output(34)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(35)} -port {fsm_output(35)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(36)} -port {fsm_output(36)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(37)} -port {fsm_output(37)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(38)} -port {fsm_output(38)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(39)} -port {fsm_output(39)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(40)} -port {fsm_output(40)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {PAD:for:for.C#3_tr0} -attr vt d
load net {PAD:for:for.C#3_tr0} -port {PAD:for:for.C#3_tr0}
load net {PAD:for.C#0_tr0} -attr vt d
load net {PAD:for.C#0_tr0} -port {PAD:for.C#0_tr0}
load net {PAD.C#0_tr0} -attr vt d
load net {PAD.C#0_tr0} -port {PAD.C#0_tr0}
load net {CONV_H_SLIDE.C#30_tr0} -attr vt d
load net {CONV_H_SLIDE.C#30_tr0} -port {CONV_H_SLIDE.C#30_tr0}
load net {CONV_V_SLIDE.C#0_tr0} -attr vt d
load net {CONV_V_SLIDE.C#0_tr0} -port {CONV_V_SLIDE.C#0_tr0}
load net {CONV_NB_K.C#0_tr0} -attr vt d
load net {CONV_NB_K.C#0_tr0} -port {CONV_NB_K.C#0_tr0}
### END MODULE 

module new "apply_conv:core" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-10 -attr oid 9 -attr vt d -attr @path {/apply_conv/apply_conv:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-11 -attr oid 10 -attr vt d -attr @path {/apply_conv/apply_conv:core/rst}
load port {conv_in:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-12 -attr oid 11 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy.lz}
load port {conv_out:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-13 -attr oid 12 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy.lz}
load portBus conv_in:rsci.addr_d(15:0) output 16 {conv_in:rsci.addr_d(15)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-14 -attr oid 13 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load port {conv_in:rsci.re_d} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-15 -attr oid 14 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.re_d}
load portBus conv_in:rsci.data_out_d(9:0) input 10 {conv_in:rsci.data_out_d(9)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(0)} -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-16 -attr oid 15 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load portBus conv_out:rsci.data_in_d(10:0) output 11 {conv_out:rsci.data_in_d(10)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-17 -attr oid 16 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load portBus conv_out:rsci.addr_d(15:0) output 16 {conv_out:rsci.addr_d(15)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-18 -attr oid 17 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load port {conv_out:rsci.we_d} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-19 -attr oid 18 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.we_d}
load portBus pad_input:rsci.data_in_d(9:0) output 10 {pad_input:rsci.data_in_d(9)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-20 -attr oid 19 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load portBus pad_input:rsci.addr_d(15:0) output 16 {pad_input:rsci.addr_d(15)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-21 -attr oid 20 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load port {pad_input:rsci.re_d} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-22 -attr oid 21 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.re_d}
load port {pad_input:rsci.we_d} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-23 -attr oid 22 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.we_d}
load portBus pad_input:rsci.data_out_d(9:0) input 10 {pad_input:rsci.data_out_d(9)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(0)} -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-24 -attr oid 23 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(1:0) input 2 {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(1:0) output 2 {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(7:0) input 8 {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(6:0) input 7 {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(6:0) input 7 {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(3:0) input 4 {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(1:0) input 2 {a(1)} {a(0)} \
     portBus b(12:0) input 13 {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(7:0) input 8 {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(4,1,10,1,11)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(3:0) input 4 {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(7,0,7,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(6:0) input 7 {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(6:0) input 7 {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(13:0) input 14 {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(6:0) input 7 {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(3,0,3,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(2:0) input 3 {a(2)} {a(1)} {a(0)} \
     portBus b(2:0) input 3 {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(2:0) output 3 {z(2)} {z(1)} {z(0)} \

load symbol "apply_conv:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus fsm_output(40:0) output 41 {fsm_output(40)} {fsm_output(39)} {fsm_output(38)} {fsm_output(37)} {fsm_output(36)} {fsm_output(35)} {fsm_output(34)} {fsm_output(33)} {fsm_output(32)} {fsm_output(31)} {fsm_output(30)} {fsm_output(29)} {fsm_output(28)} {fsm_output(27)} {fsm_output(26)} {fsm_output(25)} {fsm_output(24)} {fsm_output(23)} {fsm_output(22)} {fsm_output(21)} {fsm_output(20)} {fsm_output(19)} {fsm_output(18)} {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {PAD:for:for.C#3_tr0} input \
     port {PAD:for.C#0_tr0} input \
     port {PAD.C#0_tr0} input \
     port {CONV_H_SLIDE.C#30_tr0} input \
     port {CONV_V_SLIDE.C#0_tr0} input \
     port {CONV_NB_K.C#0_tr0} input \

load symbol "reg(8,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(7,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(6:0) input 7 {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(6:0) input 7 {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,7)" "INTERFACE" AND boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(2,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     portBus DRs(1:0) input 2 {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(7,0,1,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,8,-1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(7:0) input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(14,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(13:0) input 14 {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(13:0) input 14 {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(5,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(3,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(2:0) input 3 {D(2)} {D(1)} {D(0)} \
     portBus DRs(2:0) input 3 {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,1,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,9,-1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(8:0) input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(4,-1,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(2:0) input 3 {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(3)" "INTERFACE" INV boxcolor 0 \
     portBus A(2:0) input 3 {A(2)} {A(1)} {A(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(16,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus S(3:0) input.top 4 {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(32,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     portBus A31(0:0) input 1 {A31(0)} \
     portBus S(4:0) input.top 5 {S(4)} {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(14,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(13:0) input 14 {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(13:0) input 14 {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(3:0) input 4 {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(32,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(3:0) input 4 {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(3:0) input 4 {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(3:0) input 4 {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(3:0) input 4 {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(3:0) input 4 {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(3:0) input 4 {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(3:0) input 4 {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(3:0) input 4 {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(3:0) input 4 {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus A16(3:0) input 4 {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus A17(3:0) input 4 {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus A18(3:0) input 4 {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus A19(3:0) input 4 {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus A20(3:0) input 4 {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus A21(3:0) input 4 {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus A22(3:0) input 4 {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus A23(3:0) input 4 {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus A24(3:0) input 4 {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus A25(3:0) input 4 {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus A26(3:0) input 4 {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     portBus A27(3:0) input 4 {A27(3)} {A27(2)} {A27(1)} {A27(0)} \
     portBus A28(3:0) input 4 {A28(3)} {A28(2)} {A28(1)} {A28(0)} \
     portBus A29(3:0) input 4 {A29(3)} {A29(2)} {A29(1)} {A29(0)} \
     portBus A30(3:0) input 4 {A30(3)} {A30(2)} {A30(1)} {A30(0)} \
     portBus A31(3:0) input 4 {A31(3)} {A31(2)} {A31(1)} {A31(0)} \
     portBus S(4:0) input.top 5 {S(4)} {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(16,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(3:0) input 4 {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(3:0) input 4 {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(3:0) input 4 {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(3:0) input 4 {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(3:0) input 4 {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(3:0) input 4 {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(3:0) input 4 {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(3:0) input 4 {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(3:0) input 4 {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus S(3:0) input.top 4 {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,13,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(12:0) input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(12:0) input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(12,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(11:0) input 12 {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(11:0) input 12 {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,10,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(11:0) input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(6,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(5:0) input 6 {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(5:0) input 6 {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,-1,1,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(5:0) input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,11)" "INTERFACE" AND boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,14,-1,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(12:0) input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(13:0) input 14 {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(2,0,13,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(12:0) input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(14,-1,7,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(13:0) input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(6:0) input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(7,0,7,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(6:0) input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,1,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "add(7,-1,1,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,5,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(4:0) input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,1,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(4,-1,1,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "xor(2,1)" "INTERFACE" XOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(1,0,3,-1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus B(2:0) input 3 {B(2)} {B(1)} {B(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,1,1,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(9,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(11,-1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(10:0) input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(10:0) input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,6,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(5:0) input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,1,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(2:0) input 3 {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(2)" "INTERFACE" INV boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(10,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(12,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(30,12)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(11:0) input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(11:0) input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(11:0) input 12 {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(11:0) input 12 {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(11:0) input 12 {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(11:0) input 12 {A5(11)} {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(11:0) input 12 {A6(11)} {A6(10)} {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(11:0) input 12 {A7(11)} {A7(10)} {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(11:0) input 12 {A8(11)} {A8(10)} {A8(9)} {A8(8)} {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(11:0) input 12 {A9(11)} {A9(10)} {A9(9)} {A9(8)} {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(11:0) input 12 {A10(11)} {A10(10)} {A10(9)} {A10(8)} {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(11:0) input 12 {A11(11)} {A11(10)} {A11(9)} {A11(8)} {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(11:0) input 12 {A12(11)} {A12(10)} {A12(9)} {A12(8)} {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(11:0) input 12 {A13(11)} {A13(10)} {A13(9)} {A13(8)} {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(11:0) input 12 {A14(11)} {A14(10)} {A14(9)} {A14(8)} {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(11:0) input 12 {A15(11)} {A15(10)} {A15(9)} {A15(8)} {A15(7)} {A15(6)} {A15(5)} {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus A16(11:0) input 12 {A16(11)} {A16(10)} {A16(9)} {A16(8)} {A16(7)} {A16(6)} {A16(5)} {A16(4)} {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus A17(11:0) input 12 {A17(11)} {A17(10)} {A17(9)} {A17(8)} {A17(7)} {A17(6)} {A17(5)} {A17(4)} {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus A18(11:0) input 12 {A18(11)} {A18(10)} {A18(9)} {A18(8)} {A18(7)} {A18(6)} {A18(5)} {A18(4)} {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus A19(11:0) input 12 {A19(11)} {A19(10)} {A19(9)} {A19(8)} {A19(7)} {A19(6)} {A19(5)} {A19(4)} {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus A20(11:0) input 12 {A20(11)} {A20(10)} {A20(9)} {A20(8)} {A20(7)} {A20(6)} {A20(5)} {A20(4)} {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus A21(11:0) input 12 {A21(11)} {A21(10)} {A21(9)} {A21(8)} {A21(7)} {A21(6)} {A21(5)} {A21(4)} {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus A22(11:0) input 12 {A22(11)} {A22(10)} {A22(9)} {A22(8)} {A22(7)} {A22(6)} {A22(5)} {A22(4)} {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus A23(11:0) input 12 {A23(11)} {A23(10)} {A23(9)} {A23(8)} {A23(7)} {A23(6)} {A23(5)} {A23(4)} {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus A24(11:0) input 12 {A24(11)} {A24(10)} {A24(9)} {A24(8)} {A24(7)} {A24(6)} {A24(5)} {A24(4)} {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus A25(11:0) input 12 {A25(11)} {A25(10)} {A25(9)} {A25(8)} {A25(7)} {A25(6)} {A25(5)} {A25(4)} {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus A26(11:0) input 12 {A26(11)} {A26(10)} {A26(9)} {A26(8)} {A26(7)} {A26(6)} {A26(5)} {A26(4)} {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     portBus A27(11:0) input 12 {A27(11)} {A27(10)} {A27(9)} {A27(8)} {A27(7)} {A27(6)} {A27(5)} {A27(4)} {A27(3)} {A27(2)} {A27(1)} {A27(0)} \
     portBus A28(11:0) input 12 {A28(11)} {A28(10)} {A28(9)} {A28(8)} {A28(7)} {A28(6)} {A28(5)} {A28(4)} {A28(3)} {A28(2)} {A28(1)} {A28(0)} \
     portBus A29(11:0) input 12 {A29(11)} {A29(10)} {A29(9)} {A29(8)} {A29(7)} {A29(6)} {A29(5)} {A29(4)} {A29(3)} {A29(2)} {A29(1)} {A29(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     port {S29} input \
     portBus Z(11:0) output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(21,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(9,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(18,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(11,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,7)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,3)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(2:0) input 3 {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "mux1h(9,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(3:0) input 4 {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(3:0) input 4 {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,11)" "INTERFACE" OR boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(6,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(10:0) input 11 {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(10:0) input 11 {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(10:0) input 11 {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(10:0) input 11 {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(8,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(10:0) input 11 {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(10:0) input 11 {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(10:0) input 11 {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(10:0) input 11 {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(10:0) input 11 {A6(10)} {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(10:0) input 11 {A7(10)} {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(10:0) input 11 {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,6)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(5:0) input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(5:0) input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(5:0) input 6 {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {o_d(1:0).sva#1(0)} -attr vt d
load net {o_d(1:0).sva#1(1)} -attr vt d
load netBundle {o_d(1:0).sva#1} 2 {o_d(1:0).sva#1(0)} {o_d(1:0).sva#1(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-25 -attr oid 24 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {PAD:d(1:0).sva#3(0)} -attr vt d
load net {PAD:d(1:0).sva#3(1)} -attr vt d
load netBundle {PAD:d(1:0).sva#3} 2 {PAD:d(1:0).sva#3(0)} {PAD:d(1:0).sva#3(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-26 -attr oid 25 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:for:r(6:0).sva#4(0)} -attr vt d
load net {PAD:for:r(6:0).sva#4(1)} -attr vt d
load net {PAD:for:r(6:0).sva#4(2)} -attr vt d
load net {PAD:for:r(6:0).sva#4(3)} -attr vt d
load net {PAD:for:r(6:0).sva#4(4)} -attr vt d
load net {PAD:for:r(6:0).sva#4(5)} -attr vt d
load net {PAD:for:r(6:0).sva#4(6)} -attr vt d
load netBundle {PAD:for:r(6:0).sva#4} 7 {PAD:for:r(6:0).sva#4(0)} {PAD:for:r(6:0).sva#4(1)} {PAD:for:r(6:0).sva#4(2)} {PAD:for:r(6:0).sva#4(3)} {PAD:for:r(6:0).sva#4(4)} {PAD:for:r(6:0).sva#4(5)} {PAD:for:r(6:0).sva#4(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-27 -attr oid 26 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:for:c(7:0).sva#3(0)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(1)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(2)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(3)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(4)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(5)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(6)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(7)} -attr vt d
load netBundle {PAD:for:for:c(7:0).sva#3} 8 {PAD:for:for:c(7:0).sva#3(0)} {PAD:for:for:c(7:0).sva#3(1)} {PAD:for:for:c(7:0).sva#3(2)} {PAD:for:for:c(7:0).sva#3(3)} {PAD:for:for:c(7:0).sva#3(4)} {PAD:for:for:c(7:0).sva#3(5)} {PAD:for:for:c(7:0).sva#3(6)} {PAD:for:for:c(7:0).sva#3(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-28 -attr oid 27 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#4(0)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(1)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(2)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(3)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(4)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(5)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(6)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(7)} -attr vt d
load netBundle {PAD:for:for:c(7:0).sva#4} 8 {PAD:for:for:c(7:0).sva#4(0)} {PAD:for:for:c(7:0).sva#4(1)} {PAD:for:for:c(7:0).sva#4(2)} {PAD:for:for:c(7:0).sva#4(3)} {PAD:for:for:c(7:0).sva#4(4)} {PAD:for:for:c(7:0).sva#4(5)} {PAD:for:for:c(7:0).sva#4(6)} {PAD:for:for:c(7:0).sva#4(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-29 -attr oid 28 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {CONV_NB_K:i(1:0).sva#3(0)} -attr vt d
load net {CONV_NB_K:i(1:0).sva#3(1)} -attr vt d
load netBundle {CONV_NB_K:i(1:0).sva#3} 2 {CONV_NB_K:i(1:0).sva#3(0)} {CONV_NB_K:i(1:0).sva#3(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-30 -attr oid 29 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {o_r(6:0).lpi#4(0)} -attr vt d
load net {o_r(6:0).lpi#4(1)} -attr vt d
load net {o_r(6:0).lpi#4(2)} -attr vt d
load net {o_r(6:0).lpi#4(3)} -attr vt d
load net {o_r(6:0).lpi#4(4)} -attr vt d
load net {o_r(6:0).lpi#4(5)} -attr vt d
load net {o_r(6:0).lpi#4(6)} -attr vt d
load netBundle {o_r(6:0).lpi#4} 7 {o_r(6:0).lpi#4(0)} {o_r(6:0).lpi#4(1)} {o_r(6:0).lpi#4(2)} {o_r(6:0).lpi#4(3)} {o_r(6:0).lpi#4(4)} {o_r(6:0).lpi#4(5)} {o_r(6:0).lpi#4(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-31 -attr oid 30 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {CONV_V_SLIDE:j(6:0).sva#2(0)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#2(1)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#2(2)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#2(3)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#2(4)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#2(5)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#2(6)} -attr vt d
load netBundle {CONV_V_SLIDE:j(6:0).sva#2} 7 {CONV_V_SLIDE:j(6:0).sva#2(0)} {CONV_V_SLIDE:j(6:0).sva#2(1)} {CONV_V_SLIDE:j(6:0).sva#2(2)} {CONV_V_SLIDE:j(6:0).sva#2(3)} {CONV_V_SLIDE:j(6:0).sva#2(4)} {CONV_V_SLIDE:j(6:0).sva#2(5)} {CONV_V_SLIDE:j(6:0).sva#2(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-32 -attr oid 31 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {o_c(7:0).lpi#4(0)} -attr vt d
load net {o_c(7:0).lpi#4(1)} -attr vt d
load net {o_c(7:0).lpi#4(2)} -attr vt d
load net {o_c(7:0).lpi#4(3)} -attr vt d
load net {o_c(7:0).lpi#4(4)} -attr vt d
load net {o_c(7:0).lpi#4(5)} -attr vt d
load net {o_c(7:0).lpi#4(6)} -attr vt d
load net {o_c(7:0).lpi#4(7)} -attr vt d
load netBundle {o_c(7:0).lpi#4} 8 {o_c(7:0).lpi#4(0)} {o_c(7:0).lpi#4(1)} {o_c(7:0).lpi#4(2)} {o_c(7:0).lpi#4(3)} {o_c(7:0).lpi#4(4)} {o_c(7:0).lpi#4(5)} {o_c(7:0).lpi#4(6)} {o_c(7:0).lpi#4(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-33 -attr oid 32 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {CONV_H_SLIDE:k(7:0).sva#1(0)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -attr vt d
load netBundle {CONV_H_SLIDE:k(7:0).sva#1} 8 {CONV_H_SLIDE:k(7:0).sva#1(0)} {CONV_H_SLIDE:k(7:0).sva#1(1)} {CONV_H_SLIDE:k(7:0).sva#1(2)} {CONV_H_SLIDE:k(7:0).sva#1(3)} {CONV_H_SLIDE:k(7:0).sva#1(4)} {CONV_H_SLIDE:k(7:0).sva#1(5)} {CONV_H_SLIDE:k(7:0).sva#1(6)} {CONV_H_SLIDE:k(7:0).sva#1(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-34 -attr oid 33 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_K_W:acc#2.psp#5.sva(0)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva(1)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva(2)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva(3)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva(4)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva(5)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva(6)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva(7)} -attr vt d
load netBundle {CONV_K_W:acc#2.psp#5.sva} 8 {CONV_K_W:acc#2.psp#5.sva(0)} {CONV_K_W:acc#2.psp#5.sva(1)} {CONV_K_W:acc#2.psp#5.sva(2)} {CONV_K_W:acc#2.psp#5.sva(3)} {CONV_K_W:acc#2.psp#5.sva(4)} {CONV_K_W:acc#2.psp#5.sva(5)} {CONV_K_W:acc#2.psp#5.sva(6)} {CONV_K_W:acc#2.psp#5.sva(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-35 -attr oid 34 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(0)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(1)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(2)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(3)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(4)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(5)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(6)} -attr vt d
load netBundle {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva} 7 {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(0)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(1)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(2)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(3)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(4)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(5)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-36 -attr oid 35 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -attr vt d
load netBundle {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3} 5 {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-37 -attr oid 36 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(5)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_W:acc.itm#1} 6 {CONV_K_D-1:CONV_K_W:acc.itm#1(0)} {CONV_K_D-1:CONV_K_W:acc.itm#1(1)} {CONV_K_D-1:CONV_K_W:acc.itm#1(2)} {CONV_K_D-1:CONV_K_W:acc.itm#1(3)} {CONV_K_D-1:CONV_K_W:acc.itm#1(4)} {CONV_K_D-1:CONV_K_W:acc.itm#1(5)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-38 -attr oid 37 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(10)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(11)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(12)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(13)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm} 14 {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(0)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(1)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(2)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(3)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(4)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(5)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(6)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(7)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(8)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(9)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(10)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(11)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(12)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-39 -attr oid 38 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(10)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(11)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(12)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(13)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm} 14 {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(0)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(1)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(2)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(3)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(4)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(5)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(6)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(7)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(8)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(9)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(10)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(11)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(12)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-40 -attr oid 39 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(10)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(11)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(12)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(13)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm} 14 {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(0)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(1)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(2)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(3)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(4)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(5)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(6)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(7)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(8)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(9)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(10)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(11)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(12)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-41 -attr oid 40 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_W:mux#2.itm(0)} -attr vt d
load net {CONV_K_W:mux#2.itm(1)} -attr vt d
load net {CONV_K_W:mux#2.itm(2)} -attr vt d
load net {CONV_K_W:mux#2.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#2.itm} 4 {CONV_K_W:mux#2.itm(0)} {CONV_K_W:mux#2.itm(1)} {CONV_K_W:mux#2.itm(2)} {CONV_K_W:mux#2.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-42 -attr oid 41 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(10)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(11)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(12)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(13)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm} 14 {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(0)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(1)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(2)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(3)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(4)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(5)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(6)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(7)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(8)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(9)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(10)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(11)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(12)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-43 -attr oid 42 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1} 11 {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-44 -attr oid 43 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:acc#53.itm(0)} -attr vt d
load net {CONV_K_W:acc#53.itm(1)} -attr vt d
load net {CONV_K_W:acc#53.itm(2)} -attr vt d
load net {CONV_K_W:acc#53.itm(3)} -attr vt d
load net {CONV_K_W:acc#53.itm(4)} -attr vt d
load net {CONV_K_W:acc#53.itm(5)} -attr vt d
load net {CONV_K_W:acc#53.itm(6)} -attr vt d
load net {CONV_K_W:acc#53.itm(7)} -attr vt d
load net {CONV_K_W:acc#53.itm(8)} -attr vt d
load net {CONV_K_W:acc#53.itm(9)} -attr vt d
load net {CONV_K_W:acc#53.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#53.itm} 11 {CONV_K_W:acc#53.itm(0)} {CONV_K_W:acc#53.itm(1)} {CONV_K_W:acc#53.itm(2)} {CONV_K_W:acc#53.itm(3)} {CONV_K_W:acc#53.itm(4)} {CONV_K_W:acc#53.itm(5)} {CONV_K_W:acc#53.itm(6)} {CONV_K_W:acc#53.itm(7)} {CONV_K_W:acc#53.itm(8)} {CONV_K_W:acc#53.itm(9)} {CONV_K_W:acc#53.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-45 -attr oid 44 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#62.itm#1(0)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(1)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(2)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(3)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(4)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(5)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(6)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(7)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(8)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(9)} -attr vt d
load net {CONV_K_W:acc#62.itm#1(10)} -attr vt d
load netBundle {CONV_K_W:acc#62.itm#1} 11 {CONV_K_W:acc#62.itm#1(0)} {CONV_K_W:acc#62.itm#1(1)} {CONV_K_W:acc#62.itm#1(2)} {CONV_K_W:acc#62.itm#1(3)} {CONV_K_W:acc#62.itm#1(4)} {CONV_K_W:acc#62.itm#1(5)} {CONV_K_W:acc#62.itm#1(6)} {CONV_K_W:acc#62.itm#1(7)} {CONV_K_W:acc#62.itm#1(8)} {CONV_K_W:acc#62.itm#1(9)} {CONV_K_W:acc#62.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-46 -attr oid 45 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:mux#5.itm(0)} -attr vt d
load net {CONV_K_W:mux#5.itm(1)} -attr vt d
load net {CONV_K_W:mux#5.itm(2)} -attr vt d
load net {CONV_K_W:mux#5.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#5.itm} 4 {CONV_K_W:mux#5.itm(0)} {CONV_K_W:mux#5.itm(1)} {CONV_K_W:mux#5.itm(2)} {CONV_K_W:mux#5.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-47 -attr oid 46 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:acc#51.itm(0)} -attr vt d
load net {CONV_K_W:acc#51.itm(1)} -attr vt d
load net {CONV_K_W:acc#51.itm(2)} -attr vt d
load net {CONV_K_W:acc#51.itm(3)} -attr vt d
load net {CONV_K_W:acc#51.itm(4)} -attr vt d
load net {CONV_K_W:acc#51.itm(5)} -attr vt d
load net {CONV_K_W:acc#51.itm(6)} -attr vt d
load net {CONV_K_W:acc#51.itm(7)} -attr vt d
load net {CONV_K_W:acc#51.itm(8)} -attr vt d
load net {CONV_K_W:acc#51.itm(9)} -attr vt d
load net {CONV_K_W:acc#51.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#51.itm} 11 {CONV_K_W:acc#51.itm(0)} {CONV_K_W:acc#51.itm(1)} {CONV_K_W:acc#51.itm(2)} {CONV_K_W:acc#51.itm(3)} {CONV_K_W:acc#51.itm(4)} {CONV_K_W:acc#51.itm(5)} {CONV_K_W:acc#51.itm(6)} {CONV_K_W:acc#51.itm(7)} {CONV_K_W:acc#51.itm(8)} {CONV_K_W:acc#51.itm(9)} {CONV_K_W:acc#51.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-48 -attr oid 47 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#61.itm(0)} -attr vt d
load net {CONV_K_W:acc#61.itm(1)} -attr vt d
load net {CONV_K_W:acc#61.itm(2)} -attr vt d
load net {CONV_K_W:acc#61.itm(3)} -attr vt d
load net {CONV_K_W:acc#61.itm(4)} -attr vt d
load net {CONV_K_W:acc#61.itm(5)} -attr vt d
load net {CONV_K_W:acc#61.itm(6)} -attr vt d
load net {CONV_K_W:acc#61.itm(7)} -attr vt d
load net {CONV_K_W:acc#61.itm(8)} -attr vt d
load net {CONV_K_W:acc#61.itm(9)} -attr vt d
load net {CONV_K_W:acc#61.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#61.itm} 11 {CONV_K_W:acc#61.itm(0)} {CONV_K_W:acc#61.itm(1)} {CONV_K_W:acc#61.itm(2)} {CONV_K_W:acc#61.itm(3)} {CONV_K_W:acc#61.itm(4)} {CONV_K_W:acc#61.itm(5)} {CONV_K_W:acc#61.itm(6)} {CONV_K_W:acc#61.itm(7)} {CONV_K_W:acc#61.itm(8)} {CONV_K_W:acc#61.itm(9)} {CONV_K_W:acc#61.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-49 -attr oid 48 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:mux#8.itm(0)} -attr vt d
load net {CONV_K_W:mux#8.itm(1)} -attr vt d
load net {CONV_K_W:mux#8.itm(2)} -attr vt d
load net {CONV_K_W:mux#8.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#8.itm} 4 {CONV_K_W:mux#8.itm(0)} {CONV_K_W:mux#8.itm(1)} {CONV_K_W:mux#8.itm(2)} {CONV_K_W:mux#8.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-50 -attr oid 49 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr vt d
load netBundle {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1} 11 {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(0)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(1)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(2)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(3)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(4)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(5)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(6)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(7)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(8)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(9)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-51 -attr oid 50 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:mux#11.itm(0)} -attr vt d
load net {CONV_K_W:mux#11.itm(1)} -attr vt d
load net {CONV_K_W:mux#11.itm(2)} -attr vt d
load net {CONV_K_W:mux#11.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#11.itm} 4 {CONV_K_W:mux#11.itm(0)} {CONV_K_W:mux#11.itm(1)} {CONV_K_W:mux#11.itm(2)} {CONV_K_W:mux#11.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-52 -attr oid 51 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:acc#49.itm(0)} -attr vt d
load net {CONV_K_W:acc#49.itm(1)} -attr vt d
load net {CONV_K_W:acc#49.itm(2)} -attr vt d
load net {CONV_K_W:acc#49.itm(3)} -attr vt d
load net {CONV_K_W:acc#49.itm(4)} -attr vt d
load net {CONV_K_W:acc#49.itm(5)} -attr vt d
load net {CONV_K_W:acc#49.itm(6)} -attr vt d
load net {CONV_K_W:acc#49.itm(7)} -attr vt d
load net {CONV_K_W:acc#49.itm(8)} -attr vt d
load net {CONV_K_W:acc#49.itm(9)} -attr vt d
load net {CONV_K_W:acc#49.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#49.itm} 11 {CONV_K_W:acc#49.itm(0)} {CONV_K_W:acc#49.itm(1)} {CONV_K_W:acc#49.itm(2)} {CONV_K_W:acc#49.itm(3)} {CONV_K_W:acc#49.itm(4)} {CONV_K_W:acc#49.itm(5)} {CONV_K_W:acc#49.itm(6)} {CONV_K_W:acc#49.itm(7)} {CONV_K_W:acc#49.itm(8)} {CONV_K_W:acc#49.itm(9)} {CONV_K_W:acc#49.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-53 -attr oid 52 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:mux#14.itm(0)} -attr vt d
load net {CONV_K_W:mux#14.itm(1)} -attr vt d
load net {CONV_K_W:mux#14.itm(2)} -attr vt d
load net {CONV_K_W:mux#14.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#14.itm} 4 {CONV_K_W:mux#14.itm(0)} {CONV_K_W:mux#14.itm(1)} {CONV_K_W:mux#14.itm(2)} {CONV_K_W:mux#14.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-54 -attr oid 53 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr vt d
load netBundle {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1} 11 {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-55 -attr oid 54 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:acc#47.itm(0)} -attr vt d
load net {CONV_K_W:acc#47.itm(1)} -attr vt d
load net {CONV_K_W:acc#47.itm(2)} -attr vt d
load net {CONV_K_W:acc#47.itm(3)} -attr vt d
load net {CONV_K_W:acc#47.itm(4)} -attr vt d
load net {CONV_K_W:acc#47.itm(5)} -attr vt d
load net {CONV_K_W:acc#47.itm(6)} -attr vt d
load net {CONV_K_W:acc#47.itm(7)} -attr vt d
load net {CONV_K_W:acc#47.itm(8)} -attr vt d
load net {CONV_K_W:acc#47.itm(9)} -attr vt d
load net {CONV_K_W:acc#47.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#47.itm} 11 {CONV_K_W:acc#47.itm(0)} {CONV_K_W:acc#47.itm(1)} {CONV_K_W:acc#47.itm(2)} {CONV_K_W:acc#47.itm(3)} {CONV_K_W:acc#47.itm(4)} {CONV_K_W:acc#47.itm(5)} {CONV_K_W:acc#47.itm(6)} {CONV_K_W:acc#47.itm(7)} {CONV_K_W:acc#47.itm(8)} {CONV_K_W:acc#47.itm(9)} {CONV_K_W:acc#47.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-56 -attr oid 55 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#59.itm(0)} -attr vt d
load net {CONV_K_W:acc#59.itm(1)} -attr vt d
load net {CONV_K_W:acc#59.itm(2)} -attr vt d
load net {CONV_K_W:acc#59.itm(3)} -attr vt d
load net {CONV_K_W:acc#59.itm(4)} -attr vt d
load net {CONV_K_W:acc#59.itm(5)} -attr vt d
load net {CONV_K_W:acc#59.itm(6)} -attr vt d
load net {CONV_K_W:acc#59.itm(7)} -attr vt d
load net {CONV_K_W:acc#59.itm(8)} -attr vt d
load net {CONV_K_W:acc#59.itm(9)} -attr vt d
load net {CONV_K_W:acc#59.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#59.itm} 11 {CONV_K_W:acc#59.itm(0)} {CONV_K_W:acc#59.itm(1)} {CONV_K_W:acc#59.itm(2)} {CONV_K_W:acc#59.itm(3)} {CONV_K_W:acc#59.itm(4)} {CONV_K_W:acc#59.itm(5)} {CONV_K_W:acc#59.itm(6)} {CONV_K_W:acc#59.itm(7)} {CONV_K_W:acc#59.itm(8)} {CONV_K_W:acc#59.itm(9)} {CONV_K_W:acc#59.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-57 -attr oid 56 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#65.itm(0)} -attr vt d
load net {CONV_K_W:acc#65.itm(1)} -attr vt d
load net {CONV_K_W:acc#65.itm(2)} -attr vt d
load net {CONV_K_W:acc#65.itm(3)} -attr vt d
load net {CONV_K_W:acc#65.itm(4)} -attr vt d
load net {CONV_K_W:acc#65.itm(5)} -attr vt d
load net {CONV_K_W:acc#65.itm(6)} -attr vt d
load net {CONV_K_W:acc#65.itm(7)} -attr vt d
load net {CONV_K_W:acc#65.itm(8)} -attr vt d
load net {CONV_K_W:acc#65.itm(9)} -attr vt d
load net {CONV_K_W:acc#65.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#65.itm} 11 {CONV_K_W:acc#65.itm(0)} {CONV_K_W:acc#65.itm(1)} {CONV_K_W:acc#65.itm(2)} {CONV_K_W:acc#65.itm(3)} {CONV_K_W:acc#65.itm(4)} {CONV_K_W:acc#65.itm(5)} {CONV_K_W:acc#65.itm(6)} {CONV_K_W:acc#65.itm(7)} {CONV_K_W:acc#65.itm(8)} {CONV_K_W:acc#65.itm(9)} {CONV_K_W:acc#65.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-58 -attr oid 57 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:mux#17.itm(0)} -attr vt d
load net {CONV_K_W:mux#17.itm(1)} -attr vt d
load net {CONV_K_W:mux#17.itm(2)} -attr vt d
load net {CONV_K_W:mux#17.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#17.itm} 4 {CONV_K_W:mux#17.itm(0)} {CONV_K_W:mux#17.itm(1)} {CONV_K_W:mux#17.itm(2)} {CONV_K_W:mux#17.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-59 -attr oid 58 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:acc#45.itm(0)} -attr vt d
load net {CONV_K_W:acc#45.itm(1)} -attr vt d
load net {CONV_K_W:acc#45.itm(2)} -attr vt d
load net {CONV_K_W:acc#45.itm(3)} -attr vt d
load net {CONV_K_W:acc#45.itm(4)} -attr vt d
load net {CONV_K_W:acc#45.itm(5)} -attr vt d
load net {CONV_K_W:acc#45.itm(6)} -attr vt d
load net {CONV_K_W:acc#45.itm(7)} -attr vt d
load net {CONV_K_W:acc#45.itm(8)} -attr vt d
load net {CONV_K_W:acc#45.itm(9)} -attr vt d
load net {CONV_K_W:acc#45.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#45.itm} 11 {CONV_K_W:acc#45.itm(0)} {CONV_K_W:acc#45.itm(1)} {CONV_K_W:acc#45.itm(2)} {CONV_K_W:acc#45.itm(3)} {CONV_K_W:acc#45.itm(4)} {CONV_K_W:acc#45.itm(5)} {CONV_K_W:acc#45.itm(6)} {CONV_K_W:acc#45.itm(7)} {CONV_K_W:acc#45.itm(8)} {CONV_K_W:acc#45.itm(9)} {CONV_K_W:acc#45.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-60 -attr oid 59 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#58.itm#1(0)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(1)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(2)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(3)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(4)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(5)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(6)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(7)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(8)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(9)} -attr vt d
load net {CONV_K_W:acc#58.itm#1(10)} -attr vt d
load netBundle {CONV_K_W:acc#58.itm#1} 11 {CONV_K_W:acc#58.itm#1(0)} {CONV_K_W:acc#58.itm#1(1)} {CONV_K_W:acc#58.itm#1(2)} {CONV_K_W:acc#58.itm#1(3)} {CONV_K_W:acc#58.itm#1(4)} {CONV_K_W:acc#58.itm#1(5)} {CONV_K_W:acc#58.itm#1(6)} {CONV_K_W:acc#58.itm#1(7)} {CONV_K_W:acc#58.itm#1(8)} {CONV_K_W:acc#58.itm#1(9)} {CONV_K_W:acc#58.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-61 -attr oid 60 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:mux#20.itm(0)} -attr vt d
load net {CONV_K_W:mux#20.itm(1)} -attr vt d
load net {CONV_K_W:mux#20.itm(2)} -attr vt d
load net {CONV_K_W:mux#20.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#20.itm} 4 {CONV_K_W:mux#20.itm(0)} {CONV_K_W:mux#20.itm(1)} {CONV_K_W:mux#20.itm(2)} {CONV_K_W:mux#20.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-62 -attr oid 61 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr vt d
load netBundle {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1} 11 {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-63 -attr oid 62 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(10)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm} 11 {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(0)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(1)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(2)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(3)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(4)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(5)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(6)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(7)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(8)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(9)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-64 -attr oid 63 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_W:acc#57.itm(0)} -attr vt d
load net {CONV_K_W:acc#57.itm(1)} -attr vt d
load net {CONV_K_W:acc#57.itm(2)} -attr vt d
load net {CONV_K_W:acc#57.itm(3)} -attr vt d
load net {CONV_K_W:acc#57.itm(4)} -attr vt d
load net {CONV_K_W:acc#57.itm(5)} -attr vt d
load net {CONV_K_W:acc#57.itm(6)} -attr vt d
load net {CONV_K_W:acc#57.itm(7)} -attr vt d
load net {CONV_K_W:acc#57.itm(8)} -attr vt d
load net {CONV_K_W:acc#57.itm(9)} -attr vt d
load net {CONV_K_W:acc#57.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#57.itm} 11 {CONV_K_W:acc#57.itm(0)} {CONV_K_W:acc#57.itm(1)} {CONV_K_W:acc#57.itm(2)} {CONV_K_W:acc#57.itm(3)} {CONV_K_W:acc#57.itm(4)} {CONV_K_W:acc#57.itm(5)} {CONV_K_W:acc#57.itm(6)} {CONV_K_W:acc#57.itm(7)} {CONV_K_W:acc#57.itm(8)} {CONV_K_W:acc#57.itm(9)} {CONV_K_W:acc#57.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-65 -attr oid 64 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:mux#23.itm(0)} -attr vt d
load net {CONV_K_W:mux#23.itm(1)} -attr vt d
load net {CONV_K_W:mux#23.itm(2)} -attr vt d
load net {CONV_K_W:mux#23.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#23.itm} 4 {CONV_K_W:mux#23.itm(0)} {CONV_K_W:mux#23.itm(1)} {CONV_K_W:mux#23.itm(2)} {CONV_K_W:mux#23.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-66 -attr oid 65 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1} 11 {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-67 -attr oid 66 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:acc#56.itm#1(0)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(1)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(2)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(3)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(4)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(5)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(6)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(7)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(8)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(9)} -attr vt d
load net {CONV_K_W:acc#56.itm#1(10)} -attr vt d
load netBundle {CONV_K_W:acc#56.itm#1} 11 {CONV_K_W:acc#56.itm#1(0)} {CONV_K_W:acc#56.itm#1(1)} {CONV_K_W:acc#56.itm#1(2)} {CONV_K_W:acc#56.itm#1(3)} {CONV_K_W:acc#56.itm#1(4)} {CONV_K_W:acc#56.itm#1(5)} {CONV_K_W:acc#56.itm#1(6)} {CONV_K_W:acc#56.itm#1(7)} {CONV_K_W:acc#56.itm#1(8)} {CONV_K_W:acc#56.itm#1(9)} {CONV_K_W:acc#56.itm#1(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-68 -attr oid 67 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:mux#26.itm(0)} -attr vt d
load net {CONV_K_W:mux#26.itm(1)} -attr vt d
load net {CONV_K_W:mux#26.itm(2)} -attr vt d
load net {CONV_K_W:mux#26.itm(3)} -attr vt d
load netBundle {CONV_K_W:mux#26.itm} 4 {CONV_K_W:mux#26.itm(0)} {CONV_K_W:mux#26.itm(1)} {CONV_K_W:mux#26.itm(2)} {CONV_K_W:mux#26.itm(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-69 -attr oid 68 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:acc#55.itm(0)} -attr vt d
load net {CONV_K_W:acc#55.itm(1)} -attr vt d
load net {CONV_K_W:acc#55.itm(2)} -attr vt d
load net {CONV_K_W:acc#55.itm(3)} -attr vt d
load net {CONV_K_W:acc#55.itm(4)} -attr vt d
load net {CONV_K_W:acc#55.itm(5)} -attr vt d
load net {CONV_K_W:acc#55.itm(6)} -attr vt d
load net {CONV_K_W:acc#55.itm(7)} -attr vt d
load net {CONV_K_W:acc#55.itm(8)} -attr vt d
load net {CONV_K_W:acc#55.itm(9)} -attr vt d
load net {CONV_K_W:acc#55.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#55.itm} 11 {CONV_K_W:acc#55.itm(0)} {CONV_K_W:acc#55.itm(1)} {CONV_K_W:acc#55.itm(2)} {CONV_K_W:acc#55.itm(3)} {CONV_K_W:acc#55.itm(4)} {CONV_K_W:acc#55.itm(5)} {CONV_K_W:acc#55.itm(6)} {CONV_K_W:acc#55.itm(7)} {CONV_K_W:acc#55.itm(8)} {CONV_K_W:acc#55.itm(9)} {CONV_K_W:acc#55.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-70 -attr oid 69 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#63.itm(0)} -attr vt d
load net {CONV_K_W:acc#63.itm(1)} -attr vt d
load net {CONV_K_W:acc#63.itm(2)} -attr vt d
load net {CONV_K_W:acc#63.itm(3)} -attr vt d
load net {CONV_K_W:acc#63.itm(4)} -attr vt d
load net {CONV_K_W:acc#63.itm(5)} -attr vt d
load net {CONV_K_W:acc#63.itm(6)} -attr vt d
load net {CONV_K_W:acc#63.itm(7)} -attr vt d
load net {CONV_K_W:acc#63.itm(8)} -attr vt d
load net {CONV_K_W:acc#63.itm(9)} -attr vt d
load net {CONV_K_W:acc#63.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#63.itm} 11 {CONV_K_W:acc#63.itm(0)} {CONV_K_W:acc#63.itm(1)} {CONV_K_W:acc#63.itm(2)} {CONV_K_W:acc#63.itm(3)} {CONV_K_W:acc#63.itm(4)} {CONV_K_W:acc#63.itm(5)} {CONV_K_W:acc#63.itm(6)} {CONV_K_W:acc#63.itm(7)} {CONV_K_W:acc#63.itm(8)} {CONV_K_W:acc#63.itm(9)} {CONV_K_W:acc#63.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-71 -attr oid 70 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#67.itm(0)} -attr vt d
load net {CONV_K_W:acc#67.itm(1)} -attr vt d
load net {CONV_K_W:acc#67.itm(2)} -attr vt d
load net {CONV_K_W:acc#67.itm(3)} -attr vt d
load net {CONV_K_W:acc#67.itm(4)} -attr vt d
load net {CONV_K_W:acc#67.itm(5)} -attr vt d
load net {CONV_K_W:acc#67.itm(6)} -attr vt d
load net {CONV_K_W:acc#67.itm(7)} -attr vt d
load net {CONV_K_W:acc#67.itm(8)} -attr vt d
load net {CONV_K_W:acc#67.itm(9)} -attr vt d
load net {CONV_K_W:acc#67.itm(10)} -attr vt d
load netBundle {CONV_K_W:acc#67.itm} 11 {CONV_K_W:acc#67.itm(0)} {CONV_K_W:acc#67.itm(1)} {CONV_K_W:acc#67.itm(2)} {CONV_K_W:acc#67.itm(3)} {CONV_K_W:acc#67.itm(4)} {CONV_K_W:acc#67.itm(5)} {CONV_K_W:acc#67.itm(6)} {CONV_K_W:acc#67.itm(7)} {CONV_K_W:acc#67.itm(8)} {CONV_K_W:acc#67.itm(9)} {CONV_K_W:acc#67.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-72 -attr oid 71 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_H_SLIDE:acc#5.itm#1(0)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#1(1)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#1(2)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#1(3)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#1(4)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#1(5)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#1(6)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#1(7)} -attr vt d
load netBundle {CONV_H_SLIDE:acc#5.itm#1} 8 {CONV_H_SLIDE:acc#5.itm#1(0)} {CONV_H_SLIDE:acc#5.itm#1(1)} {CONV_H_SLIDE:acc#5.itm#1(2)} {CONV_H_SLIDE:acc#5.itm#1(3)} {CONV_H_SLIDE:acc#5.itm#1(4)} {CONV_H_SLIDE:acc#5.itm#1(5)} {CONV_H_SLIDE:acc#5.itm#1(6)} {CONV_H_SLIDE:acc#5.itm#1(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-73 -attr oid 72 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_K_W:acc#29.sdt(0)} -attr vt d
load net {CONV_K_W:acc#29.sdt(1)} -attr vt d
load net {CONV_K_W:acc#29.sdt(2)} -attr vt d
load net {CONV_K_W:acc#29.sdt(3)} -attr vt d
load net {CONV_K_W:acc#29.sdt(4)} -attr vt d
load net {CONV_K_W:acc#29.sdt(5)} -attr vt d
load net {CONV_K_W:acc#29.sdt(6)} -attr vt d
load net {CONV_K_W:acc#29.sdt(7)} -attr vt d
load net {CONV_K_W:acc#29.sdt(8)} -attr vt d
load net {CONV_K_W:acc#29.sdt(9)} -attr vt d
load net {CONV_K_W:acc#29.sdt(10)} -attr vt d
load net {CONV_K_W:acc#29.sdt(11)} -attr vt d
load net {CONV_K_W:acc#29.sdt(12)} -attr vt d
load net {CONV_K_W:acc#29.sdt(13)} -attr vt d
load netBundle {CONV_K_W:acc#29.sdt} 14 {CONV_K_W:acc#29.sdt(0)} {CONV_K_W:acc#29.sdt(1)} {CONV_K_W:acc#29.sdt(2)} {CONV_K_W:acc#29.sdt(3)} {CONV_K_W:acc#29.sdt(4)} {CONV_K_W:acc#29.sdt(5)} {CONV_K_W:acc#29.sdt(6)} {CONV_K_W:acc#29.sdt(7)} {CONV_K_W:acc#29.sdt(8)} {CONV_K_W:acc#29.sdt(9)} {CONV_K_W:acc#29.sdt(10)} {CONV_K_W:acc#29.sdt(11)} {CONV_K_W:acc#29.sdt(12)} {CONV_K_W:acc#29.sdt(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-74 -attr oid 73 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#30.sdt(0)} -attr vt d
load net {CONV_K_W:acc#30.sdt(1)} -attr vt d
load net {CONV_K_W:acc#30.sdt(2)} -attr vt d
load net {CONV_K_W:acc#30.sdt(3)} -attr vt d
load net {CONV_K_W:acc#30.sdt(4)} -attr vt d
load net {CONV_K_W:acc#30.sdt(5)} -attr vt d
load net {CONV_K_W:acc#30.sdt(6)} -attr vt d
load net {CONV_K_W:acc#30.sdt(7)} -attr vt d
load net {CONV_K_W:acc#30.sdt(8)} -attr vt d
load net {CONV_K_W:acc#30.sdt(9)} -attr vt d
load net {CONV_K_W:acc#30.sdt(10)} -attr vt d
load net {CONV_K_W:acc#30.sdt(11)} -attr vt d
load net {CONV_K_W:acc#30.sdt(12)} -attr vt d
load net {CONV_K_W:acc#30.sdt(13)} -attr vt d
load netBundle {CONV_K_W:acc#30.sdt} 14 {CONV_K_W:acc#30.sdt(0)} {CONV_K_W:acc#30.sdt(1)} {CONV_K_W:acc#30.sdt(2)} {CONV_K_W:acc#30.sdt(3)} {CONV_K_W:acc#30.sdt(4)} {CONV_K_W:acc#30.sdt(5)} {CONV_K_W:acc#30.sdt(6)} {CONV_K_W:acc#30.sdt(7)} {CONV_K_W:acc#30.sdt(8)} {CONV_K_W:acc#30.sdt(9)} {CONV_K_W:acc#30.sdt(10)} {CONV_K_W:acc#30.sdt(11)} {CONV_K_W:acc#30.sdt(12)} {CONV_K_W:acc#30.sdt(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-75 -attr oid 74 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#26.sdt(0)} -attr vt d
load net {CONV_K_W:acc#26.sdt(1)} -attr vt d
load net {CONV_K_W:acc#26.sdt(2)} -attr vt d
load net {CONV_K_W:acc#26.sdt(3)} -attr vt d
load net {CONV_K_W:acc#26.sdt(4)} -attr vt d
load net {CONV_K_W:acc#26.sdt(5)} -attr vt d
load net {CONV_K_W:acc#26.sdt(6)} -attr vt d
load net {CONV_K_W:acc#26.sdt(7)} -attr vt d
load net {CONV_K_W:acc#26.sdt(8)} -attr vt d
load net {CONV_K_W:acc#26.sdt(9)} -attr vt d
load net {CONV_K_W:acc#26.sdt(10)} -attr vt d
load net {CONV_K_W:acc#26.sdt(11)} -attr vt d
load net {CONV_K_W:acc#26.sdt(12)} -attr vt d
load net {CONV_K_W:acc#26.sdt(13)} -attr vt d
load netBundle {CONV_K_W:acc#26.sdt} 14 {CONV_K_W:acc#26.sdt(0)} {CONV_K_W:acc#26.sdt(1)} {CONV_K_W:acc#26.sdt(2)} {CONV_K_W:acc#26.sdt(3)} {CONV_K_W:acc#26.sdt(4)} {CONV_K_W:acc#26.sdt(5)} {CONV_K_W:acc#26.sdt(6)} {CONV_K_W:acc#26.sdt(7)} {CONV_K_W:acc#26.sdt(8)} {CONV_K_W:acc#26.sdt(9)} {CONV_K_W:acc#26.sdt(10)} {CONV_K_W:acc#26.sdt(11)} {CONV_K_W:acc#26.sdt(12)} {CONV_K_W:acc#26.sdt(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-76 -attr oid 75 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#27.sdt(0)} -attr vt d
load net {CONV_K_W:acc#27.sdt(1)} -attr vt d
load net {CONV_K_W:acc#27.sdt(2)} -attr vt d
load net {CONV_K_W:acc#27.sdt(3)} -attr vt d
load net {CONV_K_W:acc#27.sdt(4)} -attr vt d
load net {CONV_K_W:acc#27.sdt(5)} -attr vt d
load net {CONV_K_W:acc#27.sdt(6)} -attr vt d
load net {CONV_K_W:acc#27.sdt(7)} -attr vt d
load net {CONV_K_W:acc#27.sdt(8)} -attr vt d
load net {CONV_K_W:acc#27.sdt(9)} -attr vt d
load net {CONV_K_W:acc#27.sdt(10)} -attr vt d
load net {CONV_K_W:acc#27.sdt(11)} -attr vt d
load net {CONV_K_W:acc#27.sdt(12)} -attr vt d
load net {CONV_K_W:acc#27.sdt(13)} -attr vt d
load netBundle {CONV_K_W:acc#27.sdt} 14 {CONV_K_W:acc#27.sdt(0)} {CONV_K_W:acc#27.sdt(1)} {CONV_K_W:acc#27.sdt(2)} {CONV_K_W:acc#27.sdt(3)} {CONV_K_W:acc#27.sdt(4)} {CONV_K_W:acc#27.sdt(5)} {CONV_K_W:acc#27.sdt(6)} {CONV_K_W:acc#27.sdt(7)} {CONV_K_W:acc#27.sdt(8)} {CONV_K_W:acc#27.sdt(9)} {CONV_K_W:acc#27.sdt(10)} {CONV_K_W:acc#27.sdt(11)} {CONV_K_W:acc#27.sdt(12)} {CONV_K_W:acc#27.sdt(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-77 -attr oid 76 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#28.sdt(0)} -attr vt d
load net {CONV_K_W:acc#28.sdt(1)} -attr vt d
load net {CONV_K_W:acc#28.sdt(2)} -attr vt d
load net {CONV_K_W:acc#28.sdt(3)} -attr vt d
load net {CONV_K_W:acc#28.sdt(4)} -attr vt d
load net {CONV_K_W:acc#28.sdt(5)} -attr vt d
load net {CONV_K_W:acc#28.sdt(6)} -attr vt d
load net {CONV_K_W:acc#28.sdt(7)} -attr vt d
load net {CONV_K_W:acc#28.sdt(8)} -attr vt d
load net {CONV_K_W:acc#28.sdt(9)} -attr vt d
load net {CONV_K_W:acc#28.sdt(10)} -attr vt d
load net {CONV_K_W:acc#28.sdt(11)} -attr vt d
load net {CONV_K_W:acc#28.sdt(12)} -attr vt d
load net {CONV_K_W:acc#28.sdt(13)} -attr vt d
load netBundle {CONV_K_W:acc#28.sdt} 14 {CONV_K_W:acc#28.sdt(0)} {CONV_K_W:acc#28.sdt(1)} {CONV_K_W:acc#28.sdt(2)} {CONV_K_W:acc#28.sdt(3)} {CONV_K_W:acc#28.sdt(4)} {CONV_K_W:acc#28.sdt(5)} {CONV_K_W:acc#28.sdt(6)} {CONV_K_W:acc#28.sdt(7)} {CONV_K_W:acc#28.sdt(8)} {CONV_K_W:acc#28.sdt(9)} {CONV_K_W:acc#28.sdt(10)} {CONV_K_W:acc#28.sdt(11)} {CONV_K_W:acc#28.sdt(12)} {CONV_K_W:acc#28.sdt(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-78 -attr oid 77 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#72.psp(0)} -attr vt d
load net {CONV_K_W:acc#72.psp(1)} -attr vt d
load net {CONV_K_W:acc#72.psp(2)} -attr vt d
load net {CONV_K_W:acc#72.psp(3)} -attr vt d
load net {CONV_K_W:acc#72.psp(4)} -attr vt d
load net {CONV_K_W:acc#72.psp(5)} -attr vt d
load net {CONV_K_W:acc#72.psp(6)} -attr vt d
load net {CONV_K_W:acc#72.psp(7)} -attr vt d
load net {CONV_K_W:acc#72.psp(8)} -attr vt d
load net {CONV_K_W:acc#72.psp(9)} -attr vt d
load net {CONV_K_W:acc#72.psp(10)} -attr vt d
load net {CONV_K_W:acc#72.psp(11)} -attr vt d
load net {CONV_K_W:acc#72.psp(12)} -attr vt d
load net {CONV_K_W:acc#72.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#72.psp} 14 {CONV_K_W:acc#72.psp(0)} {CONV_K_W:acc#72.psp(1)} {CONV_K_W:acc#72.psp(2)} {CONV_K_W:acc#72.psp(3)} {CONV_K_W:acc#72.psp(4)} {CONV_K_W:acc#72.psp(5)} {CONV_K_W:acc#72.psp(6)} {CONV_K_W:acc#72.psp(7)} {CONV_K_W:acc#72.psp(8)} {CONV_K_W:acc#72.psp(9)} {CONV_K_W:acc#72.psp(10)} {CONV_K_W:acc#72.psp(11)} {CONV_K_W:acc#72.psp(12)} {CONV_K_W:acc#72.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-79 -attr oid 78 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#71.psp(0)} -attr vt d
load net {CONV_K_W:acc#71.psp(1)} -attr vt d
load net {CONV_K_W:acc#71.psp(2)} -attr vt d
load net {CONV_K_W:acc#71.psp(3)} -attr vt d
load net {CONV_K_W:acc#71.psp(4)} -attr vt d
load net {CONV_K_W:acc#71.psp(5)} -attr vt d
load net {CONV_K_W:acc#71.psp(6)} -attr vt d
load net {CONV_K_W:acc#71.psp(7)} -attr vt d
load net {CONV_K_W:acc#71.psp(8)} -attr vt d
load net {CONV_K_W:acc#71.psp(9)} -attr vt d
load net {CONV_K_W:acc#71.psp(10)} -attr vt d
load net {CONV_K_W:acc#71.psp(11)} -attr vt d
load net {CONV_K_W:acc#71.psp(12)} -attr vt d
load net {CONV_K_W:acc#71.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#71.psp} 14 {CONV_K_W:acc#71.psp(0)} {CONV_K_W:acc#71.psp(1)} {CONV_K_W:acc#71.psp(2)} {CONV_K_W:acc#71.psp(3)} {CONV_K_W:acc#71.psp(4)} {CONV_K_W:acc#71.psp(5)} {CONV_K_W:acc#71.psp(6)} {CONV_K_W:acc#71.psp(7)} {CONV_K_W:acc#71.psp(8)} {CONV_K_W:acc#71.psp(9)} {CONV_K_W:acc#71.psp(10)} {CONV_K_W:acc#71.psp(11)} {CONV_K_W:acc#71.psp(12)} {CONV_K_W:acc#71.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-80 -attr oid 79 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#85.psp(0)} -attr vt d
load net {CONV_K_W:acc#85.psp(1)} -attr vt d
load net {CONV_K_W:acc#85.psp(2)} -attr vt d
load net {CONV_K_W:acc#85.psp(3)} -attr vt d
load net {CONV_K_W:acc#85.psp(4)} -attr vt d
load net {CONV_K_W:acc#85.psp(5)} -attr vt d
load net {CONV_K_W:acc#85.psp(6)} -attr vt d
load net {CONV_K_W:acc#85.psp(7)} -attr vt d
load net {CONV_K_W:acc#85.psp(8)} -attr vt d
load net {CONV_K_W:acc#85.psp(9)} -attr vt d
load net {CONV_K_W:acc#85.psp(10)} -attr vt d
load net {CONV_K_W:acc#85.psp(11)} -attr vt d
load net {CONV_K_W:acc#85.psp(12)} -attr vt d
load net {CONV_K_W:acc#85.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#85.psp} 14 {CONV_K_W:acc#85.psp(0)} {CONV_K_W:acc#85.psp(1)} {CONV_K_W:acc#85.psp(2)} {CONV_K_W:acc#85.psp(3)} {CONV_K_W:acc#85.psp(4)} {CONV_K_W:acc#85.psp(5)} {CONV_K_W:acc#85.psp(6)} {CONV_K_W:acc#85.psp(7)} {CONV_K_W:acc#85.psp(8)} {CONV_K_W:acc#85.psp(9)} {CONV_K_W:acc#85.psp(10)} {CONV_K_W:acc#85.psp(11)} {CONV_K_W:acc#85.psp(12)} {CONV_K_W:acc#85.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-81 -attr oid 80 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#84.psp(0)} -attr vt d
load net {CONV_K_W:acc#84.psp(1)} -attr vt d
load net {CONV_K_W:acc#84.psp(2)} -attr vt d
load net {CONV_K_W:acc#84.psp(3)} -attr vt d
load net {CONV_K_W:acc#84.psp(4)} -attr vt d
load net {CONV_K_W:acc#84.psp(5)} -attr vt d
load net {CONV_K_W:acc#84.psp(6)} -attr vt d
load net {CONV_K_W:acc#84.psp(7)} -attr vt d
load net {CONV_K_W:acc#84.psp(8)} -attr vt d
load net {CONV_K_W:acc#84.psp(9)} -attr vt d
load net {CONV_K_W:acc#84.psp(10)} -attr vt d
load net {CONV_K_W:acc#84.psp(11)} -attr vt d
load net {CONV_K_W:acc#84.psp(12)} -attr vt d
load net {CONV_K_W:acc#84.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#84.psp} 14 {CONV_K_W:acc#84.psp(0)} {CONV_K_W:acc#84.psp(1)} {CONV_K_W:acc#84.psp(2)} {CONV_K_W:acc#84.psp(3)} {CONV_K_W:acc#84.psp(4)} {CONV_K_W:acc#84.psp(5)} {CONV_K_W:acc#84.psp(6)} {CONV_K_W:acc#84.psp(7)} {CONV_K_W:acc#84.psp(8)} {CONV_K_W:acc#84.psp(9)} {CONV_K_W:acc#84.psp(10)} {CONV_K_W:acc#84.psp(11)} {CONV_K_W:acc#84.psp(12)} {CONV_K_W:acc#84.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-82 -attr oid 81 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#83.psp(0)} -attr vt d
load net {CONV_K_W:acc#83.psp(1)} -attr vt d
load net {CONV_K_W:acc#83.psp(2)} -attr vt d
load net {CONV_K_W:acc#83.psp(3)} -attr vt d
load net {CONV_K_W:acc#83.psp(4)} -attr vt d
load net {CONV_K_W:acc#83.psp(5)} -attr vt d
load net {CONV_K_W:acc#83.psp(6)} -attr vt d
load net {CONV_K_W:acc#83.psp(7)} -attr vt d
load net {CONV_K_W:acc#83.psp(8)} -attr vt d
load net {CONV_K_W:acc#83.psp(9)} -attr vt d
load net {CONV_K_W:acc#83.psp(10)} -attr vt d
load net {CONV_K_W:acc#83.psp(11)} -attr vt d
load net {CONV_K_W:acc#83.psp(12)} -attr vt d
load net {CONV_K_W:acc#83.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#83.psp} 14 {CONV_K_W:acc#83.psp(0)} {CONV_K_W:acc#83.psp(1)} {CONV_K_W:acc#83.psp(2)} {CONV_K_W:acc#83.psp(3)} {CONV_K_W:acc#83.psp(4)} {CONV_K_W:acc#83.psp(5)} {CONV_K_W:acc#83.psp(6)} {CONV_K_W:acc#83.psp(7)} {CONV_K_W:acc#83.psp(8)} {CONV_K_W:acc#83.psp(9)} {CONV_K_W:acc#83.psp(10)} {CONV_K_W:acc#83.psp(11)} {CONV_K_W:acc#83.psp(12)} {CONV_K_W:acc#83.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-83 -attr oid 82 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_H_SLIDE:acc#15.psp#1(0)} -attr vt d
load net {CONV_H_SLIDE:acc#15.psp#1(1)} -attr vt d
load net {CONV_H_SLIDE:acc#15.psp#1(2)} -attr vt d
load net {CONV_H_SLIDE:acc#15.psp#1(3)} -attr vt d
load net {CONV_H_SLIDE:acc#15.psp#1(4)} -attr vt d
load net {CONV_H_SLIDE:acc#15.psp#1(5)} -attr vt d
load net {CONV_H_SLIDE:acc#15.psp#1(6)} -attr vt d
load net {CONV_H_SLIDE:acc#15.psp#1(7)} -attr vt d
load netBundle {CONV_H_SLIDE:acc#15.psp#1} 8 {CONV_H_SLIDE:acc#15.psp#1(0)} {CONV_H_SLIDE:acc#15.psp#1(1)} {CONV_H_SLIDE:acc#15.psp#1(2)} {CONV_H_SLIDE:acc#15.psp#1(3)} {CONV_H_SLIDE:acc#15.psp#1(4)} {CONV_H_SLIDE:acc#15.psp#1(5)} {CONV_H_SLIDE:acc#15.psp#1(6)} {CONV_H_SLIDE:acc#15.psp#1(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-84 -attr oid 83 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_K_W:acc#79.psp(0)} -attr vt d
load net {CONV_K_W:acc#79.psp(1)} -attr vt d
load net {CONV_K_W:acc#79.psp(2)} -attr vt d
load net {CONV_K_W:acc#79.psp(3)} -attr vt d
load net {CONV_K_W:acc#79.psp(4)} -attr vt d
load net {CONV_K_W:acc#79.psp(5)} -attr vt d
load net {CONV_K_W:acc#79.psp(6)} -attr vt d
load net {CONV_K_W:acc#79.psp(7)} -attr vt d
load net {CONV_K_W:acc#79.psp(8)} -attr vt d
load net {CONV_K_W:acc#79.psp(9)} -attr vt d
load net {CONV_K_W:acc#79.psp(10)} -attr vt d
load net {CONV_K_W:acc#79.psp(11)} -attr vt d
load net {CONV_K_W:acc#79.psp(12)} -attr vt d
load net {CONV_K_W:acc#79.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#79.psp} 14 {CONV_K_W:acc#79.psp(0)} {CONV_K_W:acc#79.psp(1)} {CONV_K_W:acc#79.psp(2)} {CONV_K_W:acc#79.psp(3)} {CONV_K_W:acc#79.psp(4)} {CONV_K_W:acc#79.psp(5)} {CONV_K_W:acc#79.psp(6)} {CONV_K_W:acc#79.psp(7)} {CONV_K_W:acc#79.psp(8)} {CONV_K_W:acc#79.psp(9)} {CONV_K_W:acc#79.psp(10)} {CONV_K_W:acc#79.psp(11)} {CONV_K_W:acc#79.psp(12)} {CONV_K_W:acc#79.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-85 -attr oid 84 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#78.psp(0)} -attr vt d
load net {CONV_K_W:acc#78.psp(1)} -attr vt d
load net {CONV_K_W:acc#78.psp(2)} -attr vt d
load net {CONV_K_W:acc#78.psp(3)} -attr vt d
load net {CONV_K_W:acc#78.psp(4)} -attr vt d
load net {CONV_K_W:acc#78.psp(5)} -attr vt d
load net {CONV_K_W:acc#78.psp(6)} -attr vt d
load net {CONV_K_W:acc#78.psp(7)} -attr vt d
load net {CONV_K_W:acc#78.psp(8)} -attr vt d
load net {CONV_K_W:acc#78.psp(9)} -attr vt d
load net {CONV_K_W:acc#78.psp(10)} -attr vt d
load net {CONV_K_W:acc#78.psp(11)} -attr vt d
load net {CONV_K_W:acc#78.psp(12)} -attr vt d
load net {CONV_K_W:acc#78.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#78.psp} 14 {CONV_K_W:acc#78.psp(0)} {CONV_K_W:acc#78.psp(1)} {CONV_K_W:acc#78.psp(2)} {CONV_K_W:acc#78.psp(3)} {CONV_K_W:acc#78.psp(4)} {CONV_K_W:acc#78.psp(5)} {CONV_K_W:acc#78.psp(6)} {CONV_K_W:acc#78.psp(7)} {CONV_K_W:acc#78.psp(8)} {CONV_K_W:acc#78.psp(9)} {CONV_K_W:acc#78.psp(10)} {CONV_K_W:acc#78.psp(11)} {CONV_K_W:acc#78.psp(12)} {CONV_K_W:acc#78.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-86 -attr oid 85 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#77.psp(0)} -attr vt d
load net {CONV_K_W:acc#77.psp(1)} -attr vt d
load net {CONV_K_W:acc#77.psp(2)} -attr vt d
load net {CONV_K_W:acc#77.psp(3)} -attr vt d
load net {CONV_K_W:acc#77.psp(4)} -attr vt d
load net {CONV_K_W:acc#77.psp(5)} -attr vt d
load net {CONV_K_W:acc#77.psp(6)} -attr vt d
load net {CONV_K_W:acc#77.psp(7)} -attr vt d
load net {CONV_K_W:acc#77.psp(8)} -attr vt d
load net {CONV_K_W:acc#77.psp(9)} -attr vt d
load net {CONV_K_W:acc#77.psp(10)} -attr vt d
load net {CONV_K_W:acc#77.psp(11)} -attr vt d
load net {CONV_K_W:acc#77.psp(12)} -attr vt d
load net {CONV_K_W:acc#77.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#77.psp} 14 {CONV_K_W:acc#77.psp(0)} {CONV_K_W:acc#77.psp(1)} {CONV_K_W:acc#77.psp(2)} {CONV_K_W:acc#77.psp(3)} {CONV_K_W:acc#77.psp(4)} {CONV_K_W:acc#77.psp(5)} {CONV_K_W:acc#77.psp(6)} {CONV_K_W:acc#77.psp(7)} {CONV_K_W:acc#77.psp(8)} {CONV_K_W:acc#77.psp(9)} {CONV_K_W:acc#77.psp(10)} {CONV_K_W:acc#77.psp(11)} {CONV_K_W:acc#77.psp(12)} {CONV_K_W:acc#77.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-87 -attr oid 86 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#73.psp(0)} -attr vt d
load net {CONV_K_W:acc#73.psp(1)} -attr vt d
load net {CONV_K_W:acc#73.psp(2)} -attr vt d
load net {CONV_K_W:acc#73.psp(3)} -attr vt d
load net {CONV_K_W:acc#73.psp(4)} -attr vt d
load net {CONV_K_W:acc#73.psp(5)} -attr vt d
load net {CONV_K_W:acc#73.psp(6)} -attr vt d
load net {CONV_K_W:acc#73.psp(7)} -attr vt d
load net {CONV_K_W:acc#73.psp(8)} -attr vt d
load net {CONV_K_W:acc#73.psp(9)} -attr vt d
load net {CONV_K_W:acc#73.psp(10)} -attr vt d
load net {CONV_K_W:acc#73.psp(11)} -attr vt d
load net {CONV_K_W:acc#73.psp(12)} -attr vt d
load net {CONV_K_W:acc#73.psp(13)} -attr vt d
load netBundle {CONV_K_W:acc#73.psp} 14 {CONV_K_W:acc#73.psp(0)} {CONV_K_W:acc#73.psp(1)} {CONV_K_W:acc#73.psp(2)} {CONV_K_W:acc#73.psp(3)} {CONV_K_W:acc#73.psp(4)} {CONV_K_W:acc#73.psp(5)} {CONV_K_W:acc#73.psp(6)} {CONV_K_W:acc#73.psp(7)} {CONV_K_W:acc#73.psp(8)} {CONV_K_W:acc#73.psp(9)} {CONV_K_W:acc#73.psp(10)} {CONV_K_W:acc#73.psp(11)} {CONV_K_W:acc#73.psp(12)} {CONV_K_W:acc#73.psp(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-88 -attr oid 87 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {PAD:for:for:if:acc.ncse#2(0)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(1)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(2)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(3)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(4)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(5)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(6)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(7)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(8)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(9)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(10)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(11)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(12)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(13)} -attr vt d
load netBundle {PAD:for:for:if:acc.ncse#2} 14 {PAD:for:for:if:acc.ncse#2(0)} {PAD:for:for:if:acc.ncse#2(1)} {PAD:for:for:if:acc.ncse#2(2)} {PAD:for:for:if:acc.ncse#2(3)} {PAD:for:for:if:acc.ncse#2(4)} {PAD:for:for:if:acc.ncse#2(5)} {PAD:for:for:if:acc.ncse#2(6)} {PAD:for:for:if:acc.ncse#2(7)} {PAD:for:for:if:acc.ncse#2(8)} {PAD:for:for:if:acc.ncse#2(9)} {PAD:for:for:if:acc.ncse#2(10)} {PAD:for:for:if:acc.ncse#2(11)} {PAD:for:for:if:acc.ncse#2(12)} {PAD:for:for:if:acc.ncse#2(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-89 -attr oid 88 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(0)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(1)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(2)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(3)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(4)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(5)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(6)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(7)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(8)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(9)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(10)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(11)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(12)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -attr vt d
load netBundle {PAD:for:for:else:else:acc.itm(14:1)#1} 14 {PAD:for:for:else:else:acc.itm(14:1)#1(0)} {PAD:for:for:else:else:acc.itm(14:1)#1(1)} {PAD:for:for:else:else:acc.itm(14:1)#1(2)} {PAD:for:for:else:else:acc.itm(14:1)#1(3)} {PAD:for:for:else:else:acc.itm(14:1)#1(4)} {PAD:for:for:else:else:acc.itm(14:1)#1(5)} {PAD:for:for:else:else:acc.itm(14:1)#1(6)} {PAD:for:for:else:else:acc.itm(14:1)#1(7)} {PAD:for:for:else:else:acc.itm(14:1)#1(8)} {PAD:for:for:else:else:acc.itm(14:1)#1(9)} {PAD:for:for:else:else:acc.itm(14:1)#1(10)} {PAD:for:for:else:else:acc.itm(14:1)#1(11)} {PAD:for:for:else:else:acc.itm(14:1)#1(12)} {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-90 -attr oid 89 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {CONV_K_W:acc#82.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#82.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#82.psp(11:0)} 12 {CONV_K_W:acc#82.psp(11:0)(0)} {CONV_K_W:acc#82.psp(11:0)(1)} {CONV_K_W:acc#82.psp(11:0)(2)} {CONV_K_W:acc#82.psp(11:0)(3)} {CONV_K_W:acc#82.psp(11:0)(4)} {CONV_K_W:acc#82.psp(11:0)(5)} {CONV_K_W:acc#82.psp(11:0)(6)} {CONV_K_W:acc#82.psp(11:0)(7)} {CONV_K_W:acc#82.psp(11:0)(8)} {CONV_K_W:acc#82.psp(11:0)(9)} {CONV_K_W:acc#82.psp(11:0)(10)} {CONV_K_W:acc#82.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-91 -attr oid 90 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#81.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#81.psp(11:0)} 12 {CONV_K_W:acc#81.psp(11:0)(0)} {CONV_K_W:acc#81.psp(11:0)(1)} {CONV_K_W:acc#81.psp(11:0)(2)} {CONV_K_W:acc#81.psp(11:0)(3)} {CONV_K_W:acc#81.psp(11:0)(4)} {CONV_K_W:acc#81.psp(11:0)(5)} {CONV_K_W:acc#81.psp(11:0)(6)} {CONV_K_W:acc#81.psp(11:0)(7)} {CONV_K_W:acc#81.psp(11:0)(8)} {CONV_K_W:acc#81.psp(11:0)(9)} {CONV_K_W:acc#81.psp(11:0)(10)} {CONV_K_W:acc#81.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-92 -attr oid 91 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#80.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#80.psp(11:0)} 12 {CONV_K_W:acc#80.psp(11:0)(0)} {CONV_K_W:acc#80.psp(11:0)(1)} {CONV_K_W:acc#80.psp(11:0)(2)} {CONV_K_W:acc#80.psp(11:0)(3)} {CONV_K_W:acc#80.psp(11:0)(4)} {CONV_K_W:acc#80.psp(11:0)(5)} {CONV_K_W:acc#80.psp(11:0)(6)} {CONV_K_W:acc#80.psp(11:0)(7)} {CONV_K_W:acc#80.psp(11:0)(8)} {CONV_K_W:acc#80.psp(11:0)(9)} {CONV_K_W:acc#80.psp(11:0)(10)} {CONV_K_W:acc#80.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-93 -attr oid 92 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#76.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#76.psp(11:0)} 12 {CONV_K_W:acc#76.psp(11:0)(0)} {CONV_K_W:acc#76.psp(11:0)(1)} {CONV_K_W:acc#76.psp(11:0)(2)} {CONV_K_W:acc#76.psp(11:0)(3)} {CONV_K_W:acc#76.psp(11:0)(4)} {CONV_K_W:acc#76.psp(11:0)(5)} {CONV_K_W:acc#76.psp(11:0)(6)} {CONV_K_W:acc#76.psp(11:0)(7)} {CONV_K_W:acc#76.psp(11:0)(8)} {CONV_K_W:acc#76.psp(11:0)(9)} {CONV_K_W:acc#76.psp(11:0)(10)} {CONV_K_W:acc#76.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-94 -attr oid 93 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#75.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#75.psp(11:0)} 12 {CONV_K_W:acc#75.psp(11:0)(0)} {CONV_K_W:acc#75.psp(11:0)(1)} {CONV_K_W:acc#75.psp(11:0)(2)} {CONV_K_W:acc#75.psp(11:0)(3)} {CONV_K_W:acc#75.psp(11:0)(4)} {CONV_K_W:acc#75.psp(11:0)(5)} {CONV_K_W:acc#75.psp(11:0)(6)} {CONV_K_W:acc#75.psp(11:0)(7)} {CONV_K_W:acc#75.psp(11:0)(8)} {CONV_K_W:acc#75.psp(11:0)(9)} {CONV_K_W:acc#75.psp(11:0)(10)} {CONV_K_W:acc#75.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-95 -attr oid 94 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#74.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#74.psp(11:0)} 12 {CONV_K_W:acc#74.psp(11:0)(0)} {CONV_K_W:acc#74.psp(11:0)(1)} {CONV_K_W:acc#74.psp(11:0)(2)} {CONV_K_W:acc#74.psp(11:0)(3)} {CONV_K_W:acc#74.psp(11:0)(4)} {CONV_K_W:acc#74.psp(11:0)(5)} {CONV_K_W:acc#74.psp(11:0)(6)} {CONV_K_W:acc#74.psp(11:0)(7)} {CONV_K_W:acc#74.psp(11:0)(8)} {CONV_K_W:acc#74.psp(11:0)(9)} {CONV_K_W:acc#74.psp(11:0)(10)} {CONV_K_W:acc#74.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-96 -attr oid 95 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#88.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#88.psp(11:0)} 12 {CONV_K_W:acc#88.psp(11:0)(0)} {CONV_K_W:acc#88.psp(11:0)(1)} {CONV_K_W:acc#88.psp(11:0)(2)} {CONV_K_W:acc#88.psp(11:0)(3)} {CONV_K_W:acc#88.psp(11:0)(4)} {CONV_K_W:acc#88.psp(11:0)(5)} {CONV_K_W:acc#88.psp(11:0)(6)} {CONV_K_W:acc#88.psp(11:0)(7)} {CONV_K_W:acc#88.psp(11:0)(8)} {CONV_K_W:acc#88.psp(11:0)(9)} {CONV_K_W:acc#88.psp(11:0)(10)} {CONV_K_W:acc#88.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-97 -attr oid 96 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#87.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#87.psp(11:0)} 12 {CONV_K_W:acc#87.psp(11:0)(0)} {CONV_K_W:acc#87.psp(11:0)(1)} {CONV_K_W:acc#87.psp(11:0)(2)} {CONV_K_W:acc#87.psp(11:0)(3)} {CONV_K_W:acc#87.psp(11:0)(4)} {CONV_K_W:acc#87.psp(11:0)(5)} {CONV_K_W:acc#87.psp(11:0)(6)} {CONV_K_W:acc#87.psp(11:0)(7)} {CONV_K_W:acc#87.psp(11:0)(8)} {CONV_K_W:acc#87.psp(11:0)(9)} {CONV_K_W:acc#87.psp(11:0)(10)} {CONV_K_W:acc#87.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-98 -attr oid 97 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(0)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(1)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(2)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(3)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(4)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(5)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(6)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(7)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(8)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(9)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(10)} -attr vt d
load net {CONV_K_W:acc#86.psp(11:0)(11)} -attr vt d
load netBundle {CONV_K_W:acc#86.psp(11:0)} 12 {CONV_K_W:acc#86.psp(11:0)(0)} {CONV_K_W:acc#86.psp(11:0)(1)} {CONV_K_W:acc#86.psp(11:0)(2)} {CONV_K_W:acc#86.psp(11:0)(3)} {CONV_K_W:acc#86.psp(11:0)(4)} {CONV_K_W:acc#86.psp(11:0)(5)} {CONV_K_W:acc#86.psp(11:0)(6)} {CONV_K_W:acc#86.psp(11:0)(7)} {CONV_K_W:acc#86.psp(11:0)(8)} {CONV_K_W:acc#86.psp(11:0)(9)} {CONV_K_W:acc#86.psp(11:0)(10)} {CONV_K_W:acc#86.psp(11:0)(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-99 -attr oid 98 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -attr vt d
load netBundle {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)} 3 {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-100 -attr oid 99 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(0)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(1)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(2)} -attr vt d
load netBundle {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)} 3 {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(0)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(1)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-101 -attr oid 100 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(0)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(1)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(2)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(3)} -attr vt d
load netBundle {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)} 4 {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(0)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(1)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(2)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-102 -attr oid 101 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)}
load net {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(0)} -attr vt d
load net {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(1)} -attr vt d
load netBundle {reg(CONV_H_SLIDE:acc#12.psp).tmp#5} 2 {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(0)} {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-103 -attr oid 102 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#12.psp).tmp#5}
load net {CONV_K_W:acc#23.psp.sva(0)} -attr vt d
load net {CONV_K_W:acc#23.psp.sva(1)} -attr vt d
load netBundle {CONV_K_W:acc#23.psp.sva} 2 {CONV_K_W:acc#23.psp.sva(0)} {CONV_K_W:acc#23.psp.sva(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-104 -attr oid 103 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23.psp.sva}
load net {CONV_K_W:acc#69.psp(0)} -attr vt d
load net {CONV_K_W:acc#69.psp(1)} -attr vt d
load net {CONV_K_W:acc#69.psp(2)} -attr vt d
load net {CONV_K_W:acc#69.psp(3)} -attr vt d
load netBundle {CONV_K_W:acc#69.psp} 4 {CONV_K_W:acc#69.psp(0)} {CONV_K_W:acc#69.psp(1)} {CONV_K_W:acc#69.psp(2)} {CONV_K_W:acc#69.psp(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-105 -attr oid 104 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#69.psp}
load net {PAD:for:for:if:acc.ncse(0)} -attr vt d
load net {PAD:for:for:if:acc.ncse(1)} -attr vt d
load net {PAD:for:for:if:acc.ncse(2)} -attr vt d
load net {PAD:for:for:if:acc.ncse(3)} -attr vt d
load net {PAD:for:for:if:acc.ncse(4)} -attr vt d
load net {PAD:for:for:if:acc.ncse(5)} -attr vt d
load net {PAD:for:for:if:acc.ncse(6)} -attr vt d
load net {PAD:for:for:if:acc.ncse(7)} -attr vt d
load net {PAD:for:for:if:acc.ncse(8)} -attr vt d
load net {PAD:for:for:if:acc.ncse(9)} -attr vt d
load net {PAD:for:for:if:acc.ncse(10)} -attr vt d
load net {PAD:for:for:if:acc.ncse(11)} -attr vt d
load net {PAD:for:for:if:acc.ncse(12)} -attr vt d
load net {PAD:for:for:if:acc.ncse(13)} -attr vt d
load netBundle {PAD:for:for:if:acc.ncse} 14 {PAD:for:for:if:acc.ncse(0)} {PAD:for:for:if:acc.ncse(1)} {PAD:for:for:if:acc.ncse(2)} {PAD:for:for:if:acc.ncse(3)} {PAD:for:for:if:acc.ncse(4)} {PAD:for:for:if:acc.ncse(5)} {PAD:for:for:if:acc.ncse(6)} {PAD:for:for:if:acc.ncse(7)} {PAD:for:for:if:acc.ncse(8)} {PAD:for:for:if:acc.ncse(9)} {PAD:for:for:if:acc.ncse(10)} {PAD:for:for:if:acc.ncse(11)} {PAD:for:for:if:acc.ncse(12)} {PAD:for:for:if:acc.ncse(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-106 -attr oid 105 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc#3.ncse(0)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(1)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(2)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(3)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(4)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(5)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(6)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(7)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(8)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(9)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(10)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(11)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(12)} -attr vt d
load net {PAD:for:for:if:acc#3.ncse(13)} -attr vt d
load netBundle {PAD:for:for:if:acc#3.ncse} 14 {PAD:for:for:if:acc#3.ncse(0)} {PAD:for:for:if:acc#3.ncse(1)} {PAD:for:for:if:acc#3.ncse(2)} {PAD:for:for:if:acc#3.ncse(3)} {PAD:for:for:if:acc#3.ncse(4)} {PAD:for:for:if:acc#3.ncse(5)} {PAD:for:for:if:acc#3.ncse(6)} {PAD:for:for:if:acc#3.ncse(7)} {PAD:for:for:if:acc#3.ncse(8)} {PAD:for:for:if:acc#3.ncse(9)} {PAD:for:for:if:acc#3.ncse(10)} {PAD:for:for:if:acc#3.ncse(11)} {PAD:for:for:if:acc#3.ncse(12)} {PAD:for:for:if:acc#3.ncse(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-107 -attr oid 106 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load netBundle {z.out} 2 {z.out(0)} {z.out(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-108 -attr oid 107 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load netBundle {z.out#1} 8 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-109 -attr oid 108 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load netBundle {z.out#2} 8 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-110 -attr oid 109 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load net {z.out#3(8)} -attr vt d
load net {z.out#3(9)} -attr vt d
load net {z.out#3(10)} -attr vt d
load net {z.out#3(11)} -attr vt d
load net {z.out#3(12)} -attr vt d
load net {z.out#3(13)} -attr vt d
load netBundle {z.out#3} 14 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} {z.out#3(8)} {z.out#3(9)} {z.out#3(10)} {z.out#3(11)} {z.out#3(12)} {z.out#3(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-111 -attr oid 110 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load netBundle {z.out#4} 8 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-112 -attr oid 111 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#5(0)} -attr vt d
load net {z.out#5(1)} -attr vt d
load net {z.out#5(2)} -attr vt d
load net {z.out#5(3)} -attr vt d
load net {z.out#5(4)} -attr vt d
load net {z.out#5(5)} -attr vt d
load net {z.out#5(6)} -attr vt d
load net {z.out#5(7)} -attr vt d
load net {z.out#5(8)} -attr vt d
load net {z.out#5(9)} -attr vt d
load net {z.out#5(10)} -attr vt d
load netBundle {z.out#5} 11 {z.out#5(0)} {z.out#5(1)} {z.out#5(2)} {z.out#5(3)} {z.out#5(4)} {z.out#5(5)} {z.out#5(6)} {z.out#5(7)} {z.out#5(8)} {z.out#5(9)} {z.out#5(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-113 -attr oid 112 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#6(0)} -attr vt d
load net {z.out#6(1)} -attr vt d
load net {z.out#6(2)} -attr vt d
load net {z.out#6(3)} -attr vt d
load net {z.out#6(4)} -attr vt d
load net {z.out#6(5)} -attr vt d
load net {z.out#6(6)} -attr vt d
load net {z.out#6(7)} -attr vt d
load net {z.out#6(8)} -attr vt d
load net {z.out#6(9)} -attr vt d
load net {z.out#6(10)} -attr vt d
load netBundle {z.out#6} 11 {z.out#6(0)} {z.out#6(1)} {z.out#6(2)} {z.out#6(3)} {z.out#6(4)} {z.out#6(5)} {z.out#6(6)} {z.out#6(7)} {z.out#6(8)} {z.out#6(9)} {z.out#6(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-114 -attr oid 113 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#7(0)} -attr vt d
load net {z.out#7(1)} -attr vt d
load net {z.out#7(2)} -attr vt d
load net {z.out#7(3)} -attr vt d
load net {z.out#7(4)} -attr vt d
load net {z.out#7(5)} -attr vt d
load net {z.out#7(6)} -attr vt d
load net {z.out#7(7)} -attr vt d
load net {z.out#7(8)} -attr vt d
load net {z.out#7(9)} -attr vt d
load net {z.out#7(10)} -attr vt d
load netBundle {z.out#7} 11 {z.out#7(0)} {z.out#7(1)} {z.out#7(2)} {z.out#7(3)} {z.out#7(4)} {z.out#7(5)} {z.out#7(6)} {z.out#7(7)} {z.out#7(8)} {z.out#7(9)} {z.out#7(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-115 -attr oid 114 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#8(0)} -attr vt d
load net {z.out#8(1)} -attr vt d
load net {z.out#8(2)} -attr vt d
load net {z.out#8(3)} -attr vt d
load net {z.out#8(4)} -attr vt d
load net {z.out#8(5)} -attr vt d
load net {z.out#8(6)} -attr vt d
load net {z.out#8(7)} -attr vt d
load net {z.out#8(8)} -attr vt d
load net {z.out#8(9)} -attr vt d
load net {z.out#8(10)} -attr vt d
load netBundle {z.out#8} 11 {z.out#8(0)} {z.out#8(1)} {z.out#8(2)} {z.out#8(3)} {z.out#8(4)} {z.out#8(5)} {z.out#8(6)} {z.out#8(7)} {z.out#8(8)} {z.out#8(9)} {z.out#8(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-116 -attr oid 115 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#9(0)} -attr vt d
load net {z.out#9(1)} -attr vt d
load net {z.out#9(2)} -attr vt d
load net {z.out#9(3)} -attr vt d
load net {z.out#9(4)} -attr vt d
load net {z.out#9(5)} -attr vt d
load net {z.out#9(6)} -attr vt d
load net {z.out#9(7)} -attr vt d
load net {z.out#9(8)} -attr vt d
load net {z.out#9(9)} -attr vt d
load net {z.out#9(10)} -attr vt d
load netBundle {z.out#9} 11 {z.out#9(0)} {z.out#9(1)} {z.out#9(2)} {z.out#9(3)} {z.out#9(4)} {z.out#9(5)} {z.out#9(6)} {z.out#9(7)} {z.out#9(8)} {z.out#9(9)} {z.out#9(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-117 -attr oid 116 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#10(0)} -attr vt d
load net {z.out#10(1)} -attr vt d
load net {z.out#10(2)} -attr vt d
load net {z.out#10(3)} -attr vt d
load net {z.out#10(4)} -attr vt d
load net {z.out#10(5)} -attr vt d
load net {z.out#10(6)} -attr vt d
load net {z.out#10(7)} -attr vt d
load net {z.out#10(8)} -attr vt d
load net {z.out#10(9)} -attr vt d
load net {z.out#10(10)} -attr vt d
load netBundle {z.out#10} 11 {z.out#10(0)} {z.out#10(1)} {z.out#10(2)} {z.out#10(3)} {z.out#10(4)} {z.out#10(5)} {z.out#10(6)} {z.out#10(7)} {z.out#10(8)} {z.out#10(9)} {z.out#10(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-118 -attr oid 117 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#11(0)} -attr vt d
load net {z.out#11(1)} -attr vt d
load net {z.out#11(2)} -attr vt d
load net {z.out#11(3)} -attr vt d
load net {z.out#11(4)} -attr vt d
load net {z.out#11(5)} -attr vt d
load net {z.out#11(6)} -attr vt d
load net {z.out#11(7)} -attr vt d
load net {z.out#11(8)} -attr vt d
load net {z.out#11(9)} -attr vt d
load net {z.out#11(10)} -attr vt d
load netBundle {z.out#11} 11 {z.out#11(0)} {z.out#11(1)} {z.out#11(2)} {z.out#11(3)} {z.out#11(4)} {z.out#11(5)} {z.out#11(6)} {z.out#11(7)} {z.out#11(8)} {z.out#11(9)} {z.out#11(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-119 -attr oid 118 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#12(0)} -attr vt d
load net {z.out#12(1)} -attr vt d
load net {z.out#12(2)} -attr vt d
load net {z.out#12(3)} -attr vt d
load net {z.out#12(4)} -attr vt d
load net {z.out#12(5)} -attr vt d
load net {z.out#12(6)} -attr vt d
load net {z.out#12(7)} -attr vt d
load net {z.out#12(8)} -attr vt d
load net {z.out#12(9)} -attr vt d
load net {z.out#12(10)} -attr vt d
load net {z.out#12(11)} -attr vt d
load net {z.out#12(12)} -attr vt d
load net {z.out#12(13)} -attr vt d
load netBundle {z.out#12} 14 {z.out#12(0)} {z.out#12(1)} {z.out#12(2)} {z.out#12(3)} {z.out#12(4)} {z.out#12(5)} {z.out#12(6)} {z.out#12(7)} {z.out#12(8)} {z.out#12(9)} {z.out#12(10)} {z.out#12(11)} {z.out#12(12)} {z.out#12(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-120 -attr oid 119 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#13(0)} -attr vt d
load net {z.out#13(1)} -attr vt d
load net {z.out#13(2)} -attr vt d
load net {z.out#13(3)} -attr vt d
load net {z.out#13(4)} -attr vt d
load net {z.out#13(5)} -attr vt d
load net {z.out#13(6)} -attr vt d
load net {z.out#13(7)} -attr vt d
load net {z.out#13(8)} -attr vt d
load net {z.out#13(9)} -attr vt d
load net {z.out#13(10)} -attr vt d
load net {z.out#13(11)} -attr vt d
load net {z.out#13(12)} -attr vt d
load net {z.out#13(13)} -attr vt d
load netBundle {z.out#13} 14 {z.out#13(0)} {z.out#13(1)} {z.out#13(2)} {z.out#13(3)} {z.out#13(4)} {z.out#13(5)} {z.out#13(6)} {z.out#13(7)} {z.out#13(8)} {z.out#13(9)} {z.out#13(10)} {z.out#13(11)} {z.out#13(12)} {z.out#13(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-121 -attr oid 120 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#14(0)} -attr vt d
load net {z.out#14(1)} -attr vt d
load net {z.out#14(2)} -attr vt d
load net {z.out#14(3)} -attr vt d
load net {z.out#14(4)} -attr vt d
load net {z.out#14(5)} -attr vt d
load net {z.out#14(6)} -attr vt d
load net {z.out#14(7)} -attr vt d
load net {z.out#14(8)} -attr vt d
load net {z.out#14(9)} -attr vt d
load net {z.out#14(10)} -attr vt d
load net {z.out#14(11)} -attr vt d
load net {z.out#14(12)} -attr vt d
load net {z.out#14(13)} -attr vt d
load netBundle {z.out#14} 14 {z.out#14(0)} {z.out#14(1)} {z.out#14(2)} {z.out#14(3)} {z.out#14(4)} {z.out#14(5)} {z.out#14(6)} {z.out#14(7)} {z.out#14(8)} {z.out#14(9)} {z.out#14(10)} {z.out#14(11)} {z.out#14(12)} {z.out#14(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-122 -attr oid 121 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#15(0)} -attr vt d
load net {z.out#15(1)} -attr vt d
load net {z.out#15(2)} -attr vt d
load net {z.out#15(3)} -attr vt d
load net {z.out#15(4)} -attr vt d
load net {z.out#15(5)} -attr vt d
load net {z.out#15(6)} -attr vt d
load net {z.out#15(7)} -attr vt d
load net {z.out#15(8)} -attr vt d
load net {z.out#15(9)} -attr vt d
load net {z.out#15(10)} -attr vt d
load net {z.out#15(11)} -attr vt d
load net {z.out#15(12)} -attr vt d
load net {z.out#15(13)} -attr vt d
load netBundle {z.out#15} 14 {z.out#15(0)} {z.out#15(1)} {z.out#15(2)} {z.out#15(3)} {z.out#15(4)} {z.out#15(5)} {z.out#15(6)} {z.out#15(7)} {z.out#15(8)} {z.out#15(9)} {z.out#15(10)} {z.out#15(11)} {z.out#15(12)} {z.out#15(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-123 -attr oid 122 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#16(0)} -attr vt d
load net {z.out#16(1)} -attr vt d
load net {z.out#16(2)} -attr vt d
load netBundle {z.out#16} 3 {z.out#16(0)} {z.out#16(1)} {z.out#16(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-124 -attr oid 123 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#16}
load net {PAD:for:for:else:else:acc#5.psp.sva(0)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(1)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(2)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(3)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(4)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(5)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(6)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(7)} -attr vt d
load netBundle {PAD:for:for:else:else:acc#5.psp.sva} 8 {PAD:for:for:else:else:acc#5.psp.sva(0)} {PAD:for:for:else:else:acc#5.psp.sva(1)} {PAD:for:for:else:else:acc#5.psp.sva(2)} {PAD:for:for:else:else:acc#5.psp.sva(3)} {PAD:for:for:else:else:acc#5.psp.sva(4)} {PAD:for:for:else:else:acc#5.psp.sva(5)} {PAD:for:for:else:else:acc#5.psp.sva(6)} {PAD:for:for:else:else:acc#5.psp.sva(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-125 -attr oid 124 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(6)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3} 7 {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(0)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(1)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(2)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(3)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(4)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(5)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-126 -attr oid 125 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(0)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(1)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(2)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(3)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(4)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(5)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(6)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(7)} -attr vt d
load netBundle {CONV_H_SLIDE:acc#14.sdt:mx0w0} 8 {CONV_H_SLIDE:acc#14.sdt:mx0w0(0)} {CONV_H_SLIDE:acc#14.sdt:mx0w0(1)} {CONV_H_SLIDE:acc#14.sdt:mx0w0(2)} {CONV_H_SLIDE:acc#14.sdt:mx0w0(3)} {CONV_H_SLIDE:acc#14.sdt:mx0w0(4)} {CONV_H_SLIDE:acc#14.sdt:mx0w0(5)} {CONV_H_SLIDE:acc#14.sdt:mx0w0(6)} {CONV_H_SLIDE:acc#14.sdt:mx0w0(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-127 -attr oid 126 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(10)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(11)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(12)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(13)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0} 14 {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(0)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(1)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(2)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(3)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(4)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(5)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(6)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(7)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(8)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(9)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(10)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(11)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(12)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-128 -attr oid 127 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(0)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(1)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(2)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(3)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(4)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(5)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(6)} -attr vt d
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(7)} -attr vt d
load netBundle {CONV_K_W:acc#2.psp#5.sva:mx0w0} 8 {CONV_K_W:acc#2.psp#5.sva:mx0w0(0)} {CONV_K_W:acc#2.psp#5.sva:mx0w0(1)} {CONV_K_W:acc#2.psp#5.sva:mx0w0(2)} {CONV_K_W:acc#2.psp#5.sva:mx0w0(3)} {CONV_K_W:acc#2.psp#5.sva:mx0w0(4)} {CONV_K_W:acc#2.psp#5.sva:mx0w0(5)} {CONV_K_W:acc#2.psp#5.sva:mx0w0(6)} {CONV_K_W:acc#2.psp#5.sva:mx0w0(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-129 -attr oid 128 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(0)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(1)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(2)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(3)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(4)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(5)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(6)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(7)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(8)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(9)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(10)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(11)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(12)} -attr vt d
load net {CONV_K_W:acc#29.sdt:mx0w0(13)} -attr vt d
load netBundle {CONV_K_W:acc#29.sdt:mx0w0} 14 {CONV_K_W:acc#29.sdt:mx0w0(0)} {CONV_K_W:acc#29.sdt:mx0w0(1)} {CONV_K_W:acc#29.sdt:mx0w0(2)} {CONV_K_W:acc#29.sdt:mx0w0(3)} {CONV_K_W:acc#29.sdt:mx0w0(4)} {CONV_K_W:acc#29.sdt:mx0w0(5)} {CONV_K_W:acc#29.sdt:mx0w0(6)} {CONV_K_W:acc#29.sdt:mx0w0(7)} {CONV_K_W:acc#29.sdt:mx0w0(8)} {CONV_K_W:acc#29.sdt:mx0w0(9)} {CONV_K_W:acc#29.sdt:mx0w0(10)} {CONV_K_W:acc#29.sdt:mx0w0(11)} {CONV_K_W:acc#29.sdt:mx0w0(12)} {CONV_K_W:acc#29.sdt:mx0w0(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-130 -attr oid 129 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(0)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(1)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(2)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(3)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(4)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(5)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(6)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(7)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(8)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(9)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(10)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(11)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(12)} -attr vt d
load net {CONV_K_W:acc#30.sdt:mx0w0(13)} -attr vt d
load netBundle {CONV_K_W:acc#30.sdt:mx0w0} 14 {CONV_K_W:acc#30.sdt:mx0w0(0)} {CONV_K_W:acc#30.sdt:mx0w0(1)} {CONV_K_W:acc#30.sdt:mx0w0(2)} {CONV_K_W:acc#30.sdt:mx0w0(3)} {CONV_K_W:acc#30.sdt:mx0w0(4)} {CONV_K_W:acc#30.sdt:mx0w0(5)} {CONV_K_W:acc#30.sdt:mx0w0(6)} {CONV_K_W:acc#30.sdt:mx0w0(7)} {CONV_K_W:acc#30.sdt:mx0w0(8)} {CONV_K_W:acc#30.sdt:mx0w0(9)} {CONV_K_W:acc#30.sdt:mx0w0(10)} {CONV_K_W:acc#30.sdt:mx0w0(11)} {CONV_K_W:acc#30.sdt:mx0w0(12)} {CONV_K_W:acc#30.sdt:mx0w0(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-131 -attr oid 130 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(0)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(1)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(2)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(3)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(4)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(5)} -attr vt d
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(6)} -attr vt d
load netBundle {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0} 7 {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(0)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(1)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(2)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(3)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(4)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(5)} {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-132 -attr oid 131 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(10)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm} 11 {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(0)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(1)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(2)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(3)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(4)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(5)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(6)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(7)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(8)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(9)} {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-133 -attr oid 132 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21} 11 {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-134 -attr oid 133 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(0)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(1)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(2)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(3)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(4)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(5)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(6)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(7)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(8)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(9)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(10)} -attr vt d
load netBundle {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2} 11 {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(0)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(1)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(2)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(3)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(4)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(5)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(6)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(7)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(8)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(9)} {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-135 -attr oid 134 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(0)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(1)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(2)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(3)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(4)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(5)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(6)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(7)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(8)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(9)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(10)} -attr vt d
load netBundle {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2} 11 {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(0)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(1)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(2)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(3)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(4)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(5)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(6)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(7)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(8)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(9)} {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-136 -attr oid 135 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(0)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(1)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(2)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(3)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(4)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(5)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(6)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(7)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(8)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(9)} -attr vt d
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(10)} -attr vt d
load netBundle {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse} 11 {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(0)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(1)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(2)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(3)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(4)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(5)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(6)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(7)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(8)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(9)} {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-137 -attr oid 136 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_W:acc#44).cse(0)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(1)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(2)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(3)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(4)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(5)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(6)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(7)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(8)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(9)} -attr vt d
load net {reg(CONV_K_W:acc#44).cse(10)} -attr vt d
load netBundle {reg(CONV_K_W:acc#44).cse} 11 {reg(CONV_K_W:acc#44).cse(0)} {reg(CONV_K_W:acc#44).cse(1)} {reg(CONV_K_W:acc#44).cse(2)} {reg(CONV_K_W:acc#44).cse(3)} {reg(CONV_K_W:acc#44).cse(4)} {reg(CONV_K_W:acc#44).cse(5)} {reg(CONV_K_W:acc#44).cse(6)} {reg(CONV_K_W:acc#44).cse(7)} {reg(CONV_K_W:acc#44).cse(8)} {reg(CONV_K_W:acc#44).cse(9)} {reg(CONV_K_W:acc#44).cse(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-138 -attr oid 137 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {CONV_NB_K:conc.tmpw(0)} -attr vt d
load net {CONV_NB_K:conc.tmpw(1)} -attr vt d
load netBundle {CONV_NB_K:conc.tmpw} 2 {CONV_NB_K:conc.tmpw(0)} {CONV_NB_K:conc.tmpw(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-139 -attr oid 138 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:conc.tmpw}
load net {PAD:for:for:mux.tmpw(0)} -attr vt d
load net {PAD:for:for:mux.tmpw(1)} -attr vt d
load net {PAD:for:for:mux.tmpw(2)} -attr vt d
load net {PAD:for:for:mux.tmpw(3)} -attr vt d
load net {PAD:for:for:mux.tmpw(4)} -attr vt d
load net {PAD:for:for:mux.tmpw(5)} -attr vt d
load net {PAD:for:for:mux.tmpw(6)} -attr vt d
load net {PAD:for:for:mux.tmpw(7)} -attr vt d
load netBundle {PAD:for:for:mux.tmpw} 8 {PAD:for:for:mux.tmpw(0)} {PAD:for:for:mux.tmpw(1)} {PAD:for:for:mux.tmpw(2)} {PAD:for:for:mux.tmpw(3)} {PAD:for:for:mux.tmpw(4)} {PAD:for:for:mux.tmpw(5)} {PAD:for:for:mux.tmpw(6)} {PAD:for:for:mux.tmpw(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-140 -attr oid 139 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux#1.tmpw(0)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(1)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(2)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(3)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(4)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(5)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(6)} -attr vt d
load netBundle {PAD:for:for:mux#1.tmpw} 7 {PAD:for:for:mux#1.tmpw(0)} {PAD:for:for:mux#1.tmpw(1)} {PAD:for:for:mux#1.tmpw(2)} {PAD:for:for:mux#1.tmpw(3)} {PAD:for:for:mux#1.tmpw(4)} {PAD:for:for:mux#1.tmpw(5)} {PAD:for:for:mux#1.tmpw(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-141 -attr oid 140 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -attr vt d
load netBundle {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw} 7 {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-142 -attr oid 141 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:conc.tmpw(0)} -attr vt d
load net {CONV_V_SLIDE:conc.tmpw(1)} -attr vt d
load net {CONV_V_SLIDE:conc.tmpw(2)} -attr vt d
load net {CONV_V_SLIDE:conc.tmpw(3)} -attr vt d
load netBundle {CONV_V_SLIDE:conc.tmpw} 4 {CONV_V_SLIDE:conc.tmpw(0)} {CONV_V_SLIDE:conc.tmpw(1)} {CONV_V_SLIDE:conc.tmpw(2)} {CONV_V_SLIDE:conc.tmpw(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-143 -attr oid 142 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_H_SLIDE:mux#9.tmpw(0)} -attr vt d
load net {CONV_H_SLIDE:mux#9.tmpw(1)} -attr vt d
load netBundle {CONV_H_SLIDE:mux#9.tmpw} 2 {CONV_H_SLIDE:mux#9.tmpw(0)} {CONV_H_SLIDE:mux#9.tmpw(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-144 -attr oid 143 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#9.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(0)} -attr vt d
load net {CONV_H_SLIDE:mux#7.tmpw(1)} -attr vt d
load net {CONV_H_SLIDE:mux#7.tmpw(2)} -attr vt d
load net {CONV_H_SLIDE:mux#7.tmpw(3)} -attr vt d
load net {CONV_H_SLIDE:mux#7.tmpw(4)} -attr vt d
load net {CONV_H_SLIDE:mux#7.tmpw(5)} -attr vt d
load net {CONV_H_SLIDE:mux#7.tmpw(6)} -attr vt d
load net {CONV_H_SLIDE:mux#7.tmpw(7)} -attr vt d
load netBundle {CONV_H_SLIDE:mux#7.tmpw} 8 {CONV_H_SLIDE:mux#7.tmpw(0)} {CONV_H_SLIDE:mux#7.tmpw(1)} {CONV_H_SLIDE:mux#7.tmpw(2)} {CONV_H_SLIDE:mux#7.tmpw(3)} {CONV_H_SLIDE:mux#7.tmpw(4)} {CONV_H_SLIDE:mux#7.tmpw(5)} {CONV_H_SLIDE:mux#7.tmpw(6)} {CONV_H_SLIDE:mux#7.tmpw(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-145 -attr oid 144 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_K_W:mux1h#8.tmpw(0)} -attr vt d
load net {CONV_K_W:mux1h#8.tmpw(1)} -attr vt d
load net {CONV_K_W:mux1h#8.tmpw(2)} -attr vt d
load net {CONV_K_W:mux1h#8.tmpw(3)} -attr vt d
load netBundle {CONV_K_W:mux1h#8.tmpw} 4 {CONV_K_W:mux1h#8.tmpw(0)} {CONV_K_W:mux1h#8.tmpw(1)} {CONV_K_W:mux1h#8.tmpw(2)} {CONV_K_W:mux1h#8.tmpw(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-146 -attr oid 145 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {CONV_K_W:asn#160.tmpw(0)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(1)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(2)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(3)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(4)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(5)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(6)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(7)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(8)} -attr vt d
load net {CONV_K_W:asn#160.tmpw(9)} -attr vt d
load netBundle {CONV_K_W:asn#160.tmpw} 10 {CONV_K_W:asn#160.tmpw(0)} {CONV_K_W:asn#160.tmpw(1)} {CONV_K_W:asn#160.tmpw(2)} {CONV_K_W:asn#160.tmpw(3)} {CONV_K_W:asn#160.tmpw(4)} {CONV_K_W:asn#160.tmpw(5)} {CONV_K_W:asn#160.tmpw(6)} {CONV_K_W:asn#160.tmpw(7)} {CONV_K_W:asn#160.tmpw(8)} {CONV_K_W:asn#160.tmpw(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-147 -attr oid 146 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {and.tmpw(0)} -attr vt d
load net {and.tmpw(1)} -attr vt d
load net {and.tmpw(2)} -attr vt d
load net {and.tmpw(3)} -attr vt d
load net {and.tmpw(4)} -attr vt d
load net {and.tmpw(5)} -attr vt d
load net {and.tmpw(6)} -attr vt d
load net {and.tmpw(7)} -attr vt d
load net {and.tmpw(8)} -attr vt d
load net {and.tmpw(9)} -attr vt d
load net {and.tmpw(10)} -attr vt d
load netBundle {and.tmpw} 11 {and.tmpw(0)} {and.tmpw(1)} {and.tmpw(2)} {and.tmpw(3)} {and.tmpw(4)} {and.tmpw(5)} {and.tmpw(6)} {and.tmpw(7)} {and.tmpw(8)} {and.tmpw(9)} {and.tmpw(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(0)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(1)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(2)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(3)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(4)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(5)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(6)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(7)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(8)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(9)} -attr vt d
load net {CONV_K_W:mux1h#3.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux1h#3.tmpw} 11 {CONV_K_W:mux1h#3.tmpw(0)} {CONV_K_W:mux1h#3.tmpw(1)} {CONV_K_W:mux1h#3.tmpw(2)} {CONV_K_W:mux1h#3.tmpw(3)} {CONV_K_W:mux1h#3.tmpw(4)} {CONV_K_W:mux1h#3.tmpw(5)} {CONV_K_W:mux1h#3.tmpw(6)} {CONV_K_W:mux1h#3.tmpw(7)} {CONV_K_W:mux1h#3.tmpw(8)} {CONV_K_W:mux1h#3.tmpw(9)} {CONV_K_W:mux1h#3.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-148 -attr oid 147 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(0)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(1)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(2)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(3)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(4)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(5)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(6)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(7)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(8)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(9)} -attr vt d
load net {CONV_K_W:CONV_K_W:mux.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:CONV_K_W:mux.tmpw} 11 {CONV_K_W:CONV_K_W:mux.tmpw(0)} {CONV_K_W:CONV_K_W:mux.tmpw(1)} {CONV_K_W:CONV_K_W:mux.tmpw(2)} {CONV_K_W:CONV_K_W:mux.tmpw(3)} {CONV_K_W:CONV_K_W:mux.tmpw(4)} {CONV_K_W:CONV_K_W:mux.tmpw(5)} {CONV_K_W:CONV_K_W:mux.tmpw(6)} {CONV_K_W:CONV_K_W:mux.tmpw(7)} {CONV_K_W:CONV_K_W:mux.tmpw(8)} {CONV_K_W:CONV_K_W:mux.tmpw(9)} {CONV_K_W:CONV_K_W:mux.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-149 -attr oid 148 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(0)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(1)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(2)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(3)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(4)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(5)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(6)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(7)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(8)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(9)} -attr vt d
load net {CONV_K_W:mux1h#5.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux1h#5.tmpw} 11 {CONV_K_W:mux1h#5.tmpw(0)} {CONV_K_W:mux1h#5.tmpw(1)} {CONV_K_W:mux1h#5.tmpw(2)} {CONV_K_W:mux1h#5.tmpw(3)} {CONV_K_W:mux1h#5.tmpw(4)} {CONV_K_W:mux1h#5.tmpw(5)} {CONV_K_W:mux1h#5.tmpw(6)} {CONV_K_W:mux1h#5.tmpw(7)} {CONV_K_W:mux1h#5.tmpw(8)} {CONV_K_W:mux1h#5.tmpw(9)} {CONV_K_W:mux1h#5.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-150 -attr oid 149 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(0)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(1)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(2)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(3)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(4)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(5)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(6)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(7)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(8)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(9)} -attr vt d
load net {CONV_K_W:mux1h#6.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux1h#6.tmpw} 11 {CONV_K_W:mux1h#6.tmpw(0)} {CONV_K_W:mux1h#6.tmpw(1)} {CONV_K_W:mux1h#6.tmpw(2)} {CONV_K_W:mux1h#6.tmpw(3)} {CONV_K_W:mux1h#6.tmpw(4)} {CONV_K_W:mux1h#6.tmpw(5)} {CONV_K_W:mux1h#6.tmpw(6)} {CONV_K_W:mux1h#6.tmpw(7)} {CONV_K_W:mux1h#6.tmpw(8)} {CONV_K_W:mux1h#6.tmpw(9)} {CONV_K_W:mux1h#6.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-151 -attr oid 150 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux.tmpw(0)} -attr vt d
load net {CONV_K_W:mux.tmpw(1)} -attr vt d
load net {CONV_K_W:mux.tmpw(2)} -attr vt d
load net {CONV_K_W:mux.tmpw(3)} -attr vt d
load net {CONV_K_W:mux.tmpw(4)} -attr vt d
load net {CONV_K_W:mux.tmpw(5)} -attr vt d
load net {CONV_K_W:mux.tmpw(6)} -attr vt d
load net {CONV_K_W:mux.tmpw(7)} -attr vt d
load net {CONV_K_W:mux.tmpw(8)} -attr vt d
load net {CONV_K_W:mux.tmpw(9)} -attr vt d
load net {CONV_K_W:mux.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux.tmpw} 11 {CONV_K_W:mux.tmpw(0)} {CONV_K_W:mux.tmpw(1)} {CONV_K_W:mux.tmpw(2)} {CONV_K_W:mux.tmpw(3)} {CONV_K_W:mux.tmpw(4)} {CONV_K_W:mux.tmpw(5)} {CONV_K_W:mux.tmpw(6)} {CONV_K_W:mux.tmpw(7)} {CONV_K_W:mux.tmpw(8)} {CONV_K_W:mux.tmpw(9)} {CONV_K_W:mux.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-152 -attr oid 151 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux#80.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(5)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(6)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(7)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(8)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(9)} -attr vt d
load net {CONV_K_W:mux#80.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux#80.tmpw} 11 {CONV_K_W:mux#80.tmpw(0)} {CONV_K_W:mux#80.tmpw(1)} {CONV_K_W:mux#80.tmpw(2)} {CONV_K_W:mux#80.tmpw(3)} {CONV_K_W:mux#80.tmpw(4)} {CONV_K_W:mux#80.tmpw(5)} {CONV_K_W:mux#80.tmpw(6)} {CONV_K_W:mux#80.tmpw(7)} {CONV_K_W:mux#80.tmpw(8)} {CONV_K_W:mux#80.tmpw(9)} {CONV_K_W:mux#80.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-153 -attr oid 152 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#82.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(5)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(6)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(7)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(8)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(9)} -attr vt d
load net {CONV_K_W:mux#82.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux#82.tmpw} 11 {CONV_K_W:mux#82.tmpw(0)} {CONV_K_W:mux#82.tmpw(1)} {CONV_K_W:mux#82.tmpw(2)} {CONV_K_W:mux#82.tmpw(3)} {CONV_K_W:mux#82.tmpw(4)} {CONV_K_W:mux#82.tmpw(5)} {CONV_K_W:mux#82.tmpw(6)} {CONV_K_W:mux#82.tmpw(7)} {CONV_K_W:mux#82.tmpw(8)} {CONV_K_W:mux#82.tmpw(9)} {CONV_K_W:mux#82.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-154 -attr oid 153 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#83.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(5)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(6)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(7)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(8)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(9)} -attr vt d
load net {CONV_K_W:mux#83.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux#83.tmpw} 11 {CONV_K_W:mux#83.tmpw(0)} {CONV_K_W:mux#83.tmpw(1)} {CONV_K_W:mux#83.tmpw(2)} {CONV_K_W:mux#83.tmpw(3)} {CONV_K_W:mux#83.tmpw(4)} {CONV_K_W:mux#83.tmpw(5)} {CONV_K_W:mux#83.tmpw(6)} {CONV_K_W:mux#83.tmpw(7)} {CONV_K_W:mux#83.tmpw(8)} {CONV_K_W:mux#83.tmpw(9)} {CONV_K_W:mux#83.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-155 -attr oid 154 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#84.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(5)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(6)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(7)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(8)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(9)} -attr vt d
load net {CONV_K_W:mux#84.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux#84.tmpw} 11 {CONV_K_W:mux#84.tmpw(0)} {CONV_K_W:mux#84.tmpw(1)} {CONV_K_W:mux#84.tmpw(2)} {CONV_K_W:mux#84.tmpw(3)} {CONV_K_W:mux#84.tmpw(4)} {CONV_K_W:mux#84.tmpw(5)} {CONV_K_W:mux#84.tmpw(6)} {CONV_K_W:mux#84.tmpw(7)} {CONV_K_W:mux#84.tmpw(8)} {CONV_K_W:mux#84.tmpw(9)} {CONV_K_W:mux#84.tmpw(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-156 -attr oid 155 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:conc#158.tmpw(0)} -attr vt d
load net {CONV_K_W:conc#158.tmpw(1)} -attr vt d
load net {CONV_K_W:conc#158.tmpw(2)} -attr vt d
load net {CONV_K_W:conc#158.tmpw(3)} -attr vt d
load net {CONV_K_W:conc#158.tmpw(4)} -attr vt d
load net {CONV_K_W:conc#158.tmpw(5)} -attr vt d
load net {CONV_K_W:conc#158.tmpw(6)} -attr vt d
load netBundle {CONV_K_W:conc#158.tmpw} 7 {CONV_K_W:conc#158.tmpw(0)} {CONV_K_W:conc#158.tmpw(1)} {CONV_K_W:conc#158.tmpw(2)} {CONV_K_W:conc#158.tmpw(3)} {CONV_K_W:conc#158.tmpw(4)} {CONV_K_W:conc#158.tmpw(5)} {CONV_K_W:conc#158.tmpw(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-157 -attr oid 156 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(0)} -attr vt d
load net {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(1)} -attr vt d
load net {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(2)} -attr vt d
load net {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(3)} -attr vt d
load net {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(4)} -attr vt d
load net {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(5)} -attr vt d
load net {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(6)} -attr vt d
load netBundle {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw} 7 {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(0)} {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(1)} {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(2)} {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(3)} {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(4)} {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(5)} {CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-158 -attr oid 157 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(0)} -attr vt d
load net {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(1)} -attr vt d
load net {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(2)} -attr vt d
load net {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(3)} -attr vt d
load net {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(4)} -attr vt d
load net {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(5)} -attr vt d
load net {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(6)} -attr vt d
load netBundle {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw} 7 {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(0)} {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(1)} {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(2)} {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(3)} {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(4)} {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(5)} {CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-159 -attr oid 158 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {CONV_K_W:conc#157.tmpw(0)} -attr vt d
load net {CONV_K_W:conc#157.tmpw(1)} -attr vt d
load net {CONV_K_W:conc#157.tmpw(2)} -attr vt d
load netBundle {CONV_K_W:conc#157.tmpw} 3 {CONV_K_W:conc#157.tmpw(0)} {CONV_K_W:conc#157.tmpw(1)} {CONV_K_W:conc#157.tmpw(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-160 -attr oid 159 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#157.tmpw}
load net {CONV_K_W:exu.tmpw(0)} -attr vt d
load net {CONV_K_W:exu.tmpw(1)} -attr vt d
load net {CONV_K_W:exu.tmpw(2)} -attr vt d
load netBundle {CONV_K_W:exu.tmpw} 3 {CONV_K_W:exu.tmpw(0)} {CONV_K_W:exu.tmpw(1)} {CONV_K_W:exu.tmpw(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-161 -attr oid 160 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exu.tmpw}
load net {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-162 -attr oid 161 -attr vt d
load net {clk} -port {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-163 -attr oid 162 -attr vt d
load net {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-164 -attr oid 163 -attr vt d
load net {rst} -port {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-165 -attr oid 164 -attr vt d
load net {conv_in:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-166 -attr oid 165 -attr vt d
load net {conv_in:rsc.triosy.lz} -port {conv_in:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-167 -attr oid 166 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy.lz}
load net {conv_out:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-168 -attr oid 167 -attr vt d
load net {conv_out:rsc.triosy.lz} -port {conv_out:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-169 -attr oid 168 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy.lz}
load net {conv_in:rsci.addr_d(0)} -attr vt d
load net {conv_in:rsci.addr_d(1)} -attr vt d
load net {conv_in:rsci.addr_d(2)} -attr vt d
load net {conv_in:rsci.addr_d(3)} -attr vt d
load net {conv_in:rsci.addr_d(4)} -attr vt d
load net {conv_in:rsci.addr_d(5)} -attr vt d
load net {conv_in:rsci.addr_d(6)} -attr vt d
load net {conv_in:rsci.addr_d(7)} -attr vt d
load net {conv_in:rsci.addr_d(8)} -attr vt d
load net {conv_in:rsci.addr_d(9)} -attr vt d
load net {conv_in:rsci.addr_d(10)} -attr vt d
load net {conv_in:rsci.addr_d(11)} -attr vt d
load net {conv_in:rsci.addr_d(12)} -attr vt d
load net {conv_in:rsci.addr_d(13)} -attr vt d
load net {conv_in:rsci.addr_d(14)} -attr vt d
load net {conv_in:rsci.addr_d(15)} -attr vt d
load netBundle {conv_in:rsci.addr_d} 16 {conv_in:rsci.addr_d(0)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-170 -attr oid 169 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} -port {conv_in:rsci.addr_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} -port {conv_in:rsci.addr_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} -port {conv_in:rsci.addr_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} -port {conv_in:rsci.addr_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -port {conv_in:rsci.addr_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(0)} -port {conv_in:rsci.addr_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(1)} -port {conv_in:rsci.addr_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(2)} -port {conv_in:rsci.addr_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(3)} -port {conv_in:rsci.addr_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(4)} -port {conv_in:rsci.addr_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(5)} -port {conv_in:rsci.addr_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(6)} -port {conv_in:rsci.addr_d(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(7)} -port {conv_in:rsci.addr_d(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(8)} -port {conv_in:rsci.addr_d(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(9)} -port {conv_in:rsci.addr_d(14)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:acc#10(10)} -port {conv_in:rsci.addr_d(15)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-171 -attr oid 170 -attr vt d
load net {conv_in:rsci.re_d} -port {conv_in:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-172 -attr oid 171 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.re_d}
load net {conv_in:rsci.data_out_d(0)} -attr vt d
load net {conv_in:rsci.data_out_d(1)} -attr vt d
load net {conv_in:rsci.data_out_d(2)} -attr vt d
load net {conv_in:rsci.data_out_d(3)} -attr vt d
load net {conv_in:rsci.data_out_d(4)} -attr vt d
load net {conv_in:rsci.data_out_d(5)} -attr vt d
load net {conv_in:rsci.data_out_d(6)} -attr vt d
load net {conv_in:rsci.data_out_d(7)} -attr vt d
load net {conv_in:rsci.data_out_d(8)} -attr vt d
load net {conv_in:rsci.data_out_d(9)} -attr vt d
load netBundle {conv_in:rsci.data_out_d} 10 {conv_in:rsci.data_out_d(0)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-173 -attr oid 172 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(0)} -port {conv_in:rsci.data_out_d(0)} -attr vt d
load net {conv_in:rsci.data_out_d(1)} -port {conv_in:rsci.data_out_d(1)} -attr vt d
load net {conv_in:rsci.data_out_d(2)} -port {conv_in:rsci.data_out_d(2)} -attr vt d
load net {conv_in:rsci.data_out_d(3)} -port {conv_in:rsci.data_out_d(3)} -attr vt d
load net {conv_in:rsci.data_out_d(4)} -port {conv_in:rsci.data_out_d(4)} -attr vt d
load net {conv_in:rsci.data_out_d(5)} -port {conv_in:rsci.data_out_d(5)} -attr vt d
load net {conv_in:rsci.data_out_d(6)} -port {conv_in:rsci.data_out_d(6)} -attr vt d
load net {conv_in:rsci.data_out_d(7)} -port {conv_in:rsci.data_out_d(7)} -attr vt d
load net {conv_in:rsci.data_out_d(8)} -port {conv_in:rsci.data_out_d(8)} -attr vt d
load net {conv_in:rsci.data_out_d(9)} -port {conv_in:rsci.data_out_d(9)} -attr vt d
load netBundle {conv_in:rsci.data_out_d} 10 {conv_in:rsci.data_out_d(0)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-174 -attr oid 173 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_out:rsci.data_in_d(0)} -attr vt d
load net {conv_out:rsci.data_in_d(1)} -attr vt d
load net {conv_out:rsci.data_in_d(2)} -attr vt d
load net {conv_out:rsci.data_in_d(3)} -attr vt d
load net {conv_out:rsci.data_in_d(4)} -attr vt d
load net {conv_out:rsci.data_in_d(5)} -attr vt d
load net {conv_out:rsci.data_in_d(6)} -attr vt d
load net {conv_out:rsci.data_in_d(7)} -attr vt d
load net {conv_out:rsci.data_in_d(8)} -attr vt d
load net {conv_out:rsci.data_in_d(9)} -attr vt d
load net {conv_out:rsci.data_in_d(10)} -attr vt d
load netBundle {conv_out:rsci.data_in_d} 11 {conv_out:rsci.data_in_d(0)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-175 -attr oid 174 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(0)} -port {conv_out:rsci.data_in_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -port {conv_out:rsci.data_in_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -port {conv_out:rsci.data_in_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -port {conv_out:rsci.data_in_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -port {conv_out:rsci.data_in_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -port {conv_out:rsci.data_in_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -port {conv_out:rsci.data_in_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -port {conv_out:rsci.data_in_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -port {conv_out:rsci.data_in_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -port {conv_out:rsci.data_in_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -port {conv_out:rsci.data_in_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -attr vt d
load net {conv_out:rsci.addr_d(1)} -attr vt d
load net {conv_out:rsci.addr_d(2)} -attr vt d
load net {conv_out:rsci.addr_d(3)} -attr vt d
load net {conv_out:rsci.addr_d(4)} -attr vt d
load net {conv_out:rsci.addr_d(5)} -attr vt d
load net {conv_out:rsci.addr_d(6)} -attr vt d
load net {conv_out:rsci.addr_d(7)} -attr vt d
load net {conv_out:rsci.addr_d(8)} -attr vt d
load net {conv_out:rsci.addr_d(9)} -attr vt d
load net {conv_out:rsci.addr_d(10)} -attr vt d
load net {conv_out:rsci.addr_d(11)} -attr vt d
load net {conv_out:rsci.addr_d(12)} -attr vt d
load net {conv_out:rsci.addr_d(13)} -attr vt d
load net {conv_out:rsci.addr_d(14)} -attr vt d
load net {conv_out:rsci.addr_d(15)} -attr vt d
load netBundle {conv_out:rsci.addr_d} 16 {conv_out:rsci.addr_d(0)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-176 -attr oid 175 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(0)} -port {conv_out:rsci.addr_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(1)} -port {conv_out:rsci.addr_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(2)} -port {conv_out:rsci.addr_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(3)} -port {conv_out:rsci.addr_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(4)} -port {conv_out:rsci.addr_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(0)} -port {conv_out:rsci.addr_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(1)} -port {conv_out:rsci.addr_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {reg(CONV_H_SLIDE:acc#14.sdt).tmp#7} -port {conv_out:rsci.addr_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(0)} -port {conv_out:rsci.addr_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(1)} -port {conv_out:rsci.addr_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(2)} -port {conv_out:rsci.addr_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(3)} -port {conv_out:rsci.addr_d(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(4)} -port {conv_out:rsci.addr_d(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(5)} -port {conv_out:rsci.addr_d(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(6)} -port {conv_out:rsci.addr_d(14)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#15.psp#1(7)} -port {conv_out:rsci.addr_d(15)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-177 -attr oid 176 -attr vt d
load net {conv_out:rsci.we_d} -port {conv_out:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-178 -attr oid 177 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.we_d}
load net {pad_input:rsci.data_in_d(0)} -attr vt d
load net {pad_input:rsci.data_in_d(1)} -attr vt d
load net {pad_input:rsci.data_in_d(2)} -attr vt d
load net {pad_input:rsci.data_in_d(3)} -attr vt d
load net {pad_input:rsci.data_in_d(4)} -attr vt d
load net {pad_input:rsci.data_in_d(5)} -attr vt d
load net {pad_input:rsci.data_in_d(6)} -attr vt d
load net {pad_input:rsci.data_in_d(7)} -attr vt d
load net {pad_input:rsci.data_in_d(8)} -attr vt d
load net {pad_input:rsci.data_in_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_in_d} 10 {pad_input:rsci.data_in_d(0)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-179 -attr oid 178 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(0)} -port {pad_input:rsci.data_in_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -port {pad_input:rsci.data_in_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -port {pad_input:rsci.data_in_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -port {pad_input:rsci.data_in_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -port {pad_input:rsci.data_in_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -port {pad_input:rsci.data_in_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -port {pad_input:rsci.data_in_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -port {pad_input:rsci.data_in_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -port {pad_input:rsci.data_in_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -port {pad_input:rsci.data_in_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -attr vt d
load net {pad_input:rsci.addr_d(1)} -attr vt d
load net {pad_input:rsci.addr_d(2)} -attr vt d
load net {pad_input:rsci.addr_d(3)} -attr vt d
load net {pad_input:rsci.addr_d(4)} -attr vt d
load net {pad_input:rsci.addr_d(5)} -attr vt d
load net {pad_input:rsci.addr_d(6)} -attr vt d
load net {pad_input:rsci.addr_d(7)} -attr vt d
load net {pad_input:rsci.addr_d(8)} -attr vt d
load net {pad_input:rsci.addr_d(9)} -attr vt d
load net {pad_input:rsci.addr_d(10)} -attr vt d
load net {pad_input:rsci.addr_d(11)} -attr vt d
load net {pad_input:rsci.addr_d(12)} -attr vt d
load net {pad_input:rsci.addr_d(13)} -attr vt d
load net {pad_input:rsci.addr_d(14)} -attr vt d
load net {pad_input:rsci.addr_d(15)} -attr vt d
load netBundle {pad_input:rsci.addr_d} 16 {pad_input:rsci.addr_d(0)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-180 -attr oid 179 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#1} -port {pad_input:rsci.addr_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#4} -port {pad_input:rsci.addr_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#3} -port {pad_input:rsci.addr_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(0)} -port {pad_input:rsci.addr_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(1)} -port {pad_input:rsci.addr_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(2)} -port {pad_input:rsci.addr_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(3)} -port {pad_input:rsci.addr_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(4)} -port {pad_input:rsci.addr_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(5)} -port {pad_input:rsci.addr_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(6)} -port {pad_input:rsci.addr_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(7)} -port {pad_input:rsci.addr_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(8)} -port {pad_input:rsci.addr_d(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(9)} -port {pad_input:rsci.addr_d(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(10)} -port {pad_input:rsci.addr_d(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#2(11)} -port {pad_input:rsci.addr_d(14)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:or} -port {pad_input:rsci.addr_d(15)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-181 -attr oid 180 -attr vt d
load net {pad_input:rsci.re_d} -port {pad_input:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-182 -attr oid 181 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.re_d}
load net {pad_input:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-183 -attr oid 182 -attr vt d
load net {pad_input:rsci.we_d} -port {pad_input:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-184 -attr oid 183 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.we_d}
load net {pad_input:rsci.data_out_d(0)} -attr vt d
load net {pad_input:rsci.data_out_d(1)} -attr vt d
load net {pad_input:rsci.data_out_d(2)} -attr vt d
load net {pad_input:rsci.data_out_d(3)} -attr vt d
load net {pad_input:rsci.data_out_d(4)} -attr vt d
load net {pad_input:rsci.data_out_d(5)} -attr vt d
load net {pad_input:rsci.data_out_d(6)} -attr vt d
load net {pad_input:rsci.data_out_d(7)} -attr vt d
load net {pad_input:rsci.data_out_d(8)} -attr vt d
load net {pad_input:rsci.data_out_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_out_d} 10 {pad_input:rsci.data_out_d(0)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-185 -attr oid 184 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(0)} -port {pad_input:rsci.data_out_d(0)} -attr vt d
load net {pad_input:rsci.data_out_d(1)} -port {pad_input:rsci.data_out_d(1)} -attr vt d
load net {pad_input:rsci.data_out_d(2)} -port {pad_input:rsci.data_out_d(2)} -attr vt d
load net {pad_input:rsci.data_out_d(3)} -port {pad_input:rsci.data_out_d(3)} -attr vt d
load net {pad_input:rsci.data_out_d(4)} -port {pad_input:rsci.data_out_d(4)} -attr vt d
load net {pad_input:rsci.data_out_d(5)} -port {pad_input:rsci.data_out_d(5)} -attr vt d
load net {pad_input:rsci.data_out_d(6)} -port {pad_input:rsci.data_out_d(6)} -attr vt d
load net {pad_input:rsci.data_out_d(7)} -port {pad_input:rsci.data_out_d(7)} -attr vt d
load net {pad_input:rsci.data_out_d(8)} -port {pad_input:rsci.data_out_d(8)} -attr vt d
load net {pad_input:rsci.data_out_d(9)} -port {pad_input:rsci.data_out_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_out_d} 10 {pad_input:rsci.data_out_d(0)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-186 -attr oid 185 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {PAD:for:for:c:PAD:for:for:c:and(0)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(1)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(2)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(3)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(4)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(5)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(6)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(7)} -attr vt d
load netBundle {PAD:for:for:c:PAD:for:for:c:and} 8 {PAD:for:for:c:PAD:for:for:c:and(0)} {PAD:for:for:c:PAD:for:for:c:and(1)} {PAD:for:for:c:PAD:for:for:c:and(2)} {PAD:for:for:c:PAD:for:for:c:and(3)} {PAD:for:for:c:PAD:for:for:c:and(4)} {PAD:for:for:c:PAD:for:for:c:and(5)} {PAD:for:for:c:PAD:for:for:c:and(6)} {PAD:for:for:c:PAD:for:for:c:and(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-187 -attr oid 186 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:nor}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -attr vt d
load netBundle {PAD:for:r:PAD:for:r:PAD:for:r:and#1} 7 {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-188 -attr oid 187 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:d:not} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-189 -attr oid 188
load net {or#14}
load net {PAD:d:PAD:d:PAD:d:and#1(0)} -attr vt d
load net {PAD:d:PAD:d:PAD:d:and#1(1)} -attr vt d
load netBundle {PAD:d:PAD:d:PAD:d:and#1} 2 {PAD:d:PAD:d:PAD:d:and#1(0)} {PAD:d:PAD:d:PAD:d:and#1(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-190 -attr oid 189 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {PAD:d:PAD:d:PAD:d:and(0)} -attr vt d
load net {PAD:d:PAD:d:PAD:d:and(1)} -attr vt d
load netBundle {PAD:d:PAD:d:PAD:d:and} 2 {PAD:d:PAD:d:PAD:d:and(0)} {PAD:d:PAD:d:PAD:d:and(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-191 -attr oid 190 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {reg(o_d(1:o_d:or} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-192 -attr oid 191
load net {and#77}
load net {CONV_NB_K:not#1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-193 -attr oid 192
load net {PAD:for:for:acc#1(0)} -attr vt d
load net {PAD:for:for:acc#1(1)} -attr vt d
load net {PAD:for:for:acc#1(2)} -attr vt d
load net {PAD:for:for:acc#1(3)} -attr vt d
load net {PAD:for:for:acc#1(4)} -attr vt d
load net {PAD:for:for:acc#1(5)} -attr vt d
load net {PAD:for:for:acc#1(6)} -attr vt d
load net {PAD:for:for:acc#1(7)} -attr vt d
load netBundle {PAD:for:for:acc#1} 8 {PAD:for:for:acc#1(0)} {PAD:for:for:acc#1(1)} {PAD:for:for:acc#1(2)} {PAD:for:for:acc#1(3)} {PAD:for:for:acc#1(4)} {PAD:for:for:acc#1(5)} {PAD:for:for:acc#1(6)} {PAD:for:for:acc#1(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-194 -attr oid 193 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:oif:not} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-195 -attr oid 194
load net {PAD:for:for:oif:acc(0)} -attr vt d
load net {PAD:for:for:oif:acc(1)} -attr vt d
load net {PAD:for:for:oif:acc(2)} -attr vt d
load net {PAD:for:for:oif:acc(3)} -attr vt d
load net {PAD:for:for:oif:acc(4)} -attr vt d
load net {PAD:for:for:oif:acc(5)} -attr vt d
load net {PAD:for:for:oif:acc(6)} -attr vt d
load net {PAD:for:for:oif:acc(7)} -attr vt d
load netBundle {PAD:for:for:oif:acc} 8 {PAD:for:for:oif:acc(0)} {PAD:for:for:oif:acc(1)} {PAD:for:for:oif:acc(2)} {PAD:for:for:oif:acc(3)} {PAD:for:for:oif:acc(4)} {PAD:for:for:oif:acc(5)} {PAD:for:for:oif:acc(6)} {PAD:for:for:oif:acc(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-196 -attr oid 195 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:c:mux#1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-197 -attr oid 196
load net {PAD:for:for:else:if:mux} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-198 -attr oid 197
load net {or} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-199 -attr oid 198
load net {PAD:for:for:else:acc(0)} -attr vt d
load net {PAD:for:for:else:acc(1)} -attr vt d
load net {PAD:for:for:else:acc(2)} -attr vt d
load net {PAD:for:for:else:acc(3)} -attr vt d
load net {PAD:for:for:else:acc(4)} -attr vt d
load net {PAD:for:for:else:acc(5)} -attr vt d
load net {PAD:for:for:else:acc(6)} -attr vt d
load net {PAD:for:for:else:acc(7)} -attr vt d
load net {PAD:for:for:else:acc(8)} -attr vt d
load netBundle {PAD:for:for:else:acc} 9 {PAD:for:for:else:acc(0)} {PAD:for:for:else:acc(1)} {PAD:for:for:else:acc(2)} {PAD:for:for:else:acc(3)} {PAD:for:for:else:acc(4)} {PAD:for:for:else:acc(5)} {PAD:for:for:else:acc(6)} {PAD:for:for:else:acc(7)} {PAD:for:for:else:acc(8)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-200 -attr oid 199 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:oif:not} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-201 -attr oid 200
load net {PAD:for:for:else:oif:acc(0)} -attr vt d
load net {PAD:for:for:else:oif:acc(1)} -attr vt d
load net {PAD:for:for:else:oif:acc(2)} -attr vt d
load net {PAD:for:for:else:oif:acc(3)} -attr vt d
load net {PAD:for:for:else:oif:acc(4)} -attr vt d
load net {PAD:for:for:else:oif:acc(5)} -attr vt d
load net {PAD:for:for:else:oif:acc(6)} -attr vt d
load net {PAD:for:for:else:oif:acc(7)} -attr vt d
load net {PAD:for:for:else:oif:acc(8)} -attr vt d
load netBundle {PAD:for:for:else:oif:acc} 9 {PAD:for:for:else:oif:acc(0)} {PAD:for:for:else:oif:acc(1)} {PAD:for:for:else:oif:acc(2)} {PAD:for:for:else:oif:acc(3)} {PAD:for:for:else:oif:acc(4)} {PAD:for:for:else:oif:acc(5)} {PAD:for:for:else:oif:acc(6)} {PAD:for:for:else:oif:acc(7)} {PAD:for:for:else:oif:acc(8)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-202 -attr oid 201 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(0)} -attr vt d
load net {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(1)} -attr vt d
load netBundle {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and} 2 {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(0)} {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-203 -attr oid 202 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and}
load net {reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-204 -attr oid 203
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -attr vt d
load netBundle {PAD:for:r:PAD:for:r:PAD:for:r:and} 7 {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-205 -attr oid 204 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {o_c:o_c:o_c:and(0)} -attr vt d
load net {o_c:o_c:o_c:and(1)} -attr vt d
load net {o_c:o_c:o_c:and(2)} -attr vt d
load net {o_c:o_c:o_c:and(3)} -attr vt d
load net {o_c:o_c:o_c:and(4)} -attr vt d
load net {o_c:o_c:o_c:and(5)} -attr vt d
load net {o_c:o_c:o_c:and(6)} -attr vt d
load net {o_c:o_c:o_c:and(7)} -attr vt d
load netBundle {o_c:o_c:o_c:and} 8 {o_c:o_c:o_c:and(0)} {o_c:o_c:o_c:and(1)} {o_c:o_c:o_c:and(2)} {o_c:o_c:o_c:and(3)} {o_c:o_c:o_c:and(4)} {o_c:o_c:o_c:and(5)} {o_c:o_c:o_c:and(6)} {o_c:o_c:o_c:and(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-206 -attr oid 205 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -attr vt d
load netBundle {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and} 8 {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-207 -attr oid 206 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {o_r:o_r:o_r:and(0)} -attr vt d
load net {o_r:o_r:o_r:and(1)} -attr vt d
load net {o_r:o_r:o_r:and(2)} -attr vt d
load net {o_r:o_r:o_r:and(3)} -attr vt d
load net {o_r:o_r:o_r:and(4)} -attr vt d
load net {o_r:o_r:o_r:and(5)} -attr vt d
load net {o_r:o_r:o_r:and(6)} -attr vt d
load netBundle {o_r:o_r:o_r:and} 7 {o_r:o_r:o_r:and(0)} {o_r:o_r:o_r:and(1)} {o_r:o_r:o_r:and(2)} {o_r:o_r:o_r:and(3)} {o_r:o_r:o_r:and(4)} {o_r:o_r:o_r:and(5)} {o_r:o_r:o_r:and(6)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-208 -attr oid 207 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {CONV_H_SLIDE:acc(0)} -attr vt d
load net {CONV_H_SLIDE:acc(1)} -attr vt d
load net {CONV_H_SLIDE:acc(2)} -attr vt d
load net {CONV_H_SLIDE:acc(3)} -attr vt d
load netBundle {CONV_H_SLIDE:acc} 4 {CONV_H_SLIDE:acc(0)} {CONV_H_SLIDE:acc(1)} {CONV_H_SLIDE:acc(2)} {CONV_H_SLIDE:acc(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-209 -attr oid 208 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:k:not(0)} -attr vt d
load net {CONV_H_SLIDE:k:not(1)} -attr vt d
load net {CONV_H_SLIDE:k:not(2)} -attr vt d
load netBundle {CONV_H_SLIDE:k:not} 3 {CONV_H_SLIDE:k:not(0)} {CONV_H_SLIDE:k:not(1)} {CONV_H_SLIDE:k:not(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-210 -attr oid 209 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load net {CONV_K_W:mux#1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-211 -attr oid 210
load net {CONV_K_W:CONV_K_W:not#2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-212 -attr oid 211
load net {CONV_K_W:mux#3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-213 -attr oid 212
load net {CONV_K_W:mux#6(0)} -attr vt d
load net {CONV_K_W:mux#6(1)} -attr vt d
load net {CONV_K_W:mux#6(2)} -attr vt d
load net {CONV_K_W:mux#6(3)} -attr vt d
load netBundle {CONV_K_W:mux#6} 4 {CONV_K_W:mux#6(0)} {CONV_K_W:mux#6(1)} {CONV_K_W:mux#6(2)} {CONV_K_W:mux#6(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-214 -attr oid 213 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {CONV_K_W:mux#8(0)} -attr vt d
load net {CONV_K_W:mux#8(1)} -attr vt d
load net {CONV_K_W:mux#8(2)} -attr vt d
load net {CONV_K_W:mux#8(3)} -attr vt d
load net {CONV_K_W:mux#8(4)} -attr vt d
load net {CONV_K_W:mux#8(5)} -attr vt d
load net {CONV_K_W:mux#8(6)} -attr vt d
load net {CONV_K_W:mux#8(7)} -attr vt d
load netBundle {CONV_K_W:mux#8} 8 {CONV_K_W:mux#8(0)} {CONV_K_W:mux#8(1)} {CONV_K_W:mux#8(2)} {CONV_K_W:mux#8(3)} {CONV_K_W:mux#8(4)} {CONV_K_W:mux#8(5)} {CONV_K_W:mux#8(6)} {CONV_K_W:mux#8(7)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-215 -attr oid 214 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#9} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-216 -attr oid 215
load net {CONV_K_W:mux#11(0)} -attr vt d
load net {CONV_K_W:mux#11(1)} -attr vt d
load net {CONV_K_W:mux#11(2)} -attr vt d
load net {CONV_K_W:mux#11(3)} -attr vt d
load netBundle {CONV_K_W:mux#11} 4 {CONV_K_W:mux#11(0)} {CONV_K_W:mux#11(1)} {CONV_K_W:mux#11(2)} {CONV_K_W:mux#11(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-217 -attr oid 216 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {CONV_K_W:mux#13} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-218 -attr oid 217
load net {CONV_K_W:mux#15(0)} -attr vt d
load net {CONV_K_W:mux#15(1)} -attr vt d
load net {CONV_K_W:mux#15(2)} -attr vt d
load net {CONV_K_W:mux#15(3)} -attr vt d
load netBundle {CONV_K_W:mux#15} 4 {CONV_K_W:mux#15(0)} {CONV_K_W:mux#15(1)} {CONV_K_W:mux#15(2)} {CONV_K_W:mux#15(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-219 -attr oid 218 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {CONV_K_W:acc#71(0)} -attr vt d
load net {CONV_K_W:acc#71(1)} -attr vt d
load net {CONV_K_W:acc#71(2)} -attr vt d
load net {CONV_K_W:acc#71(3)} -attr vt d
load net {CONV_K_W:acc#71(4)} -attr vt d
load net {CONV_K_W:acc#71(5)} -attr vt d
load net {CONV_K_W:acc#71(6)} -attr vt d
load net {CONV_K_W:acc#71(7)} -attr vt d
load net {CONV_K_W:acc#71(8)} -attr vt d
load net {CONV_K_W:acc#71(9)} -attr vt d
load net {CONV_K_W:acc#71(10)} -attr vt d
load net {CONV_K_W:acc#71(11)} -attr vt d
load net {CONV_K_W:acc#71(12)} -attr vt d
load net {CONV_K_W:acc#71(13)} -attr vt d
load netBundle {CONV_K_W:acc#71} 14 {CONV_K_W:acc#71(0)} {CONV_K_W:acc#71(1)} {CONV_K_W:acc#71(2)} {CONV_K_W:acc#71(3)} {CONV_K_W:acc#71(4)} {CONV_K_W:acc#71(5)} {CONV_K_W:acc#71(6)} {CONV_K_W:acc#71(7)} {CONV_K_W:acc#71(8)} {CONV_K_W:acc#71(9)} {CONV_K_W:acc#71(10)} {CONV_K_W:acc#71(11)} {CONV_K_W:acc#71(12)} {CONV_K_W:acc#71(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-220 -attr oid 219 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#72(0)} -attr vt d
load net {CONV_K_W:acc#72(1)} -attr vt d
load net {CONV_K_W:acc#72(2)} -attr vt d
load net {CONV_K_W:acc#72(3)} -attr vt d
load net {CONV_K_W:acc#72(4)} -attr vt d
load net {CONV_K_W:acc#72(5)} -attr vt d
load net {CONV_K_W:acc#72(6)} -attr vt d
load net {CONV_K_W:acc#72(7)} -attr vt d
load net {CONV_K_W:acc#72(8)} -attr vt d
load net {CONV_K_W:acc#72(9)} -attr vt d
load net {CONV_K_W:acc#72(10)} -attr vt d
load net {CONV_K_W:acc#72(11)} -attr vt d
load net {CONV_K_W:acc#72(12)} -attr vt d
load net {CONV_K_W:acc#72(13)} -attr vt d
load netBundle {CONV_K_W:acc#72} 14 {CONV_K_W:acc#72(0)} {CONV_K_W:acc#72(1)} {CONV_K_W:acc#72(2)} {CONV_K_W:acc#72(3)} {CONV_K_W:acc#72(4)} {CONV_K_W:acc#72(5)} {CONV_K_W:acc#72(6)} {CONV_K_W:acc#72(7)} {CONV_K_W:acc#72(8)} {CONV_K_W:acc#72(9)} {CONV_K_W:acc#72(10)} {CONV_K_W:acc#72(11)} {CONV_K_W:acc#72(12)} {CONV_K_W:acc#72(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-221 -attr oid 220 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:mux#21} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-222 -attr oid 221
load net {CONV_K_W:acc#73(0)} -attr vt d
load net {CONV_K_W:acc#73(1)} -attr vt d
load net {CONV_K_W:acc#73(2)} -attr vt d
load net {CONV_K_W:acc#73(3)} -attr vt d
load net {CONV_K_W:acc#73(4)} -attr vt d
load net {CONV_K_W:acc#73(5)} -attr vt d
load net {CONV_K_W:acc#73(6)} -attr vt d
load net {CONV_K_W:acc#73(7)} -attr vt d
load net {CONV_K_W:acc#73(8)} -attr vt d
load net {CONV_K_W:acc#73(9)} -attr vt d
load net {CONV_K_W:acc#73(10)} -attr vt d
load net {CONV_K_W:acc#73(11)} -attr vt d
load net {CONV_K_W:acc#73(12)} -attr vt d
load net {CONV_K_W:acc#73(13)} -attr vt d
load netBundle {CONV_K_W:acc#73} 14 {CONV_K_W:acc#73(0)} {CONV_K_W:acc#73(1)} {CONV_K_W:acc#73(2)} {CONV_K_W:acc#73(3)} {CONV_K_W:acc#73(4)} {CONV_K_W:acc#73(5)} {CONV_K_W:acc#73(6)} {CONV_K_W:acc#73(7)} {CONV_K_W:acc#73(8)} {CONV_K_W:acc#73(9)} {CONV_K_W:acc#73(10)} {CONV_K_W:acc#73(11)} {CONV_K_W:acc#73(12)} {CONV_K_W:acc#73(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-223 -attr oid 222 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:mux#24(0)} -attr vt d
load net {CONV_K_W:mux#24(1)} -attr vt d
load net {CONV_K_W:mux#24(2)} -attr vt d
load net {CONV_K_W:mux#24(3)} -attr vt d
load netBundle {CONV_K_W:mux#24} 4 {CONV_K_W:mux#24(0)} {CONV_K_W:mux#24(1)} {CONV_K_W:mux#24(2)} {CONV_K_W:mux#24(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-224 -attr oid 223 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {CONV_K_W:mux#26} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-225 -attr oid 224
load net {CONV_K_W:mux#28(0)} -attr vt d
load net {CONV_K_W:mux#28(1)} -attr vt d
load net {CONV_K_W:mux#28(2)} -attr vt d
load net {CONV_K_W:mux#28(3)} -attr vt d
load netBundle {CONV_K_W:mux#28} 4 {CONV_K_W:mux#28(0)} {CONV_K_W:mux#28(1)} {CONV_K_W:mux#28(2)} {CONV_K_W:mux#28(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-226 -attr oid 225 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {CONV_K_W:mux#30} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-227 -attr oid 226
load net {CONV_K_W:mux#32(0)} -attr vt d
load net {CONV_K_W:mux#32(1)} -attr vt d
load net {CONV_K_W:mux#32(2)} -attr vt d
load net {CONV_K_W:mux#32(3)} -attr vt d
load netBundle {CONV_K_W:mux#32} 4 {CONV_K_W:mux#32(0)} {CONV_K_W:mux#32(1)} {CONV_K_W:mux#32(2)} {CONV_K_W:mux#32(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-228 -attr oid 227 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {CONV_K_W:acc#74(0)} -attr vt d
load net {CONV_K_W:acc#74(1)} -attr vt d
load net {CONV_K_W:acc#74(2)} -attr vt d
load net {CONV_K_W:acc#74(3)} -attr vt d
load net {CONV_K_W:acc#74(4)} -attr vt d
load net {CONV_K_W:acc#74(5)} -attr vt d
load net {CONV_K_W:acc#74(6)} -attr vt d
load net {CONV_K_W:acc#74(7)} -attr vt d
load net {CONV_K_W:acc#74(8)} -attr vt d
load net {CONV_K_W:acc#74(9)} -attr vt d
load net {CONV_K_W:acc#74(10)} -attr vt d
load net {CONV_K_W:acc#74(11)} -attr vt d
load netBundle {CONV_K_W:acc#74} 12 {CONV_K_W:acc#74(0)} {CONV_K_W:acc#74(1)} {CONV_K_W:acc#74(2)} {CONV_K_W:acc#74(3)} {CONV_K_W:acc#74(4)} {CONV_K_W:acc#74(5)} {CONV_K_W:acc#74(6)} {CONV_K_W:acc#74(7)} {CONV_K_W:acc#74(8)} {CONV_K_W:acc#74(9)} {CONV_K_W:acc#74(10)} {CONV_K_W:acc#74(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-229 -attr oid 228 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#75(0)} -attr vt d
load net {CONV_K_W:acc#75(1)} -attr vt d
load net {CONV_K_W:acc#75(2)} -attr vt d
load net {CONV_K_W:acc#75(3)} -attr vt d
load net {CONV_K_W:acc#75(4)} -attr vt d
load net {CONV_K_W:acc#75(5)} -attr vt d
load net {CONV_K_W:acc#75(6)} -attr vt d
load net {CONV_K_W:acc#75(7)} -attr vt d
load net {CONV_K_W:acc#75(8)} -attr vt d
load net {CONV_K_W:acc#75(9)} -attr vt d
load net {CONV_K_W:acc#75(10)} -attr vt d
load net {CONV_K_W:acc#75(11)} -attr vt d
load netBundle {CONV_K_W:acc#75} 12 {CONV_K_W:acc#75(0)} {CONV_K_W:acc#75(1)} {CONV_K_W:acc#75(2)} {CONV_K_W:acc#75(3)} {CONV_K_W:acc#75(4)} {CONV_K_W:acc#75(5)} {CONV_K_W:acc#75(6)} {CONV_K_W:acc#75(7)} {CONV_K_W:acc#75(8)} {CONV_K_W:acc#75(9)} {CONV_K_W:acc#75(10)} {CONV_K_W:acc#75(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-230 -attr oid 229 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:mux#36} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-231 -attr oid 230
load net {CONV_K_W:acc#76(0)} -attr vt d
load net {CONV_K_W:acc#76(1)} -attr vt d
load net {CONV_K_W:acc#76(2)} -attr vt d
load net {CONV_K_W:acc#76(3)} -attr vt d
load net {CONV_K_W:acc#76(4)} -attr vt d
load net {CONV_K_W:acc#76(5)} -attr vt d
load net {CONV_K_W:acc#76(6)} -attr vt d
load net {CONV_K_W:acc#76(7)} -attr vt d
load net {CONV_K_W:acc#76(8)} -attr vt d
load net {CONV_K_W:acc#76(9)} -attr vt d
load net {CONV_K_W:acc#76(10)} -attr vt d
load net {CONV_K_W:acc#76(11)} -attr vt d
load netBundle {CONV_K_W:acc#76} 12 {CONV_K_W:acc#76(0)} {CONV_K_W:acc#76(1)} {CONV_K_W:acc#76(2)} {CONV_K_W:acc#76(3)} {CONV_K_W:acc#76(4)} {CONV_K_W:acc#76(5)} {CONV_K_W:acc#76(6)} {CONV_K_W:acc#76(7)} {CONV_K_W:acc#76(8)} {CONV_K_W:acc#76(9)} {CONV_K_W:acc#76(10)} {CONV_K_W:acc#76(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-232 -attr oid 231 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:mux#39(0)} -attr vt d
load net {CONV_K_W:mux#39(1)} -attr vt d
load net {CONV_K_W:mux#39(2)} -attr vt d
load net {CONV_K_W:mux#39(3)} -attr vt d
load netBundle {CONV_K_W:mux#39} 4 {CONV_K_W:mux#39(0)} {CONV_K_W:mux#39(1)} {CONV_K_W:mux#39(2)} {CONV_K_W:mux#39(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-233 -attr oid 232 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {CONV_K_W:mux#41} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-234 -attr oid 233
load net {CONV_K_W:mux#43(0)} -attr vt d
load net {CONV_K_W:mux#43(1)} -attr vt d
load net {CONV_K_W:mux#43(2)} -attr vt d
load net {CONV_K_W:mux#43(3)} -attr vt d
load netBundle {CONV_K_W:mux#43} 4 {CONV_K_W:mux#43(0)} {CONV_K_W:mux#43(1)} {CONV_K_W:mux#43(2)} {CONV_K_W:mux#43(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-235 -attr oid 234 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {CONV_K_W:mux#45(0)} -attr vt d
load net {CONV_K_W:mux#45(1)} -attr vt d
load net {CONV_K_W:mux#45(2)} -attr vt d
load net {CONV_K_W:mux#45(3)} -attr vt d
load netBundle {CONV_K_W:mux#45} 4 {CONV_K_W:mux#45(0)} {CONV_K_W:mux#45(1)} {CONV_K_W:mux#45(2)} {CONV_K_W:mux#45(3)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-236 -attr oid 235 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {CONV_K_W:CONV_K_W:not#4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-237 -attr oid 236
load net {CONV_K_D-1:CONV_K_W:acc(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_W:acc(5)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_W:acc} 6 {CONV_K_D-1:CONV_K_W:acc(0)} {CONV_K_D-1:CONV_K_W:acc(1)} {CONV_K_D-1:CONV_K_W:acc(2)} {CONV_K_D-1:CONV_K_W:acc(3)} {CONV_K_D-1:CONV_K_W:acc(4)} {CONV_K_D-1:CONV_K_W:acc(5)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-238 -attr oid 237 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {reg(CONV_H_SLIDE:not}
load net {CONV_K_W:acc#77(0)} -attr vt d
load net {CONV_K_W:acc#77(1)} -attr vt d
load net {CONV_K_W:acc#77(2)} -attr vt d
load net {CONV_K_W:acc#77(3)} -attr vt d
load net {CONV_K_W:acc#77(4)} -attr vt d
load net {CONV_K_W:acc#77(5)} -attr vt d
load net {CONV_K_W:acc#77(6)} -attr vt d
load net {CONV_K_W:acc#77(7)} -attr vt d
load net {CONV_K_W:acc#77(8)} -attr vt d
load net {CONV_K_W:acc#77(9)} -attr vt d
load net {CONV_K_W:acc#77(10)} -attr vt d
load net {CONV_K_W:acc#77(11)} -attr vt d
load net {CONV_K_W:acc#77(12)} -attr vt d
load net {CONV_K_W:acc#77(13)} -attr vt d
load netBundle {CONV_K_W:acc#77} 14 {CONV_K_W:acc#77(0)} {CONV_K_W:acc#77(1)} {CONV_K_W:acc#77(2)} {CONV_K_W:acc#77(3)} {CONV_K_W:acc#77(4)} {CONV_K_W:acc#77(5)} {CONV_K_W:acc#77(6)} {CONV_K_W:acc#77(7)} {CONV_K_W:acc#77(8)} {CONV_K_W:acc#77(9)} {CONV_K_W:acc#77(10)} {CONV_K_W:acc#77(11)} {CONV_K_W:acc#77(12)} {CONV_K_W:acc#77(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-239 -attr oid 238 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#78(0)} -attr vt d
load net {CONV_K_W:acc#78(1)} -attr vt d
load net {CONV_K_W:acc#78(2)} -attr vt d
load net {CONV_K_W:acc#78(3)} -attr vt d
load net {CONV_K_W:acc#78(4)} -attr vt d
load net {CONV_K_W:acc#78(5)} -attr vt d
load net {CONV_K_W:acc#78(6)} -attr vt d
load net {CONV_K_W:acc#78(7)} -attr vt d
load net {CONV_K_W:acc#78(8)} -attr vt d
load net {CONV_K_W:acc#78(9)} -attr vt d
load net {CONV_K_W:acc#78(10)} -attr vt d
load net {CONV_K_W:acc#78(11)} -attr vt d
load net {CONV_K_W:acc#78(12)} -attr vt d
load net {CONV_K_W:acc#78(13)} -attr vt d
load netBundle {CONV_K_W:acc#78} 14 {CONV_K_W:acc#78(0)} {CONV_K_W:acc#78(1)} {CONV_K_W:acc#78(2)} {CONV_K_W:acc#78(3)} {CONV_K_W:acc#78(4)} {CONV_K_W:acc#78(5)} {CONV_K_W:acc#78(6)} {CONV_K_W:acc#78(7)} {CONV_K_W:acc#78(8)} {CONV_K_W:acc#78(9)} {CONV_K_W:acc#78(10)} {CONV_K_W:acc#78(11)} {CONV_K_W:acc#78(12)} {CONV_K_W:acc#78(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-240 -attr oid 239 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#79(0)} -attr vt d
load net {CONV_K_W:acc#79(1)} -attr vt d
load net {CONV_K_W:acc#79(2)} -attr vt d
load net {CONV_K_W:acc#79(3)} -attr vt d
load net {CONV_K_W:acc#79(4)} -attr vt d
load net {CONV_K_W:acc#79(5)} -attr vt d
load net {CONV_K_W:acc#79(6)} -attr vt d
load net {CONV_K_W:acc#79(7)} -attr vt d
load net {CONV_K_W:acc#79(8)} -attr vt d
load net {CONV_K_W:acc#79(9)} -attr vt d
load net {CONV_K_W:acc#79(10)} -attr vt d
load net {CONV_K_W:acc#79(11)} -attr vt d
load net {CONV_K_W:acc#79(12)} -attr vt d
load net {CONV_K_W:acc#79(13)} -attr vt d
load netBundle {CONV_K_W:acc#79} 14 {CONV_K_W:acc#79(0)} {CONV_K_W:acc#79(1)} {CONV_K_W:acc#79(2)} {CONV_K_W:acc#79(3)} {CONV_K_W:acc#79(4)} {CONV_K_W:acc#79(5)} {CONV_K_W:acc#79(6)} {CONV_K_W:acc#79(7)} {CONV_K_W:acc#79(8)} {CONV_K_W:acc#79(9)} {CONV_K_W:acc#79(10)} {CONV_K_W:acc#79(11)} {CONV_K_W:acc#79(12)} {CONV_K_W:acc#79(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-241 -attr oid 240 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#80(0)} -attr vt d
load net {CONV_K_W:acc#80(1)} -attr vt d
load net {CONV_K_W:acc#80(2)} -attr vt d
load net {CONV_K_W:acc#80(3)} -attr vt d
load net {CONV_K_W:acc#80(4)} -attr vt d
load net {CONV_K_W:acc#80(5)} -attr vt d
load net {CONV_K_W:acc#80(6)} -attr vt d
load net {CONV_K_W:acc#80(7)} -attr vt d
load net {CONV_K_W:acc#80(8)} -attr vt d
load net {CONV_K_W:acc#80(9)} -attr vt d
load net {CONV_K_W:acc#80(10)} -attr vt d
load net {CONV_K_W:acc#80(11)} -attr vt d
load netBundle {CONV_K_W:acc#80} 12 {CONV_K_W:acc#80(0)} {CONV_K_W:acc#80(1)} {CONV_K_W:acc#80(2)} {CONV_K_W:acc#80(3)} {CONV_K_W:acc#80(4)} {CONV_K_W:acc#80(5)} {CONV_K_W:acc#80(6)} {CONV_K_W:acc#80(7)} {CONV_K_W:acc#80(8)} {CONV_K_W:acc#80(9)} {CONV_K_W:acc#80(10)} {CONV_K_W:acc#80(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-242 -attr oid 241 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#81(0)} -attr vt d
load net {CONV_K_W:acc#81(1)} -attr vt d
load net {CONV_K_W:acc#81(2)} -attr vt d
load net {CONV_K_W:acc#81(3)} -attr vt d
load net {CONV_K_W:acc#81(4)} -attr vt d
load net {CONV_K_W:acc#81(5)} -attr vt d
load net {CONV_K_W:acc#81(6)} -attr vt d
load net {CONV_K_W:acc#81(7)} -attr vt d
load net {CONV_K_W:acc#81(8)} -attr vt d
load net {CONV_K_W:acc#81(9)} -attr vt d
load net {CONV_K_W:acc#81(10)} -attr vt d
load net {CONV_K_W:acc#81(11)} -attr vt d
load netBundle {CONV_K_W:acc#81} 12 {CONV_K_W:acc#81(0)} {CONV_K_W:acc#81(1)} {CONV_K_W:acc#81(2)} {CONV_K_W:acc#81(3)} {CONV_K_W:acc#81(4)} {CONV_K_W:acc#81(5)} {CONV_K_W:acc#81(6)} {CONV_K_W:acc#81(7)} {CONV_K_W:acc#81(8)} {CONV_K_W:acc#81(9)} {CONV_K_W:acc#81(10)} {CONV_K_W:acc#81(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-243 -attr oid 242 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#82(0)} -attr vt d
load net {CONV_K_W:acc#82(1)} -attr vt d
load net {CONV_K_W:acc#82(2)} -attr vt d
load net {CONV_K_W:acc#82(3)} -attr vt d
load net {CONV_K_W:acc#82(4)} -attr vt d
load net {CONV_K_W:acc#82(5)} -attr vt d
load net {CONV_K_W:acc#82(6)} -attr vt d
load net {CONV_K_W:acc#82(7)} -attr vt d
load net {CONV_K_W:acc#82(8)} -attr vt d
load net {CONV_K_W:acc#82(9)} -attr vt d
load net {CONV_K_W:acc#82(10)} -attr vt d
load net {CONV_K_W:acc#82(11)} -attr vt d
load netBundle {CONV_K_W:acc#82} 12 {CONV_K_W:acc#82(0)} {CONV_K_W:acc#82(1)} {CONV_K_W:acc#82(2)} {CONV_K_W:acc#82(3)} {CONV_K_W:acc#82(4)} {CONV_K_W:acc#82(5)} {CONV_K_W:acc#82(6)} {CONV_K_W:acc#82(7)} {CONV_K_W:acc#82(8)} {CONV_K_W:acc#82(9)} {CONV_K_W:acc#82(10)} {CONV_K_W:acc#82(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-244 -attr oid 243 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#83(0)} -attr vt d
load net {CONV_K_W:acc#83(1)} -attr vt d
load net {CONV_K_W:acc#83(2)} -attr vt d
load net {CONV_K_W:acc#83(3)} -attr vt d
load net {CONV_K_W:acc#83(4)} -attr vt d
load net {CONV_K_W:acc#83(5)} -attr vt d
load net {CONV_K_W:acc#83(6)} -attr vt d
load net {CONV_K_W:acc#83(7)} -attr vt d
load net {CONV_K_W:acc#83(8)} -attr vt d
load net {CONV_K_W:acc#83(9)} -attr vt d
load net {CONV_K_W:acc#83(10)} -attr vt d
load net {CONV_K_W:acc#83(11)} -attr vt d
load net {CONV_K_W:acc#83(12)} -attr vt d
load net {CONV_K_W:acc#83(13)} -attr vt d
load netBundle {CONV_K_W:acc#83} 14 {CONV_K_W:acc#83(0)} {CONV_K_W:acc#83(1)} {CONV_K_W:acc#83(2)} {CONV_K_W:acc#83(3)} {CONV_K_W:acc#83(4)} {CONV_K_W:acc#83(5)} {CONV_K_W:acc#83(6)} {CONV_K_W:acc#83(7)} {CONV_K_W:acc#83(8)} {CONV_K_W:acc#83(9)} {CONV_K_W:acc#83(10)} {CONV_K_W:acc#83(11)} {CONV_K_W:acc#83(12)} {CONV_K_W:acc#83(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-245 -attr oid 244 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#84(0)} -attr vt d
load net {CONV_K_W:acc#84(1)} -attr vt d
load net {CONV_K_W:acc#84(2)} -attr vt d
load net {CONV_K_W:acc#84(3)} -attr vt d
load net {CONV_K_W:acc#84(4)} -attr vt d
load net {CONV_K_W:acc#84(5)} -attr vt d
load net {CONV_K_W:acc#84(6)} -attr vt d
load net {CONV_K_W:acc#84(7)} -attr vt d
load net {CONV_K_W:acc#84(8)} -attr vt d
load net {CONV_K_W:acc#84(9)} -attr vt d
load net {CONV_K_W:acc#84(10)} -attr vt d
load net {CONV_K_W:acc#84(11)} -attr vt d
load net {CONV_K_W:acc#84(12)} -attr vt d
load net {CONV_K_W:acc#84(13)} -attr vt d
load netBundle {CONV_K_W:acc#84} 14 {CONV_K_W:acc#84(0)} {CONV_K_W:acc#84(1)} {CONV_K_W:acc#84(2)} {CONV_K_W:acc#84(3)} {CONV_K_W:acc#84(4)} {CONV_K_W:acc#84(5)} {CONV_K_W:acc#84(6)} {CONV_K_W:acc#84(7)} {CONV_K_W:acc#84(8)} {CONV_K_W:acc#84(9)} {CONV_K_W:acc#84(10)} {CONV_K_W:acc#84(11)} {CONV_K_W:acc#84(12)} {CONV_K_W:acc#84(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-246 -attr oid 245 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#85(0)} -attr vt d
load net {CONV_K_W:acc#85(1)} -attr vt d
load net {CONV_K_W:acc#85(2)} -attr vt d
load net {CONV_K_W:acc#85(3)} -attr vt d
load net {CONV_K_W:acc#85(4)} -attr vt d
load net {CONV_K_W:acc#85(5)} -attr vt d
load net {CONV_K_W:acc#85(6)} -attr vt d
load net {CONV_K_W:acc#85(7)} -attr vt d
load net {CONV_K_W:acc#85(8)} -attr vt d
load net {CONV_K_W:acc#85(9)} -attr vt d
load net {CONV_K_W:acc#85(10)} -attr vt d
load net {CONV_K_W:acc#85(11)} -attr vt d
load net {CONV_K_W:acc#85(12)} -attr vt d
load net {CONV_K_W:acc#85(13)} -attr vt d
load netBundle {CONV_K_W:acc#85} 14 {CONV_K_W:acc#85(0)} {CONV_K_W:acc#85(1)} {CONV_K_W:acc#85(2)} {CONV_K_W:acc#85(3)} {CONV_K_W:acc#85(4)} {CONV_K_W:acc#85(5)} {CONV_K_W:acc#85(6)} {CONV_K_W:acc#85(7)} {CONV_K_W:acc#85(8)} {CONV_K_W:acc#85(9)} {CONV_K_W:acc#85(10)} {CONV_K_W:acc#85(11)} {CONV_K_W:acc#85(12)} {CONV_K_W:acc#85(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-247 -attr oid 246 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#86(0)} -attr vt d
load net {CONV_K_W:acc#86(1)} -attr vt d
load net {CONV_K_W:acc#86(2)} -attr vt d
load net {CONV_K_W:acc#86(3)} -attr vt d
load net {CONV_K_W:acc#86(4)} -attr vt d
load net {CONV_K_W:acc#86(5)} -attr vt d
load net {CONV_K_W:acc#86(6)} -attr vt d
load net {CONV_K_W:acc#86(7)} -attr vt d
load net {CONV_K_W:acc#86(8)} -attr vt d
load net {CONV_K_W:acc#86(9)} -attr vt d
load net {CONV_K_W:acc#86(10)} -attr vt d
load net {CONV_K_W:acc#86(11)} -attr vt d
load netBundle {CONV_K_W:acc#86} 12 {CONV_K_W:acc#86(0)} {CONV_K_W:acc#86(1)} {CONV_K_W:acc#86(2)} {CONV_K_W:acc#86(3)} {CONV_K_W:acc#86(4)} {CONV_K_W:acc#86(5)} {CONV_K_W:acc#86(6)} {CONV_K_W:acc#86(7)} {CONV_K_W:acc#86(8)} {CONV_K_W:acc#86(9)} {CONV_K_W:acc#86(10)} {CONV_K_W:acc#86(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-248 -attr oid 247 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#87(0)} -attr vt d
load net {CONV_K_W:acc#87(1)} -attr vt d
load net {CONV_K_W:acc#87(2)} -attr vt d
load net {CONV_K_W:acc#87(3)} -attr vt d
load net {CONV_K_W:acc#87(4)} -attr vt d
load net {CONV_K_W:acc#87(5)} -attr vt d
load net {CONV_K_W:acc#87(6)} -attr vt d
load net {CONV_K_W:acc#87(7)} -attr vt d
load net {CONV_K_W:acc#87(8)} -attr vt d
load net {CONV_K_W:acc#87(9)} -attr vt d
load net {CONV_K_W:acc#87(10)} -attr vt d
load net {CONV_K_W:acc#87(11)} -attr vt d
load netBundle {CONV_K_W:acc#87} 12 {CONV_K_W:acc#87(0)} {CONV_K_W:acc#87(1)} {CONV_K_W:acc#87(2)} {CONV_K_W:acc#87(3)} {CONV_K_W:acc#87(4)} {CONV_K_W:acc#87(5)} {CONV_K_W:acc#87(6)} {CONV_K_W:acc#87(7)} {CONV_K_W:acc#87(8)} {CONV_K_W:acc#87(9)} {CONV_K_W:acc#87(10)} {CONV_K_W:acc#87(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-249 -attr oid 248 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#88(0)} -attr vt d
load net {CONV_K_W:acc#88(1)} -attr vt d
load net {CONV_K_W:acc#88(2)} -attr vt d
load net {CONV_K_W:acc#88(3)} -attr vt d
load net {CONV_K_W:acc#88(4)} -attr vt d
load net {CONV_K_W:acc#88(5)} -attr vt d
load net {CONV_K_W:acc#88(6)} -attr vt d
load net {CONV_K_W:acc#88(7)} -attr vt d
load net {CONV_K_W:acc#88(8)} -attr vt d
load net {CONV_K_W:acc#88(9)} -attr vt d
load net {CONV_K_W:acc#88(10)} -attr vt d
load net {CONV_K_W:acc#88(11)} -attr vt d
load netBundle {CONV_K_W:acc#88} 12 {CONV_K_W:acc#88(0)} {CONV_K_W:acc#88(1)} {CONV_K_W:acc#88(2)} {CONV_K_W:acc#88(3)} {CONV_K_W:acc#88(4)} {CONV_K_W:acc#88(5)} {CONV_K_W:acc#88(6)} {CONV_K_W:acc#88(7)} {CONV_K_W:acc#88(8)} {CONV_K_W:acc#88(9)} {CONV_K_W:acc#88(10)} {CONV_K_W:acc#88(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-250 -attr oid 249 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -attr vt d
load netBundle {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and} 11 {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-251 -attr oid 250 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(0)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(1)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(2)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(3)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(4)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(5)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(6)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(7)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(8)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(9)} -attr vt d
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(10)} -attr vt d
load netBundle {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and} 11 {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(0)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(1)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(2)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(3)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(4)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(5)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(6)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(7)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(8)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(9)} {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-252 -attr oid 251 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(0)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(1)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(2)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(3)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(4)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(5)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(6)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(7)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(8)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(9)} -attr vt d
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(10)} -attr vt d
load netBundle {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and} 11 {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(0)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(1)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(2)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(3)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(4)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(5)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(6)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(7)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(8)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(9)} {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-253 -attr oid 252 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and} 11 {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-254 -attr oid 253 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {PAD:for:for:if:mul(0)} -attr vt d
load net {PAD:for:for:if:mul(1)} -attr vt d
load net {PAD:for:for:if:mul(2)} -attr vt d
load net {PAD:for:for:if:mul(3)} -attr vt d
load net {PAD:for:for:if:mul(4)} -attr vt d
load net {PAD:for:for:if:mul(5)} -attr vt d
load net {PAD:for:for:if:mul(6)} -attr vt d
load net {PAD:for:for:if:mul(7)} -attr vt d
load net {PAD:for:for:if:mul(8)} -attr vt d
load net {PAD:for:for:if:mul(9)} -attr vt d
load net {PAD:for:for:if:mul(10)} -attr vt d
load net {PAD:for:for:if:mul(11)} -attr vt d
load net {PAD:for:for:if:mul(12)} -attr vt d
load net {PAD:for:for:if:mul(13)} -attr vt d
load netBundle {PAD:for:for:if:mul} 14 {PAD:for:for:if:mul(0)} {PAD:for:for:if:mul(1)} {PAD:for:for:if:mul(2)} {PAD:for:for:if:mul(3)} {PAD:for:for:if:mul(4)} {PAD:for:for:if:mul(5)} {PAD:for:for:if:mul(6)} {PAD:for:for:if:mul(7)} {PAD:for:for:if:mul(8)} {PAD:for:for:if:mul(9)} {PAD:for:for:if:mul(10)} {PAD:for:for:if:mul(11)} {PAD:for:for:if:mul(12)} {PAD:for:for:if:mul(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-255 -attr oid 254 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(0)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(1)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(2)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(3)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(4)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(5)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(6)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(7)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(8)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(9)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(10)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(11)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(12)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(13)} -attr vt d
load netBundle {PAD:for:for:if:PAD:for:for:if:mul} 14 {PAD:for:for:if:PAD:for:for:if:mul(0)} {PAD:for:for:if:PAD:for:for:if:mul(1)} {PAD:for:for:if:PAD:for:for:if:mul(2)} {PAD:for:for:if:PAD:for:for:if:mul(3)} {PAD:for:for:if:PAD:for:for:if:mul(4)} {PAD:for:for:if:PAD:for:for:if:mul(5)} {PAD:for:for:if:PAD:for:for:if:mul(6)} {PAD:for:for:if:PAD:for:for:if:mul(7)} {PAD:for:for:if:PAD:for:for:if:mul(8)} {PAD:for:for:if:PAD:for:for:if:mul(9)} {PAD:for:for:if:PAD:for:for:if:mul(10)} {PAD:for:for:if:PAD:for:for:if:mul(11)} {PAD:for:for:if:PAD:for:for:if:mul(12)} {PAD:for:for:if:PAD:for:for:if:mul(13)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-256 -attr oid 255 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(0)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(1)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(2)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(3)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(4)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(5)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(6)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(7)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(8)} -attr vt d
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(9)} -attr vt d
load netBundle {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2} 10 {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(0)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(1)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(2)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(3)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(4)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(5)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(6)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(7)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(8)} {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-257 -attr oid 256 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {not}
load net {not#109}
load net {PAD:for:for:else:else:acc#10(0)} -attr vt d
load net {PAD:for:for:else:else:acc#10(1)} -attr vt d
load net {PAD:for:for:else:else:acc#10(2)} -attr vt d
load net {PAD:for:for:else:else:acc#10(3)} -attr vt d
load net {PAD:for:for:else:else:acc#10(4)} -attr vt d
load net {PAD:for:for:else:else:acc#10(5)} -attr vt d
load net {PAD:for:for:else:else:acc#10(6)} -attr vt d
load net {PAD:for:for:else:else:acc#10(7)} -attr vt d
load net {PAD:for:for:else:else:acc#10(8)} -attr vt d
load net {PAD:for:for:else:else:acc#10(9)} -attr vt d
load net {PAD:for:for:else:else:acc#10(10)} -attr vt d
load netBundle {PAD:for:for:else:else:acc#10} 11 {PAD:for:for:else:else:acc#10(0)} {PAD:for:for:else:else:acc#10(1)} {PAD:for:for:else:else:acc#10(2)} {PAD:for:for:else:else:acc#10(3)} {PAD:for:for:else:else:acc#10(4)} {PAD:for:for:else:else:acc#10(5)} {PAD:for:for:else:else:acc#10(6)} {PAD:for:for:else:else:acc#10(7)} {PAD:for:for:else:else:acc#10(8)} {PAD:for:for:else:else:acc#10(9)} {PAD:for:for:else:else:acc#10(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-258 -attr oid 257 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#14(0)} -attr vt d
load net {PAD:for:for:else:else:acc#14(1)} -attr vt d
load net {PAD:for:for:else:else:acc#14(2)} -attr vt d
load net {PAD:for:for:else:else:acc#14(3)} -attr vt d
load net {PAD:for:for:else:else:acc#14(4)} -attr vt d
load net {PAD:for:for:else:else:acc#14(5)} -attr vt d
load net {PAD:for:for:else:else:acc#14(6)} -attr vt d
load net {PAD:for:for:else:else:acc#14(7)} -attr vt d
load net {PAD:for:for:else:else:acc#14(8)} -attr vt d
load netBundle {PAD:for:for:else:else:acc#14} 9 {PAD:for:for:else:else:acc#14(0)} {PAD:for:for:else:else:acc#14(1)} {PAD:for:for:else:else:acc#14(2)} {PAD:for:for:else:else:acc#14(3)} {PAD:for:for:else:else:acc#14(4)} {PAD:for:for:else:else:acc#14(5)} {PAD:for:for:else:else:acc#14(6)} {PAD:for:for:else:else:acc#14(7)} {PAD:for:for:else:else:acc#14(8)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-259 -attr oid 258 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {CONV_H_SLIDE:mux(0)} -attr vt dc
load net {CONV_H_SLIDE:mux(1)} -attr vt dc
load net {CONV_H_SLIDE:mux(2)} -attr vt dc
load net {CONV_H_SLIDE:mux(3)} -attr vt dc
load net {CONV_H_SLIDE:mux(4)} -attr vt dc
load net {CONV_H_SLIDE:mux(5)} -attr vt dc
load net {CONV_H_SLIDE:mux(6)} -attr vt dc
load net {CONV_H_SLIDE:mux(7)} -attr vt dc
load net {CONV_H_SLIDE:mux(8)} -attr vt dc
load net {CONV_H_SLIDE:mux(9)} -attr vt dc
load net {CONV_H_SLIDE:mux(10)} -attr vt dc
load netBundle {CONV_H_SLIDE:mux} 11 {CONV_H_SLIDE:mux(0)} {CONV_H_SLIDE:mux(1)} {CONV_H_SLIDE:mux(2)} {CONV_H_SLIDE:mux(3)} {CONV_H_SLIDE:mux(4)} {CONV_H_SLIDE:mux(5)} {CONV_H_SLIDE:mux(6)} {CONV_H_SLIDE:mux(7)} {CONV_H_SLIDE:mux(8)} {CONV_H_SLIDE:mux(9)} {CONV_H_SLIDE:mux(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-260 -attr oid 259 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:and} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-261 -attr oid 260 -attr vt c
load net {CONV_H_SLIDE:else:if:acc(0)} -attr vt dc
load net {CONV_H_SLIDE:else:if:acc(1)} -attr vt dc
load net {CONV_H_SLIDE:else:if:acc(2)} -attr vt dc
load netBundle {CONV_H_SLIDE:else:if:acc} 3 {CONV_H_SLIDE:else:if:acc(0)} {CONV_H_SLIDE:else:if:acc(1)} {CONV_H_SLIDE:else:if:acc(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-262 -attr oid 261 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load net {CONV_H_SLIDE:else:not(0)} -attr vt dc
load net {CONV_H_SLIDE:else:not(1)} -attr vt dc
load netBundle {CONV_H_SLIDE:else:not} 2 {CONV_H_SLIDE:else:not(0)} {CONV_H_SLIDE:else:not(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-263 -attr oid 262 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not}
load net {CONV_H_SLIDE:not#4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-264 -attr oid 263
load net {CONV_H_SLIDE:not#2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-265 -attr oid 264
load net {pad_input:or} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-266 -attr oid 265
load net {pad_input:and} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-267 -attr oid 266
load net {pad_input:mux1h} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-268 -attr oid 267
load net {pad_input:nor} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-269 -attr oid 268
load net {pad_input:mux1h#2(0)} -attr vt d
load net {pad_input:mux1h#2(1)} -attr vt d
load net {pad_input:mux1h#2(2)} -attr vt d
load net {pad_input:mux1h#2(3)} -attr vt d
load net {pad_input:mux1h#2(4)} -attr vt d
load net {pad_input:mux1h#2(5)} -attr vt d
load net {pad_input:mux1h#2(6)} -attr vt d
load net {pad_input:mux1h#2(7)} -attr vt d
load net {pad_input:mux1h#2(8)} -attr vt d
load net {pad_input:mux1h#2(9)} -attr vt d
load net {pad_input:mux1h#2(10)} -attr vt d
load net {pad_input:mux1h#2(11)} -attr vt d
load netBundle {pad_input:mux1h#2} 12 {pad_input:mux1h#2(0)} {pad_input:mux1h#2(1)} {pad_input:mux1h#2(2)} {pad_input:mux1h#2(3)} {pad_input:mux1h#2(4)} {pad_input:mux1h#2(5)} {pad_input:mux1h#2(6)} {pad_input:mux1h#2(7)} {pad_input:mux1h#2(8)} {pad_input:mux1h#2(9)} {pad_input:mux1h#2(10)} {pad_input:mux1h#2(11)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-270 -attr oid 269 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-271 -attr oid 270
load net {pad_input:or#1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-272 -attr oid 271
load net {pad_input:or#2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-273 -attr oid 272
load net {pad_input:or#3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-274 -attr oid 273
load net {pad_input:or#4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-275 -attr oid 274
load net {pad_input:or#5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-276 -attr oid 275
load net {pad_input:or#6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-277 -attr oid 276
load net {pad_input:or#7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-278 -attr oid 277
load net {pad_input:or#8} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-279 -attr oid 278
load net {pad_input:or#9} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-280 -attr oid 279
load net {pad_input:mux1h#4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-281 -attr oid 280
load net {pad_input:or#10} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-282 -attr oid 281
load net {pad_input:or#11} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-283 -attr oid 282
load net {pad_input:or#12} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-284 -attr oid 283
load net {pad_input:or#13} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-285 -attr oid 284
load net {pad_input:or#14} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-286 -attr oid 285
load net {pad_input:or#15} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-287 -attr oid 286
load net {pad_input:or#16} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-288 -attr oid 287
load net {pad_input:or#17} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-289 -attr oid 288
load net {pad_input:or#18} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-290 -attr oid 289
load net {pad_input:mux1h#1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-291 -attr oid 290
load net {pad_input:or#19} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-292 -attr oid 291
load net {pad_input:or#20} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-293 -attr oid 292
load net {not#101}
load net {not#103}
load net {and#79}
load net {and#80}
load net {and#81}
load net {not#63}
load net {CONV_NB_K:CONV_NB_K:and} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-294 -attr oid 293
load net {CONV_NB_K:nor} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-295 -attr oid 294
load net {CONV_NB_K:mux1h} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-296 -attr oid 295
load net {CONV_V_SLIDE:or#1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-297 -attr oid 296
load net {CONV_V_SLIDE:CONV_V_SLIDE:or} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-298 -attr oid 297
load net {CONV_V_SLIDE:nor} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-299 -attr oid 298
load net {CONV_V_SLIDE:mux1h#1(0)} -attr vt d
load net {CONV_V_SLIDE:mux1h#1(1)} -attr vt d
load net {CONV_V_SLIDE:mux1h#1(2)} -attr vt d
load netBundle {CONV_V_SLIDE:mux1h#1} 3 {CONV_V_SLIDE:mux1h#1(0)} {CONV_V_SLIDE:mux1h#1(1)} {CONV_V_SLIDE:mux1h#1(2)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-300 -attr oid 299 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load net {CONV_V_SLIDE:or} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-301 -attr oid 300
load net {mux(0)} -attr vt dc
load net {mux(1)} -attr vt dc
load net {mux(2)} -attr vt dc
load net {mux(3)} -attr vt dc
load net {mux(4)} -attr vt dc
load net {mux(5)} -attr vt dc
load net {mux(6)} -attr vt dc
load net {mux(7)} -attr vt dc
load net {mux(8)} -attr vt dc
load net {mux(9)} -attr vt dc
load net {mux(10)} -attr vt dc
load netBundle {mux} 11 {mux(0)} {mux(1)} {mux(2)} {mux(3)} {mux(4)} {mux(5)} {mux(6)} {mux(7)} {mux(8)} {mux(9)} {mux(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {CONV_K_W:or(0)} -attr vt dc
load net {CONV_K_W:or(1)} -attr vt dc
load net {CONV_K_W:or(2)} -attr vt dc
load net {CONV_K_W:or(3)} -attr vt dc
load net {CONV_K_W:or(4)} -attr vt dc
load net {CONV_K_W:or(5)} -attr vt dc
load net {CONV_K_W:or(6)} -attr vt dc
load net {CONV_K_W:or(7)} -attr vt dc
load net {CONV_K_W:or(8)} -attr vt dc
load net {CONV_K_W:or(9)} -attr vt dc
load net {CONV_K_W:or(10)} -attr vt dc
load netBundle {CONV_K_W:or} 11 {CONV_K_W:or(0)} {CONV_K_W:or(1)} {CONV_K_W:or(2)} {CONV_K_W:or(3)} {CONV_K_W:or(4)} {CONV_K_W:or(5)} {CONV_K_W:or(6)} {CONV_K_W:or(7)} {CONV_K_W:or(8)} {CONV_K_W:or(9)} {CONV_K_W:or(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-302 -attr oid 301 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:mux1h#2(0)} -attr vt dc
load net {CONV_K_W:mux1h#2(1)} -attr vt dc
load net {CONV_K_W:mux1h#2(2)} -attr vt dc
load net {CONV_K_W:mux1h#2(3)} -attr vt dc
load net {CONV_K_W:mux1h#2(4)} -attr vt dc
load net {CONV_K_W:mux1h#2(5)} -attr vt dc
load net {CONV_K_W:mux1h#2(6)} -attr vt dc
load net {CONV_K_W:mux1h#2(7)} -attr vt dc
load net {CONV_K_W:mux1h#2(8)} -attr vt dc
load net {CONV_K_W:mux1h#2(9)} -attr vt dc
load net {CONV_K_W:mux1h#2(10)} -attr vt dc
load netBundle {CONV_K_W:mux1h#2} 11 {CONV_K_W:mux1h#2(0)} {CONV_K_W:mux1h#2(1)} {CONV_K_W:mux1h#2(2)} {CONV_K_W:mux1h#2(3)} {CONV_K_W:mux1h#2(4)} {CONV_K_W:mux1h#2(5)} {CONV_K_W:mux1h#2(6)} {CONV_K_W:mux1h#2(7)} {CONV_K_W:mux1h#2(8)} {CONV_K_W:mux1h#2(9)} {CONV_K_W:mux1h#2(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-303 -attr oid 302 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:acc#68(0)} -attr vt dc
load net {CONV_K_W:acc#68(1)} -attr vt dc
load net {CONV_K_W:acc#68(2)} -attr vt dc
load net {CONV_K_W:acc#68(3)} -attr vt dc
load net {CONV_K_W:acc#68(4)} -attr vt dc
load net {CONV_K_W:acc#68(5)} -attr vt dc
load net {CONV_K_W:acc#68(6)} -attr vt dc
load net {CONV_K_W:acc#68(7)} -attr vt dc
load net {CONV_K_W:acc#68(8)} -attr vt dc
load net {CONV_K_W:acc#68(9)} -attr vt dc
load net {CONV_K_W:acc#68(10)} -attr vt dc
load netBundle {CONV_K_W:acc#68} 11 {CONV_K_W:acc#68(0)} {CONV_K_W:acc#68(1)} {CONV_K_W:acc#68(2)} {CONV_K_W:acc#68(3)} {CONV_K_W:acc#68(4)} {CONV_K_W:acc#68(5)} {CONV_K_W:acc#68(6)} {CONV_K_W:acc#68(7)} {CONV_K_W:acc#68(8)} {CONV_K_W:acc#68(9)} {CONV_K_W:acc#68(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-304 -attr oid 303 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#66(0)} -attr vt dc
load net {CONV_K_W:acc#66(1)} -attr vt dc
load net {CONV_K_W:acc#66(2)} -attr vt dc
load net {CONV_K_W:acc#66(3)} -attr vt dc
load net {CONV_K_W:acc#66(4)} -attr vt dc
load net {CONV_K_W:acc#66(5)} -attr vt dc
load net {CONV_K_W:acc#66(6)} -attr vt dc
load net {CONV_K_W:acc#66(7)} -attr vt dc
load net {CONV_K_W:acc#66(8)} -attr vt dc
load net {CONV_K_W:acc#66(9)} -attr vt dc
load net {CONV_K_W:acc#66(10)} -attr vt dc
load netBundle {CONV_K_W:acc#66} 11 {CONV_K_W:acc#66(0)} {CONV_K_W:acc#66(1)} {CONV_K_W:acc#66(2)} {CONV_K_W:acc#66(3)} {CONV_K_W:acc#66(4)} {CONV_K_W:acc#66(5)} {CONV_K_W:acc#66(6)} {CONV_K_W:acc#66(7)} {CONV_K_W:acc#66(8)} {CONV_K_W:acc#66(9)} {CONV_K_W:acc#66(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-305 -attr oid 304 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:or#6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-306 -attr oid 305
load net {CONV_K_W:or#8} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-307 -attr oid 306
load net {or#146}
load net {and#320}
load net {and#321}
load net {nor#24}
load net {and#323}
load net {not#167}
load net {and#324}
load net {not#168}
load net {CONV_K_W:or#7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-308 -attr oid 307
load net {CONV_K_W:or#5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-309 -attr oid 308
load net {CONV_K_W:or#2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-310 -attr oid 309
load net {CONV_K_W:mux1h#7(0)} -attr vt d
load net {CONV_K_W:mux1h#7(1)} -attr vt d
load net {CONV_K_W:mux1h#7(2)} -attr vt d
load net {CONV_K_W:mux1h#7(3)} -attr vt d
load net {CONV_K_W:mux1h#7(4)} -attr vt d
load net {CONV_K_W:mux1h#7(5)} -attr vt d
load netBundle {CONV_K_W:mux1h#7} 6 {CONV_K_W:mux1h#7(0)} {CONV_K_W:mux1h#7(1)} {CONV_K_W:mux1h#7(2)} {CONV_K_W:mux1h#7(3)} {CONV_K_W:mux1h#7(4)} {CONV_K_W:mux1h#7(5)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-311 -attr oid 310 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7}
load net {CONV_K_W:mux1h#9} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-312 -attr oid 311
load net {CONV_K_W:mux#90(0)} -attr vt d
load net {CONV_K_W:mux#90(1)} -attr vt d
load netBundle {CONV_K_W:mux#90} 2 {CONV_K_W:mux#90(0)} {CONV_K_W:mux#90(1)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-313 -attr oid 312 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#90}
load net {CONV_K_W:not} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-314 -attr oid 313
load inst "apply_conv:core_core:fsm:inst" "apply_conv:core_core:fsm" "orig" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-315 -attr oid 314 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst} -attr area 3.000000 -attr hier "/apply_conv/apply_conv:core/apply_conv:core_core:fsm"
load net {clk} -pin  "apply_conv:core_core:fsm:inst" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-316 -attr oid 315 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "apply_conv:core_core:fsm:inst" {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-317 -attr oid 316 -attr @path {/apply_conv/apply_conv:core/rst}
load net {fsm_output(0)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(0)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(1)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(1)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(2)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(2)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(3)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(3)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(4)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(4)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(5)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(5)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(6)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(6)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(7)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(7)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(8)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(8)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(9)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(9)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(10)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(10)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(11)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(11)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(12)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(12)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(13)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(13)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(14)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(14)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(15)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(15)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(16)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(16)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(17)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(17)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(18)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(18)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(19)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(19)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(20)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(20)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(21)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(21)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(22)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(22)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(23)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(23)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(24)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(24)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(25)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(25)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(26)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(26)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(27)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(27)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(28)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(28)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(29)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(29)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(30)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(30)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(31)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(31)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(32)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(32)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(33)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(33)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(34)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(34)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(35)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(35)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(36)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(36)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(37)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(37)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(38)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(38)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(39)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(39)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(40)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(40)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {PAD:for:for:not} -pin  "apply_conv:core_core:fsm:inst" {PAD:for:for.C#3_tr0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-318 -attr oid 317 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/PAD:for:for:not}
load net {PAD:for:not} -pin  "apply_conv:core_core:fsm:inst" {PAD:for.C#0_tr0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-319 -attr oid 318 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/PAD:for:not}
load net {PAD:PAD:xnor} -pin  "apply_conv:core_core:fsm:inst" {PAD.C#0_tr0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-320 -attr oid 319 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/PAD:PAD:xnor}
load net {CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm} -pin  "apply_conv:core_core:fsm:inst" {CONV_H_SLIDE.C#30_tr0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-321 -attr oid 320 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/CONV_H_SLIDE:asn(CONV_H_SLIDE.C#30_tr0)}
load net {CONV_V_SLIDE:acc(4)} -pin  "apply_conv:core_core:fsm:inst" {CONV_V_SLIDE.C#0_tr0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-322 -attr oid 321 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/CONV_V_SLIDE:slc(CONV_V_SLIDE:acc)(4)}
load net {CONV_NB_K:not} -pin  "apply_conv:core_core:fsm:inst" {CONV_NB_K.C#0_tr0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-323 -attr oid 322 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/CONV_NB_K:not}
load inst "conv_in:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-324 -attr oid 323 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(conv_out:rsc.triosy:obj.ld).cse} -pin  "conv_in:rsc.triosy:obj" {ld} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-325 -attr oid 324 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld).cse}
load net {conv_in:rsc.triosy.lz} -pin  "conv_in:rsc.triosy:obj" {lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-326 -attr oid 325 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy.lz}
load inst "conv_out:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-327 -attr oid 326 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(conv_out:rsc.triosy:obj.ld).cse} -pin  "conv_out:rsc.triosy:obj" {ld} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-328 -attr oid 327 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld).cse}
load net {conv_out:rsc.triosy.lz} -pin  "conv_out:rsc.triosy:obj" {lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-329 -attr oid 328 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy.lz}
load inst "CONV_K_W:acc#20:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-330 -attr oid 329 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#20:rg} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)"
load net {CONV_NB_K:mux1h} -pin  "CONV_K_W:acc#20:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:conc.tmpw}
load net {CONV_NB_K:CONV_NB_K:and} -pin  "CONV_K_W:acc#20:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:conc.tmpw}
load net {PWR} -pin  "CONV_K_W:acc#20:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/1#16}
load net {GND} -pin  "CONV_K_W:acc#20:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/1#16}
load net {GND} -pin  "CONV_K_W:acc#20:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out(0)} -pin  "CONV_K_W:acc#20:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out(1)} -pin  "CONV_K_W:acc#20:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load inst "CONV_H_SLIDE:acc#15:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-331 -attr oid 330 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15:rg} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)"
load net {PAD:for:for:mux.tmpw(0)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(1)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(2)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(3)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(4)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(5)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(6)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(7)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux#1.tmpw(0)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(1)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(2)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(3)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(4)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(5)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(6)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {GND} -pin  "CONV_H_SLIDE:acc#15:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#1(0)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(1)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(2)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(3)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(4)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(5)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(6)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(7)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load inst "CONV_H_SLIDE:acc#12:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-332 -attr oid 331 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#12:rg} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)"
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:mux1h#1(0)} -pin  "CONV_H_SLIDE:acc#12:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_V_SLIDE:mux1h#1(1)} -pin  "CONV_H_SLIDE:acc#12:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_V_SLIDE:mux1h#1(2)} -pin  "CONV_H_SLIDE:acc#12:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:or} -pin  "CONV_H_SLIDE:acc#12:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {GND} -pin  "CONV_H_SLIDE:acc#12:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#2(0)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(1)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(2)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(3)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(4)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(5)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(6)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(7)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load inst "CONV_H_SLIDE:mul:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-333 -attr oid 332 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mul:rg} -attr area 18.000000 -attr delay 3.405465 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)"
load net {CONV_H_SLIDE:mux#9.tmpw(0)} -pin  "CONV_H_SLIDE:mul:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#9.tmpw}
load net {CONV_H_SLIDE:mux#9.tmpw(1)} -pin  "CONV_H_SLIDE:mul:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#9.tmpw}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/75}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(2)} -attr @path {/apply_conv/apply_conv:core/75}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(3)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(4)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(5)} -attr @path {/apply_conv/apply_conv:core/75}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(6)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(7)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(8)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(9)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(10)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(11)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(12)} -attr @path {/apply_conv/apply_conv:core/75}
load net {z.out#3(0)} -pin  "CONV_H_SLIDE:mul:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(1)} -pin  "CONV_H_SLIDE:mul:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(2)} -pin  "CONV_H_SLIDE:mul:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(3)} -pin  "CONV_H_SLIDE:mul:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(4)} -pin  "CONV_H_SLIDE:mul:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(5)} -pin  "CONV_H_SLIDE:mul:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(6)} -pin  "CONV_H_SLIDE:mul:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(7)} -pin  "CONV_H_SLIDE:mul:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(8)} -pin  "CONV_H_SLIDE:mul:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(9)} -pin  "CONV_H_SLIDE:mul:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(10)} -pin  "CONV_H_SLIDE:mul:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(11)} -pin  "CONV_H_SLIDE:mul:rg" {z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(12)} -pin  "CONV_H_SLIDE:mul:rg" {z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(13)} -pin  "CONV_H_SLIDE:mul:rg" {z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load inst "CONV_H_SLIDE:acc#5:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-334 -attr oid 333 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5:rg} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)"
load net {CONV_H_SLIDE:mux#7.tmpw(0)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(1)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(2)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(3)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(4)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(5)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(6)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(7)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {PWR} -pin  "CONV_H_SLIDE:acc#5:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/1#16}
load net {GND} -pin  "CONV_H_SLIDE:acc#5:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/1#16}
load net {GND} -pin  "CONV_H_SLIDE:acc#5:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#4(0)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(1)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(2)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(3)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(4)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(5)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(6)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(7)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load inst "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(4,1,10,1,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-335 -attr oid 334 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg} -attr area 18.000000 -attr delay 3.295898 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(4,1,10,1,11)"
load net {CONV_K_W:mux1h#8.tmpw(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {CONV_K_W:mux1h#8.tmpw(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {CONV_K_W:mux1h#8.tmpw(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {CONV_K_W:mux1h#8.tmpw(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {pad_input:rsci.data_out_d(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(8)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {pad_input:rsci.data_out_d(9)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#160.tmpw}
load net {z.out#5(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(8)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(9)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(10)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:mul#10:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load inst "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-336 -attr oid 335 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {and.tmpw(0)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(1)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(2)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(3)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(4)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(5)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(6)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(7)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(8)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(9)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(10)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(0)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(1)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(2)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(3)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(4)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(5)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(6)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(7)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(8)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(9)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(10)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {b(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {GND} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#6(0)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:acc#10:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load inst "CONV_K_W:acc#53:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-337 -attr oid 336 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53:rg} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {CONV_K_W:CONV_K_W:mux.tmpw(0)} -pin  "CONV_K_W:acc#53:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(1)} -pin  "CONV_K_W:acc#53:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(2)} -pin  "CONV_K_W:acc#53:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(3)} -pin  "CONV_K_W:acc#53:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(4)} -pin  "CONV_K_W:acc#53:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(5)} -pin  "CONV_K_W:acc#53:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(6)} -pin  "CONV_K_W:acc#53:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(7)} -pin  "CONV_K_W:acc#53:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(8)} -pin  "CONV_K_W:acc#53:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(9)} -pin  "CONV_K_W:acc#53:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(10)} -pin  "CONV_K_W:acc#53:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(0)} -pin  "CONV_K_W:acc#53:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(1)} -pin  "CONV_K_W:acc#53:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(2)} -pin  "CONV_K_W:acc#53:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(3)} -pin  "CONV_K_W:acc#53:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(4)} -pin  "CONV_K_W:acc#53:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(5)} -pin  "CONV_K_W:acc#53:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(6)} -pin  "CONV_K_W:acc#53:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(7)} -pin  "CONV_K_W:acc#53:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(8)} -pin  "CONV_K_W:acc#53:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(9)} -pin  "CONV_K_W:acc#53:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(10)} -pin  "CONV_K_W:acc#53:rg" {b(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {GND} -pin  "CONV_K_W:acc#53:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#7(0)} -pin  "CONV_K_W:acc#53:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(1)} -pin  "CONV_K_W:acc#53:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(2)} -pin  "CONV_K_W:acc#53:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(3)} -pin  "CONV_K_W:acc#53:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(4)} -pin  "CONV_K_W:acc#53:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(5)} -pin  "CONV_K_W:acc#53:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(6)} -pin  "CONV_K_W:acc#53:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(7)} -pin  "CONV_K_W:acc#53:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(8)} -pin  "CONV_K_W:acc#53:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(9)} -pin  "CONV_K_W:acc#53:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(10)} -pin  "CONV_K_W:acc#53:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load inst "CONV_K_W:acc#44:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-338 -attr oid 337 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#44:rg} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {CONV_K_W:mux1h#6.tmpw(0)} -pin  "CONV_K_W:acc#44:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(1)} -pin  "CONV_K_W:acc#44:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(2)} -pin  "CONV_K_W:acc#44:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(3)} -pin  "CONV_K_W:acc#44:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(4)} -pin  "CONV_K_W:acc#44:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(5)} -pin  "CONV_K_W:acc#44:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(6)} -pin  "CONV_K_W:acc#44:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(7)} -pin  "CONV_K_W:acc#44:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(8)} -pin  "CONV_K_W:acc#44:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(9)} -pin  "CONV_K_W:acc#44:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(10)} -pin  "CONV_K_W:acc#44:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux.tmpw(0)} -pin  "CONV_K_W:acc#44:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(1)} -pin  "CONV_K_W:acc#44:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(2)} -pin  "CONV_K_W:acc#44:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(3)} -pin  "CONV_K_W:acc#44:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(4)} -pin  "CONV_K_W:acc#44:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(5)} -pin  "CONV_K_W:acc#44:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(6)} -pin  "CONV_K_W:acc#44:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(7)} -pin  "CONV_K_W:acc#44:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(8)} -pin  "CONV_K_W:acc#44:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(9)} -pin  "CONV_K_W:acc#44:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(10)} -pin  "CONV_K_W:acc#44:rg" {b(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {GND} -pin  "CONV_K_W:acc#44:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#8(0)} -pin  "CONV_K_W:acc#44:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(1)} -pin  "CONV_K_W:acc#44:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(2)} -pin  "CONV_K_W:acc#44:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(3)} -pin  "CONV_K_W:acc#44:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(4)} -pin  "CONV_K_W:acc#44:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(5)} -pin  "CONV_K_W:acc#44:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(6)} -pin  "CONV_K_W:acc#44:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(7)} -pin  "CONV_K_W:acc#44:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(8)} -pin  "CONV_K_W:acc#44:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(9)} -pin  "CONV_K_W:acc#44:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(10)} -pin  "CONV_K_W:acc#44:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load inst "CONV_K_W:acc#59:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-339 -attr oid 338 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59:rg} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {z.out#6(0)} -pin  "CONV_K_W:acc#59:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "CONV_K_W:acc#59:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "CONV_K_W:acc#59:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "CONV_K_W:acc#59:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "CONV_K_W:acc#59:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "CONV_K_W:acc#59:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "CONV_K_W:acc#59:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "CONV_K_W:acc#59:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "CONV_K_W:acc#59:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "CONV_K_W:acc#59:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "CONV_K_W:acc#59:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {CONV_K_W:mux#80.tmpw(0)} -pin  "CONV_K_W:acc#59:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(1)} -pin  "CONV_K_W:acc#59:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(2)} -pin  "CONV_K_W:acc#59:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(3)} -pin  "CONV_K_W:acc#59:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(4)} -pin  "CONV_K_W:acc#59:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(5)} -pin  "CONV_K_W:acc#59:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(6)} -pin  "CONV_K_W:acc#59:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(7)} -pin  "CONV_K_W:acc#59:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(8)} -pin  "CONV_K_W:acc#59:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(9)} -pin  "CONV_K_W:acc#59:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(10)} -pin  "CONV_K_W:acc#59:rg" {b(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {GND} -pin  "CONV_K_W:acc#59:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#9(0)} -pin  "CONV_K_W:acc#59:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(1)} -pin  "CONV_K_W:acc#59:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(2)} -pin  "CONV_K_W:acc#59:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(3)} -pin  "CONV_K_W:acc#59:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(4)} -pin  "CONV_K_W:acc#59:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(5)} -pin  "CONV_K_W:acc#59:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(6)} -pin  "CONV_K_W:acc#59:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(7)} -pin  "CONV_K_W:acc#59:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(8)} -pin  "CONV_K_W:acc#59:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(9)} -pin  "CONV_K_W:acc#59:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(10)} -pin  "CONV_K_W:acc#59:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load inst "CONV_K_W:acc#58:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-340 -attr oid 339 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58:rg} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {z.out#6(0)} -pin  "CONV_K_W:acc#58:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "CONV_K_W:acc#58:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "CONV_K_W:acc#58:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "CONV_K_W:acc#58:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "CONV_K_W:acc#58:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "CONV_K_W:acc#58:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "CONV_K_W:acc#58:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "CONV_K_W:acc#58:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "CONV_K_W:acc#58:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "CONV_K_W:acc#58:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "CONV_K_W:acc#58:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {CONV_K_W:mux#82.tmpw(0)} -pin  "CONV_K_W:acc#58:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(1)} -pin  "CONV_K_W:acc#58:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(2)} -pin  "CONV_K_W:acc#58:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(3)} -pin  "CONV_K_W:acc#58:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(4)} -pin  "CONV_K_W:acc#58:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(5)} -pin  "CONV_K_W:acc#58:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(6)} -pin  "CONV_K_W:acc#58:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(7)} -pin  "CONV_K_W:acc#58:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(8)} -pin  "CONV_K_W:acc#58:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(9)} -pin  "CONV_K_W:acc#58:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(10)} -pin  "CONV_K_W:acc#58:rg" {b(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {GND} -pin  "CONV_K_W:acc#58:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#10(0)} -pin  "CONV_K_W:acc#58:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(1)} -pin  "CONV_K_W:acc#58:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(2)} -pin  "CONV_K_W:acc#58:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(3)} -pin  "CONV_K_W:acc#58:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(4)} -pin  "CONV_K_W:acc#58:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(5)} -pin  "CONV_K_W:acc#58:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(6)} -pin  "CONV_K_W:acc#58:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(7)} -pin  "CONV_K_W:acc#58:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(8)} -pin  "CONV_K_W:acc#58:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(9)} -pin  "CONV_K_W:acc#58:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(10)} -pin  "CONV_K_W:acc#58:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load inst "CONV_K_W:acc#47:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-341 -attr oid 340 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47:rg} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {CONV_K_W:mux#83.tmpw(0)} -pin  "CONV_K_W:acc#47:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(1)} -pin  "CONV_K_W:acc#47:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(2)} -pin  "CONV_K_W:acc#47:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(3)} -pin  "CONV_K_W:acc#47:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(4)} -pin  "CONV_K_W:acc#47:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(5)} -pin  "CONV_K_W:acc#47:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(6)} -pin  "CONV_K_W:acc#47:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(7)} -pin  "CONV_K_W:acc#47:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(8)} -pin  "CONV_K_W:acc#47:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(9)} -pin  "CONV_K_W:acc#47:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(10)} -pin  "CONV_K_W:acc#47:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#84.tmpw(0)} -pin  "CONV_K_W:acc#47:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(1)} -pin  "CONV_K_W:acc#47:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(2)} -pin  "CONV_K_W:acc#47:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(3)} -pin  "CONV_K_W:acc#47:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(4)} -pin  "CONV_K_W:acc#47:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(5)} -pin  "CONV_K_W:acc#47:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(6)} -pin  "CONV_K_W:acc#47:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(7)} -pin  "CONV_K_W:acc#47:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(8)} -pin  "CONV_K_W:acc#47:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(9)} -pin  "CONV_K_W:acc#47:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(10)} -pin  "CONV_K_W:acc#47:rg" {b(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {GND} -pin  "CONV_K_W:acc#47:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#11(0)} -pin  "CONV_K_W:acc#47:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(1)} -pin  "CONV_K_W:acc#47:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(2)} -pin  "CONV_K_W:acc#47:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(3)} -pin  "CONV_K_W:acc#47:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(4)} -pin  "CONV_K_W:acc#47:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(5)} -pin  "CONV_K_W:acc#47:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(6)} -pin  "CONV_K_W:acc#47:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(7)} -pin  "CONV_K_W:acc#47:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(8)} -pin  "CONV_K_W:acc#47:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(9)} -pin  "CONV_K_W:acc#47:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(10)} -pin  "CONV_K_W:acc#47:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load inst "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(7,0,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-342 -attr oid 341 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg} -attr area 692.000000 -attr delay 2.838098 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(7,0,7,0,14)"
load net {CONV_K_W:mux1h#9} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {CONV_K_W:mux1h#7(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {CONV_K_W:mux1h#7(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {CONV_K_W:mux1h#7(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {CONV_K_W:mux1h#7(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {CONV_K_W:mux1h#7(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {CONV_K_W:mux1h#7(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#158.tmpw}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {b(2)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {b(3)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {b(4)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {b(5)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {b(6)} -attr @path {/apply_conv/apply_conv:core/81}
load net {z.out#12(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(8)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(9)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(10)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(11)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(12)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(13)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:mul:rg" {z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load inst "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-343 -attr oid 342 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {z.out#12(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(11)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(12)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(13)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {a(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1).tmpw}
load net {GND} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#13(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(11)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(12)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(13)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14:rg" {z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load inst "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-344 -attr oid 343 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {z.out#12(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(11)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(12)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(13)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {a(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {CONV_K_W:acc#2.psp#5.sva(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {CONV_K_W:acc#2.psp#5.sva(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {CONV_K_W:acc#2.psp#5.sva(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {CONV_K_W:acc#2.psp#5.sva(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {CONV_K_W:acc#2.psp#5.sva(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {CONV_K_W:acc#2.psp#5.sva(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {CONV_K_W:acc#2.psp#5.sva(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(7-1).tmpw}
load net {GND} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#14(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(11)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(12)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(13)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14:rg" {z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load inst "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-345 -attr oid 344 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {z.out#12(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(11)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(12)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(13)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {a(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {GND} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#15(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(11)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(12)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(13)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14:rg" {z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load inst "CONV_K_W:acc#21:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(3,0,3,0,3)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-346 -attr oid 345 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#21:rg} -attr area 3.000000 -attr delay 1.240000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(3,0,3,0,3)"
load net {CONV_K_W:mux#90(0)} -pin  "CONV_K_W:acc#21:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#157.tmpw}
load net {CONV_K_W:mux#90(1)} -pin  "CONV_K_W:acc#21:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#157.tmpw}
load net {fsm_output(39)} -pin  "CONV_K_W:acc#21:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#157.tmpw}
load net {PWR} -pin  "CONV_K_W:acc#21:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exu.tmpw}
load net {CONV_K_W:not} -pin  "CONV_K_W:acc#21:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exu.tmpw}
load net {GND} -pin  "CONV_K_W:acc#21:rg" {b(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exu.tmpw}
load net {GND} -pin  "CONV_K_W:acc#21:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#16(0)} -pin  "CONV_K_W:acc#21:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#16}
load net {z.out#16(1)} -pin  "CONV_K_W:acc#21:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#16}
load net {z.out#16(2)} -pin  "CONV_K_W:acc#21:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#16}
load inst "reg(PAD:for:for:c(7:0))" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-347 -attr oid 346 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c(7:0))}
load net {PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "reg(PAD:for:for:c(7:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "reg(PAD:for:for:c(7:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "reg(PAD:for:for:c(7:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "reg(PAD:for:for:c(7:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "reg(PAD:for:for:c(7:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "reg(PAD:for:for:c(7:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "reg(PAD:for:for:c(7:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "reg(PAD:for:for:c(7:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {clk} -pin  "reg(PAD:for:for:c(7:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-348 -attr oid 347 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:c(7:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "reg(PAD:for:for:c(7:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "reg(PAD:for:for:c(7:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "reg(PAD:for:for:c(7:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "reg(PAD:for:for:c(7:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "reg(PAD:for:for:c(7:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "reg(PAD:for:for:c(7:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "reg(PAD:for:for:c(7:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "reg(PAD:for:for:c(7:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load inst "PAD:for:for:c:PAD:for:for:c:and" "and(2,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-349 -attr oid 348 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and} -attr area 8.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(8,2)"
load net {PAD:for:for:c(7:0).sva#4(0)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(1)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(2)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(3)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(4)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(5)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(6)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(7)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load inst "PAD:for:for:c:nor" "nor(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:nor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {fsm_output(0)} -pin  "PAD:for:for:c:nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#5}
load net {fsm_output(5)} -pin  "PAD:for:for:c:nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#2}
load net {fsm_output(6)} -pin  "PAD:for:for:c:nor" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#3}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:nor}
load inst "reg(PAD:for:r(6:0))" "reg(7,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-350 -attr oid 349 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:r(6:0))}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} -pin  "reg(PAD:for:r(6:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} -pin  "reg(PAD:for:r(6:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} -pin  "reg(PAD:for:r(6:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} -pin  "reg(PAD:for:r(6:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} -pin  "reg(PAD:for:r(6:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} -pin  "reg(PAD:for:r(6:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -pin  "reg(PAD:for:r(6:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {clk} -pin  "reg(PAD:for:r(6:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-351 -attr oid 350 -attr @path {/apply_conv/apply_conv:core/clk}
load net {or#14} -pin  "reg(PAD:for:r(6:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/or#14}
load net {rst} -pin  "reg(PAD:for:r(6:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:r(6:0).sva#4(0)} -pin  "reg(PAD:for:r(6:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "reg(PAD:for:r(6:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "reg(PAD:for:r(6:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "reg(PAD:for:r(6:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "reg(PAD:for:r(6:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "reg(PAD:for:r(6:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "reg(PAD:for:r(6:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load inst "PAD:for:r:PAD:for:r:PAD:for:r:and#1" "and(2,7)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-352 -attr oid 351 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1} -attr area 7.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(7,2)"
load net {z.out#2(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#1}
load net {z.out#2(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#1}
load net {z.out#2(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#1}
load net {z.out#2(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#1}
load net {z.out#2(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#1}
load net {z.out#2(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#1}
load net {z.out#2(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load inst "PAD:d:not" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-353 -attr oid 352 -attr @path {/apply_conv/apply_conv:core/PAD:d:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "PAD:d:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load net {PAD:d:not} -pin  "PAD:d:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:d:not}
load inst "or#14" "or(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#14} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#14" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#1}
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "or#14" {A1(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load net {or#14} -pin  "or#14" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or#14}
load inst "reg(PAD:d(1:PAD:d:or" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-354 -attr oid 353 -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "reg(PAD:d(1:PAD:d:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#4}
load net {fsm_output(6)} -pin  "reg(PAD:d(1:PAD:d:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#1}
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "reg(PAD:d(1:PAD:d:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load inst "reg(PAD:d(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-355 -attr oid 354 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:0))}
load net {PAD:d:PAD:d:PAD:d:and#1(0)} -pin  "reg(PAD:d(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {PAD:d:PAD:d:PAD:d:and#1(1)} -pin  "reg(PAD:d(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {GND} -pin  "reg(PAD:d(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {GND} -pin  "reg(PAD:d(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {clk} -pin  "reg(PAD:d(1:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-356 -attr oid 355 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "reg(PAD:d(1:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load net {rst} -pin  "reg(PAD:d(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:d(1:0).sva#3(0)} -pin  "reg(PAD:d(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:d(1:0).sva#3(1)} -pin  "reg(PAD:d(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load inst "PAD:d:PAD:d:PAD:d:and#1" "and(2,2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-357 -attr oid 356 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {z.out(0)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out(1)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {fsm_output(6)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs#1}
load net {fsm_output(6)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs#1}
load net {PAD:d:PAD:d:PAD:d:and#1(0)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {PAD:d:PAD:d:PAD:d:and#1(1)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load inst "reg(o_d(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-358 -attr oid 357 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:0))}
load net {PAD:d:PAD:d:PAD:d:and(0)} -pin  "reg(o_d(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {PAD:d:PAD:d:PAD:d:and(1)} -pin  "reg(o_d(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {GND} -pin  "reg(o_d(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {GND} -pin  "reg(o_d(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {clk} -pin  "reg(o_d(1:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-359 -attr oid 358 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(o_d(1:o_d:or} -pin  "reg(o_d(1:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:o_d:or}
load net {rst} -pin  "reg(o_d(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {o_d(1:0).sva#1(0)} -pin  "reg(o_d(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {o_d(1:0).sva#1(1)} -pin  "reg(o_d(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load inst "PAD:d:PAD:d:PAD:d:and" "and(2,2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-360 -attr oid 359 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {z.out(0)} -pin  "PAD:d:PAD:d:PAD:d:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out(1)} -pin  "PAD:d:PAD:d:PAD:d:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {fsm_output(39)} -pin  "PAD:d:PAD:d:PAD:d:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs}
load net {fsm_output(39)} -pin  "PAD:d:PAD:d:PAD:d:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs}
load net {PAD:d:PAD:d:PAD:d:and(0)} -pin  "PAD:d:PAD:d:PAD:d:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {PAD:d:PAD:d:PAD:d:and(1)} -pin  "PAD:d:PAD:d:PAD:d:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load inst "reg(o_d(1:o_d:or" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-361 -attr oid 360 -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:o_d:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "reg(o_d(1:o_d:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#10}
load net {fsm_output(39)} -pin  "reg(o_d(1:o_d:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#4}
load net {reg(o_d(1:o_d:or} -pin  "reg(o_d(1:o_d:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:o_d:or}
load inst "reg(conv_out:rsc.triosy:obj.ld)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-362 -attr oid 361 -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld)}
load net {and#77} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {D(0)} -attr @path {/apply_conv/apply_conv:core/and#77}
load net {GND} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {clk} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-363 -attr oid 362 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(conv_out:rsc.triosy:obj.ld).cse} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld).cse}
load inst "and#77" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#77} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_NB_K:not#1} -pin  "and#77" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:not#1}
load net {fsm_output(39)} -pin  "and#77" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#1}
load net {and#77} -pin  "and#77" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#77}
load inst "CONV_NB_K:not#1" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-364 -attr oid 363 -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {z.out#16(2)} -pin  "CONV_NB_K:not#1" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(z.out#16)(2)}
load net {CONV_NB_K:not#1} -pin  "CONV_NB_K:not#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:not#1}
load inst "or#9" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-365 -attr oid 364 -attr @path {/apply_conv/apply_conv:core/or#9} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {PAD:for:for:acc#1(7)} -pin  "or#9" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:acc#1)(7)}
load net {PAD:for:for:oif:not} -pin  "or#9" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:not}
load net {or#9.cse} -pin  "or#9" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or#9.cse}
load inst "PAD:for:for:acc#1" "add(7,0,1,1,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-366 -attr oid 365 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,1,1,8)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "PAD:for:for:acc#1" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "PAD:for:for:acc#1" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "PAD:for:for:acc#1" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "PAD:for:for:acc#1" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "PAD:for:for:acc#1" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "PAD:for:for:acc#1" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "PAD:for:for:acc#1" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PWR} -pin  "PAD:for:for:acc#1" {B(0)} -attr @path {/apply_conv/apply_conv:core/-1}
load net {PAD:for:for:acc#1(0)} -pin  "PAD:for:for:acc#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(1)} -pin  "PAD:for:for:acc#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(2)} -pin  "PAD:for:for:acc#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(3)} -pin  "PAD:for:for:acc#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(4)} -pin  "PAD:for:for:acc#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(5)} -pin  "PAD:for:for:acc#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(6)} -pin  "PAD:for:for:acc#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(7)} -pin  "PAD:for:for:acc#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load inst "PAD:for:for:oif:not" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-367 -attr oid 366 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {PAD:for:for:oif:acc(7)} -pin  "PAD:for:for:oif:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oelse:slc(PAD:for:for:oif:acc)(7)}
load net {PAD:for:for:oif:not} -pin  "PAD:for:for:oif:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:not}
load inst "PAD:for:for:oif:acc" "add(7,0,8,-1,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-368 -attr oid 367 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "PAD:for:for:oif:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:oelse:asn#1)}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "PAD:for:for:oif:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:oelse:asn#1)}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "PAD:for:for:oif:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:oelse:asn#1)}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "PAD:for:for:oif:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:oelse:asn#1)}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "PAD:for:for:oif:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:oelse:asn#1)}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "PAD:for:for:oif:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:oelse:asn#1)}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "PAD:for:for:oif:acc" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:oelse:asn#1)}
load net {PWR} -pin  "PAD:for:for:oif:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {PWR} -pin  "PAD:for:for:oif:acc" {B(1)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {PWR} -pin  "PAD:for:for:oif:acc" {B(2)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "PAD:for:for:oif:acc" {B(3)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "PAD:for:for:oif:acc" {B(4)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "PAD:for:for:oif:acc" {B(5)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "PAD:for:for:oif:acc" {B(6)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {PWR} -pin  "PAD:for:for:oif:acc" {B(7)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {PAD:for:for:oif:acc(0)} -pin  "PAD:for:for:oif:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:oif:acc(1)} -pin  "PAD:for:for:oif:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:oif:acc(2)} -pin  "PAD:for:for:oif:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:oif:acc(3)} -pin  "PAD:for:for:oif:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:oif:acc(4)} -pin  "PAD:for:for:oif:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:oif:acc(5)} -pin  "PAD:for:for:oif:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:oif:acc(6)} -pin  "PAD:for:for:oif:acc" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load net {PAD:for:for:oif:acc(7)} -pin  "PAD:for:for:oif:acc" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:acc}
load inst "reg(PAD:for:for:if:acc.ncse)" "reg(14,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-369 -attr oid 368 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc.ncse)}
load net {PAD:for:for:if:acc.ncse(0)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(1)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(2)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(3)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(4)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(5)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(6)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(7)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(8)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(9)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(10)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(11)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(12)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(13)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(PAD:for:for:if:acc.ncse)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-370 -attr oid 369 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:if:acc.ncse)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:if:acc.ncse#2(0)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(1)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(2)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(3)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(4)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(5)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(6)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(7)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(8)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(9)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(10)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(11)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(12)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(13)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load inst "reg(PAD:for:for:if:acc#3.ncse)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-371 -attr oid 370 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#3.ncse)}
load net {PAD:for:for:if:acc#3.ncse(0)} -pin  "reg(PAD:for:for:if:acc#3.ncse)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(0)#1}
load net {GND} -pin  "reg(PAD:for:for:if:acc#3.ncse)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:if:acc#3.ncse)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-372 -attr oid 371 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:if:acc#3.ncse)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(PAD:for:for:if:acc#3.ncse).cse} -pin  "reg(PAD:for:for:if:acc#3.ncse)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#3.ncse).cse}
load inst "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-373 -attr oid 372 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)}
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)#2}
load net {GND} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-374 -attr oid 373 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1}
load inst "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-375 -attr oid 374 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)}
load net {PAD:for:for:c:mux#1} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:mux#1}
load net {GND} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-376 -attr oid 375 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm}
load inst "PAD:for:for:c:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-377 -attr oid 376 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:mux#1} -attr area 1.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,1,2)"
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm} -pin  "PAD:for:for:c:mux#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm}
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:c:mux#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)#1}
load net {fsm_output(2)} -pin  "PAD:for:for:c:mux#1" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#7}
load net {PAD:for:for:c:mux#1} -pin  "PAD:for:for:c:mux#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:mux#1}
load inst "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" "reg(5,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-378 -attr oid 377 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1}
load net {PAD:for:for:else:else:acc#5.psp.sva(0)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(1)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(2)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(3)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(4)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#152}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#152}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#152}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#152}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#152}
load net {clk} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-379 -attr oid 378 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load inst "reg(PAD:for:for:else:else:acc#5.psp)" "reg(3,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-380 -attr oid 379 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:acc#5.psp)}
load net {PAD:for:for:else:else:acc#5.psp.sva(5)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5)}
load net {PAD:for:for:else:else:acc#5.psp.sva(6)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5)}
load net {PAD:for:for:else:else:acc#5.psp.sva(7)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5)}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#153}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#153}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#153}
load net {clk} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-381 -attr oid 380 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load inst "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-382 -attr oid 381 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:if:PAD:for:for:else:if:or)}
load net {PAD:for:for:else:if:mux} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:mux}
load net {GND} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-383 -attr oid 382 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load inst "PAD:for:for:else:if:mux" "mux(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-384 -attr oid 383 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:mux} -attr area 1.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,1,2)"
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "PAD:for:for:else:if:mux" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load net {or} -pin  "PAD:for:for:else:if:mux" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or}
load net {fsm_output(2)} -pin  "PAD:for:for:else:if:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#6}
load net {PAD:for:for:else:if:mux} -pin  "PAD:for:for:else:if:mux" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:mux}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-385 -attr oid 384 -attr @path {/apply_conv/apply_conv:core/or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {PAD:for:for:else:acc(8)} -pin  "or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:slc(PAD:for:for:else:acc)(8)}
load net {PAD:for:for:else:oif:not} -pin  "or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:not}
load net {or} -pin  "or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or}
load inst "PAD:for:for:else:acc" "add(8,0,1,1,9)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-386 -attr oid 385 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,1,1,9)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:else:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:else:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:else:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:else:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:else:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:else:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:else:acc" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:else:acc" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PWR} -pin  "PAD:for:for:else:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/-1}
load net {PAD:for:for:else:acc(0)} -pin  "PAD:for:for:else:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(1)} -pin  "PAD:for:for:else:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(2)} -pin  "PAD:for:for:else:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(3)} -pin  "PAD:for:for:else:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(4)} -pin  "PAD:for:for:else:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(5)} -pin  "PAD:for:for:else:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(6)} -pin  "PAD:for:for:else:acc" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(7)} -pin  "PAD:for:for:else:acc" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(8)} -pin  "PAD:for:for:else:acc" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load inst "PAD:for:for:else:oif:not" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-387 -attr oid 386 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {PAD:for:for:else:oif:acc(8)} -pin  "PAD:for:for:else:oif:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oelse:slc(PAD:for:for:else:oif:acc)(8)}
load net {PAD:for:for:else:oif:not} -pin  "PAD:for:for:else:oif:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:not}
load inst "PAD:for:for:else:oif:acc" "add(8,0,9,-1,9)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-388 -attr oid 387 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc} -attr area 9.000000 -attr delay 1.390000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(9,0,8,0,9)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:else:oif:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:else:oif:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:else:oif:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:else:oif:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:else:oif:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:else:oif:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:else:oif:acc" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:else:oif:acc" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(1)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(2)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(3)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(4)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {GND} -pin  "PAD:for:for:else:oif:acc" {B(5)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(6)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {GND} -pin  "PAD:for:for:else:oif:acc" {B(7)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(8)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PAD:for:for:else:oif:acc(0)} -pin  "PAD:for:for:else:oif:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(1)} -pin  "PAD:for:for:else:oif:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(2)} -pin  "PAD:for:for:else:oif:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(3)} -pin  "PAD:for:for:else:oif:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(4)} -pin  "PAD:for:for:else:oif:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(5)} -pin  "PAD:for:for:else:oif:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(6)} -pin  "PAD:for:for:else:oif:acc" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(7)} -pin  "PAD:for:for:else:oif:acc" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(8)} -pin  "PAD:for:for:else:oif:acc" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load inst "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-389 -attr oid 388 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:slc(PAD:for:for:acc)(7))}
load net {z.out#1(7)} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:slc(z.out#1)(7)}
load net {GND} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-390 -attr oid 389 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(1)} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#4}
load net {rst} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:slc(PAD:for:for:acc)(7).itm} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7).itm}
load inst "reg(PAD:for:for:if:PAD:for:for:if:or)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-391 -attr oid 390 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:PAD:for:for:if:or)}
load net {or#9.cse} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {D(0)} -attr @path {/apply_conv/apply_conv:core/or#9.cse}
load net {GND} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-392 -attr oid 391 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(1)} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#10}
load net {rst} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:if:PAD:for:for:if:or.itm} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:or.itm}
load inst "reg(PAD:for:for:c(7:0))#1" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-393 -attr oid 392 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c(7:0))#1}
load net {z.out#4(0)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(1)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(2)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(3)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(4)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(5)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(6)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(7)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {clk} -pin  "reg(PAD:for:for:c(7:0))#1" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-394 -attr oid 393 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(1)} -pin  "reg(PAD:for:for:c(7:0))#1" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#9}
load net {rst} -pin  "reg(PAD:for:for:c(7:0))#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c(7:0).sva#4(0)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(1)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(2)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(3)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(4)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(5)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(6)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(7)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load inst "reg(PAD:for:for:else:else:acc.itm(14:1))" "reg(14,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-395 -attr oid 394 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:acc.itm(14:1))}
load net {PAD:for:for:if:acc.ncse#2(0)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(1)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(2)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(3)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(4)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(5)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(6)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(7)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(8)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(9)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(10)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(11)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(12)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(13)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-396 -attr oid 395 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(0)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(1)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(2)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(3)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(4)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(5)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(6)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(7)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(8)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(9)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(10)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(11)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(12)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load inst "reg(PAD:for:for:else:else:acc.itm(0))" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-397 -attr oid 396 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:acc.itm(0))}
load net {reg(PAD:for:for:if:acc#3.ncse).cse} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {D(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#3.ncse).cse}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-398 -attr oid 397 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:acc.itm(0)#2} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(0)#2}
load inst "reg(CONV_NB_K:i(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-399 -attr oid 398 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:0))}
load net {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(0)} -pin  "reg(CONV_NB_K:i(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and}
load net {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(1)} -pin  "reg(CONV_NB_K:i(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and}
load net {GND} -pin  "reg(CONV_NB_K:i(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {GND} -pin  "reg(CONV_NB_K:i(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {clk} -pin  "reg(CONV_NB_K:i(1:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-400 -attr oid 399 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -pin  "reg(CONV_NB_K:i(1:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:CONV_NB_K:i:or}
load net {rst} -pin  "reg(CONV_NB_K:i(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "reg(CONV_NB_K:i(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "reg(CONV_NB_K:i(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load inst "CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and" "and(2,2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-401 -attr oid 400 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {CONV_K_W:acc#23.psp.sva(0)} -pin  "CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23.psp.sva}
load net {CONV_K_W:acc#23.psp.sva(1)} -pin  "CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23.psp.sva}
load net {fsm_output(39)} -pin  "CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:exs}
load net {fsm_output(39)} -pin  "CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:exs}
load net {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(0)} -pin  "CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and}
load net {CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and(1)} -pin  "CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:CONV_NB_K:i:CONV_NB_K:i:and}
load inst "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-402 -attr oid 401 -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#12}
load net {fsm_output(39)} -pin  "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#11}
load net {reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -pin  "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:CONV_NB_K:i:or}
load inst "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-403 -attr oid 402 -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(6)} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#6}
load net {fsm_output(39)} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#5}
load net {fsm_output(38)} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(38)#3}
load net {reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse}
load inst "reg(CONV_V_SLIDE:j(6:0))" "reg(7,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-404 -attr oid 403 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:0))}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {clk} -pin  "reg(CONV_V_SLIDE:j(6:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-405 -attr oid 404 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse} -pin  "reg(CONV_V_SLIDE:j(6:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse}
load net {rst} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_V_SLIDE:j(6:0).sva#2(0)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(1)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(2)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(3)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(4)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(5)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(6)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load inst "PAD:for:r:PAD:for:r:PAD:for:r:and" "and(2,7)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-406 -attr oid 405 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and} -attr area 7.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(7,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {fsm_output(38)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(38)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(38)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(38)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(38)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(38)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(38)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load inst "reg(o_c(7:o_c:or" "or(4,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-407 -attr oid 406 -attr @path {/apply_conv/apply_conv:core/reg(o_c(7:o_c:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,4)"
load net {fsm_output(38)} -pin  "reg(o_c(7:o_c:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(38)#1}
load net {fsm_output(6)} -pin  "reg(o_c(7:o_c:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#7}
load net {fsm_output(39)} -pin  "reg(o_c(7:o_c:or" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#3}
load net {fsm_output(37)} -pin  "reg(o_c(7:o_c:or" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(37)#1}
load net {reg(o_c(7:o_c:or.cse} -pin  "reg(o_c(7:o_c:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(o_c(7:o_c:or.cse}
load inst "reg(o_c(7:0))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-408 -attr oid 407 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(o_c(7:0))}
load net {o_c:o_c:o_c:and(0)} -pin  "reg(o_c(7:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(1)} -pin  "reg(o_c(7:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(2)} -pin  "reg(o_c(7:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(3)} -pin  "reg(o_c(7:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(4)} -pin  "reg(o_c(7:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(5)} -pin  "reg(o_c(7:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(6)} -pin  "reg(o_c(7:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(7)} -pin  "reg(o_c(7:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {clk} -pin  "reg(o_c(7:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-409 -attr oid 408 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(o_c(7:o_c:or.cse} -pin  "reg(o_c(7:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(o_c(7:o_c:or.cse}
load net {rst} -pin  "reg(o_c(7:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {o_c(7:0).lpi#4(0)} -pin  "reg(o_c(7:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(1)} -pin  "reg(o_c(7:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(2)} -pin  "reg(o_c(7:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(3)} -pin  "reg(o_c(7:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(4)} -pin  "reg(o_c(7:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(5)} -pin  "reg(o_c(7:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(6)} -pin  "reg(o_c(7:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(7)} -pin  "reg(o_c(7:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load inst "o_c:o_c:o_c:and" "and(2,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-410 -attr oid 409 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and} -attr area 8.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(8,2)"
load net {CONV_H_SLIDE:acc#5.itm#1(0)} -pin  "o_c:o_c:o_c:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(1)} -pin  "o_c:o_c:o_c:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(2)} -pin  "o_c:o_c:o_c:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(3)} -pin  "o_c:o_c:o_c:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(4)} -pin  "o_c:o_c:o_c:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(5)} -pin  "o_c:o_c:o_c:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(6)} -pin  "o_c:o_c:o_c:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(7)} -pin  "o_c:o_c:o_c:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(37)} -pin  "o_c:o_c:o_c:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {o_c:o_c:o_c:and(0)} -pin  "o_c:o_c:o_c:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(1)} -pin  "o_c:o_c:o_c:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(2)} -pin  "o_c:o_c:o_c:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(3)} -pin  "o_c:o_c:o_c:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(4)} -pin  "o_c:o_c:o_c:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(5)} -pin  "o_c:o_c:o_c:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(6)} -pin  "o_c:o_c:o_c:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(7)} -pin  "o_c:o_c:o_c:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load inst "reg(CONV_H_SLIDE:k(7:0))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-411 -attr oid 410 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:k(7:0))}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {clk} -pin  "reg(CONV_H_SLIDE:k(7:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-412 -attr oid 411 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(o_c(7:o_c:or.cse} -pin  "reg(CONV_H_SLIDE:k(7:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(o_c(7:o_c:or.cse}
load net {rst} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:k(7:0).sva#1(0)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load inst "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" "and(2,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-413 -attr oid 412 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and} -attr area 8.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(8,2)"
load net {CONV_K_W:acc#2.psp#5.sva(0)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(1)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(2)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(3)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(4)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(5)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(6)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(7)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(37)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load inst "reg(o_r(6:0))" "reg(7,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-414 -attr oid 413 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(o_r(6:0))}
load net {o_r:o_r:o_r:and(0)} -pin  "reg(o_r(6:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(1)} -pin  "reg(o_r(6:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(2)} -pin  "reg(o_r(6:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(3)} -pin  "reg(o_r(6:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(4)} -pin  "reg(o_r(6:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(5)} -pin  "reg(o_r(6:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(6)} -pin  "reg(o_r(6:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {clk} -pin  "reg(o_r(6:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-415 -attr oid 414 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse} -pin  "reg(o_r(6:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse}
load net {rst} -pin  "reg(o_r(6:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {o_r(6:0).lpi#4(0)} -pin  "reg(o_r(6:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(1)} -pin  "reg(o_r(6:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(2)} -pin  "reg(o_r(6:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(3)} -pin  "reg(o_r(6:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(4)} -pin  "reg(o_r(6:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(5)} -pin  "reg(o_r(6:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(6)} -pin  "reg(o_r(6:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load inst "o_r:o_r:o_r:and" "and(2,7)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-416 -attr oid 415 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and} -attr area 7.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(7,2)"
load net {z.out#2(0)} -pin  "o_r:o_r:o_r:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)}
load net {z.out#2(1)} -pin  "o_r:o_r:o_r:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)}
load net {z.out#2(2)} -pin  "o_r:o_r:o_r:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)}
load net {z.out#2(3)} -pin  "o_r:o_r:o_r:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)}
load net {z.out#2(4)} -pin  "o_r:o_r:o_r:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)}
load net {z.out#2(5)} -pin  "o_r:o_r:o_r:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)}
load net {z.out#2(6)} -pin  "o_r:o_r:o_r:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)}
load net {fsm_output(38)} -pin  "o_r:o_r:o_r:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(38)} -pin  "o_r:o_r:o_r:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(38)} -pin  "o_r:o_r:o_r:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(38)} -pin  "o_r:o_r:o_r:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(38)} -pin  "o_r:o_r:o_r:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(38)} -pin  "o_r:o_r:o_r:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(38)} -pin  "o_r:o_r:o_r:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {o_r:o_r:o_r:and(0)} -pin  "o_r:o_r:o_r:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(1)} -pin  "o_r:o_r:o_r:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(2)} -pin  "o_r:o_r:o_r:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(3)} -pin  "o_r:o_r:o_r:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(4)} -pin  "o_r:o_r:o_r:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(5)} -pin  "o_r:o_r:o_r:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(6)} -pin  "o_r:o_r:o_r:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load inst "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-417 -attr oid 416 -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))}
load net {CONV_H_SLIDE:acc(3)} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3)}
load net {GND} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-418 -attr oid 417 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#33}
load net {rst} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm}
load inst "CONV_H_SLIDE:acc" "add(4,-1,3,0,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-419 -attr oid 418 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc} -attr area 4.000000 -attr delay 1.265000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(4,0,4,0,4)"
load net {CONV_H_SLIDE:k:not(0)} -pin  "CONV_H_SLIDE:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {CONV_H_SLIDE:k:not(1)} -pin  "CONV_H_SLIDE:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {CONV_H_SLIDE:k:not(2)} -pin  "CONV_H_SLIDE:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {PWR} -pin  "CONV_H_SLIDE:acc" {A(3)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {PWR} -pin  "CONV_H_SLIDE:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/5#1}
load net {GND} -pin  "CONV_H_SLIDE:acc" {B(1)} -attr @path {/apply_conv/apply_conv:core/5#1}
load net {PWR} -pin  "CONV_H_SLIDE:acc" {B(2)} -attr @path {/apply_conv/apply_conv:core/5#1}
load net {CONV_H_SLIDE:acc(0)} -pin  "CONV_H_SLIDE:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:acc(1)} -pin  "CONV_H_SLIDE:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:acc(2)} -pin  "CONV_H_SLIDE:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:acc(3)} -pin  "CONV_H_SLIDE:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load inst "CONV_H_SLIDE:k:not" "not(3)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-420 -attr oid 419 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(3)"
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(5)} -pin  "CONV_H_SLIDE:k:not" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-5)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(6)} -pin  "CONV_H_SLIDE:k:not" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-5)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(7)} -pin  "CONV_H_SLIDE:k:not" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-5)}
load net {CONV_H_SLIDE:k:not(0)} -pin  "CONV_H_SLIDE:k:not" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load net {CONV_H_SLIDE:k:not(1)} -pin  "CONV_H_SLIDE:k:not" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load net {CONV_H_SLIDE:k:not(2)} -pin  "CONV_H_SLIDE:k:not" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load inst "reg(CONV_H_SLIDE:acc#15.psp)#1" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-421 -attr oid 420 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#15.psp)#1}
load net {z.out#1(0)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(1)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(2)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(3)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(4)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(5)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(6)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(7)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {clk} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-422 -attr oid 421 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#32}
load net {rst} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:acc#15.psp#1(0)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_H_SLIDE:acc#15.psp#1(1)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_H_SLIDE:acc#15.psp#1(2)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_H_SLIDE:acc#15.psp#1(3)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_H_SLIDE:acc#15.psp#1(4)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_H_SLIDE:acc#15.psp#1(5)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_H_SLIDE:acc#15.psp#1(6)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load net {CONV_H_SLIDE:acc#15.psp#1(7)} -pin  "reg(CONV_H_SLIDE:acc#15.psp)#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15.psp#1}
load inst "reg(CONV_K_W:mux)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-423 -attr oid 422 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux)}
load net {CONV_K_W:mux#1} -pin  "reg(CONV_K_W:mux)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#1}
load net {GND} -pin  "reg(CONV_K_W:mux)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-424 -attr oid 423 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#31}
load net {rst} -pin  "reg(CONV_K_W:mux)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux.itm} -pin  "reg(CONV_K_W:mux)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.itm}
load inst "CONV_K_W:mux#1" "mux(16,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-425 -attr oid 424 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#1} -attr area 4.001000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "CONV_K_W:mux#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#1" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#1" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#1" {A4(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#1" {A5(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#1" {A6(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#1" {A7(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#1" {A8(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#1" {A9(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#1" {A10(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#1" {A11(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#1" {A12(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#1" {A13(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {PWR} -pin  "CONV_K_W:mux#1" {A14(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {DC} -pin  "CONV_K_W:mux#1" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {CONV_K_W:CONV_K_W:not#2} -pin  "CONV_K_W:mux#1" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_K_W:conc#87(1)} -pin  "CONV_K_W:mux#1" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#1" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#1" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_K_W:mux#1} -pin  "CONV_K_W:mux#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#1}
load inst "CONV_K_W:CONV_K_W:not#2" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-426 -attr oid 425 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:CONV_K_W:not#2" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:slc(CONV_NB_K:i(1:0).sva)(0)#2}
load net {CONV_K_W:CONV_K_W:not#2} -pin  "CONV_K_W:CONV_K_W:not#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:not#2}
load inst "reg(CONV_K_W:mux#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-427 -attr oid 426 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#1)}
load net {CONV_K_W:mux#3} -pin  "reg(CONV_K_W:mux#1)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {GND} -pin  "reg(CONV_K_W:mux#1)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#1)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-428 -attr oid 427 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#1)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#30}
load net {rst} -pin  "reg(CONV_K_W:mux#1)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#1.itm} -pin  "reg(CONV_K_W:mux#1)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#1.itm}
load inst "CONV_K_W:mux#3" "mux(32,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-429 -attr oid 428 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3} -attr area 8.000000 -attr delay 1.828000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,5,32)"
load net {DC} -pin  "CONV_K_W:mux#3" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A6(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A7(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A9(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#3" {A10(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A11(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A12(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A13(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#3" {A14(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A16(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A17(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {PWR} -pin  "CONV_K_W:mux#3" {A18(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A19(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A20(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A21(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#3" {A22(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A23(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A24(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A25(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#3" {A26(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A27(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A28(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#3" {A29(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#3" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#3" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#3" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#136}
load net {z.out(0)} -pin  "CONV_K_W:mux#3" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#136}
load net {z.out(1)} -pin  "CONV_K_W:mux#3" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#136}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#3" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#136}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#3" {S(4)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#136}
load net {CONV_K_W:mux#3} -pin  "CONV_K_W:mux#3" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load inst "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-430 -attr oid 429 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-431 -attr oid 430 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#29}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm}
load inst "reg(CONV_K_W:mux#2)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-432 -attr oid 431 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#2)}
load net {CONV_K_W:mux#6(0)} -pin  "reg(CONV_K_W:mux#2)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {CONV_K_W:mux#6(1)} -pin  "reg(CONV_K_W:mux#2)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {CONV_K_W:mux#6(2)} -pin  "reg(CONV_K_W:mux#2)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {CONV_K_W:mux#6(3)} -pin  "reg(CONV_K_W:mux#2)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {GND} -pin  "reg(CONV_K_W:mux#2)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#2)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#2)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#2)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#2)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-433 -attr oid 432 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#2)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#28}
load net {rst} -pin  "reg(CONV_K_W:mux#2)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#2.itm(0)} -pin  "reg(CONV_K_W:mux#2)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {CONV_K_W:mux#2.itm(1)} -pin  "reg(CONV_K_W:mux#2)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {CONV_K_W:mux#2.itm(2)} -pin  "reg(CONV_K_W:mux#2)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {CONV_K_W:mux#2.itm(3)} -pin  "reg(CONV_K_W:mux#2)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load inst "CONV_K_W:mux#6" "mux(32,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-434 -attr oid 433 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6} -attr area 32.000000 -attr delay 1.882000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,5,32)"
load net {DC} -pin  "CONV_K_W:mux#6" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A5(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A5(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A5(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A6(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A6(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A6(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A6(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A7(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A7(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A7(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A7(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A8(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A8(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A8(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A9(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A9(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A9(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A9(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#6" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A11(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A11(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A11(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A11(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A12(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A12(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A12(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A12(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A13(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A13(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A13(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A13(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#6" {A14(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A14(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A14(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A14(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A15(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A15(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A15(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A16(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A16(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A16(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A16(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A17(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A17(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A17(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A17(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#6" {A18(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#6" {A18(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#6" {A18(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#6" {A18(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#6" {A19(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#6" {A19(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#6" {A19(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#6" {A19(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {GND} -pin  "CONV_K_W:mux#6" {A20(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A20(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A20(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A20(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A21(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A21(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A21(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A21(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#6" {A22(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A22(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A22(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A22(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A23(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A23(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A23(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A23(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A24(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A24(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A24(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A24(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A25(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A25(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A25(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A25(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#6" {A26(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A26(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A26(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A26(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A27(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A27(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A27(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A27(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A28(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A28(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A28(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#6" {A28(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {PWR} -pin  "CONV_K_W:mux#6" {A29(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#6" {A29(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#6" {A29(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#6" {A29(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {DC} -pin  "CONV_K_W:mux#6" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A30(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A30(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A30(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A31(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A31(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#6" {A31(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#6" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#137}
load net {z.out(0)} -pin  "CONV_K_W:mux#6" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#137}
load net {z.out(1)} -pin  "CONV_K_W:mux#6" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#137}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#6" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#137}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#6" {S(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#137}
load net {CONV_K_W:mux#6(0)} -pin  "CONV_K_W:mux#6" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {CONV_K_W:mux#6(1)} -pin  "CONV_K_W:mux#6" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {CONV_K_W:mux#6(2)} -pin  "CONV_K_W:mux#6" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load net {CONV_K_W:mux#6(3)} -pin  "CONV_K_W:mux#6" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6}
load inst "reg(CONV_K_W:acc#2.psp#5)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-435 -attr oid 434 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#2.psp#5)}
load net {CONV_K_W:mux#8(0)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(1)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(2)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(3)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(4)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(5)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(6)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(7)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_K_W:acc#2.psp#5)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {clk} -pin  "reg(CONV_K_W:acc#2.psp#5)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-436 -attr oid 435 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#2.psp#5.sva(0)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(1)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(2)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(3)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(4)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(5)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(6)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(7)} -pin  "reg(CONV_K_W:acc#2.psp#5)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load inst "CONV_K_W:mux#8" "mux(2,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-437 -attr oid 436 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8} -attr area 8.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(8,1,2)"
load net {CONV_K_W:acc#2.psp#5.sva(0)} -pin  "CONV_K_W:mux#8" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(1)} -pin  "CONV_K_W:mux#8" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(2)} -pin  "CONV_K_W:mux#8" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(3)} -pin  "CONV_K_W:mux#8" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(4)} -pin  "CONV_K_W:mux#8" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(5)} -pin  "CONV_K_W:mux#8" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(6)} -pin  "CONV_K_W:mux#8" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva(7)} -pin  "CONV_K_W:mux#8" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(0)} -pin  "CONV_K_W:mux#8" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(1)} -pin  "CONV_K_W:mux#8" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(2)} -pin  "CONV_K_W:mux#8" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(3)} -pin  "CONV_K_W:mux#8" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(4)} -pin  "CONV_K_W:mux#8" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(5)} -pin  "CONV_K_W:mux#8" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(6)} -pin  "CONV_K_W:mux#8" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(7)} -pin  "CONV_K_W:mux#8" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {or.tmp#76} -pin  "CONV_K_W:mux#8" {S(0)} -attr @path {/apply_conv/apply_conv:core/or.tmp#76}
load net {CONV_K_W:mux#8(0)} -pin  "CONV_K_W:mux#8" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(1)} -pin  "CONV_K_W:mux#8" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(2)} -pin  "CONV_K_W:mux#8" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(3)} -pin  "CONV_K_W:mux#8" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(4)} -pin  "CONV_K_W:mux#8" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(5)} -pin  "CONV_K_W:mux#8" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(6)} -pin  "CONV_K_W:mux#8" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load net {CONV_K_W:mux#8(7)} -pin  "CONV_K_W:mux#8" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8}
load inst "reg(CONV_K_W:mux#4)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-438 -attr oid 437 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#4)}
load net {CONV_K_W:mux#9} -pin  "reg(CONV_K_W:mux#4)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#9}
load net {GND} -pin  "reg(CONV_K_W:mux#4)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#4)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-439 -attr oid 438 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#4)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#27}
load net {rst} -pin  "reg(CONV_K_W:mux#4)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#4.itm} -pin  "reg(CONV_K_W:mux#4)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.itm}
load inst "CONV_K_W:mux#9" "mux(32,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-440 -attr oid 439 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#9} -attr area 8.000000 -attr delay 1.828000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,5,32)"
load net {DC} -pin  "CONV_K_W:mux#9" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A6(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A7(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A9(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#9" {A10(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#9" {A11(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#9" {A12(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#9" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A14(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A16(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A17(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {PWR} -pin  "CONV_K_W:mux#9" {A18(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#9" {A19(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#9" {A20(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#9" {A21(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A22(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A23(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A24(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A25(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#9" {A26(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#9" {A27(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#9" {A28(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#9" {A29(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#9" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {z.out#16(0)} -pin  "CONV_K_W:mux#9" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#138}
load net {z.out#16(1)} -pin  "CONV_K_W:mux#9" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#138}
load net {z.out#16(2)} -pin  "CONV_K_W:mux#9" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#138}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#9" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#138}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#9" {S(4)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#138}
load net {CONV_K_W:mux#9} -pin  "CONV_K_W:mux#9" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#9}
load inst "reg(CONV_K_W:mux#5)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-441 -attr oid 440 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#5)}
load net {CONV_K_W:mux#11(0)} -pin  "reg(CONV_K_W:mux#5)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {CONV_K_W:mux#11(1)} -pin  "reg(CONV_K_W:mux#5)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {CONV_K_W:mux#11(2)} -pin  "reg(CONV_K_W:mux#5)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {CONV_K_W:mux#11(3)} -pin  "reg(CONV_K_W:mux#5)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {GND} -pin  "reg(CONV_K_W:mux#5)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#5)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#5)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#5)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#5)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-442 -attr oid 441 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#5)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#26}
load net {rst} -pin  "reg(CONV_K_W:mux#5)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#5.itm(0)} -pin  "reg(CONV_K_W:mux#5)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:mux#5.itm(1)} -pin  "reg(CONV_K_W:mux#5)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:mux#5.itm(2)} -pin  "reg(CONV_K_W:mux#5)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:mux#5.itm(3)} -pin  "reg(CONV_K_W:mux#5)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load inst "CONV_K_W:mux#11" "mux(32,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-443 -attr oid 442 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11} -attr area 32.000000 -attr delay 1.882000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,5,32)"
load net {DC} -pin  "CONV_K_W:mux#11" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A5(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A5(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A5(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A6(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A6(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A6(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A6(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A7(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A7(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A7(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A7(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A8(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A8(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A8(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A9(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A9(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A9(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A9(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#11" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A11(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A11(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A11(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A11(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A12(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A12(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A12(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A12(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#11" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A13(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A13(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A13(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A14(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A14(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A14(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A14(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A15(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A15(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A15(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A16(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A16(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A16(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A16(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A17(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A17(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A17(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A17(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#11" {A18(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#11" {A18(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#11" {A18(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#11" {A18(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#11" {A19(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#11" {A19(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#11" {A19(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#11" {A19(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {GND} -pin  "CONV_K_W:mux#11" {A20(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A20(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A20(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A20(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#11" {A21(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A21(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A21(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A21(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A22(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A22(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A22(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A22(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A23(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A23(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A23(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A23(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A24(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A24(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A24(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A24(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A25(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A25(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A25(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A25(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#11" {A26(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A26(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A26(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A26(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A27(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A27(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A27(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A27(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A28(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A28(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A28(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#11" {A28(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#11" {A29(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A29(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A29(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A29(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A30(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A30(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A30(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A31(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A31(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#11" {A31(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {z.out#16(0)} -pin  "CONV_K_W:mux#11" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#139}
load net {z.out#16(1)} -pin  "CONV_K_W:mux#11" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#139}
load net {z.out#16(2)} -pin  "CONV_K_W:mux#11" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#139}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#11" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#139}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#11" {S(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#139}
load net {CONV_K_W:mux#11(0)} -pin  "CONV_K_W:mux#11" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {CONV_K_W:mux#11(1)} -pin  "CONV_K_W:mux#11" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {CONV_K_W:mux#11(2)} -pin  "CONV_K_W:mux#11" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load net {CONV_K_W:mux#11(3)} -pin  "CONV_K_W:mux#11" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11}
load inst "reg(CONV_K_W:mux#7)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-444 -attr oid 443 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#7)}
load net {CONV_K_W:mux#13} -pin  "reg(CONV_K_W:mux#7)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#13}
load net {GND} -pin  "reg(CONV_K_W:mux#7)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#7)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-445 -attr oid 444 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#7)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#25}
load net {rst} -pin  "reg(CONV_K_W:mux#7)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#7.itm} -pin  "reg(CONV_K_W:mux#7)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.itm}
load inst "CONV_K_W:mux#13" "mux(16,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-446 -attr oid 445 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#13} -attr area 4.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "CONV_K_W:mux#13" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#13" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#13" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#13" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#13" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#13" {A5(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#13" {A6(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#13" {A7(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#13" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#13" {A9(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {PWR} -pin  "CONV_K_W:mux#13" {A10(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#13" {A11(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#13" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#13" {A13(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#13" {A14(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#13" {A15(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#13" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#140}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#13" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#140}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#13" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#140}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#13" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#140}
load net {CONV_K_W:mux#13} -pin  "CONV_K_W:mux#13" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#13}
load inst "reg(CONV_K_W:mux#8)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-447 -attr oid 446 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#8)}
load net {CONV_K_W:mux#15(0)} -pin  "reg(CONV_K_W:mux#8)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {CONV_K_W:mux#15(1)} -pin  "reg(CONV_K_W:mux#8)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {CONV_K_W:mux#15(2)} -pin  "reg(CONV_K_W:mux#8)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {CONV_K_W:mux#15(3)} -pin  "reg(CONV_K_W:mux#8)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {GND} -pin  "reg(CONV_K_W:mux#8)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#8)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#8)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#8)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#8)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-448 -attr oid 447 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#8)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#24}
load net {rst} -pin  "reg(CONV_K_W:mux#8)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#8.itm(0)} -pin  "reg(CONV_K_W:mux#8)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_W:mux#8.itm(1)} -pin  "reg(CONV_K_W:mux#8)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_W:mux#8.itm(2)} -pin  "reg(CONV_K_W:mux#8)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_W:mux#8.itm(3)} -pin  "reg(CONV_K_W:mux#8)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load inst "CONV_K_W:mux#15" "mux(16,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-449 -attr oid 448 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15} -attr area 16.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,4,16)"
load net {DC} -pin  "CONV_K_W:mux#15" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#15" {A5(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A5(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A5(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A5(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A6(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A6(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A6(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A6(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A7(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A7(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A7(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A7(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#15" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A8(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A8(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A8(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#15" {A9(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#15" {A9(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#15" {A9(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#15" {A9(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#15" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#15" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#15" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#15" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#15" {A11(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#15" {A11(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#15" {A11(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#15" {A11(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {DC} -pin  "CONV_K_W:mux#15" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A12(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A12(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#15" {A12(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#15" {A13(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A13(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A13(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A13(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A14(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A14(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A14(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A14(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A15(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A15(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A15(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#15" {A15(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#15" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#141}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#15" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#141}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#15" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#141}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#15" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#141}
load net {CONV_K_W:mux#15(0)} -pin  "CONV_K_W:mux#15" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {CONV_K_W:mux#15(1)} -pin  "CONV_K_W:mux#15" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {CONV_K_W:mux#15(2)} -pin  "CONV_K_W:mux#15" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load net {CONV_K_W:mux#15(3)} -pin  "CONV_K_W:mux#15" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#15}
load inst "reg(CONV_K_W:acc#71.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-450 -attr oid 449 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#71.psp)}
load net {CONV_K_W:acc#71(0)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(1)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(2)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(3)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(4)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(5)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(6)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(7)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(8)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(9)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(10)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(11)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(12)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(13)} -pin  "reg(CONV_K_W:acc#71.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#71.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#71.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-451 -attr oid 450 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#71.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#23}
load net {rst} -pin  "reg(CONV_K_W:acc#71.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#71.psp(0)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(1)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(2)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(3)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(4)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(5)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(6)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(7)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(8)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(9)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(10)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(11)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(12)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load net {CONV_K_W:acc#71.psp(13)} -pin  "reg(CONV_K_W:acc#71.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71.psp}
load inst "CONV_K_W:acc#71" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-452 -attr oid 451 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {CONV_K_W:acc#29.sdt:mx0w0(1)} -pin  "CONV_K_W:acc#71" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(2)} -pin  "CONV_K_W:acc#71" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(3)} -pin  "CONV_K_W:acc#71" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(4)} -pin  "CONV_K_W:acc#71" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(5)} -pin  "CONV_K_W:acc#71" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(6)} -pin  "CONV_K_W:acc#71" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(7)} -pin  "CONV_K_W:acc#71" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(8)} -pin  "CONV_K_W:acc#71" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(9)} -pin  "CONV_K_W:acc#71" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(10)} -pin  "CONV_K_W:acc#71" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(11)} -pin  "CONV_K_W:acc#71" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(12)} -pin  "CONV_K_W:acc#71" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#29.sdt:mx0w0(13)} -pin  "CONV_K_W:acc#71" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#71" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#71" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#71" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#71" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#71" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#71" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#71" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#71" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#71" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#71" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#71" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#71" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#71" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#71(0)} -pin  "CONV_K_W:acc#71" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(1)} -pin  "CONV_K_W:acc#71" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(2)} -pin  "CONV_K_W:acc#71" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(3)} -pin  "CONV_K_W:acc#71" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(4)} -pin  "CONV_K_W:acc#71" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(5)} -pin  "CONV_K_W:acc#71" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(6)} -pin  "CONV_K_W:acc#71" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(7)} -pin  "CONV_K_W:acc#71" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(8)} -pin  "CONV_K_W:acc#71" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(9)} -pin  "CONV_K_W:acc#71" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(10)} -pin  "CONV_K_W:acc#71" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(11)} -pin  "CONV_K_W:acc#71" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(12)} -pin  "CONV_K_W:acc#71" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load net {CONV_K_W:acc#71(13)} -pin  "CONV_K_W:acc#71" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#71}
load inst "reg(CONV_K_W:acc#29.sdt)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-453 -attr oid 452 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#29.sdt)}
load net {CONV_K_W:acc#29.sdt:mx0w0(0)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(1)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(2)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(3)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(4)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(5)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(6)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(7)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(8)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(9)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(10)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(11)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(12)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(13)} -pin  "reg(CONV_K_W:acc#29.sdt)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#29.sdt)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#29.sdt)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-454 -attr oid 453 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#29.sdt)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#22}
load net {rst} -pin  "reg(CONV_K_W:acc#29.sdt)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#29.sdt(0)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(1)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(2)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(3)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(4)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(5)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(6)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(7)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(8)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(9)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(10)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(11)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(12)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load net {CONV_K_W:acc#29.sdt(13)} -pin  "reg(CONV_K_W:acc#29.sdt)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt}
load inst "reg(CONV_K_W:acc#72.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-455 -attr oid 454 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#72.psp)}
load net {CONV_K_W:acc#72(0)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(1)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(2)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(3)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(4)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(5)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(6)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(7)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(8)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(9)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(10)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(11)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(12)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(13)} -pin  "reg(CONV_K_W:acc#72.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#72.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#72.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-456 -attr oid 455 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#72.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#21}
load net {rst} -pin  "reg(CONV_K_W:acc#72.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#72.psp(0)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(1)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(2)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(3)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(4)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(5)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(6)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(7)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(8)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(9)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(10)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(11)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(12)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load net {CONV_K_W:acc#72.psp(13)} -pin  "reg(CONV_K_W:acc#72.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72.psp}
load inst "CONV_K_W:acc#72" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-457 -attr oid 456 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {CONV_K_W:acc#30.sdt:mx0w0(1)} -pin  "CONV_K_W:acc#72" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(2)} -pin  "CONV_K_W:acc#72" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(3)} -pin  "CONV_K_W:acc#72" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(4)} -pin  "CONV_K_W:acc#72" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(5)} -pin  "CONV_K_W:acc#72" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(6)} -pin  "CONV_K_W:acc#72" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(7)} -pin  "CONV_K_W:acc#72" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(8)} -pin  "CONV_K_W:acc#72" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(9)} -pin  "CONV_K_W:acc#72" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(10)} -pin  "CONV_K_W:acc#72" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(11)} -pin  "CONV_K_W:acc#72" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(12)} -pin  "CONV_K_W:acc#72" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(13)} -pin  "CONV_K_W:acc#72" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#72" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#72" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#72" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#72" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#72" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#72" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#72" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#72" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#72" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#72" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#72" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#72" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#72" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#72(0)} -pin  "CONV_K_W:acc#72" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(1)} -pin  "CONV_K_W:acc#72" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(2)} -pin  "CONV_K_W:acc#72" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(3)} -pin  "CONV_K_W:acc#72" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(4)} -pin  "CONV_K_W:acc#72" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(5)} -pin  "CONV_K_W:acc#72" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(6)} -pin  "CONV_K_W:acc#72" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(7)} -pin  "CONV_K_W:acc#72" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(8)} -pin  "CONV_K_W:acc#72" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(9)} -pin  "CONV_K_W:acc#72" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(10)} -pin  "CONV_K_W:acc#72" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(11)} -pin  "CONV_K_W:acc#72" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(12)} -pin  "CONV_K_W:acc#72" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load net {CONV_K_W:acc#72(13)} -pin  "CONV_K_W:acc#72" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#72}
load inst "reg(CONV_K_W:acc#30.sdt)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-458 -attr oid 457 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#30.sdt)}
load net {CONV_K_W:acc#30.sdt:mx0w0(0)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(1)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(2)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(3)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(4)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(5)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(6)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(7)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(8)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(9)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(10)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(11)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(12)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(13)} -pin  "reg(CONV_K_W:acc#30.sdt)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#30.sdt)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#30.sdt)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-459 -attr oid 458 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#30.sdt)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#20}
load net {rst} -pin  "reg(CONV_K_W:acc#30.sdt)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#30.sdt(0)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(1)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(2)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(3)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(4)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(5)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(6)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(7)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(8)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(9)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(10)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(11)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(12)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load net {CONV_K_W:acc#30.sdt(13)} -pin  "reg(CONV_K_W:acc#30.sdt)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt}
load inst "reg(CONV_K_W:mux#10)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-460 -attr oid 459 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#10)}
load net {CONV_K_W:mux#21} -pin  "reg(CONV_K_W:mux#10)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#21}
load net {GND} -pin  "reg(CONV_K_W:mux#10)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#10)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-461 -attr oid 460 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#10)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#19}
load net {rst} -pin  "reg(CONV_K_W:mux#10)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#10.itm} -pin  "reg(CONV_K_W:mux#10)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#10.itm}
load inst "CONV_K_W:mux#21" "mux(16,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-462 -attr oid 461 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#21} -attr area 4.001000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "CONV_K_W:mux#21" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#21" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#21" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#21" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#21" {A4(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A5(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A6(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A7(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A8(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A9(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {PWR} -pin  "CONV_K_W:mux#21" {A10(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#21" {A11(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A12(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A13(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A14(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#21" {A15(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {z.out#16(0)} -pin  "CONV_K_W:mux#21" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#142}
load net {CONV_K_W:acc#69.psp(0)} -pin  "CONV_K_W:mux#21" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#142}
load net {CONV_K_W:acc#69.psp(2)} -pin  "CONV_K_W:mux#21" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#142}
load net {CONV_K_W:acc#69.psp(3)} -pin  "CONV_K_W:mux#21" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#142}
load net {CONV_K_W:mux#21} -pin  "CONV_K_W:mux#21" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#21}
load inst "reg(CONV_K_W:acc#73.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-463 -attr oid 462 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#73.psp)}
load net {CONV_K_W:acc#73(0)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(1)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(2)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(3)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(4)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(5)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(6)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(7)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(8)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(9)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(10)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(11)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(12)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(13)} -pin  "reg(CONV_K_W:acc#73.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#73.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#73.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-464 -attr oid 463 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#73.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#18}
load net {rst} -pin  "reg(CONV_K_W:acc#73.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#73.psp(0)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(1)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(2)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(3)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(4)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(5)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(6)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(7)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(8)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(9)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(10)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(11)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(12)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load net {CONV_K_W:acc#73.psp(13)} -pin  "reg(CONV_K_W:acc#73.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73.psp}
load inst "CONV_K_W:acc#73" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-465 -attr oid 464 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(1)} -pin  "CONV_K_W:acc#73" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(2)} -pin  "CONV_K_W:acc#73" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(3)} -pin  "CONV_K_W:acc#73" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(4)} -pin  "CONV_K_W:acc#73" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(5)} -pin  "CONV_K_W:acc#73" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(6)} -pin  "CONV_K_W:acc#73" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(7)} -pin  "CONV_K_W:acc#73" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(8)} -pin  "CONV_K_W:acc#73" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(9)} -pin  "CONV_K_W:acc#73" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(10)} -pin  "CONV_K_W:acc#73" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(11)} -pin  "CONV_K_W:acc#73" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(12)} -pin  "CONV_K_W:acc#73" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(13)} -pin  "CONV_K_W:acc#73" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#73" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#73" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#73" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#73" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#73" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#73" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#73" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#73" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#73" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#73" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#73" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#73" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#73" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#73(0)} -pin  "CONV_K_W:acc#73" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(1)} -pin  "CONV_K_W:acc#73" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(2)} -pin  "CONV_K_W:acc#73" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(3)} -pin  "CONV_K_W:acc#73" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(4)} -pin  "CONV_K_W:acc#73" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(5)} -pin  "CONV_K_W:acc#73" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(6)} -pin  "CONV_K_W:acc#73" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(7)} -pin  "CONV_K_W:acc#73" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(8)} -pin  "CONV_K_W:acc#73" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(9)} -pin  "CONV_K_W:acc#73" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(10)} -pin  "CONV_K_W:acc#73" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(11)} -pin  "CONV_K_W:acc#73" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(12)} -pin  "CONV_K_W:acc#73" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load net {CONV_K_W:acc#73(13)} -pin  "CONV_K_W:acc#73" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#73}
load inst "reg(CONV_K_W:mux#11)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-466 -attr oid 465 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#11)}
load net {CONV_K_W:mux#24(0)} -pin  "reg(CONV_K_W:mux#11)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {CONV_K_W:mux#24(1)} -pin  "reg(CONV_K_W:mux#11)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {CONV_K_W:mux#24(2)} -pin  "reg(CONV_K_W:mux#11)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {CONV_K_W:mux#24(3)} -pin  "reg(CONV_K_W:mux#11)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {GND} -pin  "reg(CONV_K_W:mux#11)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#11)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#11)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#11)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#11)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-467 -attr oid 466 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#11)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#17}
load net {rst} -pin  "reg(CONV_K_W:mux#11)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#11.itm(0)} -pin  "reg(CONV_K_W:mux#11)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:mux#11.itm(1)} -pin  "reg(CONV_K_W:mux#11)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:mux#11.itm(2)} -pin  "reg(CONV_K_W:mux#11)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:mux#11.itm(3)} -pin  "reg(CONV_K_W:mux#11)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load inst "CONV_K_W:mux#24" "mux(16,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-468 -attr oid 467 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24} -attr area 16.001000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,4,16)"
load net {DC} -pin  "CONV_K_W:mux#24" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#24" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#24" {A4(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A4(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A4(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A4(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A5(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A5(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A5(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A5(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A6(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A6(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A6(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A6(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A7(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A7(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A7(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A7(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A8(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A8(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A8(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A8(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {PWR} -pin  "CONV_K_W:mux#24" {A9(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#24" {A9(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#24" {A9(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#24" {A9(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#24" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#24" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#24" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#24" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#24" {A11(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#24" {A11(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#24" {A11(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#24" {A11(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {GND} -pin  "CONV_K_W:mux#24" {A12(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A12(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A12(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A12(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A13(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A13(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A13(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A13(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A14(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A14(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A14(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A14(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A15(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A15(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A15(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#24" {A15(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {z.out#16(0)} -pin  "CONV_K_W:mux#24" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#143}
load net {CONV_K_W:acc#69.psp(0)} -pin  "CONV_K_W:mux#24" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#143}
load net {CONV_K_W:acc#69.psp(2)} -pin  "CONV_K_W:mux#24" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#143}
load net {CONV_K_W:acc#69.psp(3)} -pin  "CONV_K_W:mux#24" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#143}
load net {CONV_K_W:mux#24(0)} -pin  "CONV_K_W:mux#24" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {CONV_K_W:mux#24(1)} -pin  "CONV_K_W:mux#24" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {CONV_K_W:mux#24(2)} -pin  "CONV_K_W:mux#24" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load net {CONV_K_W:mux#24(3)} -pin  "CONV_K_W:mux#24" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#24}
load inst "reg(CONV_K_W:mux#13)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-469 -attr oid 468 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#13)}
load net {CONV_K_W:mux#26} -pin  "reg(CONV_K_W:mux#13)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26}
load net {GND} -pin  "reg(CONV_K_W:mux#13)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#13)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-470 -attr oid 469 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#13)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#16}
load net {rst} -pin  "reg(CONV_K_W:mux#13)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#13.itm} -pin  "reg(CONV_K_W:mux#13)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#13.itm}
load inst "CONV_K_W:mux#26" "mux(32,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-471 -attr oid 470 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26} -attr area 8.000000 -attr delay 1.828000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,5,32)"
load net {DC} -pin  "CONV_K_W:mux#26" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {PWR} -pin  "CONV_K_W:mux#26" {A6(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#26" {A7(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A8(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A9(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#26" {A10(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A11(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#26" {A14(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A15(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A16(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A17(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#26" {A18(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A19(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A20(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A21(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#26" {A22(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A23(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A24(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#26" {A25(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#26" {A26(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A27(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A28(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A29(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#26" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#26" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#144}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(0)} -pin  "CONV_K_W:mux#26" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#144}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(1)} -pin  "CONV_K_W:mux#26" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#144}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(2)} -pin  "CONV_K_W:mux#26" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#144}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(3)} -pin  "CONV_K_W:mux#26" {S(4)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#144}
load net {CONV_K_W:mux#26} -pin  "CONV_K_W:mux#26" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26}
load inst "reg(CONV_K_W:mux#14)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-472 -attr oid 471 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#14)}
load net {CONV_K_W:mux#28(0)} -pin  "reg(CONV_K_W:mux#14)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {CONV_K_W:mux#28(1)} -pin  "reg(CONV_K_W:mux#14)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {CONV_K_W:mux#28(2)} -pin  "reg(CONV_K_W:mux#14)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {CONV_K_W:mux#28(3)} -pin  "reg(CONV_K_W:mux#14)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {GND} -pin  "reg(CONV_K_W:mux#14)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#14)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#14)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#14)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#14)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-473 -attr oid 472 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#14)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#15}
load net {rst} -pin  "reg(CONV_K_W:mux#14)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#14.itm(0)} -pin  "reg(CONV_K_W:mux#14)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_W:mux#14.itm(1)} -pin  "reg(CONV_K_W:mux#14)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_W:mux#14.itm(2)} -pin  "reg(CONV_K_W:mux#14)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_W:mux#14.itm(3)} -pin  "reg(CONV_K_W:mux#14)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load inst "CONV_K_W:mux#28" "mux(32,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-474 -attr oid 473 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28} -attr area 32.000000 -attr delay 1.882000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,5,32)"
load net {DC} -pin  "CONV_K_W:mux#28" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A5(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A5(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A5(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#28" {A6(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#28" {A6(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#28" {A6(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#28" {A6(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#28" {A7(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#28" {A7(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#28" {A7(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#28" {A7(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {GND} -pin  "CONV_K_W:mux#28" {A8(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A8(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A8(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A8(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A9(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A9(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A9(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A9(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#28" {A10(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A10(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A10(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A10(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A11(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A11(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A11(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A11(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A12(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A12(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A12(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A13(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A13(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A13(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#28" {A14(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A14(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A14(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A14(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A15(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A15(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A15(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A15(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A16(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A16(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A16(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A16(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {PWR} -pin  "CONV_K_W:mux#28" {A17(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#28" {A17(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#28" {A17(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#28" {A17(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {DC} -pin  "CONV_K_W:mux#28" {A18(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A18(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A18(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A18(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A19(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A19(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A19(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A19(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A20(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A20(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A20(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A20(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A21(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A21(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A21(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A21(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#28" {A22(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A22(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A22(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A22(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A23(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A23(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A23(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A23(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A24(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A24(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A24(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A24(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A25(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A25(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A25(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#28" {A25(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#28" {A26(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A26(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A26(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A26(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A27(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A27(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A27(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A27(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A28(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A28(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A28(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A28(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A29(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A29(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A29(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A29(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A30(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A30(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A30(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A31(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A31(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#28" {A31(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#28" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#145}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(0)} -pin  "CONV_K_W:mux#28" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#145}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(1)} -pin  "CONV_K_W:mux#28" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#145}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(2)} -pin  "CONV_K_W:mux#28" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#145}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(3)} -pin  "CONV_K_W:mux#28" {S(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#145}
load net {CONV_K_W:mux#28(0)} -pin  "CONV_K_W:mux#28" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {CONV_K_W:mux#28(1)} -pin  "CONV_K_W:mux#28" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {CONV_K_W:mux#28(2)} -pin  "CONV_K_W:mux#28" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load net {CONV_K_W:mux#28(3)} -pin  "CONV_K_W:mux#28" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#28}
load inst "reg(CONV_K_W:mux#16)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-475 -attr oid 474 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#16)}
load net {CONV_K_W:mux#30} -pin  "reg(CONV_K_W:mux#16)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#30}
load net {GND} -pin  "reg(CONV_K_W:mux#16)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#16)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-476 -attr oid 475 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#16)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#14}
load net {rst} -pin  "reg(CONV_K_W:mux#16)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#16.itm} -pin  "reg(CONV_K_W:mux#16)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#16.itm}
load inst "CONV_K_W:mux#30" "mux(32,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-477 -attr oid 476 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#30} -attr area 8.000000 -attr delay 1.828000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,5,32)"
load net {DC} -pin  "CONV_K_W:mux#30" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {PWR} -pin  "CONV_K_W:mux#30" {A6(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#30" {A7(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A8(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#30" {A9(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#30" {A10(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A11(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A12(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#30" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#30" {A14(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A15(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A16(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#30" {A17(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {PWR} -pin  "CONV_K_W:mux#30" {A18(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#30" {A19(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A20(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#30" {A21(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#30" {A22(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A23(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A24(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#30" {A25(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#30" {A26(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#30" {A27(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#30" {A28(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A29(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#30" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {z.out#16(0)} -pin  "CONV_K_W:mux#30" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#146}
load net {z.out#16(1)} -pin  "CONV_K_W:mux#30" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#146}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(0)} -pin  "CONV_K_W:mux#30" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#146}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(1)} -pin  "CONV_K_W:mux#30" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#146}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(2)} -pin  "CONV_K_W:mux#30" {S(4)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#146}
load net {CONV_K_W:mux#30} -pin  "CONV_K_W:mux#30" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#30}
load inst "reg(CONV_K_W:mux#17)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-478 -attr oid 477 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#17)}
load net {CONV_K_W:mux#32(0)} -pin  "reg(CONV_K_W:mux#17)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {CONV_K_W:mux#32(1)} -pin  "reg(CONV_K_W:mux#17)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {CONV_K_W:mux#32(2)} -pin  "reg(CONV_K_W:mux#17)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {CONV_K_W:mux#32(3)} -pin  "reg(CONV_K_W:mux#17)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {GND} -pin  "reg(CONV_K_W:mux#17)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#17)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#17)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#17)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#17)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-479 -attr oid 478 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#17)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#13}
load net {rst} -pin  "reg(CONV_K_W:mux#17)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#17.itm(0)} -pin  "reg(CONV_K_W:mux#17)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:mux#17.itm(1)} -pin  "reg(CONV_K_W:mux#17)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:mux#17.itm(2)} -pin  "reg(CONV_K_W:mux#17)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:mux#17.itm(3)} -pin  "reg(CONV_K_W:mux#17)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load inst "CONV_K_W:mux#32" "mux(32,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-480 -attr oid 479 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32} -attr area 32.000000 -attr delay 1.882000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,5,32)"
load net {DC} -pin  "CONV_K_W:mux#32" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A5(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A5(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A5(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#32" {A6(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#32" {A6(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#32" {A6(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#32" {A6(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#32" {A7(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#32" {A7(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#32" {A7(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#32" {A7(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {GND} -pin  "CONV_K_W:mux#32" {A8(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A8(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A8(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A8(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#32" {A9(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A9(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A9(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A9(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#32" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A11(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A11(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A11(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A11(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A12(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A12(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A12(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A12(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#32" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A13(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A13(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A13(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#32" {A14(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A14(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A14(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A14(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A15(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A15(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A15(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A15(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A16(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A16(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A16(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A16(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#32" {A17(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A17(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A17(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A17(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#32" {A18(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#32" {A18(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#32" {A18(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#32" {A18(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#32" {A19(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#32" {A19(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#32" {A19(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#32" {A19(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {GND} -pin  "CONV_K_W:mux#32" {A20(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A20(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A20(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A20(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#32" {A21(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A21(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A21(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A21(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#32" {A22(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A22(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A22(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A22(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A23(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A23(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A23(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A23(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A24(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A24(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A24(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A24(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#32" {A25(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A25(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A25(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A25(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#32" {A26(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A26(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A26(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A26(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A27(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A27(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A27(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#32" {A27(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#32" {A28(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A28(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A28(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A28(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A29(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A29(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A29(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A29(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A30(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A30(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A30(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A31(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A31(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#32" {A31(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {z.out#16(0)} -pin  "CONV_K_W:mux#32" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#147}
load net {z.out#16(1)} -pin  "CONV_K_W:mux#32" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#147}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(0)} -pin  "CONV_K_W:mux#32" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#147}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(1)} -pin  "CONV_K_W:mux#32" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#147}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(2)} -pin  "CONV_K_W:mux#32" {S(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#147}
load net {CONV_K_W:mux#32(0)} -pin  "CONV_K_W:mux#32" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {CONV_K_W:mux#32(1)} -pin  "CONV_K_W:mux#32" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {CONV_K_W:mux#32(2)} -pin  "CONV_K_W:mux#32" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load net {CONV_K_W:mux#32(3)} -pin  "CONV_K_W:mux#32" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#32}
load inst "reg(CONV_K_W:acc#74.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-481 -attr oid 480 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#74.psp(11:0))}
load net {CONV_K_W:acc#74(0)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(1)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(2)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(3)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(4)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(5)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(6)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(7)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(8)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(9)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(10)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(11)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-482 -attr oid 481 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#12}
load net {rst} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#74.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#74.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load inst "CONV_K_W:acc#74" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-483 -attr oid 482 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {CONV_K_W:acc#29.sdt:mx0w0(2)} -pin  "CONV_K_W:acc#74" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(3)} -pin  "CONV_K_W:acc#74" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(4)} -pin  "CONV_K_W:acc#74" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(5)} -pin  "CONV_K_W:acc#74" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(6)} -pin  "CONV_K_W:acc#74" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(7)} -pin  "CONV_K_W:acc#74" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(8)} -pin  "CONV_K_W:acc#74" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(9)} -pin  "CONV_K_W:acc#74" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(10)} -pin  "CONV_K_W:acc#74" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(11)} -pin  "CONV_K_W:acc#74" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(12)} -pin  "CONV_K_W:acc#74" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#29.sdt:mx0w0(13)} -pin  "CONV_K_W:acc#74" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#29.sdt:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#74" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#74" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#74" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#74" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#74" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#74" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#74" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#74" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#74" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#74" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#74(0)} -pin  "CONV_K_W:acc#74" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(1)} -pin  "CONV_K_W:acc#74" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(2)} -pin  "CONV_K_W:acc#74" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(3)} -pin  "CONV_K_W:acc#74" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(4)} -pin  "CONV_K_W:acc#74" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(5)} -pin  "CONV_K_W:acc#74" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(6)} -pin  "CONV_K_W:acc#74" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(7)} -pin  "CONV_K_W:acc#74" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(8)} -pin  "CONV_K_W:acc#74" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(9)} -pin  "CONV_K_W:acc#74" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(10)} -pin  "CONV_K_W:acc#74" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load net {CONV_K_W:acc#74(11)} -pin  "CONV_K_W:acc#74" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74}
load inst "reg(CONV_K_W:acc#75.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-484 -attr oid 483 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#75.psp(11:0))}
load net {CONV_K_W:acc#75(0)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(1)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(2)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(3)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(4)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(5)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(6)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(7)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(8)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(9)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(10)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(11)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-485 -attr oid 484 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#11}
load net {rst} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#75.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#75.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load inst "CONV_K_W:acc#75" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-486 -attr oid 485 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {CONV_K_W:acc#30.sdt:mx0w0(2)} -pin  "CONV_K_W:acc#75" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(3)} -pin  "CONV_K_W:acc#75" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(4)} -pin  "CONV_K_W:acc#75" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(5)} -pin  "CONV_K_W:acc#75" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(6)} -pin  "CONV_K_W:acc#75" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(7)} -pin  "CONV_K_W:acc#75" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(8)} -pin  "CONV_K_W:acc#75" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(9)} -pin  "CONV_K_W:acc#75" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(10)} -pin  "CONV_K_W:acc#75" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(11)} -pin  "CONV_K_W:acc#75" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(12)} -pin  "CONV_K_W:acc#75" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {CONV_K_W:acc#30.sdt:mx0w0(13)} -pin  "CONV_K_W:acc#75" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#30.sdt:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#75" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#75" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#75" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#75" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#75" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#75" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#75" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#75" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#75" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#75" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#75(0)} -pin  "CONV_K_W:acc#75" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(1)} -pin  "CONV_K_W:acc#75" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(2)} -pin  "CONV_K_W:acc#75" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(3)} -pin  "CONV_K_W:acc#75" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(4)} -pin  "CONV_K_W:acc#75" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(5)} -pin  "CONV_K_W:acc#75" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(6)} -pin  "CONV_K_W:acc#75" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(7)} -pin  "CONV_K_W:acc#75" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(8)} -pin  "CONV_K_W:acc#75" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(9)} -pin  "CONV_K_W:acc#75" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(10)} -pin  "CONV_K_W:acc#75" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load net {CONV_K_W:acc#75(11)} -pin  "CONV_K_W:acc#75" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75}
load inst "reg(CONV_K_W:mux#19)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-487 -attr oid 486 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#19)}
load net {CONV_K_W:mux#36} -pin  "reg(CONV_K_W:mux#19)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#36}
load net {GND} -pin  "reg(CONV_K_W:mux#19)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#19)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-488 -attr oid 487 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#19)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#10}
load net {rst} -pin  "reg(CONV_K_W:mux#19)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#19.itm} -pin  "reg(CONV_K_W:mux#19)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#19.itm}
load inst "CONV_K_W:mux#36" "mux(16,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-489 -attr oid 488 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#36} -attr area 4.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "CONV_K_W:mux#36" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#36" {A1(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {PWR} -pin  "CONV_K_W:mux#36" {A2(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#36" {A3(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#36" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#36" {A5(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#36" {A6(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#36" {A7(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#36" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#36" {A9(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#36" {A10(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#36" {A11(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#36" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#36" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#36" {A14(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#36" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#36" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#148}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#36" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#148}
load net {CONV_K_W:acc#23.psp.sva(0)} -pin  "CONV_K_W:mux#36" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#148}
load net {CONV_K_W:acc#23.psp.sva(1)} -pin  "CONV_K_W:mux#36" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#148}
load net {CONV_K_W:mux#36} -pin  "CONV_K_W:mux#36" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#36}
load inst "reg(CONV_K_W:acc#76.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-490 -attr oid 489 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#76.psp(11:0))}
load net {CONV_K_W:acc#76(0)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(1)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(2)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(3)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(4)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(5)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(6)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(7)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(8)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(9)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(10)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(11)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-491 -attr oid 490 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#9}
load net {rst} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#76.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#76.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load inst "CONV_K_W:acc#76" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-492 -attr oid 491 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(2)} -pin  "CONV_K_W:acc#76" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(3)} -pin  "CONV_K_W:acc#76" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(4)} -pin  "CONV_K_W:acc#76" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(5)} -pin  "CONV_K_W:acc#76" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(6)} -pin  "CONV_K_W:acc#76" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(7)} -pin  "CONV_K_W:acc#76" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(8)} -pin  "CONV_K_W:acc#76" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(9)} -pin  "CONV_K_W:acc#76" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(10)} -pin  "CONV_K_W:acc#76" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(11)} -pin  "CONV_K_W:acc#76" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(12)} -pin  "CONV_K_W:acc#76" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(13)} -pin  "CONV_K_W:acc#76" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#76" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#76" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#76" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#76" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#76" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#76" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#76" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#76" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#76" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#76" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#76(0)} -pin  "CONV_K_W:acc#76" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(1)} -pin  "CONV_K_W:acc#76" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(2)} -pin  "CONV_K_W:acc#76" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(3)} -pin  "CONV_K_W:acc#76" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(4)} -pin  "CONV_K_W:acc#76" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(5)} -pin  "CONV_K_W:acc#76" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(6)} -pin  "CONV_K_W:acc#76" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(7)} -pin  "CONV_K_W:acc#76" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(8)} -pin  "CONV_K_W:acc#76" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(9)} -pin  "CONV_K_W:acc#76" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(10)} -pin  "CONV_K_W:acc#76" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load net {CONV_K_W:acc#76(11)} -pin  "CONV_K_W:acc#76" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76}
load inst "reg(CONV_K_W:mux#20)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-493 -attr oid 492 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#20)}
load net {CONV_K_W:mux#39(0)} -pin  "reg(CONV_K_W:mux#20)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {CONV_K_W:mux#39(1)} -pin  "reg(CONV_K_W:mux#20)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {CONV_K_W:mux#39(2)} -pin  "reg(CONV_K_W:mux#20)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {CONV_K_W:mux#39(3)} -pin  "reg(CONV_K_W:mux#20)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {GND} -pin  "reg(CONV_K_W:mux#20)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#20)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#20)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#20)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#20)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-494 -attr oid 493 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#20)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#8}
load net {rst} -pin  "reg(CONV_K_W:mux#20)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#20.itm(0)} -pin  "reg(CONV_K_W:mux#20)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_W:mux#20.itm(1)} -pin  "reg(CONV_K_W:mux#20)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_W:mux#20.itm(2)} -pin  "reg(CONV_K_W:mux#20)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_W:mux#20.itm(3)} -pin  "reg(CONV_K_W:mux#20)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load inst "CONV_K_W:mux#39" "mux(16,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-495 -attr oid 494 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39} -attr area 16.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,4,16)"
load net {DC} -pin  "CONV_K_W:mux#39" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#39" {A1(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#39" {A1(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#39" {A1(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#39" {A1(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#39" {A2(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#39" {A2(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#39" {A2(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#39" {A2(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#39" {A3(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#39" {A3(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#39" {A3(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#39" {A3(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {DC} -pin  "CONV_K_W:mux#39" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#39" {A5(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A5(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A5(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A5(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A6(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A6(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A6(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A6(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A7(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A7(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A7(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A7(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#39" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A8(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A8(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A8(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#39" {A9(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A9(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A9(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A9(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A11(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A11(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A11(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#39" {A11(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#39" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A12(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A12(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A12(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A13(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A13(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A13(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A14(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A14(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A14(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A14(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A15(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A15(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#39" {A15(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#39" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#149}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#39" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#149}
load net {CONV_K_W:acc#23.psp.sva(0)} -pin  "CONV_K_W:mux#39" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#149}
load net {CONV_K_W:acc#23.psp.sva(1)} -pin  "CONV_K_W:mux#39" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#149}
load net {CONV_K_W:mux#39(0)} -pin  "CONV_K_W:mux#39" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {CONV_K_W:mux#39(1)} -pin  "CONV_K_W:mux#39" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {CONV_K_W:mux#39(2)} -pin  "CONV_K_W:mux#39" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load net {CONV_K_W:mux#39(3)} -pin  "CONV_K_W:mux#39" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#39}
load inst "reg(CONV_K_W:mux#22)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-496 -attr oid 495 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#22)}
load net {CONV_K_W:mux#41} -pin  "reg(CONV_K_W:mux#22)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#41}
load net {GND} -pin  "reg(CONV_K_W:mux#22)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_W:mux#22)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-497 -attr oid 496 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#22)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#7}
load net {rst} -pin  "reg(CONV_K_W:mux#22)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#22.itm} -pin  "reg(CONV_K_W:mux#22)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#22.itm}
load inst "CONV_K_W:mux#41" "mux(16,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-498 -attr oid 497 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#41} -attr area 4.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "CONV_K_W:mux#41" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#41" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#41" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#41" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {DC} -pin  "CONV_K_W:mux#41" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#41" {A5(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#41" {A6(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#41" {A7(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#41" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#41" {A9(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#41" {A10(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {GND} -pin  "CONV_K_W:mux#41" {A11(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {DC} -pin  "CONV_K_W:mux#41" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<1>=-}
load net {GND} -pin  "CONV_K_W:mux#41" {A13(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {PWR} -pin  "CONV_K_W:mux#41" {A14(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {GND} -pin  "CONV_K_W:mux#41" {A15(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#41" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#150}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#41" {S(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#150}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#41" {S(2)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#150}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#41" {S(3)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#150}
load net {CONV_K_W:mux#41} -pin  "CONV_K_W:mux#41" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#41}
load inst "reg(CONV_K_W:mux#23)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-499 -attr oid 498 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#23)}
load net {CONV_K_W:mux#43(0)} -pin  "reg(CONV_K_W:mux#23)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {CONV_K_W:mux#43(1)} -pin  "reg(CONV_K_W:mux#23)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {CONV_K_W:mux#43(2)} -pin  "reg(CONV_K_W:mux#23)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {CONV_K_W:mux#43(3)} -pin  "reg(CONV_K_W:mux#23)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {GND} -pin  "reg(CONV_K_W:mux#23)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#23)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#23)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#23)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#23)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-500 -attr oid 499 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#23)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#6}
load net {rst} -pin  "reg(CONV_K_W:mux#23)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#23.itm(0)} -pin  "reg(CONV_K_W:mux#23)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_W:mux#23.itm(1)} -pin  "reg(CONV_K_W:mux#23)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_W:mux#23.itm(2)} -pin  "reg(CONV_K_W:mux#23)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_W:mux#23.itm(3)} -pin  "reg(CONV_K_W:mux#23)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load inst "CONV_K_W:mux#43" "mux(16,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-501 -attr oid 500 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43} -attr area 16.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,4,16)"
load net {DC} -pin  "CONV_K_W:mux#43" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#43" {A5(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A5(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A5(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A5(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A6(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A6(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A6(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A6(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A7(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A7(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A7(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A7(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#43" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A8(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A8(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A8(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#43" {A9(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A9(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A9(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A9(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A11(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A11(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A11(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#43" {A11(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#43" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A12(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A12(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#43" {A12(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {PWR} -pin  "CONV_K_W:mux#43" {A13(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#43" {A13(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#43" {A13(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#43" {A13(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#43" {A14(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#43" {A14(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#43" {A14(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#43" {A14(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#43" {A15(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#43" {A15(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#43" {A15(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#43" {A15(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#43" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#151}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#43" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#151}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#43" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#151}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#43" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#151}
load net {CONV_K_W:mux#43(0)} -pin  "CONV_K_W:mux#43" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {CONV_K_W:mux#43(1)} -pin  "CONV_K_W:mux#43" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {CONV_K_W:mux#43(2)} -pin  "CONV_K_W:mux#43" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load net {CONV_K_W:mux#43(3)} -pin  "CONV_K_W:mux#43" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#43}
load inst "reg(CONV_K_W:mux#26)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-502 -attr oid 501 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:mux#26)}
load net {CONV_K_W:mux#45(0)} -pin  "reg(CONV_K_W:mux#26)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {CONV_K_W:mux#45(1)} -pin  "reg(CONV_K_W:mux#26)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {CONV_K_W:mux#45(2)} -pin  "reg(CONV_K_W:mux#26)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {CONV_K_W:mux#45(3)} -pin  "reg(CONV_K_W:mux#26)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {GND} -pin  "reg(CONV_K_W:mux#26)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#26)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#26)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "reg(CONV_K_W:mux#26)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {clk} -pin  "reg(CONV_K_W:mux#26)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-503 -attr oid 502 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_W:mux#26)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#5}
load net {rst} -pin  "reg(CONV_K_W:mux#26)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:mux#26.itm(0)} -pin  "reg(CONV_K_W:mux#26)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:mux#26.itm(1)} -pin  "reg(CONV_K_W:mux#26)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:mux#26.itm(2)} -pin  "reg(CONV_K_W:mux#26)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:mux#26.itm(3)} -pin  "reg(CONV_K_W:mux#26)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load inst "CONV_K_W:mux#45" "mux(16,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-504 -attr oid 503 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45} -attr area 16.001000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,4,16)"
load net {DC} -pin  "CONV_K_W:mux#45" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#45" {A4(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A4(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A4(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A4(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A5(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A5(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A5(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A5(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A6(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A6(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A6(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A6(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#45" {A7(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A7(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A7(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A7(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#45" {A8(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A8(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A8(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A8(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A9(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A9(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A9(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A9(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A10(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A10(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A10(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A10(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {DC} -pin  "CONV_K_W:mux#45" {A11(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A11(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A11(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A11(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {GND} -pin  "CONV_K_W:mux#45" {A12(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A12(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A12(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {GND} -pin  "CONV_K_W:mux#45" {A12(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#139}
load net {PWR} -pin  "CONV_K_W:mux#45" {A13(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#45" {A13(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#45" {A13(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#45" {A13(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#148}
load net {PWR} -pin  "CONV_K_W:mux#45" {A14(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#45" {A14(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {PWR} -pin  "CONV_K_W:mux#45" {A14(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {GND} -pin  "CONV_K_W:mux#45" {A14(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#147}
load net {DC} -pin  "CONV_K_W:mux#45" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A15(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A15(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {DC} -pin  "CONV_K_W:mux#45" {A15(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----#1}
load net {CONV_K_W:CONV_K_W:not#4} -pin  "CONV_K_W:mux#45" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#152}
load net {CONV_K_W:conc#87(1)} -pin  "CONV_K_W:mux#45" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#152}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#45" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#152}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#45" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#152}
load net {CONV_K_W:mux#45(0)} -pin  "CONV_K_W:mux#45" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {CONV_K_W:mux#45(1)} -pin  "CONV_K_W:mux#45" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {CONV_K_W:mux#45(2)} -pin  "CONV_K_W:mux#45" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load net {CONV_K_W:mux#45(3)} -pin  "CONV_K_W:mux#45" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#45}
load inst "CONV_K_W:CONV_K_W:not#4" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-505 -attr oid 504 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:not#4} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:CONV_K_W:not#4" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:slc(CONV_NB_K:i(1:0).sva)(0)#6}
load net {CONV_K_W:CONV_K_W:not#4} -pin  "CONV_K_W:CONV_K_W:not#4" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:not#4}
load inst "reg(CONV_K_H-1:CONV_K_W:acc#17)" "reg(7,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-506 -attr oid 505 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_H-1:CONV_K_W:acc#17)}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(0)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(1)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(2)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(3)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(4)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(5)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(6)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {GND} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {GND} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#149}
load net {clk} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-507 -attr oid 506 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#4}
load net {rst} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(0)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(1)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(2)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(3)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(4)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(5)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva(6)} -pin  "reg(CONV_K_H-1:CONV_K_W:acc#17)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva}
load inst "reg(CONV_K_D-1:CONV_K_W:acc)" "reg(6,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-508 -attr oid 507 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_W:acc)}
load net {CONV_K_D-1:CONV_K_W:acc(0)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(1)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(2)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(3)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(4)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(5)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#155}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#155}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#155}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#155}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#155}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#155}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-509 -attr oid 508 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(0)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(1)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(2)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(3)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(4)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(5)} -pin  "reg(CONV_K_D-1:CONV_K_W:acc)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load inst "CONV_K_D-1:CONV_K_W:acc" "add(6,-1,1,0,6)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-510 -attr oid 509 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc} -attr area 6.000000 -attr delay 1.315000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(6,0,2,1,6)"
load net {CONV_V_SLIDE:j(6:0).sva#2(1)} -pin  "CONV_K_D-1:CONV_K_W:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j:slc(CONV_V_SLIDE:j(6:0).sva)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(2)} -pin  "CONV_K_D-1:CONV_K_W:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j:slc(CONV_V_SLIDE:j(6:0).sva)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(3)} -pin  "CONV_K_D-1:CONV_K_W:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j:slc(CONV_V_SLIDE:j(6:0).sva)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(4)} -pin  "CONV_K_D-1:CONV_K_W:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j:slc(CONV_V_SLIDE:j(6:0).sva)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(5)} -pin  "CONV_K_D-1:CONV_K_W:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j:slc(CONV_V_SLIDE:j(6:0).sva)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(6)} -pin  "CONV_K_D-1:CONV_K_W:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j:slc(CONV_V_SLIDE:j(6:0).sva)(6-1)}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_W:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_K_D-1:CONV_K_W:acc(0)} -pin  "CONV_K_D-1:CONV_K_W:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(1)} -pin  "CONV_K_D-1:CONV_K_W:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(2)} -pin  "CONV_K_D-1:CONV_K_W:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(3)} -pin  "CONV_K_D-1:CONV_K_W:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(4)} -pin  "CONV_K_D-1:CONV_K_W:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load net {CONV_K_D-1:CONV_K_W:acc(5)} -pin  "CONV_K_D-1:CONV_K_W:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc}
load inst "reg(CONV_H_SLIDE:acc#5)" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-511 -attr oid 510 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#5)}
load net {z.out#4(0)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(1)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(2)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(3)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(4)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(5)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(6)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(7)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#148}
load net {clk} -pin  "reg(CONV_H_SLIDE:acc#5)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-512 -attr oid 511 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_H_SLIDE:not} -pin  "reg(CONV_H_SLIDE:acc#5)" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:not}
load net {rst} -pin  "reg(CONV_H_SLIDE:acc#5)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:acc#5.itm#1(0)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(1)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(2)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(3)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(4)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(5)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(6)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load net {CONV_H_SLIDE:acc#5.itm#1(7)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#1}
load inst "reg(CONV_H_SLIDE:not" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {or.tmp#76} -pin  "reg(CONV_H_SLIDE:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/or.tmp#76}
load net {reg(CONV_H_SLIDE:not} -pin  "reg(CONV_H_SLIDE:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:not}
load inst "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-513 -attr oid 512 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)}
load net {z.out#13(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-514 -attr oid 513 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#1}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm}
load inst "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-515 -attr oid 514 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)}
load net {z.out#14(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-516 -attr oid 515 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#13}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm}
load inst "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-517 -attr oid 516 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)}
load net {z.out#15(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-518 -attr oid 517 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#12}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(11)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(12)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm}
load inst "reg(CONV_K_W:acc#77.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-519 -attr oid 518 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#77.psp)}
load net {CONV_K_W:acc#77(0)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(1)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(2)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(3)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(4)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(5)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(6)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(7)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(8)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(9)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(10)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(11)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(12)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(13)} -pin  "reg(CONV_K_W:acc#77.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#77.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#77.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-520 -attr oid 519 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_W:acc#77.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#11}
load net {rst} -pin  "reg(CONV_K_W:acc#77.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#77.psp(0)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(1)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(2)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(3)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(4)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(5)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(6)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(7)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(8)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(9)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(10)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(11)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(12)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load net {CONV_K_W:acc#77.psp(13)} -pin  "reg(CONV_K_W:acc#77.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77.psp}
load inst "CONV_K_W:acc#77" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-521 -attr oid 520 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {z.out#13(1)} -pin  "CONV_K_W:acc#77" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(2)} -pin  "CONV_K_W:acc#77" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(3)} -pin  "CONV_K_W:acc#77" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(4)} -pin  "CONV_K_W:acc#77" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(5)} -pin  "CONV_K_W:acc#77" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(6)} -pin  "CONV_K_W:acc#77" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(7)} -pin  "CONV_K_W:acc#77" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(8)} -pin  "CONV_K_W:acc#77" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(9)} -pin  "CONV_K_W:acc#77" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(10)} -pin  "CONV_K_W:acc#77" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(11)} -pin  "CONV_K_W:acc#77" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(12)} -pin  "CONV_K_W:acc#77" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {z.out#13(13)} -pin  "CONV_K_W:acc#77" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#77" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#77" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#77" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#77" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#77" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#77" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#77" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#77" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#77" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#77" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#77" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#77" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#77" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#77(0)} -pin  "CONV_K_W:acc#77" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(1)} -pin  "CONV_K_W:acc#77" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(2)} -pin  "CONV_K_W:acc#77" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(3)} -pin  "CONV_K_W:acc#77" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(4)} -pin  "CONV_K_W:acc#77" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(5)} -pin  "CONV_K_W:acc#77" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(6)} -pin  "CONV_K_W:acc#77" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(7)} -pin  "CONV_K_W:acc#77" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(8)} -pin  "CONV_K_W:acc#77" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(9)} -pin  "CONV_K_W:acc#77" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(10)} -pin  "CONV_K_W:acc#77" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(11)} -pin  "CONV_K_W:acc#77" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(12)} -pin  "CONV_K_W:acc#77" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load net {CONV_K_W:acc#77(13)} -pin  "CONV_K_W:acc#77" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#77}
load inst "reg(CONV_K_W:acc#78.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-522 -attr oid 521 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#78.psp)}
load net {CONV_K_W:acc#78(0)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(1)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(2)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(3)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(4)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(5)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(6)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(7)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(8)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(9)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(10)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(11)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(12)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(13)} -pin  "reg(CONV_K_W:acc#78.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#78.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#78.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-523 -attr oid 522 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_W:acc#78.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#10}
load net {rst} -pin  "reg(CONV_K_W:acc#78.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#78.psp(0)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(1)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(2)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(3)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(4)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(5)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(6)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(7)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(8)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(9)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(10)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(11)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(12)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load net {CONV_K_W:acc#78.psp(13)} -pin  "reg(CONV_K_W:acc#78.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78.psp}
load inst "CONV_K_W:acc#78" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-524 -attr oid 523 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {z.out#14(1)} -pin  "CONV_K_W:acc#78" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(2)} -pin  "CONV_K_W:acc#78" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(3)} -pin  "CONV_K_W:acc#78" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(4)} -pin  "CONV_K_W:acc#78" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(5)} -pin  "CONV_K_W:acc#78" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(6)} -pin  "CONV_K_W:acc#78" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(7)} -pin  "CONV_K_W:acc#78" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(8)} -pin  "CONV_K_W:acc#78" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(9)} -pin  "CONV_K_W:acc#78" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(10)} -pin  "CONV_K_W:acc#78" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(11)} -pin  "CONV_K_W:acc#78" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(12)} -pin  "CONV_K_W:acc#78" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {z.out#14(13)} -pin  "CONV_K_W:acc#78" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#78" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#78" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#78" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#78" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#78" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#78" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#78" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#78" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#78" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#78" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#78" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#78" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#78" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#78(0)} -pin  "CONV_K_W:acc#78" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(1)} -pin  "CONV_K_W:acc#78" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(2)} -pin  "CONV_K_W:acc#78" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(3)} -pin  "CONV_K_W:acc#78" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(4)} -pin  "CONV_K_W:acc#78" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(5)} -pin  "CONV_K_W:acc#78" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(6)} -pin  "CONV_K_W:acc#78" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(7)} -pin  "CONV_K_W:acc#78" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(8)} -pin  "CONV_K_W:acc#78" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(9)} -pin  "CONV_K_W:acc#78" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(10)} -pin  "CONV_K_W:acc#78" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(11)} -pin  "CONV_K_W:acc#78" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(12)} -pin  "CONV_K_W:acc#78" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load net {CONV_K_W:acc#78(13)} -pin  "CONV_K_W:acc#78" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#78}
load inst "reg(CONV_K_W:acc#79.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-525 -attr oid 524 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#79.psp)}
load net {CONV_K_W:acc#79(0)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(1)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(2)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(3)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(4)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(5)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(6)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(7)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(8)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(9)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(10)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(11)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(12)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(13)} -pin  "reg(CONV_K_W:acc#79.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#79.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#79.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-526 -attr oid 525 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_W:acc#79.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#9}
load net {rst} -pin  "reg(CONV_K_W:acc#79.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#79.psp(0)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(1)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(2)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(3)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(4)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(5)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(6)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(7)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(8)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(9)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(10)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(11)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(12)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load net {CONV_K_W:acc#79.psp(13)} -pin  "reg(CONV_K_W:acc#79.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79.psp}
load inst "CONV_K_W:acc#79" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-527 -attr oid 526 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {z.out#15(1)} -pin  "CONV_K_W:acc#79" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(2)} -pin  "CONV_K_W:acc#79" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(3)} -pin  "CONV_K_W:acc#79" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(4)} -pin  "CONV_K_W:acc#79" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(5)} -pin  "CONV_K_W:acc#79" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(6)} -pin  "CONV_K_W:acc#79" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(7)} -pin  "CONV_K_W:acc#79" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(8)} -pin  "CONV_K_W:acc#79" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(9)} -pin  "CONV_K_W:acc#79" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(10)} -pin  "CONV_K_W:acc#79" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(11)} -pin  "CONV_K_W:acc#79" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(12)} -pin  "CONV_K_W:acc#79" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {z.out#15(13)} -pin  "CONV_K_W:acc#79" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#79" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#79" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#79" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#79" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#79" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#79" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#79" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#79" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#79" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#79" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#79" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#79" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#79" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#79(0)} -pin  "CONV_K_W:acc#79" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(1)} -pin  "CONV_K_W:acc#79" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(2)} -pin  "CONV_K_W:acc#79" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(3)} -pin  "CONV_K_W:acc#79" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(4)} -pin  "CONV_K_W:acc#79" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(5)} -pin  "CONV_K_W:acc#79" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(6)} -pin  "CONV_K_W:acc#79" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(7)} -pin  "CONV_K_W:acc#79" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(8)} -pin  "CONV_K_W:acc#79" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(9)} -pin  "CONV_K_W:acc#79" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(10)} -pin  "CONV_K_W:acc#79" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(11)} -pin  "CONV_K_W:acc#79" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(12)} -pin  "CONV_K_W:acc#79" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load net {CONV_K_W:acc#79(13)} -pin  "CONV_K_W:acc#79" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#79}
load inst "reg(CONV_K_W:acc#80.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-528 -attr oid 527 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#80.psp(11:0))}
load net {CONV_K_W:acc#80(0)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(1)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(2)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(3)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(4)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(5)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(6)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(7)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(8)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(9)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(10)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(11)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-529 -attr oid 528 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#8}
load net {rst} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#80.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#80.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load inst "CONV_K_W:acc#80" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-530 -attr oid 529 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {z.out#13(2)} -pin  "CONV_K_W:acc#80" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(3)} -pin  "CONV_K_W:acc#80" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(4)} -pin  "CONV_K_W:acc#80" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(5)} -pin  "CONV_K_W:acc#80" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(6)} -pin  "CONV_K_W:acc#80" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(7)} -pin  "CONV_K_W:acc#80" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(8)} -pin  "CONV_K_W:acc#80" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(9)} -pin  "CONV_K_W:acc#80" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(10)} -pin  "CONV_K_W:acc#80" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(11)} -pin  "CONV_K_W:acc#80" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(12)} -pin  "CONV_K_W:acc#80" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {z.out#13(13)} -pin  "CONV_K_W:acc#80" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#80" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#80" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#80" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#80" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#80" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#80" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#80" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#80" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#80" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#80" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#80(0)} -pin  "CONV_K_W:acc#80" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(1)} -pin  "CONV_K_W:acc#80" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(2)} -pin  "CONV_K_W:acc#80" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(3)} -pin  "CONV_K_W:acc#80" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(4)} -pin  "CONV_K_W:acc#80" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(5)} -pin  "CONV_K_W:acc#80" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(6)} -pin  "CONV_K_W:acc#80" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(7)} -pin  "CONV_K_W:acc#80" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(8)} -pin  "CONV_K_W:acc#80" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(9)} -pin  "CONV_K_W:acc#80" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(10)} -pin  "CONV_K_W:acc#80" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load net {CONV_K_W:acc#80(11)} -pin  "CONV_K_W:acc#80" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80}
load inst "reg(CONV_K_W:acc#81.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-531 -attr oid 530 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#81.psp(11:0))}
load net {CONV_K_W:acc#81(0)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(1)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(2)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(3)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(4)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(5)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(6)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(7)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(8)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(9)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(10)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(11)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-532 -attr oid 531 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#7}
load net {rst} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#81.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#81.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load inst "CONV_K_W:acc#81" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-533 -attr oid 532 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {z.out#14(2)} -pin  "CONV_K_W:acc#81" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(3)} -pin  "CONV_K_W:acc#81" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(4)} -pin  "CONV_K_W:acc#81" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(5)} -pin  "CONV_K_W:acc#81" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(6)} -pin  "CONV_K_W:acc#81" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(7)} -pin  "CONV_K_W:acc#81" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(8)} -pin  "CONV_K_W:acc#81" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(9)} -pin  "CONV_K_W:acc#81" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(10)} -pin  "CONV_K_W:acc#81" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(11)} -pin  "CONV_K_W:acc#81" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(12)} -pin  "CONV_K_W:acc#81" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {z.out#14(13)} -pin  "CONV_K_W:acc#81" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#81" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#81" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#81" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#81" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#81" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#81" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#81" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#81" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#81" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#81" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#81(0)} -pin  "CONV_K_W:acc#81" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(1)} -pin  "CONV_K_W:acc#81" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(2)} -pin  "CONV_K_W:acc#81" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(3)} -pin  "CONV_K_W:acc#81" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(4)} -pin  "CONV_K_W:acc#81" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(5)} -pin  "CONV_K_W:acc#81" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(6)} -pin  "CONV_K_W:acc#81" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(7)} -pin  "CONV_K_W:acc#81" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(8)} -pin  "CONV_K_W:acc#81" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(9)} -pin  "CONV_K_W:acc#81" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(10)} -pin  "CONV_K_W:acc#81" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load net {CONV_K_W:acc#81(11)} -pin  "CONV_K_W:acc#81" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81}
load inst "reg(CONV_K_W:acc#82.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-534 -attr oid 533 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#82.psp(11:0))}
load net {CONV_K_W:acc#82(0)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(1)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(2)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(3)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(4)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(5)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(6)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(7)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(8)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(9)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(10)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(11)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-535 -attr oid 534 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(8)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#6}
load net {rst} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#82.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#82.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load inst "CONV_K_W:acc#82" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-536 -attr oid 535 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {z.out#15(2)} -pin  "CONV_K_W:acc#82" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(3)} -pin  "CONV_K_W:acc#82" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(4)} -pin  "CONV_K_W:acc#82" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(5)} -pin  "CONV_K_W:acc#82" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(6)} -pin  "CONV_K_W:acc#82" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(7)} -pin  "CONV_K_W:acc#82" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(8)} -pin  "CONV_K_W:acc#82" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(9)} -pin  "CONV_K_W:acc#82" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(10)} -pin  "CONV_K_W:acc#82" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(11)} -pin  "CONV_K_W:acc#82" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(12)} -pin  "CONV_K_W:acc#82" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {z.out#15(13)} -pin  "CONV_K_W:acc#82" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#82" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#82" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#82" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#82" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#82" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#82" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#82" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#82" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#82" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#82" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#82(0)} -pin  "CONV_K_W:acc#82" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(1)} -pin  "CONV_K_W:acc#82" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(2)} -pin  "CONV_K_W:acc#82" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(3)} -pin  "CONV_K_W:acc#82" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(4)} -pin  "CONV_K_W:acc#82" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(5)} -pin  "CONV_K_W:acc#82" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(6)} -pin  "CONV_K_W:acc#82" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(7)} -pin  "CONV_K_W:acc#82" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(8)} -pin  "CONV_K_W:acc#82" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(9)} -pin  "CONV_K_W:acc#82" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(10)} -pin  "CONV_K_W:acc#82" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load net {CONV_K_W:acc#82(11)} -pin  "CONV_K_W:acc#82" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82}
load inst "reg(CONV_K_W:acc#83.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-537 -attr oid 536 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#83.psp)}
load net {CONV_K_W:acc#83(0)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(1)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(2)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(3)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(4)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(5)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(6)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(7)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(8)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(9)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(10)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(11)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(12)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(13)} -pin  "reg(CONV_K_W:acc#83.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#83.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#83.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-538 -attr oid 537 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#83.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#83.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#83.psp(0)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(1)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(2)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(3)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(4)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(5)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(6)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(7)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(8)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(9)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(10)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(11)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(12)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load net {CONV_K_W:acc#83.psp(13)} -pin  "reg(CONV_K_W:acc#83.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83.psp}
load inst "CONV_K_W:acc#83" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-539 -attr oid 538 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {z.out#13(1)} -pin  "CONV_K_W:acc#83" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(2)} -pin  "CONV_K_W:acc#83" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(3)} -pin  "CONV_K_W:acc#83" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(4)} -pin  "CONV_K_W:acc#83" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(5)} -pin  "CONV_K_W:acc#83" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(6)} -pin  "CONV_K_W:acc#83" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(7)} -pin  "CONV_K_W:acc#83" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(8)} -pin  "CONV_K_W:acc#83" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(9)} -pin  "CONV_K_W:acc#83" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(10)} -pin  "CONV_K_W:acc#83" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(11)} -pin  "CONV_K_W:acc#83" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(12)} -pin  "CONV_K_W:acc#83" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {z.out#13(13)} -pin  "CONV_K_W:acc#83" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#83" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#83" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#83" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#83" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#83" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#83" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#83" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#83" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#83" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#83" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#83" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#83" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#83" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#83(0)} -pin  "CONV_K_W:acc#83" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(1)} -pin  "CONV_K_W:acc#83" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(2)} -pin  "CONV_K_W:acc#83" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(3)} -pin  "CONV_K_W:acc#83" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(4)} -pin  "CONV_K_W:acc#83" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(5)} -pin  "CONV_K_W:acc#83" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(6)} -pin  "CONV_K_W:acc#83" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(7)} -pin  "CONV_K_W:acc#83" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(8)} -pin  "CONV_K_W:acc#83" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(9)} -pin  "CONV_K_W:acc#83" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(10)} -pin  "CONV_K_W:acc#83" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(11)} -pin  "CONV_K_W:acc#83" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(12)} -pin  "CONV_K_W:acc#83" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load net {CONV_K_W:acc#83(13)} -pin  "CONV_K_W:acc#83" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#83}
load inst "reg(CONV_K_W:acc#26.sdt)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-540 -attr oid 539 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#26.sdt)}
load net {z.out#13(0)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(1)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(2)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(3)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(4)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(5)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(6)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(7)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(8)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(9)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(10)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(11)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(12)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {z.out#13(13)} -pin  "reg(CONV_K_W:acc#26.sdt)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#13}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#26.sdt)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#26.sdt)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-541 -attr oid 540 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#26.sdt)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#13}
load net {rst} -pin  "reg(CONV_K_W:acc#26.sdt)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#26.sdt(0)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(1)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(2)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(3)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(4)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(5)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(6)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(7)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(8)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(9)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(10)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(11)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(12)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load net {CONV_K_W:acc#26.sdt(13)} -pin  "reg(CONV_K_W:acc#26.sdt)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#26.sdt}
load inst "reg(CONV_K_W:acc#84.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-542 -attr oid 541 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#84.psp)}
load net {CONV_K_W:acc#84(0)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(1)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(2)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(3)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(4)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(5)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(6)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(7)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(8)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(9)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(10)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(11)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(12)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(13)} -pin  "reg(CONV_K_W:acc#84.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#84.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#84.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-543 -attr oid 542 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#84.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#12}
load net {rst} -pin  "reg(CONV_K_W:acc#84.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#84.psp(0)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(1)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(2)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(3)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(4)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(5)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(6)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(7)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(8)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(9)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(10)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(11)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(12)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load net {CONV_K_W:acc#84.psp(13)} -pin  "reg(CONV_K_W:acc#84.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84.psp}
load inst "CONV_K_W:acc#84" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-544 -attr oid 543 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {z.out#14(1)} -pin  "CONV_K_W:acc#84" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(2)} -pin  "CONV_K_W:acc#84" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(3)} -pin  "CONV_K_W:acc#84" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(4)} -pin  "CONV_K_W:acc#84" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(5)} -pin  "CONV_K_W:acc#84" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(6)} -pin  "CONV_K_W:acc#84" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(7)} -pin  "CONV_K_W:acc#84" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(8)} -pin  "CONV_K_W:acc#84" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(9)} -pin  "CONV_K_W:acc#84" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(10)} -pin  "CONV_K_W:acc#84" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(11)} -pin  "CONV_K_W:acc#84" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(12)} -pin  "CONV_K_W:acc#84" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {z.out#14(13)} -pin  "CONV_K_W:acc#84" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#84" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#84" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#84" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#84" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#84" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#84" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#84" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#84" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#84" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#84" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#84" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#84" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#84" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#84(0)} -pin  "CONV_K_W:acc#84" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(1)} -pin  "CONV_K_W:acc#84" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(2)} -pin  "CONV_K_W:acc#84" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(3)} -pin  "CONV_K_W:acc#84" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(4)} -pin  "CONV_K_W:acc#84" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(5)} -pin  "CONV_K_W:acc#84" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(6)} -pin  "CONV_K_W:acc#84" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(7)} -pin  "CONV_K_W:acc#84" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(8)} -pin  "CONV_K_W:acc#84" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(9)} -pin  "CONV_K_W:acc#84" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(10)} -pin  "CONV_K_W:acc#84" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(11)} -pin  "CONV_K_W:acc#84" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(12)} -pin  "CONV_K_W:acc#84" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load net {CONV_K_W:acc#84(13)} -pin  "CONV_K_W:acc#84" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#84}
load inst "reg(CONV_K_W:acc#27.sdt)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-545 -attr oid 544 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#27.sdt)}
load net {z.out#14(0)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(1)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(2)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(3)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(4)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(5)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(6)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(7)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(8)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(9)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(10)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(11)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(12)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {z.out#14(13)} -pin  "reg(CONV_K_W:acc#27.sdt)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#14}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#27.sdt)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#27.sdt)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-546 -attr oid 545 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#27.sdt)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#11}
load net {rst} -pin  "reg(CONV_K_W:acc#27.sdt)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#27.sdt(0)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(1)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(2)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(3)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(4)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(5)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(6)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(7)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(8)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(9)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(10)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(11)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(12)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load net {CONV_K_W:acc#27.sdt(13)} -pin  "reg(CONV_K_W:acc#27.sdt)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#27.sdt}
load inst "reg(CONV_K_W:acc#85.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-547 -attr oid 546 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#85.psp)}
load net {CONV_K_W:acc#85(0)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(1)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(2)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(3)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(4)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(5)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(6)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(7)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(8)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(9)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(10)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(11)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(12)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(13)} -pin  "reg(CONV_K_W:acc#85.psp)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#85.psp)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#85.psp)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-548 -attr oid 547 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#85.psp)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#10}
load net {rst} -pin  "reg(CONV_K_W:acc#85.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#85.psp(0)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(1)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(2)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(3)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(4)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(5)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(6)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(7)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(8)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(9)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(10)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(11)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(12)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load net {CONV_K_W:acc#85.psp(13)} -pin  "reg(CONV_K_W:acc#85.psp)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85.psp}
load inst "CONV_K_W:acc#85" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-549 -attr oid 548 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85} -attr area 13.001000 -attr delay 1.490000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(13,0,13,0,14)"
load net {z.out#15(1)} -pin  "CONV_K_W:acc#85" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(2)} -pin  "CONV_K_W:acc#85" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(3)} -pin  "CONV_K_W:acc#85" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(4)} -pin  "CONV_K_W:acc#85" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(5)} -pin  "CONV_K_W:acc#85" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(6)} -pin  "CONV_K_W:acc#85" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(7)} -pin  "CONV_K_W:acc#85" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(8)} -pin  "CONV_K_W:acc#85" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(9)} -pin  "CONV_K_W:acc#85" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(10)} -pin  "CONV_K_W:acc#85" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(11)} -pin  "CONV_K_W:acc#85" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(12)} -pin  "CONV_K_W:acc#85" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {z.out#15(13)} -pin  "CONV_K_W:acc#85" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-1)}
load net {PWR} -pin  "CONV_K_W:acc#85" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#85" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#85" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#85" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#85" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#85" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#85" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#85" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#85" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#85" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#85" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:acc#85" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:acc#85" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {CONV_K_W:acc#85(0)} -pin  "CONV_K_W:acc#85" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(1)} -pin  "CONV_K_W:acc#85" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(2)} -pin  "CONV_K_W:acc#85" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(3)} -pin  "CONV_K_W:acc#85" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(4)} -pin  "CONV_K_W:acc#85" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(5)} -pin  "CONV_K_W:acc#85" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(6)} -pin  "CONV_K_W:acc#85" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(7)} -pin  "CONV_K_W:acc#85" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(8)} -pin  "CONV_K_W:acc#85" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(9)} -pin  "CONV_K_W:acc#85" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(10)} -pin  "CONV_K_W:acc#85" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(11)} -pin  "CONV_K_W:acc#85" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(12)} -pin  "CONV_K_W:acc#85" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load net {CONV_K_W:acc#85(13)} -pin  "CONV_K_W:acc#85" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#85}
load inst "reg(CONV_K_W:acc#28.sdt)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-550 -attr oid 549 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#28.sdt)}
load net {z.out#15(0)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(1)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(2)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(3)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(4)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(5)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(6)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(7)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(8)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(9)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(10)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(11)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(12)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {z.out#15(13)} -pin  "reg(CONV_K_W:acc#28.sdt)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#15}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {GND} -pin  "reg(CONV_K_W:acc#28.sdt)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#151}
load net {clk} -pin  "reg(CONV_K_W:acc#28.sdt)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-551 -attr oid 550 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#28.sdt)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#9}
load net {rst} -pin  "reg(CONV_K_W:acc#28.sdt)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#28.sdt(0)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(1)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(2)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(3)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(4)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(5)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(6)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(7)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(8)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(9)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(10)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(11)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(12)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load net {CONV_K_W:acc#28.sdt(13)} -pin  "reg(CONV_K_W:acc#28.sdt)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#28.sdt}
load inst "reg(CONV_K_W:acc#86.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-552 -attr oid 551 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#86.psp(11:0))}
load net {CONV_K_W:acc#86(0)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(1)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(2)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(3)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(4)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(5)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(6)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(7)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(8)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(9)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(10)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(11)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-553 -attr oid 552 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#8}
load net {rst} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#86.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#86.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load inst "CONV_K_W:acc#86" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-554 -attr oid 553 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {z.out#13(2)} -pin  "CONV_K_W:acc#86" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(3)} -pin  "CONV_K_W:acc#86" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(4)} -pin  "CONV_K_W:acc#86" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(5)} -pin  "CONV_K_W:acc#86" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(6)} -pin  "CONV_K_W:acc#86" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(7)} -pin  "CONV_K_W:acc#86" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(8)} -pin  "CONV_K_W:acc#86" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(9)} -pin  "CONV_K_W:acc#86" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(10)} -pin  "CONV_K_W:acc#86" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(11)} -pin  "CONV_K_W:acc#86" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(12)} -pin  "CONV_K_W:acc#86" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {z.out#13(13)} -pin  "CONV_K_W:acc#86" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#26.sdt:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#86" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#86" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#86" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#86" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#86" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#86" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#86" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#86" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#86" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#86" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#86(0)} -pin  "CONV_K_W:acc#86" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(1)} -pin  "CONV_K_W:acc#86" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(2)} -pin  "CONV_K_W:acc#86" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(3)} -pin  "CONV_K_W:acc#86" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(4)} -pin  "CONV_K_W:acc#86" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(5)} -pin  "CONV_K_W:acc#86" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(6)} -pin  "CONV_K_W:acc#86" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(7)} -pin  "CONV_K_W:acc#86" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(8)} -pin  "CONV_K_W:acc#86" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(9)} -pin  "CONV_K_W:acc#86" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(10)} -pin  "CONV_K_W:acc#86" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load net {CONV_K_W:acc#86(11)} -pin  "CONV_K_W:acc#86" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86}
load inst "reg(CONV_K_W:acc#87.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-555 -attr oid 554 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#87.psp(11:0))}
load net {CONV_K_W:acc#87(0)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(1)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(2)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(3)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(4)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(5)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(6)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(7)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(8)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(9)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(10)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(11)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-556 -attr oid 555 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#7}
load net {rst} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#87.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#87.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load inst "CONV_K_W:acc#87" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-557 -attr oid 556 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {z.out#14(2)} -pin  "CONV_K_W:acc#87" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(3)} -pin  "CONV_K_W:acc#87" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(4)} -pin  "CONV_K_W:acc#87" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(5)} -pin  "CONV_K_W:acc#87" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(6)} -pin  "CONV_K_W:acc#87" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(7)} -pin  "CONV_K_W:acc#87" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(8)} -pin  "CONV_K_W:acc#87" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(9)} -pin  "CONV_K_W:acc#87" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(10)} -pin  "CONV_K_W:acc#87" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(11)} -pin  "CONV_K_W:acc#87" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(12)} -pin  "CONV_K_W:acc#87" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {z.out#14(13)} -pin  "CONV_K_W:acc#87" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#27.sdt:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#87" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#87" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#87" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#87" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#87" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#87" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#87" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#87" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#87" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#87" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#87(0)} -pin  "CONV_K_W:acc#87" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(1)} -pin  "CONV_K_W:acc#87" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(2)} -pin  "CONV_K_W:acc#87" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(3)} -pin  "CONV_K_W:acc#87" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(4)} -pin  "CONV_K_W:acc#87" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(5)} -pin  "CONV_K_W:acc#87" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(6)} -pin  "CONV_K_W:acc#87" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(7)} -pin  "CONV_K_W:acc#87" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(8)} -pin  "CONV_K_W:acc#87" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(9)} -pin  "CONV_K_W:acc#87" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(10)} -pin  "CONV_K_W:acc#87" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load net {CONV_K_W:acc#87(11)} -pin  "CONV_K_W:acc#87" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87}
load inst "reg(CONV_K_W:acc#88.psp(11:0))" "reg(12,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-558 -attr oid 557 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#88.psp(11:0))}
load net {CONV_K_W:acc#88(0)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(1)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(2)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(3)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(4)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(5)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(6)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(7)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(8)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(9)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(10)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(11)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {GND} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#154}
load net {clk} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-559 -attr oid 558 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(9)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#6}
load net {rst} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#88.psp(11:0)(0)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(1)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(2)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(3)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(4)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(5)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(6)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(7)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(8)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(9)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(10)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(11)} -pin  "reg(CONV_K_W:acc#88.psp(11:0))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load inst "CONV_K_W:acc#88" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-560 -attr oid 559 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88} -attr area 12.001000 -attr delay 1.465000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(12,0,10,0,12)"
load net {z.out#15(2)} -pin  "CONV_K_W:acc#88" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(3)} -pin  "CONV_K_W:acc#88" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(4)} -pin  "CONV_K_W:acc#88" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(5)} -pin  "CONV_K_W:acc#88" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(6)} -pin  "CONV_K_W:acc#88" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(7)} -pin  "CONV_K_W:acc#88" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(8)} -pin  "CONV_K_W:acc#88" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(9)} -pin  "CONV_K_W:acc#88" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(10)} -pin  "CONV_K_W:acc#88" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(11)} -pin  "CONV_K_W:acc#88" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(12)} -pin  "CONV_K_W:acc#88" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {z.out#15(13)} -pin  "CONV_K_W:acc#88" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#28.sdt:mx0w0)(13-2)}
load net {PWR} -pin  "CONV_K_W:acc#88" {B(0)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#88" {B(1)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#88" {B(2)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#88" {B(3)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#88" {B(4)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#88" {B(5)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#88" {B(6)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {GND} -pin  "CONV_K_W:acc#88" {B(7)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#88" {B(8)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {PWR} -pin  "CONV_K_W:acc#88" {B(9)} -attr @path {/apply_conv/apply_conv:core/845#1}
load net {CONV_K_W:acc#88(0)} -pin  "CONV_K_W:acc#88" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(1)} -pin  "CONV_K_W:acc#88" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(2)} -pin  "CONV_K_W:acc#88" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(3)} -pin  "CONV_K_W:acc#88" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(4)} -pin  "CONV_K_W:acc#88" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(5)} -pin  "CONV_K_W:acc#88" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(6)} -pin  "CONV_K_W:acc#88" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(7)} -pin  "CONV_K_W:acc#88" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(8)} -pin  "CONV_K_W:acc#88" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(9)} -pin  "CONV_K_W:acc#88" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(10)} -pin  "CONV_K_W:acc#88" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load net {CONV_K_W:acc#88(11)} -pin  "CONV_K_W:acc#88" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88}
load inst "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-561 -attr oid 560 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)}
load net {z.out#5(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-562 -attr oid 561 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load inst "reg(CONV_K_W:acc#55)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-563 -attr oid 562 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#55)}
load net {z.out#6(0)} -pin  "reg(CONV_K_W:acc#55)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "reg(CONV_K_W:acc#55)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "reg(CONV_K_W:acc#55)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "reg(CONV_K_W:acc#55)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "reg(CONV_K_W:acc#55)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "reg(CONV_K_W:acc#55)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "reg(CONV_K_W:acc#55)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "reg(CONV_K_W:acc#55)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "reg(CONV_K_W:acc#55)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "reg(CONV_K_W:acc#55)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "reg(CONV_K_W:acc#55)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#55)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#55)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-564 -attr oid 563 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(10)} -pin  "reg(CONV_K_W:acc#55)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#55)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#55.itm(0)} -pin  "reg(CONV_K_W:acc#55)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(1)} -pin  "reg(CONV_K_W:acc#55)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(2)} -pin  "reg(CONV_K_W:acc#55)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(3)} -pin  "reg(CONV_K_W:acc#55)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(4)} -pin  "reg(CONV_K_W:acc#55)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(5)} -pin  "reg(CONV_K_W:acc#55)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(6)} -pin  "reg(CONV_K_W:acc#55)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(7)} -pin  "reg(CONV_K_W:acc#55)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(8)} -pin  "reg(CONV_K_W:acc#55)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(9)} -pin  "reg(CONV_K_W:acc#55)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(10)} -pin  "reg(CONV_K_W:acc#55)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load inst "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-565 -attr oid 564 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-566 -attr oid 565 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load inst "reg(CONV_K_W:acc#56)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-567 -attr oid 566 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#56)}
load net {z.out#7(0)} -pin  "reg(CONV_K_W:acc#56)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(1)} -pin  "reg(CONV_K_W:acc#56)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(2)} -pin  "reg(CONV_K_W:acc#56)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(3)} -pin  "reg(CONV_K_W:acc#56)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(4)} -pin  "reg(CONV_K_W:acc#56)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(5)} -pin  "reg(CONV_K_W:acc#56)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(6)} -pin  "reg(CONV_K_W:acc#56)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(7)} -pin  "reg(CONV_K_W:acc#56)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(8)} -pin  "reg(CONV_K_W:acc#56)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(9)} -pin  "reg(CONV_K_W:acc#56)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(10)} -pin  "reg(CONV_K_W:acc#56)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#56)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#56)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-568 -attr oid 567 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_W:acc#56)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#56.itm#1(0)} -pin  "reg(CONV_K_W:acc#56)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(1)} -pin  "reg(CONV_K_W:acc#56)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(2)} -pin  "reg(CONV_K_W:acc#56)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(3)} -pin  "reg(CONV_K_W:acc#56)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(4)} -pin  "reg(CONV_K_W:acc#56)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(5)} -pin  "reg(CONV_K_W:acc#56)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(6)} -pin  "reg(CONV_K_W:acc#56)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(7)} -pin  "reg(CONV_K_W:acc#56)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(8)} -pin  "reg(CONV_K_W:acc#56)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(9)} -pin  "reg(CONV_K_W:acc#56)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(10)} -pin  "reg(CONV_K_W:acc#56)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load inst "reg(CONV_K_W:acc#63)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-569 -attr oid 568 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#63)}
load net {z.out#6(0)} -pin  "reg(CONV_K_W:acc#63)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "reg(CONV_K_W:acc#63)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "reg(CONV_K_W:acc#63)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "reg(CONV_K_W:acc#63)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "reg(CONV_K_W:acc#63)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "reg(CONV_K_W:acc#63)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "reg(CONV_K_W:acc#63)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "reg(CONV_K_W:acc#63)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "reg(CONV_K_W:acc#63)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "reg(CONV_K_W:acc#63)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "reg(CONV_K_W:acc#63)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#63)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#63)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-570 -attr oid 569 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(13)} -pin  "reg(CONV_K_W:acc#63)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#63)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#63.itm(0)} -pin  "reg(CONV_K_W:acc#63)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(1)} -pin  "reg(CONV_K_W:acc#63)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(2)} -pin  "reg(CONV_K_W:acc#63)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(3)} -pin  "reg(CONV_K_W:acc#63)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(4)} -pin  "reg(CONV_K_W:acc#63)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(5)} -pin  "reg(CONV_K_W:acc#63)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(6)} -pin  "reg(CONV_K_W:acc#63)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(7)} -pin  "reg(CONV_K_W:acc#63)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(8)} -pin  "reg(CONV_K_W:acc#63)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(9)} -pin  "reg(CONV_K_W:acc#63)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(10)} -pin  "reg(CONV_K_W:acc#63)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load inst "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-571 -attr oid 570 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-572 -attr oid 571 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(13)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#6}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load inst "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-573 -attr oid 572 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-574 -attr oid 573 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "reg(CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load inst "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-575 -attr oid 574 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#19.itm} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -pin  "CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load inst "reg(CONV_K_W:acc#44)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-576 -attr oid 575 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44)}
load net {z.out#8(0)} -pin  "reg(CONV_K_W:acc#44)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(1)} -pin  "reg(CONV_K_W:acc#44)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(2)} -pin  "reg(CONV_K_W:acc#44)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(3)} -pin  "reg(CONV_K_W:acc#44)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(4)} -pin  "reg(CONV_K_W:acc#44)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(5)} -pin  "reg(CONV_K_W:acc#44)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(6)} -pin  "reg(CONV_K_W:acc#44)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(7)} -pin  "reg(CONV_K_W:acc#44)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(8)} -pin  "reg(CONV_K_W:acc#44)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(9)} -pin  "reg(CONV_K_W:acc#44)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(10)} -pin  "reg(CONV_K_W:acc#44)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#44)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#44)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-577 -attr oid 576 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_W:acc#44)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(CONV_K_W:acc#44).cse(0)} -pin  "reg(CONV_K_W:acc#44)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(1)} -pin  "reg(CONV_K_W:acc#44)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(2)} -pin  "reg(CONV_K_W:acc#44)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(3)} -pin  "reg(CONV_K_W:acc#44)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(4)} -pin  "reg(CONV_K_W:acc#44)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(5)} -pin  "reg(CONV_K_W:acc#44)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(6)} -pin  "reg(CONV_K_W:acc#44)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(7)} -pin  "reg(CONV_K_W:acc#44)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(8)} -pin  "reg(CONV_K_W:acc#44)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(9)} -pin  "reg(CONV_K_W:acc#44)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(10)} -pin  "reg(CONV_K_W:acc#44)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load inst "reg(CONV_K_W:acc#57)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-578 -attr oid 577 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#57)}
load net {z.out#6(0)} -pin  "reg(CONV_K_W:acc#57)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "reg(CONV_K_W:acc#57)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "reg(CONV_K_W:acc#57)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "reg(CONV_K_W:acc#57)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "reg(CONV_K_W:acc#57)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "reg(CONV_K_W:acc#57)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "reg(CONV_K_W:acc#57)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "reg(CONV_K_W:acc#57)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "reg(CONV_K_W:acc#57)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "reg(CONV_K_W:acc#57)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "reg(CONV_K_W:acc#57)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#57)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#57)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-579 -attr oid 578 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(16)} -pin  "reg(CONV_K_W:acc#57)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#57)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#57.itm(0)} -pin  "reg(CONV_K_W:acc#57)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(1)} -pin  "reg(CONV_K_W:acc#57)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(2)} -pin  "reg(CONV_K_W:acc#57)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(3)} -pin  "reg(CONV_K_W:acc#57)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(4)} -pin  "reg(CONV_K_W:acc#57)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(5)} -pin  "reg(CONV_K_W:acc#57)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(6)} -pin  "reg(CONV_K_W:acc#57)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(7)} -pin  "reg(CONV_K_W:acc#57)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(8)} -pin  "reg(CONV_K_W:acc#57)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(9)} -pin  "reg(CONV_K_W:acc#57)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(10)} -pin  "reg(CONV_K_W:acc#57)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load inst "reg(CONV_K_W:acc#45)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-580 -attr oid 579 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#45)}
load net {z.out#8(0)} -pin  "reg(CONV_K_W:acc#45)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(1)} -pin  "reg(CONV_K_W:acc#45)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(2)} -pin  "reg(CONV_K_W:acc#45)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(3)} -pin  "reg(CONV_K_W:acc#45)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(4)} -pin  "reg(CONV_K_W:acc#45)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(5)} -pin  "reg(CONV_K_W:acc#45)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(6)} -pin  "reg(CONV_K_W:acc#45)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(7)} -pin  "reg(CONV_K_W:acc#45)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(8)} -pin  "reg(CONV_K_W:acc#45)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(9)} -pin  "reg(CONV_K_W:acc#45)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(10)} -pin  "reg(CONV_K_W:acc#45)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#45)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#45)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-581 -attr oid 580 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(17)} -pin  "reg(CONV_K_W:acc#45)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(17)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#45)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#45.itm(0)} -pin  "reg(CONV_K_W:acc#45)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(1)} -pin  "reg(CONV_K_W:acc#45)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(2)} -pin  "reg(CONV_K_W:acc#45)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(3)} -pin  "reg(CONV_K_W:acc#45)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(4)} -pin  "reg(CONV_K_W:acc#45)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(5)} -pin  "reg(CONV_K_W:acc#45)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(6)} -pin  "reg(CONV_K_W:acc#45)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(7)} -pin  "reg(CONV_K_W:acc#45)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(8)} -pin  "reg(CONV_K_W:acc#45)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(9)} -pin  "reg(CONV_K_W:acc#45)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(10)} -pin  "reg(CONV_K_W:acc#45)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load inst "reg(CONV_K_W:acc#58)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-582 -attr oid 581 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#58)}
load net {z.out#10(0)} -pin  "reg(CONV_K_W:acc#58)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(1)} -pin  "reg(CONV_K_W:acc#58)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(2)} -pin  "reg(CONV_K_W:acc#58)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(3)} -pin  "reg(CONV_K_W:acc#58)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(4)} -pin  "reg(CONV_K_W:acc#58)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(5)} -pin  "reg(CONV_K_W:acc#58)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(6)} -pin  "reg(CONV_K_W:acc#58)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(7)} -pin  "reg(CONV_K_W:acc#58)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(8)} -pin  "reg(CONV_K_W:acc#58)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(9)} -pin  "reg(CONV_K_W:acc#58)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(10)} -pin  "reg(CONV_K_W:acc#58)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#58)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#58)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-583 -attr oid 582 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_W:acc#58)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#58.itm#1(0)} -pin  "reg(CONV_K_W:acc#58)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(1)} -pin  "reg(CONV_K_W:acc#58)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(2)} -pin  "reg(CONV_K_W:acc#58)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(3)} -pin  "reg(CONV_K_W:acc#58)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(4)} -pin  "reg(CONV_K_W:acc#58)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(5)} -pin  "reg(CONV_K_W:acc#58)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(6)} -pin  "reg(CONV_K_W:acc#58)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(7)} -pin  "reg(CONV_K_W:acc#58)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(8)} -pin  "reg(CONV_K_W:acc#58)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(9)} -pin  "reg(CONV_K_W:acc#58)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(10)} -pin  "reg(CONV_K_W:acc#58)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load inst "reg(CONV_K_W:acc#67)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-584 -attr oid 583 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#67)}
load net {z.out#11(0)} -pin  "reg(CONV_K_W:acc#67)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(1)} -pin  "reg(CONV_K_W:acc#67)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(2)} -pin  "reg(CONV_K_W:acc#67)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(3)} -pin  "reg(CONV_K_W:acc#67)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(4)} -pin  "reg(CONV_K_W:acc#67)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(5)} -pin  "reg(CONV_K_W:acc#67)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(6)} -pin  "reg(CONV_K_W:acc#67)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(7)} -pin  "reg(CONV_K_W:acc#67)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(8)} -pin  "reg(CONV_K_W:acc#67)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(9)} -pin  "reg(CONV_K_W:acc#67)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(10)} -pin  "reg(CONV_K_W:acc#67)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#67)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#67)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-585 -attr oid 584 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(20)} -pin  "reg(CONV_K_W:acc#67)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#67)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#67.itm(0)} -pin  "reg(CONV_K_W:acc#67)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(1)} -pin  "reg(CONV_K_W:acc#67)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(2)} -pin  "reg(CONV_K_W:acc#67)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(3)} -pin  "reg(CONV_K_W:acc#67)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(4)} -pin  "reg(CONV_K_W:acc#67)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(5)} -pin  "reg(CONV_K_W:acc#67)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(6)} -pin  "reg(CONV_K_W:acc#67)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(7)} -pin  "reg(CONV_K_W:acc#67)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(8)} -pin  "reg(CONV_K_W:acc#67)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(9)} -pin  "reg(CONV_K_W:acc#67)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(10)} -pin  "reg(CONV_K_W:acc#67)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load inst "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-586 -attr oid 585 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(0)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(1)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(2)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(3)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(4)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(5)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(6)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(7)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(8)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(9)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(10)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-587 -attr oid 586 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "reg(CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load inst "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-588 -attr oid 587 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#13.itm} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(0)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(1)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(2)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(3)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(4)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(5)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(6)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(7)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(8)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(9)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and(10)} -pin  "CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and}
load inst "reg(CONV_K_W:acc#47)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-589 -attr oid 588 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#47)}
load net {z.out#11(0)} -pin  "reg(CONV_K_W:acc#47)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(1)} -pin  "reg(CONV_K_W:acc#47)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(2)} -pin  "reg(CONV_K_W:acc#47)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(3)} -pin  "reg(CONV_K_W:acc#47)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(4)} -pin  "reg(CONV_K_W:acc#47)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(5)} -pin  "reg(CONV_K_W:acc#47)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(6)} -pin  "reg(CONV_K_W:acc#47)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(7)} -pin  "reg(CONV_K_W:acc#47)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(8)} -pin  "reg(CONV_K_W:acc#47)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(9)} -pin  "reg(CONV_K_W:acc#47)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {z.out#11(10)} -pin  "reg(CONV_K_W:acc#47)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#11}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#47)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#47)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-590 -attr oid 589 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(21)} -pin  "reg(CONV_K_W:acc#47)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#47)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#47.itm(0)} -pin  "reg(CONV_K_W:acc#47)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(1)} -pin  "reg(CONV_K_W:acc#47)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(2)} -pin  "reg(CONV_K_W:acc#47)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(3)} -pin  "reg(CONV_K_W:acc#47)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(4)} -pin  "reg(CONV_K_W:acc#47)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(5)} -pin  "reg(CONV_K_W:acc#47)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(6)} -pin  "reg(CONV_K_W:acc#47)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(7)} -pin  "reg(CONV_K_W:acc#47)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(8)} -pin  "reg(CONV_K_W:acc#47)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(9)} -pin  "reg(CONV_K_W:acc#47)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(10)} -pin  "reg(CONV_K_W:acc#47)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load inst "reg(CONV_K_W:acc#59)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-591 -attr oid 590 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#59)}
load net {z.out#9(0)} -pin  "reg(CONV_K_W:acc#59)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(1)} -pin  "reg(CONV_K_W:acc#59)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(2)} -pin  "reg(CONV_K_W:acc#59)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(3)} -pin  "reg(CONV_K_W:acc#59)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(4)} -pin  "reg(CONV_K_W:acc#59)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(5)} -pin  "reg(CONV_K_W:acc#59)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(6)} -pin  "reg(CONV_K_W:acc#59)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(7)} -pin  "reg(CONV_K_W:acc#59)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(8)} -pin  "reg(CONV_K_W:acc#59)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(9)} -pin  "reg(CONV_K_W:acc#59)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(10)} -pin  "reg(CONV_K_W:acc#59)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#59)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#59)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-592 -attr oid 591 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(23)} -pin  "reg(CONV_K_W:acc#59)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#59)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#59.itm(0)} -pin  "reg(CONV_K_W:acc#59)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(1)} -pin  "reg(CONV_K_W:acc#59)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(2)} -pin  "reg(CONV_K_W:acc#59)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(3)} -pin  "reg(CONV_K_W:acc#59)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(4)} -pin  "reg(CONV_K_W:acc#59)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(5)} -pin  "reg(CONV_K_W:acc#59)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(6)} -pin  "reg(CONV_K_W:acc#59)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(7)} -pin  "reg(CONV_K_W:acc#59)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(8)} -pin  "reg(CONV_K_W:acc#59)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(9)} -pin  "reg(CONV_K_W:acc#59)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(10)} -pin  "reg(CONV_K_W:acc#59)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load inst "reg(CONV_K_W:acc#49)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-593 -attr oid 592 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#49)}
load net {z.out#6(0)} -pin  "reg(CONV_K_W:acc#49)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "reg(CONV_K_W:acc#49)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "reg(CONV_K_W:acc#49)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "reg(CONV_K_W:acc#49)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "reg(CONV_K_W:acc#49)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "reg(CONV_K_W:acc#49)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "reg(CONV_K_W:acc#49)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "reg(CONV_K_W:acc#49)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "reg(CONV_K_W:acc#49)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "reg(CONV_K_W:acc#49)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "reg(CONV_K_W:acc#49)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#49)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#49)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-594 -attr oid 593 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(25)} -pin  "reg(CONV_K_W:acc#49)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#49)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#49.itm(0)} -pin  "reg(CONV_K_W:acc#49)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(1)} -pin  "reg(CONV_K_W:acc#49)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(2)} -pin  "reg(CONV_K_W:acc#49)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(3)} -pin  "reg(CONV_K_W:acc#49)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(4)} -pin  "reg(CONV_K_W:acc#49)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(5)} -pin  "reg(CONV_K_W:acc#49)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(6)} -pin  "reg(CONV_K_W:acc#49)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(7)} -pin  "reg(CONV_K_W:acc#49)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(8)} -pin  "reg(CONV_K_W:acc#49)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(9)} -pin  "reg(CONV_K_W:acc#49)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(10)} -pin  "reg(CONV_K_W:acc#49)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load inst "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-595 -attr oid 594 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(0)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(1)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(2)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(3)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(4)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(5)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(6)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(7)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(8)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(9)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(10)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-596 -attr oid 595 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "reg(CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load inst "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-597 -attr oid 596 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#7.itm} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(0)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(1)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(2)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(3)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(4)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(5)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(6)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(7)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(8)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(9)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and(10)} -pin  "CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and}
load inst "reg(CONV_K_W:acc#65)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-598 -attr oid 597 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#65)}
load net {z.out#10(0)} -pin  "reg(CONV_K_W:acc#65)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(1)} -pin  "reg(CONV_K_W:acc#65)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(2)} -pin  "reg(CONV_K_W:acc#65)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(3)} -pin  "reg(CONV_K_W:acc#65)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(4)} -pin  "reg(CONV_K_W:acc#65)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(5)} -pin  "reg(CONV_K_W:acc#65)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(6)} -pin  "reg(CONV_K_W:acc#65)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(7)} -pin  "reg(CONV_K_W:acc#65)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(8)} -pin  "reg(CONV_K_W:acc#65)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(9)} -pin  "reg(CONV_K_W:acc#65)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {z.out#10(10)} -pin  "reg(CONV_K_W:acc#65)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#10}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#65)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#65)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-599 -attr oid 598 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(28)} -pin  "reg(CONV_K_W:acc#65)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#65)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#65.itm(0)} -pin  "reg(CONV_K_W:acc#65)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(1)} -pin  "reg(CONV_K_W:acc#65)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(2)} -pin  "reg(CONV_K_W:acc#65)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(3)} -pin  "reg(CONV_K_W:acc#65)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(4)} -pin  "reg(CONV_K_W:acc#65)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(5)} -pin  "reg(CONV_K_W:acc#65)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(6)} -pin  "reg(CONV_K_W:acc#65)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(7)} -pin  "reg(CONV_K_W:acc#65)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(8)} -pin  "reg(CONV_K_W:acc#65)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(9)} -pin  "reg(CONV_K_W:acc#65)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(10)} -pin  "reg(CONV_K_W:acc#65)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load inst "reg(CONV_K_W:acc#51)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-600 -attr oid 599 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#51)}
load net {z.out#8(0)} -pin  "reg(CONV_K_W:acc#51)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(1)} -pin  "reg(CONV_K_W:acc#51)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(2)} -pin  "reg(CONV_K_W:acc#51)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(3)} -pin  "reg(CONV_K_W:acc#51)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(4)} -pin  "reg(CONV_K_W:acc#51)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(5)} -pin  "reg(CONV_K_W:acc#51)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(6)} -pin  "reg(CONV_K_W:acc#51)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(7)} -pin  "reg(CONV_K_W:acc#51)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(8)} -pin  "reg(CONV_K_W:acc#51)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(9)} -pin  "reg(CONV_K_W:acc#51)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(10)} -pin  "reg(CONV_K_W:acc#51)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#51)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#51)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-601 -attr oid 600 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(29)} -pin  "reg(CONV_K_W:acc#51)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#51)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#51.itm(0)} -pin  "reg(CONV_K_W:acc#51)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(1)} -pin  "reg(CONV_K_W:acc#51)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(2)} -pin  "reg(CONV_K_W:acc#51)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(3)} -pin  "reg(CONV_K_W:acc#51)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(4)} -pin  "reg(CONV_K_W:acc#51)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(5)} -pin  "reg(CONV_K_W:acc#51)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(6)} -pin  "reg(CONV_K_W:acc#51)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(7)} -pin  "reg(CONV_K_W:acc#51)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(8)} -pin  "reg(CONV_K_W:acc#51)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(9)} -pin  "reg(CONV_K_W:acc#51)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(10)} -pin  "reg(CONV_K_W:acc#51)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load inst "reg(CONV_K_W:acc#61)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-602 -attr oid 601 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#61)}
load net {z.out#7(0)} -pin  "reg(CONV_K_W:acc#61)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(1)} -pin  "reg(CONV_K_W:acc#61)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(2)} -pin  "reg(CONV_K_W:acc#61)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(3)} -pin  "reg(CONV_K_W:acc#61)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(4)} -pin  "reg(CONV_K_W:acc#61)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(5)} -pin  "reg(CONV_K_W:acc#61)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(6)} -pin  "reg(CONV_K_W:acc#61)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(7)} -pin  "reg(CONV_K_W:acc#61)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(8)} -pin  "reg(CONV_K_W:acc#61)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(9)} -pin  "reg(CONV_K_W:acc#61)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(10)} -pin  "reg(CONV_K_W:acc#61)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#61)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#61)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-603 -attr oid 602 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(31)} -pin  "reg(CONV_K_W:acc#61)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#1}
load net {rst} -pin  "reg(CONV_K_W:acc#61)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#61.itm(0)} -pin  "reg(CONV_K_W:acc#61)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(1)} -pin  "reg(CONV_K_W:acc#61)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(2)} -pin  "reg(CONV_K_W:acc#61)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(3)} -pin  "reg(CONV_K_W:acc#61)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(4)} -pin  "reg(CONV_K_W:acc#61)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(5)} -pin  "reg(CONV_K_W:acc#61)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(6)} -pin  "reg(CONV_K_W:acc#61)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(7)} -pin  "reg(CONV_K_W:acc#61)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(8)} -pin  "reg(CONV_K_W:acc#61)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(9)} -pin  "reg(CONV_K_W:acc#61)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(10)} -pin  "reg(CONV_K_W:acc#61)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load inst "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-604 -attr oid 603 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-605 -attr oid 604 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "reg(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load inst "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-606 -attr oid 605 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_W:mux#1.itm} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W:exs#2}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(0)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(1)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(2)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(3)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(4)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(5)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(6)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(7)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(8)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(9)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and(10)} -pin  "CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and}
load inst "reg(CONV_K_W:acc#53)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-607 -attr oid 606 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#53)}
load net {z.out#7(0)} -pin  "reg(CONV_K_W:acc#53)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(1)} -pin  "reg(CONV_K_W:acc#53)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(2)} -pin  "reg(CONV_K_W:acc#53)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(3)} -pin  "reg(CONV_K_W:acc#53)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(4)} -pin  "reg(CONV_K_W:acc#53)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(5)} -pin  "reg(CONV_K_W:acc#53)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(6)} -pin  "reg(CONV_K_W:acc#53)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(7)} -pin  "reg(CONV_K_W:acc#53)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(8)} -pin  "reg(CONV_K_W:acc#53)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(9)} -pin  "reg(CONV_K_W:acc#53)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(10)} -pin  "reg(CONV_K_W:acc#53)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#53)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#53)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-608 -attr oid 607 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(33)} -pin  "reg(CONV_K_W:acc#53)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#2}
load net {rst} -pin  "reg(CONV_K_W:acc#53)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#53.itm(0)} -pin  "reg(CONV_K_W:acc#53)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(1)} -pin  "reg(CONV_K_W:acc#53)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(2)} -pin  "reg(CONV_K_W:acc#53)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(3)} -pin  "reg(CONV_K_W:acc#53)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(4)} -pin  "reg(CONV_K_W:acc#53)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(5)} -pin  "reg(CONV_K_W:acc#53)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(6)} -pin  "reg(CONV_K_W:acc#53)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(7)} -pin  "reg(CONV_K_W:acc#53)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(8)} -pin  "reg(CONV_K_W:acc#53)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(9)} -pin  "reg(CONV_K_W:acc#53)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(10)} -pin  "reg(CONV_K_W:acc#53)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load inst "reg(CONV_K_W:acc#62)" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-609 -attr oid 608 -attr vt dc -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#62)}
load net {z.out#9(0)} -pin  "reg(CONV_K_W:acc#62)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(1)} -pin  "reg(CONV_K_W:acc#62)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(2)} -pin  "reg(CONV_K_W:acc#62)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(3)} -pin  "reg(CONV_K_W:acc#62)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(4)} -pin  "reg(CONV_K_W:acc#62)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(5)} -pin  "reg(CONV_K_W:acc#62)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(6)} -pin  "reg(CONV_K_W:acc#62)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(7)} -pin  "reg(CONV_K_W:acc#62)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(8)} -pin  "reg(CONV_K_W:acc#62)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(9)} -pin  "reg(CONV_K_W:acc#62)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(10)} -pin  "reg(CONV_K_W:acc#62)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {GND} -pin  "reg(CONV_K_W:acc#62)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#156}
load net {clk} -pin  "reg(CONV_K_W:acc#62)" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-610 -attr oid 609 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_W:acc#62)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:acc#62.itm#1(0)} -pin  "reg(CONV_K_W:acc#62)" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(1)} -pin  "reg(CONV_K_W:acc#62)" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(2)} -pin  "reg(CONV_K_W:acc#62)" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(3)} -pin  "reg(CONV_K_W:acc#62)" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(4)} -pin  "reg(CONV_K_W:acc#62)" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(5)} -pin  "reg(CONV_K_W:acc#62)" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(6)} -pin  "reg(CONV_K_W:acc#62)" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(7)} -pin  "reg(CONV_K_W:acc#62)" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(8)} -pin  "reg(CONV_K_W:acc#62)" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(9)} -pin  "reg(CONV_K_W:acc#62)" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(10)} -pin  "reg(CONV_K_W:acc#62)" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load inst "PAD:for:for:if:acc" "add(13,0,14,-1,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-611 -attr oid 610 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc} -attr area 14.001000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,13,0,14)"
load net {PAD:for:for:if:acc#3.ncse(1)} -pin  "PAD:for:for:if:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(2)} -pin  "PAD:for:for:if:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(3)} -pin  "PAD:for:for:if:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(4)} -pin  "PAD:for:for:if:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(5)} -pin  "PAD:for:for:if:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(6)} -pin  "PAD:for:for:if:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(7)} -pin  "PAD:for:for:if:acc" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(8)} -pin  "PAD:for:for:if:acc" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(9)} -pin  "PAD:for:for:if:acc" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(10)} -pin  "PAD:for:for:if:acc" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(11)} -pin  "PAD:for:for:if:acc" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(12)} -pin  "PAD:for:for:if:acc" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:acc#3.ncse(13)} -pin  "PAD:for:for:if:acc" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(13-1)}
load net {PAD:for:for:if:mul(0)} -pin  "PAD:for:for:if:acc" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(1)} -pin  "PAD:for:for:if:acc" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(2)} -pin  "PAD:for:for:if:acc" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(3)} -pin  "PAD:for:for:if:acc" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(4)} -pin  "PAD:for:for:if:acc" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(5)} -pin  "PAD:for:for:if:acc" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(6)} -pin  "PAD:for:for:if:acc" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(7)} -pin  "PAD:for:for:if:acc" {B(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(8)} -pin  "PAD:for:for:if:acc" {B(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(9)} -pin  "PAD:for:for:if:acc" {B(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(10)} -pin  "PAD:for:for:if:acc" {B(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(11)} -pin  "PAD:for:for:if:acc" {B(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(12)} -pin  "PAD:for:for:if:acc" {B(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(13)} -pin  "PAD:for:for:if:acc" {B(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:acc.ncse(0)} -pin  "PAD:for:for:if:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(1)} -pin  "PAD:for:for:if:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(2)} -pin  "PAD:for:for:if:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(3)} -pin  "PAD:for:for:if:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(4)} -pin  "PAD:for:for:if:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(5)} -pin  "PAD:for:for:if:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(6)} -pin  "PAD:for:for:if:acc" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(7)} -pin  "PAD:for:for:if:acc" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(8)} -pin  "PAD:for:for:if:acc" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(9)} -pin  "PAD:for:for:if:acc" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(10)} -pin  "PAD:for:for:if:acc" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(11)} -pin  "PAD:for:for:if:acc" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(12)} -pin  "PAD:for:for:if:acc" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(13)} -pin  "PAD:for:for:if:acc" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load inst "PAD:for:for:if:mul" "mul(2,0,13,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-612 -attr oid 611 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul} -attr area 18.000000 -attr delay 3.405465 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)"
load net {PAD:d(1:0).sva#3(0)} -pin  "PAD:for:for:if:mul" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:asn#10}
load net {PAD:d(1:0).sva#3(1)} -pin  "PAD:for:for:if:mul" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:asn#10}
load net {PWR} -pin  "PAD:for:for:if:mul" {B(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "PAD:for:for:if:mul" {B(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "PAD:for:for:if:mul" {B(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "PAD:for:for:if:mul" {B(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "PAD:for:for:if:mul" {B(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "PAD:for:for:if:mul" {B(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "PAD:for:for:if:mul" {B(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "PAD:for:for:if:mul" {B(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "PAD:for:for:if:mul" {B(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "PAD:for:for:if:mul" {B(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "PAD:for:for:if:mul" {B(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "PAD:for:for:if:mul" {B(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "PAD:for:for:if:mul" {B(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PAD:for:for:if:mul(0)} -pin  "PAD:for:for:if:mul" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(1)} -pin  "PAD:for:for:if:mul" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(2)} -pin  "PAD:for:for:if:mul" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(3)} -pin  "PAD:for:for:if:mul" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(4)} -pin  "PAD:for:for:if:mul" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(5)} -pin  "PAD:for:for:if:mul" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(6)} -pin  "PAD:for:for:if:mul" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(7)} -pin  "PAD:for:for:if:mul" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(8)} -pin  "PAD:for:for:if:mul" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(9)} -pin  "PAD:for:for:if:mul" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(10)} -pin  "PAD:for:for:if:mul" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(11)} -pin  "PAD:for:for:if:mul" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(12)} -pin  "PAD:for:for:if:mul" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load net {PAD:for:for:if:mul(13)} -pin  "PAD:for:for:if:mul" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mul}
load inst "PAD:for:for:if:acc#3" "add(14,-1,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-613 -attr oid 612 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {PAD:for:for:if:PAD:for:for:if:mul(0)} -pin  "PAD:for:for:if:acc#3" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(1)} -pin  "PAD:for:for:if:acc#3" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(2)} -pin  "PAD:for:for:if:acc#3" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(3)} -pin  "PAD:for:for:if:acc#3" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(4)} -pin  "PAD:for:for:if:acc#3" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(5)} -pin  "PAD:for:for:if:acc#3" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(6)} -pin  "PAD:for:for:if:acc#3" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(7)} -pin  "PAD:for:for:if:acc#3" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(8)} -pin  "PAD:for:for:if:acc#3" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(9)} -pin  "PAD:for:for:if:acc#3" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(10)} -pin  "PAD:for:for:if:acc#3" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(11)} -pin  "PAD:for:for:if:acc#3" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(12)} -pin  "PAD:for:for:if:acc#3" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(13)} -pin  "PAD:for:for:if:acc#3" {A(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:if:acc#3" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:if:acc#3" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:if:acc#3" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:if:acc#3" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:if:acc#3" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:if:acc#3" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:if:acc#3" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:if:acc#3.ncse(0)} -pin  "PAD:for:for:if:acc#3" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(1)} -pin  "PAD:for:for:if:acc#3" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(2)} -pin  "PAD:for:for:if:acc#3" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(3)} -pin  "PAD:for:for:if:acc#3" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(4)} -pin  "PAD:for:for:if:acc#3" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(5)} -pin  "PAD:for:for:if:acc#3" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(6)} -pin  "PAD:for:for:if:acc#3" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(7)} -pin  "PAD:for:for:if:acc#3" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(8)} -pin  "PAD:for:for:if:acc#3" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(9)} -pin  "PAD:for:for:if:acc#3" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(10)} -pin  "PAD:for:for:if:acc#3" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(11)} -pin  "PAD:for:for:if:acc#3" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(12)} -pin  "PAD:for:for:if:acc#3" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load net {PAD:for:for:if:acc#3.ncse(13)} -pin  "PAD:for:for:if:acc#3" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#3.ncse}
load inst "PAD:for:for:if:PAD:for:for:if:mul" "mul(7,0,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-614 -attr oid 613 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul} -attr area 692.000000 -attr delay 2.838098 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(7,0,7,0,14)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PWR} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(0)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(1)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(2)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(3)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(4)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(5)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(6)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PAD:for:for:if:PAD:for:for:if:mul(0)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(1)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(2)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(3)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(4)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(5)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(6)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(7)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(8)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(9)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(10)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(11)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(12)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(13)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load inst "PAD:for:for:else:else:acc#5" "add(8,-1,1,1,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-615 -attr oid 614 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,1,1,9)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:else:else:acc#5" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:else:else:acc#5" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:else:else:acc#5" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:else:else:acc#5" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:else:else:acc#5" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:else:else:acc#5" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:else:else:acc#5" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:else:else:acc#5" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PWR} -pin  "PAD:for:for:else:else:acc#5" {B(0)} -attr @path {/apply_conv/apply_conv:core/-1}
load net {PAD:for:for:else:else:acc#5.psp.sva(0)} -pin  "PAD:for:for:else:else:acc#5" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(1)} -pin  "PAD:for:for:else:else:acc#5" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(2)} -pin  "PAD:for:for:else:else:acc#5" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(3)} -pin  "PAD:for:for:else:else:acc#5" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(4)} -pin  "PAD:for:for:else:else:acc#5" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(5)} -pin  "PAD:for:for:else:else:acc#5" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(6)} -pin  "PAD:for:for:else:else:acc#5" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(7)} -pin  "PAD:for:for:else:else:acc#5" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load inst "CONV_K_W:acc#23" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-616 -attr oid 615 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)"
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:acc#23" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:acc#23" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {PWR} -pin  "CONV_K_W:acc#23" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_K_W:acc#23.psp.sva(0)} -pin  "CONV_K_W:acc#23" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23.psp.sva}
load net {CONV_K_W:acc#23.psp.sva(1)} -pin  "CONV_K_W:acc#23" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23.psp.sva}
load inst "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" "add(7,-1,1,0,7)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-617 -attr oid 616 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)"
load net {CONV_V_SLIDE:j(6:0).sva#2(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {CONV_V_SLIDE:j(6:0).sva#2(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#2}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#2" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3}
load inst "CONV_H_SLIDE:acc#14" "add(7,0,5,0,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-618 -attr oid 617 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14} -attr area 7.001000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,5,0,8)"
load net {o_r(6:0).lpi#4(0)} -pin  "CONV_H_SLIDE:acc#14" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(1)} -pin  "CONV_H_SLIDE:acc#14" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(2)} -pin  "CONV_H_SLIDE:acc#14" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(3)} -pin  "CONV_H_SLIDE:acc#14" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(4)} -pin  "CONV_H_SLIDE:acc#14" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(5)} -pin  "CONV_H_SLIDE:acc#14" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(6)} -pin  "CONV_H_SLIDE:acc#14" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {z.out#2(2)} -pin  "CONV_H_SLIDE:acc#14" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#4}
load net {z.out#2(3)} -pin  "CONV_H_SLIDE:acc#14" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#4}
load net {z.out#2(4)} -pin  "CONV_H_SLIDE:acc#14" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#4}
load net {z.out#2(5)} -pin  "CONV_H_SLIDE:acc#14" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#4}
load net {z.out#2(6)} -pin  "CONV_H_SLIDE:acc#14" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#4}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(0)} -pin  "CONV_H_SLIDE:acc#14" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(1)} -pin  "CONV_H_SLIDE:acc#14" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(2)} -pin  "CONV_H_SLIDE:acc#14" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(3)} -pin  "CONV_H_SLIDE:acc#14" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(4)} -pin  "CONV_H_SLIDE:acc#14" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(5)} -pin  "CONV_H_SLIDE:acc#14" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(6)} -pin  "CONV_H_SLIDE:acc#14" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(7)} -pin  "CONV_H_SLIDE:acc#14" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt:mx0w0}
load inst "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" "add(14,-1,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-619 -attr oid 618 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {z.out#12(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(7)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(8)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(9)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(10)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(11)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(12)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(13)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {A(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(7)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(8)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(9)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(10)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(11)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(12)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0(13)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm:mx0w0}
load inst "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" "add(8,-1,1,0,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-620 -attr oid 619 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)"
load net {CONV_H_SLIDE:k(7:0).sva#1(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-2:acc#2" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2.psp#5.sva:mx0w0}
load inst "CONV_K_W:acc#29" "add(14,-1,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-621 -attr oid 620 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {z.out#12(0)} -pin  "CONV_K_W:acc#29" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(1)} -pin  "CONV_K_W:acc#29" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(2)} -pin  "CONV_K_W:acc#29" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(3)} -pin  "CONV_K_W:acc#29" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(4)} -pin  "CONV_K_W:acc#29" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(5)} -pin  "CONV_K_W:acc#29" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(6)} -pin  "CONV_K_W:acc#29" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(7)} -pin  "CONV_K_W:acc#29" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(8)} -pin  "CONV_K_W:acc#29" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(9)} -pin  "CONV_K_W:acc#29" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(10)} -pin  "CONV_K_W:acc#29" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(11)} -pin  "CONV_K_W:acc#29" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(12)} -pin  "CONV_K_W:acc#29" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(13)} -pin  "CONV_K_W:acc#29" {A(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -pin  "CONV_K_W:acc#29" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#3}
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -pin  "CONV_K_W:acc#29" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#3}
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -pin  "CONV_K_W:acc#29" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#3}
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -pin  "CONV_K_W:acc#29" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#3}
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "CONV_K_W:acc#29" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#3}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "CONV_K_W:acc#29" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#3}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "CONV_K_W:acc#29" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#3}
load net {CONV_K_W:acc#29.sdt:mx0w0(0)} -pin  "CONV_K_W:acc#29" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(1)} -pin  "CONV_K_W:acc#29" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(2)} -pin  "CONV_K_W:acc#29" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(3)} -pin  "CONV_K_W:acc#29" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(4)} -pin  "CONV_K_W:acc#29" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(5)} -pin  "CONV_K_W:acc#29" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(6)} -pin  "CONV_K_W:acc#29" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(7)} -pin  "CONV_K_W:acc#29" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(8)} -pin  "CONV_K_W:acc#29" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(9)} -pin  "CONV_K_W:acc#29" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(10)} -pin  "CONV_K_W:acc#29" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(11)} -pin  "CONV_K_W:acc#29" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(12)} -pin  "CONV_K_W:acc#29" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load net {CONV_K_W:acc#29.sdt:mx0w0(13)} -pin  "CONV_K_W:acc#29" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#29.sdt:mx0w0}
load inst "CONV_K_W:acc#30" "add(14,-1,7,0,14)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-622 -attr oid 621 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {z.out#12(0)} -pin  "CONV_K_W:acc#30" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(1)} -pin  "CONV_K_W:acc#30" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(2)} -pin  "CONV_K_W:acc#30" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(3)} -pin  "CONV_K_W:acc#30" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(4)} -pin  "CONV_K_W:acc#30" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(5)} -pin  "CONV_K_W:acc#30" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(6)} -pin  "CONV_K_W:acc#30" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(7)} -pin  "CONV_K_W:acc#30" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(8)} -pin  "CONV_K_W:acc#30" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(9)} -pin  "CONV_K_W:acc#30" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(10)} -pin  "CONV_K_W:acc#30" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(11)} -pin  "CONV_K_W:acc#30" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(12)} -pin  "CONV_K_W:acc#30" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {z.out#12(13)} -pin  "CONV_K_W:acc#30" {A(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#12}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(1)} -pin  "CONV_K_W:acc#30" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-1)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(2)} -pin  "CONV_K_W:acc#30" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-1)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(3)} -pin  "CONV_K_W:acc#30" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-1)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(4)} -pin  "CONV_K_W:acc#30" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-1)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(5)} -pin  "CONV_K_W:acc#30" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-1)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(6)} -pin  "CONV_K_W:acc#30" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-1)}
load net {CONV_K_W:acc#2.psp#5.sva:mx0w0(7)} -pin  "CONV_K_W:acc#30" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva:mx0w0)(7-1)}
load net {CONV_K_W:acc#30.sdt:mx0w0(0)} -pin  "CONV_K_W:acc#30" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(1)} -pin  "CONV_K_W:acc#30" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(2)} -pin  "CONV_K_W:acc#30" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(3)} -pin  "CONV_K_W:acc#30" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(4)} -pin  "CONV_K_W:acc#30" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(5)} -pin  "CONV_K_W:acc#30" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(6)} -pin  "CONV_K_W:acc#30" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(7)} -pin  "CONV_K_W:acc#30" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(8)} -pin  "CONV_K_W:acc#30" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(9)} -pin  "CONV_K_W:acc#30" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(10)} -pin  "CONV_K_W:acc#30" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(11)} -pin  "CONV_K_W:acc#30" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(12)} -pin  "CONV_K_W:acc#30" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load net {CONV_K_W:acc#30.sdt:mx0w0(13)} -pin  "CONV_K_W:acc#30" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#30.sdt:mx0w0}
load inst "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" "add(7,-1,1,0,7)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-623 -attr oid 622 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)"
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(7-1)#1}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load net {CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W:acc#17" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H-1:CONV_K_W:acc#17.cse#1.sva:mx0w0}
load inst "CONV_K_W:acc#69" "add(2,0,4,-1,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-624 -attr oid 623 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#69} -attr area 4.001000 -attr delay 1.265000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(4,0,2,0,4)"
load net {z.out#16(1)} -pin  "CONV_K_W:acc#69" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#21.psp.sva)(2-1)}
load net {z.out#16(2)} -pin  "CONV_K_W:acc#69" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#21.psp.sva)(2-1)}
load net {PWR} -pin  "CONV_K_W:acc#69" {B(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#153}
load net {GND} -pin  "CONV_K_W:acc#69" {B(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#153}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:acc#69" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#153}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:acc#69" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#153}
load net {CONV_K_W:acc#69.psp(0)} -pin  "CONV_K_W:acc#69" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#69.psp}
load net {CONV_K_W:acc#69.psp(1)} -pin  "CONV_K_W:acc#69" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#69.psp}
load net {CONV_K_W:acc#69.psp(2)} -pin  "CONV_K_W:acc#69" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#69.psp}
load net {CONV_K_W:acc#69.psp(3)} -pin  "CONV_K_W:acc#69" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#69.psp}
load inst "CONV_K_W:acc#22" "add_ci(4,-1,1,0,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-625 -attr oid 624 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22} -attr area 4.000000 -attr delay 1.265000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(4,0,1,0,4)"
load net {GND} -pin  "CONV_K_W:acc#22" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#154}
load net {PWR} -pin  "CONV_K_W:acc#22" {A(1)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#154}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:acc#22" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#154}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:acc#22" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#154}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:acc#22" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:slc(CONV_NB_K:i(1:0).sva)(1)#2}
load net {PWR} -pin  "CONV_K_W:acc#22" {C(0)} -attr @path {/apply_conv/apply_conv:core/1#2}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(0)} -pin  "CONV_K_W:acc#22" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(1)} -pin  "CONV_K_W:acc#22" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(2)} -pin  "CONV_K_W:acc#22" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)(3)} -pin  "CONV_K_W:acc#22" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W:CONV_K_W:conc#4(4:1)}
load inst "CONV_K_W:xor" "xor(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-626 -attr oid 625 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:xor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_xor(1,2)"
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:xor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:slc(CONV_NB_K:i(1:0).sva)(0)#1}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:xor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:slc(CONV_NB_K:i(1:0).sva)(1)#1}
load net {CONV_K_W:conc#87(1)} -pin  "CONV_K_W:xor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#87(1)}
load inst "CONV_K_W:acc#70" "add(1,0,3,-1,3)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-627 -attr oid 626 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#70} -attr area 3.001000 -attr delay 1.240000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(3,0,1,0,3)"
load net {z.out#16(2)} -pin  "CONV_K_W:acc#70" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#21.psp.sva)(2)}
load net {PWR} -pin  "CONV_K_W:acc#70" {B(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#155}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:acc#70" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#155}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:acc#70" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#155}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(0)} -pin  "CONV_K_W:acc#70" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(1)} -pin  "CONV_K_W:acc#70" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)(2)} -pin  "CONV_K_W:acc#70" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:CONV_K_W:conc#3(4:2)}
load inst "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-628 -attr oid 627 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#22.itm} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(0)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(1)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(2)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(3)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(4)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(5)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(6)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(7)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(8)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(9)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm(10)} -pin  "CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm}
load inst "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" "add(10,1,1,0,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-629 -attr oid 628 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20} -attr area 10.000000 -attr delay 1.415000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(10,1,2,1,11)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(7)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(8)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(9)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {PWR} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#20" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load inst "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" "not(10)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-630 -attr oid 629 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(10)"
load net {pad_input:rsci.data_out_d(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(7)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(8)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(9)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(0)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(1)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(2)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(3)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(4)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(5)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(6)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(7)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(8)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2(9)} -pin  "CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:not#2}
load inst "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-631 -attr oid 630 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_W:mux#16.itm} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W:exs#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(0)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(1)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(2)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(3)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(4)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(5)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(6)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(7)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(8)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(9)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(10)} -pin  "CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#1" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load inst "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-632 -attr oid 631 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_W:mux#4.itm} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W:exs#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(0)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(1)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(2)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(3)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(4)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(5)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(6)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(7)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(8)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(9)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(10)} -pin  "CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#1" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load inst "nor#10" "nor(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor#10} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {PAD:for:for:if:PAD:for:for:if:or.itm} -pin  "nor#10" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:or.itm}
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "nor#10" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load net {and.dcpl#4} -pin  "nor#10" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#4}
load inst "nor#13" "nor(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor#13} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {fsm_output(1)} -pin  "nor#13" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#2}
load net {fsm_output(6)} -pin  "nor#13" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#10}
load net {fsm_output(39)} -pin  "nor#13" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#7}
load net {and.dcpl#28} -pin  "nor#13" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#28}
load inst "nor" "nor(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {fsm_output(4)} -pin  "nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(4)#1}
load net {fsm_output(40)} -pin  "nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(40)#1}
load net {and.dcpl#36} -pin  "nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#36}
load inst "nor#22" "nor(9,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor#22} -attr area 2.001000 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,9)"
load net {not} -pin  "nor#22" {A0(0)} -attr @path {/apply_conv/apply_conv:core/not}
load net {fsm_output(0)} -pin  "nor#22" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#9}
load net {fsm_output(38)} -pin  "nor#22" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(38)#4}
load net {fsm_output(37)} -pin  "nor#22" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(37)#3}
load net {fsm_output(7)} -pin  "nor#22" {A4(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#3}
load net {fsm_output(5)} -pin  "nor#22" {A5(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#5}
load net {fsm_output(3)} -pin  "nor#22" {A6(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#2}
load net {fsm_output(2)} -pin  "nor#22" {A7(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#2}
load net {not#109} -pin  "nor#22" {A8(0)} -attr @path {/apply_conv/apply_conv:core/not#109}
load net {or.tmp#76} -pin  "nor#22" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or.tmp#76}
load inst "not" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {and.dcpl#36} -pin  "not" {A(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#36}
load net {not} -pin  "not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not}
load inst "not#109" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#109} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {and.dcpl#28} -pin  "not#109" {A(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#28}
load net {not#109} -pin  "not#109" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#109}
load inst "reg(CONV_H_SLIDE:acc#12.psp)#5" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-633 -attr oid 632 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#12.psp)#5}
load net {z.out#2(0)} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#2}
load net {z.out#2(1)} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#2)(6-0)#2}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#150}
load net {clk} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-634 -attr oid 633 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#34}
load net {rst} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(0)} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#12.psp).tmp#5}
load net {reg(CONV_H_SLIDE:acc#12.psp).tmp#5(1)} -pin  "reg(CONV_H_SLIDE:acc#12.psp)#5" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#12.psp).tmp#5}
load inst "reg(CONV_H_SLIDE:acc#14.sdt)#7" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-635 -attr oid 634 -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#14.sdt)#7}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(0)} -pin  "reg(CONV_H_SLIDE:acc#14.sdt)#7" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(0)}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#14.sdt)#7" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_H_SLIDE:acc#14.sdt)#7" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-636 -attr oid 635 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(7)} -pin  "reg(CONV_H_SLIDE:acc#14.sdt)#7" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#2}
load net {rst} -pin  "reg(CONV_H_SLIDE:acc#14.sdt)#7" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(CONV_H_SLIDE:acc#14.sdt).tmp#7} -pin  "reg(CONV_H_SLIDE:acc#14.sdt)#7" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#14.sdt).tmp#7}
load inst "PAD:for:for:else:else:acc#10" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-637 -attr oid 636 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {z.out#2(0)} -pin  "PAD:for:for:else:else:acc#10" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {z.out#2(1)} -pin  "PAD:for:for:else:else:acc#10" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(0)} -pin  "PAD:for:for:else:else:acc#10" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(1)} -pin  "PAD:for:for:else:else:acc#10" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(2)} -pin  "PAD:for:for:else:else:acc#10" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(3)} -pin  "PAD:for:for:else:else:acc#10" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(4)} -pin  "PAD:for:for:else:else:acc#10" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(5)} -pin  "PAD:for:for:else:else:acc#10" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(6)} -pin  "PAD:for:for:else:else:acc#10" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(7)} -pin  "PAD:for:for:else:else:acc#10" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(8)} -pin  "PAD:for:for:else:else:acc#10" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PWR} -pin  "PAD:for:for:else:else:acc#10" {B(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {PWR} -pin  "PAD:for:for:else:else:acc#10" {B(1)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {GND} -pin  "PAD:for:for:else:else:acc#10" {B(2)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(0)} -pin  "PAD:for:for:else:else:acc#10" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(1)} -pin  "PAD:for:for:else:else:acc#10" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(2)} -pin  "PAD:for:for:else:else:acc#10" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(3)} -pin  "PAD:for:for:else:else:acc#10" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(4)} -pin  "PAD:for:for:else:else:acc#10" {B(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(5)} -pin  "PAD:for:for:else:else:acc#10" {B(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(6)} -pin  "PAD:for:for:else:else:acc#10" {B(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#3(7)} -pin  "PAD:for:for:else:else:acc#10" {B(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {PAD:for:for:else:else:acc#10(0)} -pin  "PAD:for:for:else:else:acc#10" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(1)} -pin  "PAD:for:for:else:else:acc#10" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(2)} -pin  "PAD:for:for:else:else:acc#10" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(3)} -pin  "PAD:for:for:else:else:acc#10" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(4)} -pin  "PAD:for:for:else:else:acc#10" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(5)} -pin  "PAD:for:for:else:else:acc#10" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(6)} -pin  "PAD:for:for:else:else:acc#10" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(7)} -pin  "PAD:for:for:else:else:acc#10" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(8)} -pin  "PAD:for:for:else:else:acc#10" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(9)} -pin  "PAD:for:for:else:else:acc#10" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load net {PAD:for:for:else:else:acc#10(10)} -pin  "PAD:for:for:else:else:acc#10" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#10}
load inst "PAD:for:for:else:else:acc#14" "add(7,0,6,1,9)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-638 -attr oid 637 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14} -attr area 7.001000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,6,1,9)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "PAD:for:for:else:else:acc#14" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#7)}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "PAD:for:for:else:else:acc#14" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#7)}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "PAD:for:for:else:else:acc#14" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#7)}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "PAD:for:for:else:else:acc#14" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#7)}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "PAD:for:for:else:else:acc#14" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#7)}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "PAD:for:for:else:else:acc#14" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#7)}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "PAD:for:for:else:else:acc#14" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#7)}
load net {z.out#2(2)} -pin  "PAD:for:for:else:else:acc#14" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#2(3)} -pin  "PAD:for:for:else:else:acc#14" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#2(4)} -pin  "PAD:for:for:else:else:acc#14" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#2(5)} -pin  "PAD:for:for:else:else:acc#14" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#2(6)} -pin  "PAD:for:for:else:else:acc#14" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#2(7)} -pin  "PAD:for:for:else:else:acc#14" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {PAD:for:for:else:else:acc#14(0)} -pin  "PAD:for:for:else:else:acc#14" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(1)} -pin  "PAD:for:for:else:else:acc#14" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(2)} -pin  "PAD:for:for:else:else:acc#14" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(3)} -pin  "PAD:for:for:else:else:acc#14" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(4)} -pin  "PAD:for:for:else:else:acc#14" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(5)} -pin  "PAD:for:for:else:else:acc#14" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(6)} -pin  "PAD:for:for:else:else:acc#14" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(7)} -pin  "PAD:for:for:else:else:acc#14" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(8)} -pin  "PAD:for:for:else:else:acc#14" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load inst "conv_in:nand" "nand(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/conv_in:nand} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nand(1,2)"
load net {and.dcpl#4} -pin  "conv_in:nand" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#4}
load net {fsm_output(2)} -pin  "conv_in:nand" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#4}
load net {conv_in:rsci.re_d} -pin  "conv_in:nand" {Z(0)} -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.re_d}
load inst "CONV_H_SLIDE:CONV_H_SLIDE:and" "and(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-639 -attr oid 638 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_H_SLIDE:mux(0)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(1)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(2)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(3)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(4)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(5)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(6)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(7)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(8)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(9)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(10)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {conv_out:rsci.data_in_d(0)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load inst "CONV_H_SLIDE:mux" "mux(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-640 -attr oid 639 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux} -attr area 11.000000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(0)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(1)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(2)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(3)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(4)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(5)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(6)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(7)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {GND} -pin  "CONV_H_SLIDE:mux" {A0(8)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {GND} -pin  "CONV_H_SLIDE:mux" {A0(9)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {GND} -pin  "CONV_H_SLIDE:mux" {A0(10)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {z.out#6(0)} -pin  "CONV_H_SLIDE:mux" {A1(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "CONV_H_SLIDE:mux" {A1(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "CONV_H_SLIDE:mux" {A1(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "CONV_H_SLIDE:mux" {A1(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "CONV_H_SLIDE:mux" {A1(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "CONV_H_SLIDE:mux" {A1(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "CONV_H_SLIDE:mux" {A1(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "CONV_H_SLIDE:mux" {A1(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "CONV_H_SLIDE:mux" {A1(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "CONV_H_SLIDE:mux" {A1(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "CONV_H_SLIDE:mux" {A1(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {CONV_H_SLIDE:and} -pin  "CONV_H_SLIDE:mux" {S(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:and}
load net {CONV_H_SLIDE:mux(0)} -pin  "CONV_H_SLIDE:mux" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(1)} -pin  "CONV_H_SLIDE:mux" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(2)} -pin  "CONV_H_SLIDE:mux" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(3)} -pin  "CONV_H_SLIDE:mux" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(4)} -pin  "CONV_H_SLIDE:mux" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(5)} -pin  "CONV_H_SLIDE:mux" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(6)} -pin  "CONV_H_SLIDE:mux" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(7)} -pin  "CONV_H_SLIDE:mux" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(8)} -pin  "CONV_H_SLIDE:mux" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(9)} -pin  "CONV_H_SLIDE:mux" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(10)} -pin  "CONV_H_SLIDE:mux" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load inst "CONV_H_SLIDE:and" "and(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-641 -attr oid 640 -attr vt c -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:and} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_H_SLIDE:else:if:acc(2)} -pin  "CONV_H_SLIDE:and" {A0(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:slc(CONV_H_SLIDE:else:if:acc)(2)}
load net {CONV_H_SLIDE:not#4} -pin  "CONV_H_SLIDE:and" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#4}
load net {CONV_H_SLIDE:and} -pin  "CONV_H_SLIDE:and" {Z(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:and}
load inst "CONV_H_SLIDE:else:if:acc" "add(3,-1,1,0,3)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-642 -attr oid 641 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc} -attr area 3.000000 -attr delay 1.240000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(3,0,2,1,3)"
load net {CONV_H_SLIDE:else:not(0)} -pin  "CONV_H_SLIDE:else:if:acc" {A(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:conc#1}
load net {CONV_H_SLIDE:else:not(1)} -pin  "CONV_H_SLIDE:else:if:acc" {A(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:conc#1}
load net {PWR} -pin  "CONV_H_SLIDE:else:if:acc" {A(2)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:conc#1}
load net {PWR} -pin  "CONV_H_SLIDE:else:if:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_H_SLIDE:else:if:acc(0)} -pin  "CONV_H_SLIDE:else:if:acc" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load net {CONV_H_SLIDE:else:if:acc(1)} -pin  "CONV_H_SLIDE:else:if:acc" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load net {CONV_H_SLIDE:else:if:acc(2)} -pin  "CONV_H_SLIDE:else:if:acc" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load inst "CONV_H_SLIDE:else:not" "not(2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-643 -attr oid 642 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(2)"
load net {z.out#6(8)} -pin  "CONV_H_SLIDE:else:not" {A(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#4.sva)(9-8)}
load net {z.out#6(9)} -pin  "CONV_H_SLIDE:else:not" {A(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#4.sva)(9-8)}
load net {CONV_H_SLIDE:else:not(0)} -pin  "CONV_H_SLIDE:else:not" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not}
load net {CONV_H_SLIDE:else:not(1)} -pin  "CONV_H_SLIDE:else:not" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not}
load inst "CONV_H_SLIDE:not#4" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-644 -attr oid 643 -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#4} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {z.out#6(10)} -pin  "CONV_H_SLIDE:not#4" {A(0)} -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#4.sva)(10)#1}
load net {CONV_H_SLIDE:not#4} -pin  "CONV_H_SLIDE:not#4" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#4}
load inst "CONV_H_SLIDE:not#2" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-645 -attr oid 644 -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {z.out#6(10)} -pin  "CONV_H_SLIDE:not#2" {A(0)} -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#4.sva)(10)}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:not#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#2}
load inst "conv_out:not" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-646 -attr oid 645 -attr @path {/apply_conv/apply_conv:core/conv_out:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {fsm_output(36)} -pin  "conv_out:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(36)#1}
load net {conv_out:rsci.we_d} -pin  "conv_out:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.we_d}
load inst "PAD:for:for:if:PAD:for:for:if:and#4" "and(2,10)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-647 -attr oid 646 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:and#4} -attr area 10.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(10,2)"
load net {conv_in:rsci.data_out_d(0)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(1)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(2)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(4)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(5)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(6)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(7)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(8)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(9)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {pad_input:rsci.data_in_d(0)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -pin  "PAD:for:for:if:PAD:for:for:if:and#4" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load inst "pad_input:or" "or(10,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-648 -attr oid 647 -attr @path {/apply_conv/apply_conv:core/pad_input:or} -attr area 2.001000 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,10)"
load net {pad_input:and} -pin  "pad_input:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:and}
load net {fsm_output(13)} -pin  "pad_input:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#2}
load net {fsm_output(14)} -pin  "pad_input:or" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(14)#1}
load net {fsm_output(15)} -pin  "pad_input:or" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(15)#1}
load net {fsm_output(16)} -pin  "pad_input:or" {A4(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)#2}
load net {fsm_output(17)} -pin  "pad_input:or" {A5(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(17)#2}
load net {fsm_output(18)} -pin  "pad_input:or" {A6(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(18)#1}
load net {fsm_output(19)} -pin  "pad_input:or" {A7(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(19)#1}
load net {fsm_output(20)} -pin  "pad_input:or" {A8(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)#2}
load net {fsm_output(21)} -pin  "pad_input:or" {A9(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#2}
load net {pad_input:or} -pin  "pad_input:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or}
load inst "pad_input:and" "and(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-649 -attr oid 648 -attr @path {/apply_conv/apply_conv:core/pad_input:and} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {pad_input:mux1h} -pin  "pad_input:and" {A0(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h}
load net {pad_input:nor} -pin  "pad_input:and" {A1(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:nor}
load net {pad_input:and} -pin  "pad_input:and" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:and}
load inst "pad_input:mux1h" "mux1h(12,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-650 -attr oid 649 -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h} -attr area 4.939779 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,12)"
load net {PAD:for:for:if:acc.ncse(13)} -pin  "pad_input:mux1h" {A0(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(13)}
load net {PAD:for:for:if:acc.ncse#2(13)} -pin  "pad_input:mux1h" {A1(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(13)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -pin  "pad_input:mux1h" {A2(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(13)}
load net {CONV_K_W:acc#79.psp(13)} -pin  "pad_input:mux1h" {A3(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(13)}
load net {CONV_K_W:acc#78.psp(13)} -pin  "pad_input:mux1h" {A4(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(13)}
load net {CONV_K_W:acc#77.psp(13)} -pin  "pad_input:mux1h" {A5(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(13)}
load net {CONV_K_W:acc#73.psp(13)} -pin  "pad_input:mux1h" {A6(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(13)}
load net {CONV_K_W:acc#72.psp(13)} -pin  "pad_input:mux1h" {A7(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(13)}
load net {CONV_K_W:acc#71.psp(13)} -pin  "pad_input:mux1h" {A8(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(13)}
load net {CONV_K_W:acc#85.psp(13)} -pin  "pad_input:mux1h" {A9(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(13)}
load net {CONV_K_W:acc#84.psp(13)} -pin  "pad_input:mux1h" {A10(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(13)}
load net {CONV_K_W:acc#83.psp(13)} -pin  "pad_input:mux1h" {A11(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(13)}
load net {fsm_output(1)} -pin  "pad_input:mux1h" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-651 -attr oid 650 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#7}
load net {fsm_output(2)} -pin  "pad_input:mux1h" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-652 -attr oid 651 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#9}
load net {fsm_output(3)} -pin  "pad_input:mux1h" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-653 -attr oid 652 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#8}
load net {fsm_output(22)} -pin  "pad_input:mux1h" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-654 -attr oid 653 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(22)#1}
load net {fsm_output(23)} -pin  "pad_input:mux1h" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-655 -attr oid 654 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#2}
load net {fsm_output(24)} -pin  "pad_input:mux1h" {S5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-656 -attr oid 655 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(24)#1}
load net {fsm_output(25)} -pin  "pad_input:mux1h" {S6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-657 -attr oid 656 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#2}
load net {fsm_output(26)} -pin  "pad_input:mux1h" {S7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-658 -attr oid 657 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(26)#1}
load net {fsm_output(27)} -pin  "pad_input:mux1h" {S8} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-659 -attr oid 658 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)#1}
load net {fsm_output(28)} -pin  "pad_input:mux1h" {S9} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-660 -attr oid 659 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#2}
load net {fsm_output(29)} -pin  "pad_input:mux1h" {S10} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-661 -attr oid 660 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)#2}
load net {fsm_output(30)} -pin  "pad_input:mux1h" {S11} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-662 -attr oid 661 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(30)#1}
load net {pad_input:mux1h} -pin  "pad_input:mux1h" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h}
load inst "pad_input:nor" "nor(9,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-663 -attr oid 662 -attr @path {/apply_conv/apply_conv:core/pad_input:nor} -attr area 2.001000 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,9)"
load net {fsm_output(8)} -pin  "pad_input:nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#2}
load net {fsm_output(9)} -pin  "pad_input:nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#2}
load net {fsm_output(10)} -pin  "pad_input:nor" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#2}
load net {fsm_output(11)} -pin  "pad_input:nor" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#1}
load net {fsm_output(12)} -pin  "pad_input:nor" {A4(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(12)#1}
load net {fsm_output(31)} -pin  "pad_input:nor" {A5(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#2}
load net {fsm_output(32)} -pin  "pad_input:nor" {A6(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(32)#2}
load net {fsm_output(33)} -pin  "pad_input:nor" {A7(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#3}
load net {fsm_output(34)} -pin  "pad_input:nor" {A8(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(34)#2}
load net {pad_input:nor} -pin  "pad_input:nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:nor}
load inst "pad_input:mux1h#2" "mux1h(30,12)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-664 -attr oid 663 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2} -attr area 143.567908 -attr delay 3.030000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(12,30)"
load net {PAD:for:for:if:acc.ncse(1)} -pin  "pad_input:mux1h#2" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(2)} -pin  "pad_input:mux1h#2" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(3)} -pin  "pad_input:mux1h#2" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(4)} -pin  "pad_input:mux1h#2" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(5)} -pin  "pad_input:mux1h#2" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(6)} -pin  "pad_input:mux1h#2" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(7)} -pin  "pad_input:mux1h#2" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(8)} -pin  "pad_input:mux1h#2" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(9)} -pin  "pad_input:mux1h#2" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(10)} -pin  "pad_input:mux1h#2" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(11)} -pin  "pad_input:mux1h#2" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse(12)} -pin  "pad_input:mux1h#2" {A0(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(1)} -pin  "pad_input:mux1h#2" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(2)} -pin  "pad_input:mux1h#2" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(3)} -pin  "pad_input:mux1h#2" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(4)} -pin  "pad_input:mux1h#2" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(5)} -pin  "pad_input:mux1h#2" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(6)} -pin  "pad_input:mux1h#2" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(7)} -pin  "pad_input:mux1h#2" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(8)} -pin  "pad_input:mux1h#2" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(9)} -pin  "pad_input:mux1h#2" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(10)} -pin  "pad_input:mux1h#2" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(11)} -pin  "pad_input:mux1h#2" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:if:acc.ncse#2(12)} -pin  "pad_input:mux1h#2" {A1(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(1)} -pin  "pad_input:mux1h#2" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(2)} -pin  "pad_input:mux1h#2" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(3)} -pin  "pad_input:mux1h#2" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(4)} -pin  "pad_input:mux1h#2" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(5)} -pin  "pad_input:mux1h#2" {A2(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(6)} -pin  "pad_input:mux1h#2" {A2(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(7)} -pin  "pad_input:mux1h#2" {A2(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(8)} -pin  "pad_input:mux1h#2" {A2(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(9)} -pin  "pad_input:mux1h#2" {A2(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(10)} -pin  "pad_input:mux1h#2" {A2(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(11)} -pin  "pad_input:mux1h#2" {A2(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(12)} -pin  "pad_input:mux1h#2" {A2(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(12-1)}
load net {CONV_K_W:acc#30.sdt(2)} -pin  "pad_input:mux1h#2" {A3(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(3)} -pin  "pad_input:mux1h#2" {A3(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(4)} -pin  "pad_input:mux1h#2" {A3(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(5)} -pin  "pad_input:mux1h#2" {A3(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(6)} -pin  "pad_input:mux1h#2" {A3(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(7)} -pin  "pad_input:mux1h#2" {A3(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(8)} -pin  "pad_input:mux1h#2" {A3(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(9)} -pin  "pad_input:mux1h#2" {A3(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(10)} -pin  "pad_input:mux1h#2" {A3(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(11)} -pin  "pad_input:mux1h#2" {A3(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(12)} -pin  "pad_input:mux1h#2" {A3(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#30.sdt(13)} -pin  "pad_input:mux1h#2" {A3(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(2)} -pin  "pad_input:mux1h#2" {A4(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(3)} -pin  "pad_input:mux1h#2" {A4(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(4)} -pin  "pad_input:mux1h#2" {A4(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(5)} -pin  "pad_input:mux1h#2" {A4(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(6)} -pin  "pad_input:mux1h#2" {A4(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(7)} -pin  "pad_input:mux1h#2" {A4(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(8)} -pin  "pad_input:mux1h#2" {A4(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(9)} -pin  "pad_input:mux1h#2" {A4(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(10)} -pin  "pad_input:mux1h#2" {A4(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(11)} -pin  "pad_input:mux1h#2" {A4(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(12)} -pin  "pad_input:mux1h#2" {A4(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#29.sdt(13)} -pin  "pad_input:mux1h#2" {A4(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(2)} -pin  "pad_input:mux1h#2" {A5(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(3)} -pin  "pad_input:mux1h#2" {A5(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(4)} -pin  "pad_input:mux1h#2" {A5(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(5)} -pin  "pad_input:mux1h#2" {A5(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(6)} -pin  "pad_input:mux1h#2" {A5(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(7)} -pin  "pad_input:mux1h#2" {A5(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(8)} -pin  "pad_input:mux1h#2" {A5(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(9)} -pin  "pad_input:mux1h#2" {A5(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(10)} -pin  "pad_input:mux1h#2" {A5(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(11)} -pin  "pad_input:mux1h#2" {A5(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(12)} -pin  "pad_input:mux1h#2" {A5(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#28.sdt(13)} -pin  "pad_input:mux1h#2" {A5(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(2)} -pin  "pad_input:mux1h#2" {A6(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(3)} -pin  "pad_input:mux1h#2" {A6(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(4)} -pin  "pad_input:mux1h#2" {A6(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(5)} -pin  "pad_input:mux1h#2" {A6(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(6)} -pin  "pad_input:mux1h#2" {A6(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(7)} -pin  "pad_input:mux1h#2" {A6(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(8)} -pin  "pad_input:mux1h#2" {A6(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(9)} -pin  "pad_input:mux1h#2" {A6(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(10)} -pin  "pad_input:mux1h#2" {A6(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(11)} -pin  "pad_input:mux1h#2" {A6(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(12)} -pin  "pad_input:mux1h#2" {A6(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#27.sdt(13)} -pin  "pad_input:mux1h#2" {A6(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(2)} -pin  "pad_input:mux1h#2" {A7(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(3)} -pin  "pad_input:mux1h#2" {A7(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(4)} -pin  "pad_input:mux1h#2" {A7(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(5)} -pin  "pad_input:mux1h#2" {A7(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(6)} -pin  "pad_input:mux1h#2" {A7(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(7)} -pin  "pad_input:mux1h#2" {A7(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(8)} -pin  "pad_input:mux1h#2" {A7(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(9)} -pin  "pad_input:mux1h#2" {A7(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(10)} -pin  "pad_input:mux1h#2" {A7(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(11)} -pin  "pad_input:mux1h#2" {A7(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(12)} -pin  "pad_input:mux1h#2" {A7(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#26.sdt(13)} -pin  "pad_input:mux1h#2" {A7(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(13-2)}
load net {CONV_K_W:acc#82.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A8(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A8(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A8(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A8(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A8(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A8(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A8(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A8(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A8(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A8(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A8(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#82.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A8(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#82.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A9(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A9(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A9(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A9(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A9(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A9(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A9(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A9(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A9(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A9(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A9(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#81.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A9(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#81.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A10(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A10(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A10(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A10(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A10(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A10(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A10(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A10(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A10(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A10(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A10(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#80.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A10(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#80.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A11(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A11(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A11(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A11(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A11(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A11(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A11(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A11(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A11(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A11(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A11(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#76.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A11(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#76.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A12(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A12(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A12(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A12(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A12(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A12(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A12(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A12(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A12(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A12(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A12(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#75.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A12(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#75.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A13(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A13(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A13(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A13(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A13(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A13(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A13(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A13(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A13(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A13(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A13(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#74.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A13(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#74.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A14(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A14(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A14(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A14(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A14(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A14(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A14(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A14(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A14(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A14(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A14(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#88.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A14(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#88.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A15(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A15(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A15(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A15(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A15(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A15(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A15(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A15(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A15(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A15(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A15(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#87.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A15(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#87.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(0)} -pin  "pad_input:mux1h#2" {A16(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(1)} -pin  "pad_input:mux1h#2" {A16(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(2)} -pin  "pad_input:mux1h#2" {A16(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(3)} -pin  "pad_input:mux1h#2" {A16(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(4)} -pin  "pad_input:mux1h#2" {A16(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(5)} -pin  "pad_input:mux1h#2" {A16(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(6)} -pin  "pad_input:mux1h#2" {A16(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(7)} -pin  "pad_input:mux1h#2" {A16(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(8)} -pin  "pad_input:mux1h#2" {A16(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(9)} -pin  "pad_input:mux1h#2" {A16(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(10)} -pin  "pad_input:mux1h#2" {A16(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#86.psp(11:0)(11)} -pin  "pad_input:mux1h#2" {A16(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#86.psp(11:0)}
load net {CONV_K_W:acc#79.psp(1)} -pin  "pad_input:mux1h#2" {A17(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(2)} -pin  "pad_input:mux1h#2" {A17(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(3)} -pin  "pad_input:mux1h#2" {A17(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(4)} -pin  "pad_input:mux1h#2" {A17(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(5)} -pin  "pad_input:mux1h#2" {A17(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(6)} -pin  "pad_input:mux1h#2" {A17(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(7)} -pin  "pad_input:mux1h#2" {A17(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(8)} -pin  "pad_input:mux1h#2" {A17(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(9)} -pin  "pad_input:mux1h#2" {A17(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(10)} -pin  "pad_input:mux1h#2" {A17(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(11)} -pin  "pad_input:mux1h#2" {A17(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#79.psp(12)} -pin  "pad_input:mux1h#2" {A17(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(1)} -pin  "pad_input:mux1h#2" {A18(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(2)} -pin  "pad_input:mux1h#2" {A18(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(3)} -pin  "pad_input:mux1h#2" {A18(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(4)} -pin  "pad_input:mux1h#2" {A18(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(5)} -pin  "pad_input:mux1h#2" {A18(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(6)} -pin  "pad_input:mux1h#2" {A18(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(7)} -pin  "pad_input:mux1h#2" {A18(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(8)} -pin  "pad_input:mux1h#2" {A18(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(9)} -pin  "pad_input:mux1h#2" {A18(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(10)} -pin  "pad_input:mux1h#2" {A18(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(11)} -pin  "pad_input:mux1h#2" {A18(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#78.psp(12)} -pin  "pad_input:mux1h#2" {A18(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(1)} -pin  "pad_input:mux1h#2" {A19(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(2)} -pin  "pad_input:mux1h#2" {A19(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(3)} -pin  "pad_input:mux1h#2" {A19(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(4)} -pin  "pad_input:mux1h#2" {A19(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(5)} -pin  "pad_input:mux1h#2" {A19(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(6)} -pin  "pad_input:mux1h#2" {A19(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(7)} -pin  "pad_input:mux1h#2" {A19(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(8)} -pin  "pad_input:mux1h#2" {A19(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(9)} -pin  "pad_input:mux1h#2" {A19(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(10)} -pin  "pad_input:mux1h#2" {A19(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(11)} -pin  "pad_input:mux1h#2" {A19(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#77.psp(12)} -pin  "pad_input:mux1h#2" {A19(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(1)} -pin  "pad_input:mux1h#2" {A20(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(2)} -pin  "pad_input:mux1h#2" {A20(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(3)} -pin  "pad_input:mux1h#2" {A20(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(4)} -pin  "pad_input:mux1h#2" {A20(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(5)} -pin  "pad_input:mux1h#2" {A20(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(6)} -pin  "pad_input:mux1h#2" {A20(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(7)} -pin  "pad_input:mux1h#2" {A20(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(8)} -pin  "pad_input:mux1h#2" {A20(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(9)} -pin  "pad_input:mux1h#2" {A20(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(10)} -pin  "pad_input:mux1h#2" {A20(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(11)} -pin  "pad_input:mux1h#2" {A20(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#73.psp(12)} -pin  "pad_input:mux1h#2" {A20(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(1)} -pin  "pad_input:mux1h#2" {A21(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(2)} -pin  "pad_input:mux1h#2" {A21(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(3)} -pin  "pad_input:mux1h#2" {A21(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(4)} -pin  "pad_input:mux1h#2" {A21(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(5)} -pin  "pad_input:mux1h#2" {A21(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(6)} -pin  "pad_input:mux1h#2" {A21(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(7)} -pin  "pad_input:mux1h#2" {A21(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(8)} -pin  "pad_input:mux1h#2" {A21(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(9)} -pin  "pad_input:mux1h#2" {A21(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(10)} -pin  "pad_input:mux1h#2" {A21(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(11)} -pin  "pad_input:mux1h#2" {A21(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#72.psp(12)} -pin  "pad_input:mux1h#2" {A21(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(1)} -pin  "pad_input:mux1h#2" {A22(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(2)} -pin  "pad_input:mux1h#2" {A22(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(3)} -pin  "pad_input:mux1h#2" {A22(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(4)} -pin  "pad_input:mux1h#2" {A22(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(5)} -pin  "pad_input:mux1h#2" {A22(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(6)} -pin  "pad_input:mux1h#2" {A22(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(7)} -pin  "pad_input:mux1h#2" {A22(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(8)} -pin  "pad_input:mux1h#2" {A22(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(9)} -pin  "pad_input:mux1h#2" {A22(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(10)} -pin  "pad_input:mux1h#2" {A22(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(11)} -pin  "pad_input:mux1h#2" {A22(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#71.psp(12)} -pin  "pad_input:mux1h#2" {A22(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(1)} -pin  "pad_input:mux1h#2" {A23(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(2)} -pin  "pad_input:mux1h#2" {A23(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(3)} -pin  "pad_input:mux1h#2" {A23(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(4)} -pin  "pad_input:mux1h#2" {A23(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(5)} -pin  "pad_input:mux1h#2" {A23(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(6)} -pin  "pad_input:mux1h#2" {A23(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(7)} -pin  "pad_input:mux1h#2" {A23(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(8)} -pin  "pad_input:mux1h#2" {A23(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(9)} -pin  "pad_input:mux1h#2" {A23(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(10)} -pin  "pad_input:mux1h#2" {A23(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(11)} -pin  "pad_input:mux1h#2" {A23(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#85.psp(12)} -pin  "pad_input:mux1h#2" {A23(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(1)} -pin  "pad_input:mux1h#2" {A24(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(2)} -pin  "pad_input:mux1h#2" {A24(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(3)} -pin  "pad_input:mux1h#2" {A24(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(4)} -pin  "pad_input:mux1h#2" {A24(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(5)} -pin  "pad_input:mux1h#2" {A24(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(6)} -pin  "pad_input:mux1h#2" {A24(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(7)} -pin  "pad_input:mux1h#2" {A24(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(8)} -pin  "pad_input:mux1h#2" {A24(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(9)} -pin  "pad_input:mux1h#2" {A24(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(10)} -pin  "pad_input:mux1h#2" {A24(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(11)} -pin  "pad_input:mux1h#2" {A24(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#84.psp(12)} -pin  "pad_input:mux1h#2" {A24(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(1)} -pin  "pad_input:mux1h#2" {A25(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(2)} -pin  "pad_input:mux1h#2" {A25(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(3)} -pin  "pad_input:mux1h#2" {A25(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(4)} -pin  "pad_input:mux1h#2" {A25(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(5)} -pin  "pad_input:mux1h#2" {A25(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(6)} -pin  "pad_input:mux1h#2" {A25(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(7)} -pin  "pad_input:mux1h#2" {A25(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(8)} -pin  "pad_input:mux1h#2" {A25(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(9)} -pin  "pad_input:mux1h#2" {A25(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(10)} -pin  "pad_input:mux1h#2" {A25(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(11)} -pin  "pad_input:mux1h#2" {A25(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_W:acc#83.psp(12)} -pin  "pad_input:mux1h#2" {A25(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(12-1)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(2)} -pin  "pad_input:mux1h#2" {A26(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(3)} -pin  "pad_input:mux1h#2" {A26(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(4)} -pin  "pad_input:mux1h#2" {A26(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(5)} -pin  "pad_input:mux1h#2" {A26(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(6)} -pin  "pad_input:mux1h#2" {A26(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(7)} -pin  "pad_input:mux1h#2" {A26(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(8)} -pin  "pad_input:mux1h#2" {A26(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(9)} -pin  "pad_input:mux1h#2" {A26(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(10)} -pin  "pad_input:mux1h#2" {A26(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(11)} -pin  "pad_input:mux1h#2" {A26(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(12)} -pin  "pad_input:mux1h#2" {A26(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(13)} -pin  "pad_input:mux1h#2" {A26(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(2)} -pin  "pad_input:mux1h#2" {A27(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(3)} -pin  "pad_input:mux1h#2" {A27(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(4)} -pin  "pad_input:mux1h#2" {A27(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(5)} -pin  "pad_input:mux1h#2" {A27(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(6)} -pin  "pad_input:mux1h#2" {A27(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(7)} -pin  "pad_input:mux1h#2" {A27(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(8)} -pin  "pad_input:mux1h#2" {A27(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(9)} -pin  "pad_input:mux1h#2" {A27(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(10)} -pin  "pad_input:mux1h#2" {A27(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(11)} -pin  "pad_input:mux1h#2" {A27(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(12)} -pin  "pad_input:mux1h#2" {A27(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(13)} -pin  "pad_input:mux1h#2" {A27(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(2)} -pin  "pad_input:mux1h#2" {A28(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(3)} -pin  "pad_input:mux1h#2" {A28(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(4)} -pin  "pad_input:mux1h#2" {A28(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(5)} -pin  "pad_input:mux1h#2" {A28(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(6)} -pin  "pad_input:mux1h#2" {A28(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(7)} -pin  "pad_input:mux1h#2" {A28(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(8)} -pin  "pad_input:mux1h#2" {A28(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(9)} -pin  "pad_input:mux1h#2" {A28(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(10)} -pin  "pad_input:mux1h#2" {A28(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(11)} -pin  "pad_input:mux1h#2" {A28(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(12)} -pin  "pad_input:mux1h#2" {A28(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(13)} -pin  "pad_input:mux1h#2" {A28(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(2)} -pin  "pad_input:mux1h#2" {A29(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(3)} -pin  "pad_input:mux1h#2" {A29(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(4)} -pin  "pad_input:mux1h#2" {A29(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(5)} -pin  "pad_input:mux1h#2" {A29(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(6)} -pin  "pad_input:mux1h#2" {A29(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(7)} -pin  "pad_input:mux1h#2" {A29(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(8)} -pin  "pad_input:mux1h#2" {A29(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(9)} -pin  "pad_input:mux1h#2" {A29(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(10)} -pin  "pad_input:mux1h#2" {A29(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(11)} -pin  "pad_input:mux1h#2" {A29(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(12)} -pin  "pad_input:mux1h#2" {A29(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(13)} -pin  "pad_input:mux1h#2" {A29(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(13-2)}
load net {fsm_output(1)} -pin  "pad_input:mux1h#2" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-665 -attr oid 664 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#8}
load net {fsm_output(2)} -pin  "pad_input:mux1h#2" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-666 -attr oid 665 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#10}
load net {fsm_output(3)} -pin  "pad_input:mux1h#2" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-667 -attr oid 666 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#7}
load net {fsm_output(8)} -pin  "pad_input:mux1h#2" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-668 -attr oid 667 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#3}
load net {fsm_output(9)} -pin  "pad_input:mux1h#2" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-669 -attr oid 668 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#3}
load net {fsm_output(10)} -pin  "pad_input:mux1h#2" {S5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-670 -attr oid 669 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#3}
load net {fsm_output(11)} -pin  "pad_input:mux1h#2" {S6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-671 -attr oid 670 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#2}
load net {fsm_output(12)} -pin  "pad_input:mux1h#2" {S7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-672 -attr oid 671 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(12)#2}
load net {fsm_output(13)} -pin  "pad_input:mux1h#2" {S8} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-673 -attr oid 672 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#3}
load net {fsm_output(14)} -pin  "pad_input:mux1h#2" {S9} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-674 -attr oid 673 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(14)#2}
load net {fsm_output(15)} -pin  "pad_input:mux1h#2" {S10} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-675 -attr oid 674 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(15)#2}
load net {fsm_output(16)} -pin  "pad_input:mux1h#2" {S11} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-676 -attr oid 675 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)#3}
load net {fsm_output(17)} -pin  "pad_input:mux1h#2" {S12} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-677 -attr oid 676 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(17)#3}
load net {fsm_output(18)} -pin  "pad_input:mux1h#2" {S13} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-678 -attr oid 677 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(18)#2}
load net {fsm_output(19)} -pin  "pad_input:mux1h#2" {S14} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-679 -attr oid 678 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(19)#2}
load net {fsm_output(20)} -pin  "pad_input:mux1h#2" {S15} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-680 -attr oid 679 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)#3}
load net {fsm_output(21)} -pin  "pad_input:mux1h#2" {S16} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-681 -attr oid 680 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#3}
load net {fsm_output(22)} -pin  "pad_input:mux1h#2" {S17} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-682 -attr oid 681 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(22)#2}
load net {fsm_output(23)} -pin  "pad_input:mux1h#2" {S18} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-683 -attr oid 682 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#3}
load net {fsm_output(24)} -pin  "pad_input:mux1h#2" {S19} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-684 -attr oid 683 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(24)#2}
load net {fsm_output(25)} -pin  "pad_input:mux1h#2" {S20} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-685 -attr oid 684 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#3}
load net {fsm_output(26)} -pin  "pad_input:mux1h#2" {S21} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-686 -attr oid 685 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(26)#2}
load net {fsm_output(27)} -pin  "pad_input:mux1h#2" {S22} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-687 -attr oid 686 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)#2}
load net {fsm_output(28)} -pin  "pad_input:mux1h#2" {S23} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-688 -attr oid 687 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#3}
load net {fsm_output(29)} -pin  "pad_input:mux1h#2" {S24} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-689 -attr oid 688 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)#3}
load net {fsm_output(30)} -pin  "pad_input:mux1h#2" {S25} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-690 -attr oid 689 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(30)#2}
load net {fsm_output(31)} -pin  "pad_input:mux1h#2" {S26} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-691 -attr oid 690 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#3}
load net {fsm_output(32)} -pin  "pad_input:mux1h#2" {S27} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-692 -attr oid 691 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(32)#3}
load net {fsm_output(33)} -pin  "pad_input:mux1h#2" {S28} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-693 -attr oid 692 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#4}
load net {fsm_output(34)} -pin  "pad_input:mux1h#2" {S29} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-694 -attr oid 693 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(34)#3}
load net {pad_input:mux1h#2(0)} -pin  "pad_input:mux1h#2" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(1)} -pin  "pad_input:mux1h#2" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(2)} -pin  "pad_input:mux1h#2" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(3)} -pin  "pad_input:mux1h#2" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(4)} -pin  "pad_input:mux1h#2" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(5)} -pin  "pad_input:mux1h#2" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(6)} -pin  "pad_input:mux1h#2" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(7)} -pin  "pad_input:mux1h#2" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(8)} -pin  "pad_input:mux1h#2" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(9)} -pin  "pad_input:mux1h#2" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(10)} -pin  "pad_input:mux1h#2" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load net {pad_input:mux1h#2(11)} -pin  "pad_input:mux1h#2" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#2}
load inst "pad_input:mux1h#3" "mux1h(21,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-695 -attr oid 694 -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#3} -attr area 8.452344 -attr delay 3.030000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,21)"
load net {PAD:for:for:if:acc.ncse(0)} -pin  "pad_input:mux1h#3" {A0(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse)(0)}
load net {PAD:for:for:if:acc.ncse#2(0)} -pin  "pad_input:mux1h#3" {A1(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:if:acc.ncse#2)(0)}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(0)} -pin  "pad_input:mux1h#3" {A2(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(PAD:for:for:else:else:acc.itm(14:1)#1)(0)}
load net {CONV_K_W:acc#30.sdt(1)} -pin  "pad_input:mux1h#3" {A3(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(1)}
load net {CONV_K_W:acc#29.sdt(1)} -pin  "pad_input:mux1h#3" {A4(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(1)}
load net {CONV_K_W:acc#28.sdt(1)} -pin  "pad_input:mux1h#3" {A5(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(1)}
load net {CONV_K_W:acc#27.sdt(1)} -pin  "pad_input:mux1h#3" {A6(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(1)}
load net {CONV_K_W:acc#26.sdt(1)} -pin  "pad_input:mux1h#3" {A7(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(1)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(1)} -pin  "pad_input:mux1h#3" {A8(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(1)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(1)} -pin  "pad_input:mux1h#3" {A9(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(1)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(1)} -pin  "pad_input:mux1h#3" {A10(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(1)} -pin  "pad_input:mux1h#3" {A11(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(1)}
load net {CONV_K_W:acc#79.psp(0)} -pin  "pad_input:mux1h#3" {A12(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#79.psp)(0)}
load net {CONV_K_W:acc#78.psp(0)} -pin  "pad_input:mux1h#3" {A13(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#78.psp)(0)}
load net {CONV_K_W:acc#77.psp(0)} -pin  "pad_input:mux1h#3" {A14(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#77.psp)(0)}
load net {CONV_K_W:acc#73.psp(0)} -pin  "pad_input:mux1h#3" {A15(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#73.psp)(0)}
load net {CONV_K_W:acc#72.psp(0)} -pin  "pad_input:mux1h#3" {A16(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#72.psp)(0)}
load net {CONV_K_W:acc#71.psp(0)} -pin  "pad_input:mux1h#3" {A17(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#71.psp)(0)}
load net {CONV_K_W:acc#85.psp(0)} -pin  "pad_input:mux1h#3" {A18(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#85.psp)(0)}
load net {CONV_K_W:acc#84.psp(0)} -pin  "pad_input:mux1h#3" {A19(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#84.psp)(0)}
load net {CONV_K_W:acc#83.psp(0)} -pin  "pad_input:mux1h#3" {A20(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#83.psp)(0)}
load net {fsm_output(1)} -pin  "pad_input:mux1h#3" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-696 -attr oid 695 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#3}
load net {fsm_output(2)} -pin  "pad_input:mux1h#3" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-697 -attr oid 696 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#11}
load net {fsm_output(3)} -pin  "pad_input:mux1h#3" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-698 -attr oid 697 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#6}
load net {pad_input:or#1} -pin  "pad_input:mux1h#3" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-699 -attr oid 698 -attr @path {/apply_conv/apply_conv:core/pad_input:or#1}
load net {pad_input:or#2} -pin  "pad_input:mux1h#3" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-700 -attr oid 699 -attr @path {/apply_conv/apply_conv:core/pad_input:or#2}
load net {pad_input:or#3} -pin  "pad_input:mux1h#3" {S5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-701 -attr oid 700 -attr @path {/apply_conv/apply_conv:core/pad_input:or#3}
load net {pad_input:or#4} -pin  "pad_input:mux1h#3" {S6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-702 -attr oid 701 -attr @path {/apply_conv/apply_conv:core/pad_input:or#4}
load net {pad_input:or#5} -pin  "pad_input:mux1h#3" {S7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-703 -attr oid 702 -attr @path {/apply_conv/apply_conv:core/pad_input:or#5}
load net {pad_input:or#6} -pin  "pad_input:mux1h#3" {S8} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-704 -attr oid 703 -attr @path {/apply_conv/apply_conv:core/pad_input:or#6}
load net {pad_input:or#7} -pin  "pad_input:mux1h#3" {S9} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-705 -attr oid 704 -attr @path {/apply_conv/apply_conv:core/pad_input:or#7}
load net {pad_input:or#8} -pin  "pad_input:mux1h#3" {S10} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-706 -attr oid 705 -attr @path {/apply_conv/apply_conv:core/pad_input:or#8}
load net {pad_input:or#9} -pin  "pad_input:mux1h#3" {S11} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-707 -attr oid 706 -attr @path {/apply_conv/apply_conv:core/pad_input:or#9}
load net {fsm_output(22)} -pin  "pad_input:mux1h#3" {S12} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-708 -attr oid 707 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(22)#3}
load net {fsm_output(23)} -pin  "pad_input:mux1h#3" {S13} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-709 -attr oid 708 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#4}
load net {fsm_output(24)} -pin  "pad_input:mux1h#3" {S14} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-710 -attr oid 709 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(24)#3}
load net {fsm_output(25)} -pin  "pad_input:mux1h#3" {S15} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-711 -attr oid 710 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#4}
load net {fsm_output(26)} -pin  "pad_input:mux1h#3" {S16} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-712 -attr oid 711 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(26)#3}
load net {fsm_output(27)} -pin  "pad_input:mux1h#3" {S17} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-713 -attr oid 712 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)#3}
load net {fsm_output(28)} -pin  "pad_input:mux1h#3" {S18} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-714 -attr oid 713 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#4}
load net {fsm_output(29)} -pin  "pad_input:mux1h#3" {S19} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-715 -attr oid 714 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)#4}
load net {fsm_output(30)} -pin  "pad_input:mux1h#3" {S20} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-716 -attr oid 715 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(30)#3}
load net {pad_input:mux1h#3} -pin  "pad_input:mux1h#3" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#3}
load inst "pad_input:or#1" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-717 -attr oid 716 -attr @path {/apply_conv/apply_conv:core/pad_input:or#1} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(8)} -pin  "pad_input:or#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#4}
load net {fsm_output(17)} -pin  "pad_input:or#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(17)#4}
load net {pad_input:or#1} -pin  "pad_input:or#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#1}
load inst "pad_input:or#2" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-718 -attr oid 717 -attr @path {/apply_conv/apply_conv:core/pad_input:or#2} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(9)} -pin  "pad_input:or#2" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#4}
load net {fsm_output(18)} -pin  "pad_input:or#2" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(18)#3}
load net {pad_input:or#2} -pin  "pad_input:or#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#2}
load inst "pad_input:or#3" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-719 -attr oid 718 -attr @path {/apply_conv/apply_conv:core/pad_input:or#3} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(10)} -pin  "pad_input:or#3" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#4}
load net {fsm_output(19)} -pin  "pad_input:or#3" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(19)#3}
load net {pad_input:or#3} -pin  "pad_input:or#3" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#3}
load inst "pad_input:or#4" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-720 -attr oid 719 -attr @path {/apply_conv/apply_conv:core/pad_input:or#4} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(11)} -pin  "pad_input:or#4" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#3}
load net {fsm_output(20)} -pin  "pad_input:or#4" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)#4}
load net {pad_input:or#4} -pin  "pad_input:or#4" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#4}
load inst "pad_input:or#5" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-721 -attr oid 720 -attr @path {/apply_conv/apply_conv:core/pad_input:or#5} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(12)} -pin  "pad_input:or#5" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(12)#3}
load net {fsm_output(21)} -pin  "pad_input:or#5" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#4}
load net {pad_input:or#5} -pin  "pad_input:or#5" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#5}
load inst "pad_input:or#6" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-722 -attr oid 721 -attr @path {/apply_conv/apply_conv:core/pad_input:or#6} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(13)} -pin  "pad_input:or#6" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#4}
load net {fsm_output(31)} -pin  "pad_input:or#6" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#4}
load net {pad_input:or#6} -pin  "pad_input:or#6" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#6}
load inst "pad_input:or#7" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-723 -attr oid 722 -attr @path {/apply_conv/apply_conv:core/pad_input:or#7} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(14)} -pin  "pad_input:or#7" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(14)#3}
load net {fsm_output(32)} -pin  "pad_input:or#7" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(32)#4}
load net {pad_input:or#7} -pin  "pad_input:or#7" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#7}
load inst "pad_input:or#8" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-724 -attr oid 723 -attr @path {/apply_conv/apply_conv:core/pad_input:or#8} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(15)} -pin  "pad_input:or#8" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(15)#3}
load net {fsm_output(33)} -pin  "pad_input:or#8" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#5}
load net {pad_input:or#8} -pin  "pad_input:or#8" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#8}
load inst "pad_input:or#9" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-725 -attr oid 724 -attr @path {/apply_conv/apply_conv:core/pad_input:or#9} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(16)} -pin  "pad_input:or#9" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)#4}
load net {fsm_output(34)} -pin  "pad_input:or#9" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(34)#4}
load net {pad_input:or#9} -pin  "pad_input:or#9" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#9}
load inst "pad_input:mux1h#4" "mux1h(12,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-726 -attr oid 725 -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#4} -attr area 4.939779 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,12)"
load net {PAD:for:for:if:acc#3.ncse(0)} -pin  "pad_input:mux1h#4" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#3.ncse)(0)}
load net {reg(PAD:for:for:if:acc#3.ncse).cse} -pin  "pad_input:mux1h#4" {A1(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#3.ncse).cse}
load net {PAD:for:for:else:else:acc.itm(0)#2} -pin  "pad_input:mux1h#4" {A2(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(0)#2}
load net {CONV_K_W:acc#30.sdt(0)} -pin  "pad_input:mux1h#4" {A3(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#30.sdt)(0)}
load net {CONV_K_W:acc#29.sdt(0)} -pin  "pad_input:mux1h#4" {A4(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#29.sdt)(0)}
load net {CONV_K_W:acc#28.sdt(0)} -pin  "pad_input:mux1h#4" {A5(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#28.sdt)(0)}
load net {CONV_K_W:acc#27.sdt(0)} -pin  "pad_input:mux1h#4" {A6(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#27.sdt)(0)}
load net {CONV_K_W:acc#26.sdt(0)} -pin  "pad_input:mux1h#4" {A7(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_W:acc#26.sdt)(0)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm(0)} -pin  "pad_input:mux1h#4" {A8(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:acc#14.itm)(0)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm(0)} -pin  "pad_input:mux1h#4" {A9(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-2:acc#14.itm)(0)}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm(0)} -pin  "pad_input:mux1h#4" {A10(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-3:CONV_K_W-1:acc#14.itm)(0)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm(0)} -pin  "pad_input:mux1h#4" {A11(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-3:acc#14.itm)(0)}
load net {fsm_output(1)} -pin  "pad_input:mux1h#4" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-727 -attr oid 726 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#6}
load net {fsm_output(2)} -pin  "pad_input:mux1h#4" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-728 -attr oid 727 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#8}
load net {fsm_output(3)} -pin  "pad_input:mux1h#4" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-729 -attr oid 728 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#9}
load net {pad_input:or#10} -pin  "pad_input:mux1h#4" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-730 -attr oid 729 -attr @path {/apply_conv/apply_conv:core/pad_input:or#10}
load net {pad_input:or#11} -pin  "pad_input:mux1h#4" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-731 -attr oid 730 -attr @path {/apply_conv/apply_conv:core/pad_input:or#11}
load net {pad_input:or#12} -pin  "pad_input:mux1h#4" {S5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-732 -attr oid 731 -attr @path {/apply_conv/apply_conv:core/pad_input:or#12}
load net {pad_input:or#13} -pin  "pad_input:mux1h#4" {S6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-733 -attr oid 732 -attr @path {/apply_conv/apply_conv:core/pad_input:or#13}
load net {pad_input:or#14} -pin  "pad_input:mux1h#4" {S7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-734 -attr oid 733 -attr @path {/apply_conv/apply_conv:core/pad_input:or#14}
load net {pad_input:or#15} -pin  "pad_input:mux1h#4" {S8} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-735 -attr oid 734 -attr @path {/apply_conv/apply_conv:core/pad_input:or#15}
load net {pad_input:or#16} -pin  "pad_input:mux1h#4" {S9} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-736 -attr oid 735 -attr @path {/apply_conv/apply_conv:core/pad_input:or#16}
load net {pad_input:or#17} -pin  "pad_input:mux1h#4" {S10} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-737 -attr oid 736 -attr @path {/apply_conv/apply_conv:core/pad_input:or#17}
load net {pad_input:or#18} -pin  "pad_input:mux1h#4" {S11} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-738 -attr oid 737 -attr @path {/apply_conv/apply_conv:core/pad_input:or#18}
load net {pad_input:mux1h#4} -pin  "pad_input:mux1h#4" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#4}
load inst "pad_input:or#10" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-739 -attr oid 738 -attr @path {/apply_conv/apply_conv:core/pad_input:or#10} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(8)} -pin  "pad_input:or#10" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#5}
load net {fsm_output(17)} -pin  "pad_input:or#10" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(17)#5}
load net {fsm_output(26)} -pin  "pad_input:or#10" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(26)#4}
load net {pad_input:or#10} -pin  "pad_input:or#10" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#10}
load inst "pad_input:or#11" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-740 -attr oid 739 -attr @path {/apply_conv/apply_conv:core/pad_input:or#11} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(9)} -pin  "pad_input:or#11" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#5}
load net {fsm_output(18)} -pin  "pad_input:or#11" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(18)#4}
load net {fsm_output(27)} -pin  "pad_input:or#11" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)#4}
load net {pad_input:or#11} -pin  "pad_input:or#11" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#11}
load inst "pad_input:or#12" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-741 -attr oid 740 -attr @path {/apply_conv/apply_conv:core/pad_input:or#12} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(10)} -pin  "pad_input:or#12" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#5}
load net {fsm_output(19)} -pin  "pad_input:or#12" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(19)#4}
load net {fsm_output(28)} -pin  "pad_input:or#12" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#5}
load net {pad_input:or#12} -pin  "pad_input:or#12" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#12}
load inst "pad_input:or#13" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-742 -attr oid 741 -attr @path {/apply_conv/apply_conv:core/pad_input:or#13} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(11)} -pin  "pad_input:or#13" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#4}
load net {fsm_output(20)} -pin  "pad_input:or#13" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)#5}
load net {fsm_output(29)} -pin  "pad_input:or#13" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)#5}
load net {pad_input:or#13} -pin  "pad_input:or#13" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#13}
load inst "pad_input:or#14" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-743 -attr oid 742 -attr @path {/apply_conv/apply_conv:core/pad_input:or#14} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(12)} -pin  "pad_input:or#14" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(12)#4}
load net {fsm_output(21)} -pin  "pad_input:or#14" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#5}
load net {fsm_output(30)} -pin  "pad_input:or#14" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(30)#4}
load net {pad_input:or#14} -pin  "pad_input:or#14" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#14}
load inst "pad_input:or#15" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-744 -attr oid 743 -attr @path {/apply_conv/apply_conv:core/pad_input:or#15} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(13)} -pin  "pad_input:or#15" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#5}
load net {fsm_output(22)} -pin  "pad_input:or#15" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(22)#4}
load net {fsm_output(31)} -pin  "pad_input:or#15" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#5}
load net {pad_input:or#15} -pin  "pad_input:or#15" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#15}
load inst "pad_input:or#16" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-745 -attr oid 744 -attr @path {/apply_conv/apply_conv:core/pad_input:or#16} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(14)} -pin  "pad_input:or#16" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(14)#4}
load net {fsm_output(23)} -pin  "pad_input:or#16" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#5}
load net {fsm_output(32)} -pin  "pad_input:or#16" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(32)#5}
load net {pad_input:or#16} -pin  "pad_input:or#16" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#16}
load inst "pad_input:or#17" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-746 -attr oid 745 -attr @path {/apply_conv/apply_conv:core/pad_input:or#17} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(15)} -pin  "pad_input:or#17" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(15)#4}
load net {fsm_output(24)} -pin  "pad_input:or#17" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(24)#4}
load net {fsm_output(33)} -pin  "pad_input:or#17" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#6}
load net {pad_input:or#17} -pin  "pad_input:or#17" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#17}
load inst "pad_input:or#18" "or(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-747 -attr oid 746 -attr @path {/apply_conv/apply_conv:core/pad_input:or#18} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(16)} -pin  "pad_input:or#18" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)#5}
load net {fsm_output(25)} -pin  "pad_input:or#18" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#5}
load net {fsm_output(34)} -pin  "pad_input:or#18" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(34)#5}
load net {pad_input:or#18} -pin  "pad_input:or#18" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#18}
load inst "pad_input:mux1h#1" "mux1h(5,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-748 -attr oid 747 -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#1} -attr area 2.207784 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,5)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "pad_input:mux1h#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1} -pin  "pad_input:mux1h#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm} -pin  "pad_input:mux1h#1" {A2(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm}
load net {CONV_K_W:acc#2.psp#5.sva(0)} -pin  "pad_input:mux1h#1" {A3(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp#5.sva)(0)}
load net {CONV_H_SLIDE:k(7:0).sva#1(0)} -pin  "pad_input:mux1h#1" {A4(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva)(0)}
load net {fsm_output(1)} -pin  "pad_input:mux1h#1" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-749 -attr oid 748 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#5}
load net {fsm_output(2)} -pin  "pad_input:mux1h#1" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-750 -attr oid 749 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#3}
load net {fsm_output(3)} -pin  "pad_input:mux1h#1" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-751 -attr oid 750 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#1}
load net {pad_input:or#19} -pin  "pad_input:mux1h#1" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-752 -attr oid 751 -attr @path {/apply_conv/apply_conv:core/pad_input:or#19}
load net {pad_input:or#20} -pin  "pad_input:mux1h#1" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-753 -attr oid 752 -attr @path {/apply_conv/apply_conv:core/pad_input:or#20}
load net {pad_input:mux1h#1} -pin  "pad_input:mux1h#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#1}
load inst "pad_input:or#19" "or(9,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-754 -attr oid 753 -attr @path {/apply_conv/apply_conv:core/pad_input:or#19} -attr area 2.001000 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,9)"
load net {fsm_output(8)} -pin  "pad_input:or#19" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#14}
load net {fsm_output(11)} -pin  "pad_input:or#19" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)}
load net {fsm_output(14)} -pin  "pad_input:or#19" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(14)}
load net {fsm_output(17)} -pin  "pad_input:or#19" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(17)}
load net {fsm_output(20)} -pin  "pad_input:or#19" {A4(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)}
load net {fsm_output(23)} -pin  "pad_input:or#19" {A5(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)}
load net {fsm_output(26)} -pin  "pad_input:or#19" {A6(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(26)}
load net {fsm_output(29)} -pin  "pad_input:or#19" {A7(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)}
load net {fsm_output(32)} -pin  "pad_input:or#19" {A8(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(32)#1}
load net {pad_input:or#19} -pin  "pad_input:or#19" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#19}
load inst "pad_input:or#20" "or(18,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-755 -attr oid 754 -attr @path {/apply_conv/apply_conv:core/pad_input:or#20} -attr area 4.001000 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,18)"
load net {fsm_output(9)} -pin  "pad_input:or#20" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)}
load net {fsm_output(12)} -pin  "pad_input:or#20" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(12)}
load net {fsm_output(15)} -pin  "pad_input:or#20" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(15)}
load net {fsm_output(18)} -pin  "pad_input:or#20" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(18)}
load net {fsm_output(21)} -pin  "pad_input:or#20" {A4(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)}
load net {fsm_output(24)} -pin  "pad_input:or#20" {A5(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(24)}
load net {fsm_output(27)} -pin  "pad_input:or#20" {A6(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)}
load net {fsm_output(30)} -pin  "pad_input:or#20" {A7(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(30)}
load net {fsm_output(33)} -pin  "pad_input:or#20" {A8(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#1}
load net {fsm_output(10)} -pin  "pad_input:or#20" {A9(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)}
load net {fsm_output(13)} -pin  "pad_input:or#20" {A10(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)}
load net {fsm_output(16)} -pin  "pad_input:or#20" {A11(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)}
load net {fsm_output(19)} -pin  "pad_input:or#20" {A12(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(19)}
load net {fsm_output(22)} -pin  "pad_input:or#20" {A13(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(22)}
load net {fsm_output(25)} -pin  "pad_input:or#20" {A14(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)}
load net {fsm_output(28)} -pin  "pad_input:or#20" {A15(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)}
load net {fsm_output(31)} -pin  "pad_input:or#20" {A16(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)}
load net {fsm_output(34)} -pin  "pad_input:or#20" {A17(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(34)#1}
load net {pad_input:or#20} -pin  "pad_input:or#20" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:or#20}
load inst "pad_input:or#22" "or(11,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/pad_input:or#22} -attr area 2.001000 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,11)"
load net {not#101} -pin  "pad_input:or#22" {A0(0)} -attr @path {/apply_conv/apply_conv:core/not#101}
load net {fsm_output(0)} -pin  "pad_input:or#22" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#8}
load net {fsm_output(38)} -pin  "pad_input:or#22" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(38)#9}
load net {fsm_output(37)} -pin  "pad_input:or#22" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(37)#2}
load net {fsm_output(36)} -pin  "pad_input:or#22" {A4(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(36)#2}
load net {fsm_output(35)} -pin  "pad_input:or#22" {A5(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(35)#1}
load net {fsm_output(7)} -pin  "pad_input:or#22" {A6(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#1}
load net {fsm_output(5)} -pin  "pad_input:or#22" {A7(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#4}
load net {fsm_output(3)} -pin  "pad_input:or#22" {A8(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#4}
load net {fsm_output(2)} -pin  "pad_input:or#22" {A9(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#5}
load net {not#103} -pin  "pad_input:or#22" {A10(0)} -attr @path {/apply_conv/apply_conv:core/not#103}
load net {pad_input:rsci.re_d} -pin  "pad_input:or#22" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.re_d}
load inst "not#101" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#101} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {and.dcpl#36} -pin  "not#101" {A(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#36}
load net {not#101} -pin  "not#101" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#101}
load inst "not#103" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#103} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {and.dcpl#28} -pin  "not#103" {A(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#28}
load net {not#103} -pin  "not#103" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#103}
load inst "pad_input:nor#2" "nor(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/pad_input:nor#2} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {and#79} -pin  "pad_input:nor#2" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and#79}
load net {and#80} -pin  "pad_input:nor#2" {A1(0)} -attr @path {/apply_conv/apply_conv:core/and#80}
load net {and#81} -pin  "pad_input:nor#2" {A2(0)} -attr @path {/apply_conv/apply_conv:core/and#81}
load net {pad_input:rsci.we_d} -pin  "pad_input:nor#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.we_d}
load inst "and#79" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#79} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {and.dcpl#4} -pin  "and#79" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#4}
load net {fsm_output(3)} -pin  "and#79" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#3}
load net {and#79} -pin  "and#79" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#79}
load inst "and#80" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#80} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {or#9.cse} -pin  "and#80" {A0(0)} -attr @path {/apply_conv/apply_conv:core/or#9.cse}
load net {fsm_output(1)} -pin  "and#80" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#1}
load net {and#80} -pin  "and#80" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#80}
load inst "and#81" "and(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#81} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,3)"
load net {not#63} -pin  "and#81" {A0(0)} -attr @path {/apply_conv/apply_conv:core/not#63}
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "and#81" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load net {fsm_output(2)} -pin  "and#81" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#1}
load net {and#81} -pin  "and#81" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#81}
load inst "not#63" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#63} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {PAD:for:for:if:PAD:for:for:if:or.itm} -pin  "not#63" {A(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:or.itm}
load net {not#63} -pin  "not#63" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#63}
load inst "or#144" "or(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#144} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(23)} -pin  "or#144" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#8}
load net {fsm_output(25)} -pin  "or#144" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#8}
load net {or.dcpl} -pin  "or#144" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl}
load inst "or#145" "or(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#145} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(10)} -pin  "or#145" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#8}
load net {fsm_output(35)} -pin  "or#145" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(35)}
load net {or.dcpl#11} -pin  "or#145" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#11}
load inst "CONV_NB_K:CONV_NB_K:and" "and(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-756 -attr oid 755 -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:CONV_NB_K:and} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {PAD:d(1:0).sva#3(1)} -pin  "CONV_NB_K:CONV_NB_K:and" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:slc(PAD:d(1:0).sva#3)(1)}
load net {CONV_NB_K:nor} -pin  "CONV_NB_K:CONV_NB_K:and" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:nor}
load net {CONV_NB_K:CONV_NB_K:and} -pin  "CONV_NB_K:CONV_NB_K:and" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:CONV_NB_K:and}
load inst "CONV_NB_K:nor" "nor(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-757 -attr oid 756 -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:nor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {fsm_output(39)} -pin  "CONV_NB_K:nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#14}
load net {fsm_output(7)} -pin  "CONV_NB_K:nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#37}
load net {CONV_NB_K:nor} -pin  "CONV_NB_K:nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:nor}
load inst "CONV_NB_K:mux1h" "mux1h(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-758 -attr oid 757 -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h} -attr area 1.427214 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,3)"
load net {o_d(1:0).sva#1(0)} -pin  "CONV_NB_K:mux1h" {A0(0)} -attr @path {/apply_conv/apply_conv:core/o_d:slc(o_d(1:0).sva)(0)#1}
load net {PAD:d(1:0).sva#3(0)} -pin  "CONV_NB_K:mux1h" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:slc(PAD:d(1:0).sva#3)(0)}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_NB_K:mux1h" {A2(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i:slc(CONV_NB_K:i(1:0).sva)(1)}
load net {fsm_output(39)} -pin  "CONV_NB_K:mux1h" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-759 -attr oid 758 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#17}
load net {fsm_output(6)} -pin  "CONV_NB_K:mux1h" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-760 -attr oid 759 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#14}
load net {fsm_output(7)} -pin  "CONV_NB_K:mux1h" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-761 -attr oid 760 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#44}
load net {CONV_NB_K:mux1h} -pin  "CONV_NB_K:mux1h" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h}
load inst "PAD:for:for:mux" "mux(2,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-762 -attr oid 761 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux} -attr area 8.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(8,1,2)"
load net {z.out#3(0)} -pin  "PAD:for:for:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {z.out#3(1)} -pin  "PAD:for:for:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {z.out#3(2)} -pin  "PAD:for:for:mux" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {z.out#3(3)} -pin  "PAD:for:for:mux" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {z.out#3(4)} -pin  "PAD:for:for:mux" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {z.out#3(5)} -pin  "PAD:for:for:mux" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {z.out#3(6)} -pin  "PAD:for:for:mux" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {z.out#3(7)} -pin  "PAD:for:for:mux" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(z.out#3)(7-0)}
load net {PWR} -pin  "PAD:for:for:mux" {A1(0)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(1)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(2)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(3)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {GND} -pin  "PAD:for:for:mux" {A1(4)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(5)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {GND} -pin  "PAD:for:for:mux" {A1(6)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(7)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {fsm_output(7)} -pin  "PAD:for:for:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#39}
load net {PAD:for:for:mux.tmpw(0)} -pin  "PAD:for:for:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(1)} -pin  "PAD:for:for:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(2)} -pin  "PAD:for:for:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(3)} -pin  "PAD:for:for:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(4)} -pin  "PAD:for:for:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(5)} -pin  "PAD:for:for:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(6)} -pin  "PAD:for:for:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(7)} -pin  "PAD:for:for:mux" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load inst "PAD:for:for:mux#1" "mux(2,7)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-763 -attr oid 762 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1} -attr area 7.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(7,1,2)"
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(1)} -pin  "PAD:for:for:mux#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(7-1)}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(2)} -pin  "PAD:for:for:mux#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(7-1)}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(3)} -pin  "PAD:for:for:mux#1" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(7-1)}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(4)} -pin  "PAD:for:for:mux#1" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(7-1)}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(5)} -pin  "PAD:for:for:mux#1" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(7-1)}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(6)} -pin  "PAD:for:for:mux#1" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(7-1)}
load net {CONV_H_SLIDE:acc#14.sdt:mx0w0(7)} -pin  "PAD:for:for:mux#1" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt:mx0w0)(7-1)}
load net {z.out#4(1)} -pin  "PAD:for:for:mux#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#4(2)} -pin  "PAD:for:for:mux#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#4(3)} -pin  "PAD:for:for:mux#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#4(4)} -pin  "PAD:for:for:mux#1" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#4(5)} -pin  "PAD:for:for:mux#1" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#4(6)} -pin  "PAD:for:for:mux#1" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#4(7)} -pin  "PAD:for:for:mux#1" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {fsm_output(7)} -pin  "PAD:for:for:mux#1" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#40}
load net {PAD:for:for:mux#1.tmpw(0)} -pin  "PAD:for:for:mux#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(1)} -pin  "PAD:for:for:mux#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(2)} -pin  "PAD:for:for:mux#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(3)} -pin  "PAD:for:for:mux#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(4)} -pin  "PAD:for:for:mux#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(5)} -pin  "PAD:for:for:mux#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(6)} -pin  "PAD:for:for:mux#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load inst "CONV_V_SLIDE:CONV_V_SLIDE:mux" "mux(2,7)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-764 -attr oid 763 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux} -attr area 7.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(7,1,2)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {o_r(6:0).lpi#4(0)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(1)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(3)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(4)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(5)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(6)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {CONV_V_SLIDE:or#1} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or#1}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load inst "CONV_V_SLIDE:or#1" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-765 -attr oid 764 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or#1} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "CONV_V_SLIDE:or#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#6}
load net {fsm_output(2)} -pin  "CONV_V_SLIDE:or#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#13}
load net {CONV_V_SLIDE:or#1} -pin  "CONV_V_SLIDE:or#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or#1}
load inst "CONV_V_SLIDE:CONV_V_SLIDE:or" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-766 -attr oid 765 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {CONV_V_SLIDE:nor} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:nor}
load net {fsm_output(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#14}
load net {CONV_V_SLIDE:CONV_V_SLIDE:or} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:or}
load inst "CONV_V_SLIDE:nor" "nor(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-767 -attr oid 766 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:nor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {fsm_output(38)} -pin  "CONV_V_SLIDE:nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(38)#10}
load net {fsm_output(5)} -pin  "CONV_V_SLIDE:nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#8}
load net {fsm_output(7)} -pin  "CONV_V_SLIDE:nor" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#42}
load net {CONV_V_SLIDE:nor} -pin  "CONV_V_SLIDE:nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:nor}
load inst "CONV_V_SLIDE:mux1h#1" "mux1h(3,3)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-768 -attr oid 767 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1} -attr area 4.279642 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(3,3)"
load net {PWR} -pin  "CONV_V_SLIDE:mux1h#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/1#24}
load net {GND} -pin  "CONV_V_SLIDE:mux1h#1" {A0(1)} -attr @path {/apply_conv/apply_conv:core/1#24}
load net {GND} -pin  "CONV_V_SLIDE:mux1h#1" {A0(2)} -attr @path {/apply_conv/apply_conv:core/1#24}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} -pin  "CONV_V_SLIDE:mux1h#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} -pin  "CONV_V_SLIDE:mux1h#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -pin  "CONV_V_SLIDE:mux1h#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {o_c(7:0).lpi#4(5)} -pin  "CONV_V_SLIDE:mux1h#1" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:slc(o_c(7:0).lpi#4)(7-5)}
load net {o_c(7:0).lpi#4(6)} -pin  "CONV_V_SLIDE:mux1h#1" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:slc(o_c(7:0).lpi#4)(7-5)}
load net {o_c(7:0).lpi#4(7)} -pin  "CONV_V_SLIDE:mux1h#1" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:slc(o_c(7:0).lpi#4)(7-5)}
load net {CONV_V_SLIDE:or} -pin  "CONV_V_SLIDE:mux1h#1" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-769 -attr oid 768 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or}
load net {fsm_output(2)} -pin  "CONV_V_SLIDE:mux1h#1" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-770 -attr oid 769 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#16}
load net {fsm_output(7)} -pin  "CONV_V_SLIDE:mux1h#1" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-771 -attr oid 770 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#45}
load net {CONV_V_SLIDE:mux1h#1(0)} -pin  "CONV_V_SLIDE:mux1h#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load net {CONV_V_SLIDE:mux1h#1(1)} -pin  "CONV_V_SLIDE:mux1h#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load net {CONV_V_SLIDE:mux1h#1(2)} -pin  "CONV_V_SLIDE:mux1h#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load inst "CONV_V_SLIDE:or" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-772 -attr oid 771 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(38)} -pin  "CONV_V_SLIDE:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(38)#8}
load net {fsm_output(5)} -pin  "CONV_V_SLIDE:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#7}
load net {CONV_V_SLIDE:or} -pin  "CONV_V_SLIDE:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or}
load inst "CONV_H_SLIDE:mux#9" "mux(2,2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-773 -attr oid 772 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#9} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {PAD:d(1:0).sva#3(0)} -pin  "CONV_H_SLIDE:mux#9" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:d(1:0).sva#3(1)} -pin  "CONV_H_SLIDE:mux#9" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {o_d(1:0).sva#1(0)} -pin  "CONV_H_SLIDE:mux#9" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {o_d(1:0).sva#1(1)} -pin  "CONV_H_SLIDE:mux#9" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {fsm_output(2)} -pin  "CONV_H_SLIDE:mux#9" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#15}
load net {CONV_H_SLIDE:mux#9.tmpw(0)} -pin  "CONV_H_SLIDE:mux#9" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#9.tmpw}
load net {CONV_H_SLIDE:mux#9.tmpw(1)} -pin  "CONV_H_SLIDE:mux#9" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#9.tmpw}
load inst "CONV_H_SLIDE:mux#7" "mux(2,8)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-774 -attr oid 773 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7} -attr area 8.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(8,1,2)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "CONV_H_SLIDE:mux#7" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "CONV_H_SLIDE:mux#7" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "CONV_H_SLIDE:mux#7" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "CONV_H_SLIDE:mux#7" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "CONV_H_SLIDE:mux#7" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "CONV_H_SLIDE:mux#7" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "CONV_H_SLIDE:mux#7" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "CONV_H_SLIDE:mux#7" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {o_c(7:0).lpi#4(0)} -pin  "CONV_H_SLIDE:mux#7" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(1)} -pin  "CONV_H_SLIDE:mux#7" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(2)} -pin  "CONV_H_SLIDE:mux#7" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(3)} -pin  "CONV_H_SLIDE:mux#7" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(4)} -pin  "CONV_H_SLIDE:mux#7" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(5)} -pin  "CONV_H_SLIDE:mux#7" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(6)} -pin  "CONV_H_SLIDE:mux#7" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(7)} -pin  "CONV_H_SLIDE:mux#7" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {fsm_output(1)} -pin  "CONV_H_SLIDE:mux#7" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#11}
load net {CONV_H_SLIDE:mux#7.tmpw(0)} -pin  "CONV_H_SLIDE:mux#7" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(1)} -pin  "CONV_H_SLIDE:mux#7" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(2)} -pin  "CONV_H_SLIDE:mux#7" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(3)} -pin  "CONV_H_SLIDE:mux#7" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(4)} -pin  "CONV_H_SLIDE:mux#7" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(5)} -pin  "CONV_H_SLIDE:mux#7" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(6)} -pin  "CONV_H_SLIDE:mux#7" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load net {CONV_H_SLIDE:mux#7.tmpw(7)} -pin  "CONV_H_SLIDE:mux#7" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#7.tmpw}
load inst "CONV_K_W:mux1h#8" "mux1h(9,4)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-775 -attr oid 774 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8} -attr area 15.072696 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(4,9)"
load net {CONV_K_W:mux#26.itm(0)} -pin  "CONV_K_W:mux1h#8" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:mux#26.itm(1)} -pin  "CONV_K_W:mux1h#8" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:mux#26.itm(2)} -pin  "CONV_K_W:mux1h#8" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:mux#26.itm(3)} -pin  "CONV_K_W:mux1h#8" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#26.itm}
load net {CONV_K_W:mux#23.itm(0)} -pin  "CONV_K_W:mux1h#8" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_W:mux#23.itm(1)} -pin  "CONV_K_W:mux1h#8" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_W:mux#23.itm(2)} -pin  "CONV_K_W:mux1h#8" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_W:mux#23.itm(3)} -pin  "CONV_K_W:mux1h#8" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#23.itm}
load net {CONV_K_W:mux#20.itm(0)} -pin  "CONV_K_W:mux1h#8" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_W:mux#20.itm(1)} -pin  "CONV_K_W:mux1h#8" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_W:mux#20.itm(2)} -pin  "CONV_K_W:mux1h#8" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_W:mux#20.itm(3)} -pin  "CONV_K_W:mux1h#8" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#20.itm}
load net {CONV_K_W:mux#17.itm(0)} -pin  "CONV_K_W:mux1h#8" {A3(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:mux#17.itm(1)} -pin  "CONV_K_W:mux1h#8" {A3(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:mux#17.itm(2)} -pin  "CONV_K_W:mux1h#8" {A3(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:mux#17.itm(3)} -pin  "CONV_K_W:mux1h#8" {A3(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#17.itm}
load net {CONV_K_W:mux#14.itm(0)} -pin  "CONV_K_W:mux1h#8" {A4(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_W:mux#14.itm(1)} -pin  "CONV_K_W:mux1h#8" {A4(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_W:mux#14.itm(2)} -pin  "CONV_K_W:mux1h#8" {A4(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_W:mux#14.itm(3)} -pin  "CONV_K_W:mux1h#8" {A4(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#14.itm}
load net {CONV_K_W:mux#11.itm(0)} -pin  "CONV_K_W:mux1h#8" {A5(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:mux#11.itm(1)} -pin  "CONV_K_W:mux1h#8" {A5(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:mux#11.itm(2)} -pin  "CONV_K_W:mux1h#8" {A5(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:mux#11.itm(3)} -pin  "CONV_K_W:mux1h#8" {A5(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#11.itm}
load net {CONV_K_W:mux#8.itm(0)} -pin  "CONV_K_W:mux1h#8" {A6(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_W:mux#8.itm(1)} -pin  "CONV_K_W:mux1h#8" {A6(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_W:mux#8.itm(2)} -pin  "CONV_K_W:mux1h#8" {A6(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_W:mux#8.itm(3)} -pin  "CONV_K_W:mux1h#8" {A6(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.itm}
load net {CONV_K_W:mux#5.itm(0)} -pin  "CONV_K_W:mux1h#8" {A7(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:mux#5.itm(1)} -pin  "CONV_K_W:mux1h#8" {A7(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:mux#5.itm(2)} -pin  "CONV_K_W:mux1h#8" {A7(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:mux#5.itm(3)} -pin  "CONV_K_W:mux1h#8" {A7(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5.itm}
load net {CONV_K_W:mux#2.itm(0)} -pin  "CONV_K_W:mux1h#8" {A8(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {CONV_K_W:mux#2.itm(1)} -pin  "CONV_K_W:mux1h#8" {A8(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {CONV_K_W:mux#2.itm(2)} -pin  "CONV_K_W:mux1h#8" {A8(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {CONV_K_W:mux#2.itm(3)} -pin  "CONV_K_W:mux1h#8" {A8(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#2.itm}
load net {fsm_output(9)} -pin  "CONV_K_W:mux1h#8" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-776 -attr oid 775 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#14}
load net {fsm_output(12)} -pin  "CONV_K_W:mux1h#8" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-777 -attr oid 776 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(12)#6}
load net {fsm_output(15)} -pin  "CONV_K_W:mux1h#8" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-778 -attr oid 777 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(15)#5}
load net {fsm_output(18)} -pin  "CONV_K_W:mux1h#8" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-779 -attr oid 778 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(18)#5}
load net {fsm_output(21)} -pin  "CONV_K_W:mux1h#8" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-780 -attr oid 779 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#7}
load net {fsm_output(24)} -pin  "CONV_K_W:mux1h#8" {S5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-781 -attr oid 780 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(24)#5}
load net {fsm_output(27)} -pin  "CONV_K_W:mux1h#8" {S6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-782 -attr oid 781 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)#5}
load net {fsm_output(30)} -pin  "CONV_K_W:mux1h#8" {S7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-783 -attr oid 782 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(30)#5}
load net {fsm_output(33)} -pin  "CONV_K_W:mux1h#8" {S8} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-784 -attr oid 783 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#7}
load net {CONV_K_W:mux1h#8.tmpw(0)} -pin  "CONV_K_W:mux1h#8" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {CONV_K_W:mux1h#8.tmpw(1)} -pin  "CONV_K_W:mux1h#8" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {CONV_K_W:mux1h#8.tmpw(2)} -pin  "CONV_K_W:mux1h#8" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load net {CONV_K_W:mux1h#8.tmpw(3)} -pin  "CONV_K_W:mux1h#8" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#8.tmpw}
load inst "and" "and(2,11)" "INTERFACE" -attr vt dc -attr @path {/apply_conv/apply_conv:core/and} -attr area 11.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {mux(0)} -pin  "and" {A0(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(1)} -pin  "and" {A0(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(2)} -pin  "and" {A0(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(3)} -pin  "and" {A0(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(4)} -pin  "and" {A0(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(5)} -pin  "and" {A0(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(6)} -pin  "and" {A0(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(7)} -pin  "and" {A0(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(8)} -pin  "and" {A0(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(9)} -pin  "and" {A0(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(10)} -pin  "and" {A0(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {nor#24} -pin  "and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#24} -pin  "and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs}
load net {and.tmpw(0)} -pin  "and" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(1)} -pin  "and" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(2)} -pin  "and" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(3)} -pin  "and" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(4)} -pin  "and" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(5)} -pin  "and" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(6)} -pin  "and" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(7)} -pin  "and" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(8)} -pin  "and" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(9)} -pin  "and" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load net {and.tmpw(10)} -pin  "and" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/and.tmpw}
load inst "mux" "mux(2,11)" "INTERFACE" -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21(10)} -pin  "mux" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-2:CONV_K_W:acc#21}
load net {CONV_K_W:or(0)} -pin  "mux" {A1(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(1)} -pin  "mux" {A1(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(2)} -pin  "mux" {A1(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(3)} -pin  "mux" {A1(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(4)} -pin  "mux" {A1(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(5)} -pin  "mux" {A1(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(6)} -pin  "mux" {A1(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(7)} -pin  "mux" {A1(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(8)} -pin  "mux" {A1(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(9)} -pin  "mux" {A1(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(10)} -pin  "mux" {A1(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {or#146} -pin  "mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/or#146}
load net {mux(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/mux}
load inst "CONV_K_W:or" "or(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-785 -attr oid 784 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or} -attr area 11.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(11,2)"
load net {CONV_K_W:mux1h#2(0)} -pin  "CONV_K_W:or" {A0(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(1)} -pin  "CONV_K_W:or" {A0(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(2)} -pin  "CONV_K_W:or" {A0(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(3)} -pin  "CONV_K_W:or" {A0(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(4)} -pin  "CONV_K_W:or" {A0(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(5)} -pin  "CONV_K_W:or" {A0(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(6)} -pin  "CONV_K_W:or" {A0(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(7)} -pin  "CONV_K_W:or" {A0(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(8)} -pin  "CONV_K_W:or" {A0(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(9)} -pin  "CONV_K_W:or" {A0(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(10)} -pin  "CONV_K_W:or" {A0(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:exs}
load net {CONV_K_W:or(0)} -pin  "CONV_K_W:or" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(1)} -pin  "CONV_K_W:or" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(2)} -pin  "CONV_K_W:or" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(3)} -pin  "CONV_K_W:or" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(4)} -pin  "CONV_K_W:or" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(5)} -pin  "CONV_K_W:or" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(6)} -pin  "CONV_K_W:or" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(7)} -pin  "CONV_K_W:or" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(8)} -pin  "CONV_K_W:or" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(9)} -pin  "CONV_K_W:or" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load net {CONV_K_W:or(10)} -pin  "CONV_K_W:or" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or}
load inst "CONV_K_W:mux1h#2" "mux1h(6,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-786 -attr oid 785 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2} -attr area 28.568759 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(11,6)"
load net {CONV_K_W:acc#56.itm#1(0)} -pin  "CONV_K_W:mux1h#2" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(1)} -pin  "CONV_K_W:mux1h#2" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(2)} -pin  "CONV_K_W:mux1h#2" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(3)} -pin  "CONV_K_W:mux1h#2" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(4)} -pin  "CONV_K_W:mux1h#2" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(5)} -pin  "CONV_K_W:mux1h#2" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(6)} -pin  "CONV_K_W:mux1h#2" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(7)} -pin  "CONV_K_W:mux1h#2" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(8)} -pin  "CONV_K_W:mux1h#2" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(9)} -pin  "CONV_K_W:mux1h#2" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {CONV_K_W:acc#56.itm#1(10)} -pin  "CONV_K_W:mux1h#2" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#56.itm#1}
load net {reg(CONV_K_W:acc#44).cse(0)} -pin  "CONV_K_W:mux1h#2" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(1)} -pin  "CONV_K_W:mux1h#2" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(2)} -pin  "CONV_K_W:mux1h#2" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(3)} -pin  "CONV_K_W:mux1h#2" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(4)} -pin  "CONV_K_W:mux1h#2" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(5)} -pin  "CONV_K_W:mux1h#2" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(6)} -pin  "CONV_K_W:mux1h#2" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(7)} -pin  "CONV_K_W:mux1h#2" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(8)} -pin  "CONV_K_W:mux1h#2" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(9)} -pin  "CONV_K_W:mux1h#2" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {reg(CONV_K_W:acc#44).cse(10)} -pin  "CONV_K_W:mux1h#2" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:acc#44).cse}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(0)} -pin  "CONV_K_W:mux1h#2" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(1)} -pin  "CONV_K_W:mux1h#2" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(2)} -pin  "CONV_K_W:mux1h#2" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(3)} -pin  "CONV_K_W:mux1h#2" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(4)} -pin  "CONV_K_W:mux1h#2" {A2(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(5)} -pin  "CONV_K_W:mux1h#2" {A2(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(6)} -pin  "CONV_K_W:mux1h#2" {A2(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(7)} -pin  "CONV_K_W:mux1h#2" {A2(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(8)} -pin  "CONV_K_W:mux1h#2" {A2(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(9)} -pin  "CONV_K_W:mux1h#2" {A2(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(10)} -pin  "CONV_K_W:mux1h#2" {A2(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_W:acc#58.itm#1(0)} -pin  "CONV_K_W:mux1h#2" {A3(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(1)} -pin  "CONV_K_W:mux1h#2" {A3(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(2)} -pin  "CONV_K_W:mux1h#2" {A3(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(3)} -pin  "CONV_K_W:mux1h#2" {A3(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(4)} -pin  "CONV_K_W:mux1h#2" {A3(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(5)} -pin  "CONV_K_W:mux1h#2" {A3(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(6)} -pin  "CONV_K_W:mux1h#2" {A3(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(7)} -pin  "CONV_K_W:mux1h#2" {A3(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(8)} -pin  "CONV_K_W:mux1h#2" {A3(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(9)} -pin  "CONV_K_W:mux1h#2" {A3(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_W:acc#58.itm#1(10)} -pin  "CONV_K_W:mux1h#2" {A3(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#58.itm#1}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(0)} -pin  "CONV_K_W:mux1h#2" {A4(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(1)} -pin  "CONV_K_W:mux1h#2" {A4(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(2)} -pin  "CONV_K_W:mux1h#2" {A4(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(3)} -pin  "CONV_K_W:mux1h#2" {A4(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(4)} -pin  "CONV_K_W:mux1h#2" {A4(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(5)} -pin  "CONV_K_W:mux1h#2" {A4(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(6)} -pin  "CONV_K_W:mux1h#2" {A4(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(7)} -pin  "CONV_K_W:mux1h#2" {A4(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(8)} -pin  "CONV_K_W:mux1h#2" {A4(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(9)} -pin  "CONV_K_W:mux1h#2" {A4(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(10)} -pin  "CONV_K_W:mux1h#2" {A4(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_W:acc#68(0)} -pin  "CONV_K_W:mux1h#2" {A5(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(1)} -pin  "CONV_K_W:mux1h#2" {A5(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(2)} -pin  "CONV_K_W:mux1h#2" {A5(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(3)} -pin  "CONV_K_W:mux1h#2" {A5(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(4)} -pin  "CONV_K_W:mux1h#2" {A5(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(5)} -pin  "CONV_K_W:mux1h#2" {A5(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(6)} -pin  "CONV_K_W:mux1h#2" {A5(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(7)} -pin  "CONV_K_W:mux1h#2" {A5(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(8)} -pin  "CONV_K_W:mux1h#2" {A5(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(9)} -pin  "CONV_K_W:mux1h#2" {A5(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(10)} -pin  "CONV_K_W:mux1h#2" {A5(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {fsm_output(13)} -pin  "CONV_K_W:mux1h#2" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-787 -attr oid 786 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#7}
load net {CONV_K_W:or#6} -pin  "CONV_K_W:mux1h#2" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-788 -attr oid 787 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#6}
load net {fsm_output(19)} -pin  "CONV_K_W:mux1h#2" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-789 -attr oid 788 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(19)#5}
load net {fsm_output(20)} -pin  "CONV_K_W:mux1h#2" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-790 -attr oid 789 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)#7}
load net {fsm_output(31)} -pin  "CONV_K_W:mux1h#2" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-791 -attr oid 790 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#6}
load net {fsm_output(36)} -pin  "CONV_K_W:mux1h#2" {S5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-792 -attr oid 791 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(36)#3}
load net {CONV_K_W:mux1h#2(0)} -pin  "CONV_K_W:mux1h#2" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(1)} -pin  "CONV_K_W:mux1h#2" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(2)} -pin  "CONV_K_W:mux1h#2" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(3)} -pin  "CONV_K_W:mux1h#2" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(4)} -pin  "CONV_K_W:mux1h#2" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(5)} -pin  "CONV_K_W:mux1h#2" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(6)} -pin  "CONV_K_W:mux1h#2" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(7)} -pin  "CONV_K_W:mux1h#2" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(8)} -pin  "CONV_K_W:mux1h#2" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(9)} -pin  "CONV_K_W:mux1h#2" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load net {CONV_K_W:mux1h#2(10)} -pin  "CONV_K_W:mux1h#2" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#2}
load inst "CONV_K_W:acc#68" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-793 -attr oid 792 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {CONV_K_W:acc#66(0)} -pin  "CONV_K_W:acc#68" {A(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(1)} -pin  "CONV_K_W:acc#68" {A(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(2)} -pin  "CONV_K_W:acc#68" {A(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(3)} -pin  "CONV_K_W:acc#68" {A(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(4)} -pin  "CONV_K_W:acc#68" {A(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(5)} -pin  "CONV_K_W:acc#68" {A(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(6)} -pin  "CONV_K_W:acc#68" {A(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(7)} -pin  "CONV_K_W:acc#68" {A(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(8)} -pin  "CONV_K_W:acc#68" {A(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(9)} -pin  "CONV_K_W:acc#68" {A(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(10)} -pin  "CONV_K_W:acc#68" {A(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#65.itm(0)} -pin  "CONV_K_W:acc#68" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(1)} -pin  "CONV_K_W:acc#68" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(2)} -pin  "CONV_K_W:acc#68" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(3)} -pin  "CONV_K_W:acc#68" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(4)} -pin  "CONV_K_W:acc#68" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(5)} -pin  "CONV_K_W:acc#68" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(6)} -pin  "CONV_K_W:acc#68" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(7)} -pin  "CONV_K_W:acc#68" {B(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(8)} -pin  "CONV_K_W:acc#68" {B(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(9)} -pin  "CONV_K_W:acc#68" {B(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#65.itm(10)} -pin  "CONV_K_W:acc#68" {B(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#65.itm}
load net {CONV_K_W:acc#68(0)} -pin  "CONV_K_W:acc#68" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(1)} -pin  "CONV_K_W:acc#68" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(2)} -pin  "CONV_K_W:acc#68" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(3)} -pin  "CONV_K_W:acc#68" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(4)} -pin  "CONV_K_W:acc#68" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(5)} -pin  "CONV_K_W:acc#68" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(6)} -pin  "CONV_K_W:acc#68" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(7)} -pin  "CONV_K_W:acc#68" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(8)} -pin  "CONV_K_W:acc#68" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(9)} -pin  "CONV_K_W:acc#68" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load net {CONV_K_W:acc#68(10)} -pin  "CONV_K_W:acc#68" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#68}
load inst "CONV_K_W:acc#66" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-794 -attr oid 793 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {CONV_K_W:acc#62.itm#1(0)} -pin  "CONV_K_W:acc#66" {A(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(1)} -pin  "CONV_K_W:acc#66" {A(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(2)} -pin  "CONV_K_W:acc#66" {A(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(3)} -pin  "CONV_K_W:acc#66" {A(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(4)} -pin  "CONV_K_W:acc#66" {A(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(5)} -pin  "CONV_K_W:acc#66" {A(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(6)} -pin  "CONV_K_W:acc#66" {A(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(7)} -pin  "CONV_K_W:acc#66" {A(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(8)} -pin  "CONV_K_W:acc#66" {A(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(9)} -pin  "CONV_K_W:acc#66" {A(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#62.itm#1(10)} -pin  "CONV_K_W:acc#66" {A(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#62.itm#1}
load net {CONV_K_W:acc#61.itm(0)} -pin  "CONV_K_W:acc#66" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(1)} -pin  "CONV_K_W:acc#66" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(2)} -pin  "CONV_K_W:acc#66" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(3)} -pin  "CONV_K_W:acc#66" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(4)} -pin  "CONV_K_W:acc#66" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(5)} -pin  "CONV_K_W:acc#66" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(6)} -pin  "CONV_K_W:acc#66" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(7)} -pin  "CONV_K_W:acc#66" {B(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(8)} -pin  "CONV_K_W:acc#66" {B(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(9)} -pin  "CONV_K_W:acc#66" {B(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#61.itm(10)} -pin  "CONV_K_W:acc#66" {B(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#61.itm}
load net {CONV_K_W:acc#66(0)} -pin  "CONV_K_W:acc#66" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(1)} -pin  "CONV_K_W:acc#66" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(2)} -pin  "CONV_K_W:acc#66" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(3)} -pin  "CONV_K_W:acc#66" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(4)} -pin  "CONV_K_W:acc#66" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(5)} -pin  "CONV_K_W:acc#66" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(6)} -pin  "CONV_K_W:acc#66" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(7)} -pin  "CONV_K_W:acc#66" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(8)} -pin  "CONV_K_W:acc#66" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(9)} -pin  "CONV_K_W:acc#66" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load net {CONV_K_W:acc#66(10)} -pin  "CONV_K_W:acc#66" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#66}
load inst "CONV_K_W:or#6" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-795 -attr oid 794 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#6} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(16)} -pin  "CONV_K_W:or#6" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)#6}
load net {fsm_output(28)} -pin  "CONV_K_W:or#6" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#7}
load net {CONV_K_W:or#6} -pin  "CONV_K_W:or#6" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#6}
load inst "CONV_K_W:or#8" "or(4,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-796 -attr oid 795 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#8} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,4)"
load net {fsm_output(10)} -pin  "CONV_K_W:or#8" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#6}
load net {fsm_output(35)} -pin  "CONV_K_W:or#8" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(35)#3}
load net {fsm_output(23)} -pin  "CONV_K_W:or#8" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#6}
load net {fsm_output(25)} -pin  "CONV_K_W:or#8" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#6}
load net {CONV_K_W:or#8} -pin  "CONV_K_W:or#8" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#8}
load inst "or#146" "or(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#146} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {and#320} -pin  "or#146" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and#320}
load net {and#321} -pin  "or#146" {A1(0)} -attr @path {/apply_conv/apply_conv:core/and#321}
load net {or#146} -pin  "or#146" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or#146}
load inst "and#320" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#320} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_K_W:mux#10.itm} -pin  "and#320" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#10.itm}
load net {or.dcpl} -pin  "and#320" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl}
load net {and#320} -pin  "and#320" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#320}
load inst "and#321" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#321} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_K_W:mux.itm} -pin  "and#321" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.itm}
load net {or.dcpl#11} -pin  "and#321" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#11}
load net {and#321} -pin  "and#321" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#321}
load inst "nor#24" "nor(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor#24} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {and#323} -pin  "nor#24" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and#323}
load net {and#324} -pin  "nor#24" {A1(0)} -attr @path {/apply_conv/apply_conv:core/and#324}
load net {nor#24} -pin  "nor#24" {Z(0)} -attr @path {/apply_conv/apply_conv:core/nor#24}
load inst "and#323" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#323} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {not#167} -pin  "and#323" {A0(0)} -attr @path {/apply_conv/apply_conv:core/not#167}
load net {or.dcpl} -pin  "and#323" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl}
load net {and#323} -pin  "and#323" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#323}
load inst "not#167" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#167} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_K_W:mux#10.itm} -pin  "not#167" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#10.itm}
load net {not#167} -pin  "not#167" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#167}
load inst "and#324" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#324} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {not#168} -pin  "and#324" {A0(0)} -attr @path {/apply_conv/apply_conv:core/not#168}
load net {or.dcpl#11} -pin  "and#324" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#11}
load net {and#324} -pin  "and#324" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#324}
load inst "not#168" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#168} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_K_W:mux.itm} -pin  "not#168" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.itm}
load net {not#168} -pin  "not#168" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#168}
load inst "CONV_K_W:mux1h#3" "mux1h(8,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-797 -attr oid 796 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3} -attr area 37.155029 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(11,8)"
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(0)} -pin  "CONV_K_W:mux1h#3" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(1)} -pin  "CONV_K_W:mux1h#3" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(2)} -pin  "CONV_K_W:mux1h#3" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(3)} -pin  "CONV_K_W:mux1h#3" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(4)} -pin  "CONV_K_W:mux1h#3" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(5)} -pin  "CONV_K_W:mux1h#3" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(6)} -pin  "CONV_K_W:mux1h#3" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(7)} -pin  "CONV_K_W:mux1h#3" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(8)} -pin  "CONV_K_W:mux1h#3" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(9)} -pin  "CONV_K_W:mux1h#3" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse(10)} -pin  "CONV_K_W:mux1h#3" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D-1:CONV_K_H-2:CONV_K_W-2:mul#10).cse}
load net {CONV_K_W:acc#55.itm(0)} -pin  "CONV_K_W:mux1h#3" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(1)} -pin  "CONV_K_W:mux1h#3" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(2)} -pin  "CONV_K_W:mux1h#3" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(3)} -pin  "CONV_K_W:mux1h#3" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(4)} -pin  "CONV_K_W:mux1h#3" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(5)} -pin  "CONV_K_W:mux1h#3" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(6)} -pin  "CONV_K_W:mux1h#3" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(7)} -pin  "CONV_K_W:mux1h#3" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(8)} -pin  "CONV_K_W:mux1h#3" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(9)} -pin  "CONV_K_W:mux1h#3" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_W:acc#55.itm(10)} -pin  "CONV_K_W:mux1h#3" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#55.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(0)} -pin  "CONV_K_W:mux1h#3" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(1)} -pin  "CONV_K_W:mux1h#3" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(2)} -pin  "CONV_K_W:mux1h#3" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(3)} -pin  "CONV_K_W:mux1h#3" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(4)} -pin  "CONV_K_W:mux1h#3" {A2(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(5)} -pin  "CONV_K_W:mux1h#3" {A2(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(6)} -pin  "CONV_K_W:mux1h#3" {A2(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(7)} -pin  "CONV_K_W:mux1h#3" {A2(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(8)} -pin  "CONV_K_W:mux1h#3" {A2(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(9)} -pin  "CONV_K_W:mux1h#3" {A2(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm(10)} -pin  "CONV_K_W:mux1h#3" {A2(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-1:CONV_K_W:and.itm}
load net {CONV_K_W:acc#57.itm(0)} -pin  "CONV_K_W:mux1h#3" {A3(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(1)} -pin  "CONV_K_W:mux1h#3" {A3(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(2)} -pin  "CONV_K_W:mux1h#3" {A3(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(3)} -pin  "CONV_K_W:mux1h#3" {A3(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(4)} -pin  "CONV_K_W:mux1h#3" {A3(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(5)} -pin  "CONV_K_W:mux1h#3" {A3(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(6)} -pin  "CONV_K_W:mux1h#3" {A3(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(7)} -pin  "CONV_K_W:mux1h#3" {A3(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(8)} -pin  "CONV_K_W:mux1h#3" {A3(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(9)} -pin  "CONV_K_W:mux1h#3" {A3(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_W:acc#57.itm(10)} -pin  "CONV_K_W:mux1h#3" {A3(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#57.itm}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "CONV_K_W:mux1h#3" {A4(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "CONV_K_W:mux1h#3" {A4(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "CONV_K_W:mux1h#3" {A4(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "CONV_K_W:mux1h#3" {A4(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "CONV_K_W:mux1h#3" {A4(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "CONV_K_W:mux1h#3" {A4(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "CONV_K_W:mux1h#3" {A4(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "CONV_K_W:mux1h#3" {A4(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "CONV_K_W:mux1h#3" {A4(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "CONV_K_W:mux1h#3" {A4(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "CONV_K_W:mux1h#3" {A4(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:acc#49.itm(0)} -pin  "CONV_K_W:mux1h#3" {A5(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(1)} -pin  "CONV_K_W:mux1h#3" {A5(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(2)} -pin  "CONV_K_W:mux1h#3" {A5(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(3)} -pin  "CONV_K_W:mux1h#3" {A5(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(4)} -pin  "CONV_K_W:mux1h#3" {A5(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(5)} -pin  "CONV_K_W:mux1h#3" {A5(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(6)} -pin  "CONV_K_W:mux1h#3" {A5(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(7)} -pin  "CONV_K_W:mux1h#3" {A5(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(8)} -pin  "CONV_K_W:mux1h#3" {A5(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(9)} -pin  "CONV_K_W:mux1h#3" {A5(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_W:acc#49.itm(10)} -pin  "CONV_K_W:mux1h#3" {A5(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#49.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "CONV_K_W:mux1h#3" {A6(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "CONV_K_W:mux1h#3" {A6(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "CONV_K_W:mux1h#3" {A6(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "CONV_K_W:mux1h#3" {A6(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "CONV_K_W:mux1h#3" {A6(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "CONV_K_W:mux1h#3" {A6(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "CONV_K_W:mux1h#3" {A6(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "CONV_K_W:mux1h#3" {A6(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "CONV_K_W:mux1h#3" {A6(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "CONV_K_W:mux1h#3" {A6(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "CONV_K_W:mux1h#3" {A6(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:acc#67.itm(0)} -pin  "CONV_K_W:mux1h#3" {A7(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(1)} -pin  "CONV_K_W:mux1h#3" {A7(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(2)} -pin  "CONV_K_W:mux1h#3" {A7(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(3)} -pin  "CONV_K_W:mux1h#3" {A7(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(4)} -pin  "CONV_K_W:mux1h#3" {A7(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(5)} -pin  "CONV_K_W:mux1h#3" {A7(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(6)} -pin  "CONV_K_W:mux1h#3" {A7(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(7)} -pin  "CONV_K_W:mux1h#3" {A7(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(8)} -pin  "CONV_K_W:mux1h#3" {A7(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(9)} -pin  "CONV_K_W:mux1h#3" {A7(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:acc#67.itm(10)} -pin  "CONV_K_W:mux1h#3" {A7(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#67.itm}
load net {CONV_K_W:or#7} -pin  "CONV_K_W:mux1h#3" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-798 -attr oid 797 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#7}
load net {fsm_output(13)} -pin  "CONV_K_W:mux1h#3" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-799 -attr oid 798 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(13)#8}
load net {fsm_output(16)} -pin  "CONV_K_W:mux1h#3" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-800 -attr oid 799 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(16)#7}
load net {fsm_output(20)} -pin  "CONV_K_W:mux1h#3" {S3} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-801 -attr oid 800 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(20)#6}
load net {fsm_output(23)} -pin  "CONV_K_W:mux1h#3" {S4} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-802 -attr oid 801 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(23)#7}
load net {fsm_output(28)} -pin  "CONV_K_W:mux1h#3" {S5} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-803 -attr oid 802 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#8}
load net {fsm_output(35)} -pin  "CONV_K_W:mux1h#3" {S6} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-804 -attr oid 803 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(35)#4}
load net {fsm_output(36)} -pin  "CONV_K_W:mux1h#3" {S7} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-805 -attr oid 804 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(36)#4}
load net {CONV_K_W:mux1h#3.tmpw(0)} -pin  "CONV_K_W:mux1h#3" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(1)} -pin  "CONV_K_W:mux1h#3" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(2)} -pin  "CONV_K_W:mux1h#3" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(3)} -pin  "CONV_K_W:mux1h#3" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(4)} -pin  "CONV_K_W:mux1h#3" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(5)} -pin  "CONV_K_W:mux1h#3" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(6)} -pin  "CONV_K_W:mux1h#3" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(7)} -pin  "CONV_K_W:mux1h#3" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(8)} -pin  "CONV_K_W:mux1h#3" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(9)} -pin  "CONV_K_W:mux1h#3" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load net {CONV_K_W:mux1h#3.tmpw(10)} -pin  "CONV_K_W:mux1h#3" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#3.tmpw}
load inst "CONV_K_W:or#7" "or(4,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-806 -attr oid 805 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#7} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,4)"
load net {fsm_output(10)} -pin  "CONV_K_W:or#7" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#7}
load net {fsm_output(19)} -pin  "CONV_K_W:or#7" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(19)#6}
load net {fsm_output(25)} -pin  "CONV_K_W:or#7" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(25)#7}
load net {fsm_output(31)} -pin  "CONV_K_W:or#7" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#7}
load net {CONV_K_W:or#7} -pin  "CONV_K_W:or#7" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#7}
load inst "CONV_K_W:CONV_K_W:mux" "mux(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-807 -attr oid 806 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {z.out#6(0)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "CONV_K_W:CONV_K_W:mux" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#5(0)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(1)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(2)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(3)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(4)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(5)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(6)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(7)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(8)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(9)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(10)} -pin  "CONV_K_W:CONV_K_W:mux" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {fsm_output(31)} -pin  "CONV_K_W:CONV_K_W:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#8}
load net {CONV_K_W:CONV_K_W:mux.tmpw(0)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(1)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(2)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(3)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(4)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(5)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(6)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(7)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(8)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(9)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load net {CONV_K_W:CONV_K_W:mux.tmpw(10)} -pin  "CONV_K_W:CONV_K_W:mux" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:CONV_K_W:mux.tmpw}
load inst "CONV_K_W:mux1h#5" "mux1h(3,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-808 -attr oid 807 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5} -attr area 15.689354 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(11,3)"
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "CONV_K_W:mux1h#5" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "CONV_K_W:mux1h#5" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "CONV_K_W:mux1h#5" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "CONV_K_W:mux1h#5" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "CONV_K_W:mux1h#5" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "CONV_K_W:mux1h#5" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "CONV_K_W:mux1h#5" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "CONV_K_W:mux1h#5" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "CONV_K_W:mux1h#5" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "CONV_K_W:mux1h#5" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "CONV_K_W:mux1h#5" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:acc#51.itm(0)} -pin  "CONV_K_W:mux1h#5" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(1)} -pin  "CONV_K_W:mux1h#5" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(2)} -pin  "CONV_K_W:mux1h#5" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(3)} -pin  "CONV_K_W:mux1h#5" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(4)} -pin  "CONV_K_W:mux1h#5" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(5)} -pin  "CONV_K_W:mux1h#5" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(6)} -pin  "CONV_K_W:mux1h#5" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(7)} -pin  "CONV_K_W:mux1h#5" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(8)} -pin  "CONV_K_W:mux1h#5" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(9)} -pin  "CONV_K_W:mux1h#5" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_W:acc#51.itm(10)} -pin  "CONV_K_W:mux1h#5" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#51.itm}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "CONV_K_W:mux1h#5" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "CONV_K_W:mux1h#5" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "CONV_K_W:mux1h#5" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "CONV_K_W:mux1h#5" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "CONV_K_W:mux1h#5" {A2(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "CONV_K_W:mux1h#5" {A2(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "CONV_K_W:mux1h#5" {A2(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "CONV_K_W:mux1h#5" {A2(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "CONV_K_W:mux1h#5" {A2(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "CONV_K_W:mux1h#5" {A2(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "CONV_K_W:mux1h#5" {A2(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {fsm_output(12)} -pin  "CONV_K_W:mux1h#5" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-809 -attr oid 808 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(12)#5}
load net {fsm_output(31)} -pin  "CONV_K_W:mux1h#5" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-810 -attr oid 809 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(31)#9}
load net {fsm_output(33)} -pin  "CONV_K_W:mux1h#5" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-811 -attr oid 810 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(33)#10}
load net {CONV_K_W:mux1h#5.tmpw(0)} -pin  "CONV_K_W:mux1h#5" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(1)} -pin  "CONV_K_W:mux1h#5" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(2)} -pin  "CONV_K_W:mux1h#5" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(3)} -pin  "CONV_K_W:mux1h#5" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(4)} -pin  "CONV_K_W:mux1h#5" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(5)} -pin  "CONV_K_W:mux1h#5" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(6)} -pin  "CONV_K_W:mux1h#5" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(7)} -pin  "CONV_K_W:mux1h#5" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(8)} -pin  "CONV_K_W:mux1h#5" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(9)} -pin  "CONV_K_W:mux1h#5" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load net {CONV_K_W:mux1h#5.tmpw(10)} -pin  "CONV_K_W:mux1h#5" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#5.tmpw}
load inst "CONV_K_W:mux1h#6" "mux1h(3,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-812 -attr oid 811 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6} -attr area 15.689354 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(11,3)"
load net {z.out#5(0)} -pin  "CONV_K_W:mux1h#6" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(1)} -pin  "CONV_K_W:mux1h#6" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(2)} -pin  "CONV_K_W:mux1h#6" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(3)} -pin  "CONV_K_W:mux1h#6" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(4)} -pin  "CONV_K_W:mux1h#6" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(5)} -pin  "CONV_K_W:mux1h#6" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(6)} -pin  "CONV_K_W:mux1h#6" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(7)} -pin  "CONV_K_W:mux1h#6" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(8)} -pin  "CONV_K_W:mux1h#6" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(9)} -pin  "CONV_K_W:mux1h#6" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(10)} -pin  "CONV_K_W:mux1h#6" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(0)} -pin  "CONV_K_W:mux1h#6" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(1)} -pin  "CONV_K_W:mux1h#6" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(2)} -pin  "CONV_K_W:mux1h#6" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(3)} -pin  "CONV_K_W:mux1h#6" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(4)} -pin  "CONV_K_W:mux1h#6" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(5)} -pin  "CONV_K_W:mux1h#6" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(6)} -pin  "CONV_K_W:mux1h#6" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(7)} -pin  "CONV_K_W:mux1h#6" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(8)} -pin  "CONV_K_W:mux1h#6" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(9)} -pin  "CONV_K_W:mux1h#6" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2(10)} -pin  "CONV_K_W:mux1h#6" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(0)} -pin  "CONV_K_W:mux1h#6" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(1)} -pin  "CONV_K_W:mux1h#6" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(2)} -pin  "CONV_K_W:mux1h#6" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(3)} -pin  "CONV_K_W:mux1h#6" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(4)} -pin  "CONV_K_W:mux1h#6" {A2(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(5)} -pin  "CONV_K_W:mux1h#6" {A2(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(6)} -pin  "CONV_K_W:mux1h#6" {A2(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(7)} -pin  "CONV_K_W:mux1h#6" {A2(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(8)} -pin  "CONV_K_W:mux1h#6" {A2(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(9)} -pin  "CONV_K_W:mux1h#6" {A2(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2(10)} -pin  "CONV_K_W:mux1h#6" {A2(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and#2}
load net {CONV_K_W:or#5} -pin  "CONV_K_W:mux1h#6" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-813 -attr oid 812 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#5}
load net {fsm_output(17)} -pin  "CONV_K_W:mux1h#6" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-814 -attr oid 813 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(17)#6}
load net {fsm_output(29)} -pin  "CONV_K_W:mux1h#6" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-815 -attr oid 814 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)#7}
load net {CONV_K_W:mux1h#6.tmpw(0)} -pin  "CONV_K_W:mux1h#6" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(1)} -pin  "CONV_K_W:mux1h#6" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(2)} -pin  "CONV_K_W:mux1h#6" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(3)} -pin  "CONV_K_W:mux1h#6" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(4)} -pin  "CONV_K_W:mux1h#6" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(5)} -pin  "CONV_K_W:mux1h#6" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(6)} -pin  "CONV_K_W:mux1h#6" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(7)} -pin  "CONV_K_W:mux1h#6" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(8)} -pin  "CONV_K_W:mux1h#6" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(9)} -pin  "CONV_K_W:mux1h#6" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load net {CONV_K_W:mux1h#6.tmpw(10)} -pin  "CONV_K_W:mux1h#6" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#6.tmpw}
load inst "CONV_K_W:or#5" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-816 -attr oid 815 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#5} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(15)} -pin  "CONV_K_W:or#5" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(15)#7}
load net {fsm_output(27)} -pin  "CONV_K_W:or#5" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)#7}
load net {CONV_K_W:or#5} -pin  "CONV_K_W:or#5" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#5}
load inst "CONV_K_W:mux" "mux(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-817 -attr oid 816 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "CONV_K_W:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "CONV_K_W:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "CONV_K_W:mux" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "CONV_K_W:mux" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "CONV_K_W:mux" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "CONV_K_W:mux" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "CONV_K_W:mux" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "CONV_K_W:mux" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "CONV_K_W:mux" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "CONV_K_W:mux" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "CONV_K_W:mux" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-2:CONV_K_H-2:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "CONV_K_W:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "CONV_K_W:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "CONV_K_W:mux" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "CONV_K_W:mux" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "CONV_K_W:mux" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "CONV_K_W:mux" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "CONV_K_W:mux" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "CONV_K_W:mux" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "CONV_K_W:mux" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "CONV_K_W:mux" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "CONV_K_W:mux" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-3:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:or#2} -pin  "CONV_K_W:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#2}
load net {CONV_K_W:mux.tmpw(0)} -pin  "CONV_K_W:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(1)} -pin  "CONV_K_W:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(2)} -pin  "CONV_K_W:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(3)} -pin  "CONV_K_W:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(4)} -pin  "CONV_K_W:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(5)} -pin  "CONV_K_W:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(6)} -pin  "CONV_K_W:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(7)} -pin  "CONV_K_W:mux" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(8)} -pin  "CONV_K_W:mux" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(9)} -pin  "CONV_K_W:mux" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(10)} -pin  "CONV_K_W:mux" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load inst "CONV_K_W:or#2" "or(2,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-818 -attr oid 817 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#2} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(27)} -pin  "CONV_K_W:or#2" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(27)#8}
load net {fsm_output(29)} -pin  "CONV_K_W:or#2" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(29)#6}
load net {CONV_K_W:or#2} -pin  "CONV_K_W:or#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:or#2}
load inst "CONV_K_W:mux#80" "mux(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-819 -attr oid 818 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {CONV_K_W:acc#53.itm(0)} -pin  "CONV_K_W:mux#80" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(1)} -pin  "CONV_K_W:mux#80" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(2)} -pin  "CONV_K_W:mux#80" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(3)} -pin  "CONV_K_W:mux#80" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(4)} -pin  "CONV_K_W:mux#80" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(5)} -pin  "CONV_K_W:mux#80" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(6)} -pin  "CONV_K_W:mux#80" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(7)} -pin  "CONV_K_W:mux#80" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(8)} -pin  "CONV_K_W:mux#80" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(9)} -pin  "CONV_K_W:mux#80" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#53.itm(10)} -pin  "CONV_K_W:mux#80" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#53.itm}
load net {CONV_K_W:acc#47.itm(0)} -pin  "CONV_K_W:mux#80" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(1)} -pin  "CONV_K_W:mux#80" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(2)} -pin  "CONV_K_W:mux#80" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(3)} -pin  "CONV_K_W:mux#80" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(4)} -pin  "CONV_K_W:mux#80" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(5)} -pin  "CONV_K_W:mux#80" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(6)} -pin  "CONV_K_W:mux#80" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(7)} -pin  "CONV_K_W:mux#80" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(8)} -pin  "CONV_K_W:mux#80" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(9)} -pin  "CONV_K_W:mux#80" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {CONV_K_W:acc#47.itm(10)} -pin  "CONV_K_W:mux#80" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#47.itm}
load net {fsm_output(35)} -pin  "CONV_K_W:mux#80" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(35)#2}
load net {CONV_K_W:mux#80.tmpw(0)} -pin  "CONV_K_W:mux#80" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(1)} -pin  "CONV_K_W:mux#80" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(2)} -pin  "CONV_K_W:mux#80" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(3)} -pin  "CONV_K_W:mux#80" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(4)} -pin  "CONV_K_W:mux#80" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(5)} -pin  "CONV_K_W:mux#80" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(6)} -pin  "CONV_K_W:mux#80" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(7)} -pin  "CONV_K_W:mux#80" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(8)} -pin  "CONV_K_W:mux#80" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(9)} -pin  "CONV_K_W:mux#80" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load net {CONV_K_W:mux#80.tmpw(10)} -pin  "CONV_K_W:mux#80" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#80.tmpw}
load inst "CONV_K_W:mux#82" "mux(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-820 -attr oid 819 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {CONV_K_W:acc#59.itm(0)} -pin  "CONV_K_W:mux#82" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(1)} -pin  "CONV_K_W:mux#82" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(2)} -pin  "CONV_K_W:mux#82" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(3)} -pin  "CONV_K_W:mux#82" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(4)} -pin  "CONV_K_W:mux#82" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(5)} -pin  "CONV_K_W:mux#82" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(6)} -pin  "CONV_K_W:mux#82" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(7)} -pin  "CONV_K_W:mux#82" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(8)} -pin  "CONV_K_W:mux#82" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(9)} -pin  "CONV_K_W:mux#82" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#59.itm(10)} -pin  "CONV_K_W:mux#82" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#59.itm}
load net {CONV_K_W:acc#45.itm(0)} -pin  "CONV_K_W:mux#82" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(1)} -pin  "CONV_K_W:mux#82" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(2)} -pin  "CONV_K_W:mux#82" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(3)} -pin  "CONV_K_W:mux#82" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(4)} -pin  "CONV_K_W:mux#82" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(5)} -pin  "CONV_K_W:mux#82" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(6)} -pin  "CONV_K_W:mux#82" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(7)} -pin  "CONV_K_W:mux#82" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(8)} -pin  "CONV_K_W:mux#82" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(9)} -pin  "CONV_K_W:mux#82" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {CONV_K_W:acc#45.itm(10)} -pin  "CONV_K_W:mux#82" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#45.itm}
load net {fsm_output(28)} -pin  "CONV_K_W:mux#82" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(28)#6}
load net {CONV_K_W:mux#82.tmpw(0)} -pin  "CONV_K_W:mux#82" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(1)} -pin  "CONV_K_W:mux#82" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(2)} -pin  "CONV_K_W:mux#82" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(3)} -pin  "CONV_K_W:mux#82" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(4)} -pin  "CONV_K_W:mux#82" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(5)} -pin  "CONV_K_W:mux#82" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(6)} -pin  "CONV_K_W:mux#82" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(7)} -pin  "CONV_K_W:mux#82" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(8)} -pin  "CONV_K_W:mux#82" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(9)} -pin  "CONV_K_W:mux#82" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load net {CONV_K_W:mux#82.tmpw(10)} -pin  "CONV_K_W:mux#82" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#82.tmpw}
load inst "CONV_K_W:mux#83" "mux(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-821 -attr oid 820 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {z.out#5(0)} -pin  "CONV_K_W:mux#83" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(1)} -pin  "CONV_K_W:mux#83" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(2)} -pin  "CONV_K_W:mux#83" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(3)} -pin  "CONV_K_W:mux#83" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(4)} -pin  "CONV_K_W:mux#83" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(5)} -pin  "CONV_K_W:mux#83" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(6)} -pin  "CONV_K_W:mux#83" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(7)} -pin  "CONV_K_W:mux#83" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(8)} -pin  "CONV_K_W:mux#83" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(9)} -pin  "CONV_K_W:mux#83" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(10)} -pin  "CONV_K_W:mux#83" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#6(0)} -pin  "CONV_K_W:mux#83" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "CONV_K_W:mux#83" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "CONV_K_W:mux#83" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "CONV_K_W:mux#83" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "CONV_K_W:mux#83" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "CONV_K_W:mux#83" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "CONV_K_W:mux#83" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "CONV_K_W:mux#83" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(8)} -pin  "CONV_K_W:mux#83" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(9)} -pin  "CONV_K_W:mux#83" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(10)} -pin  "CONV_K_W:mux#83" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {fsm_output(21)} -pin  "CONV_K_W:mux#83" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#9}
load net {CONV_K_W:mux#83.tmpw(0)} -pin  "CONV_K_W:mux#83" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(1)} -pin  "CONV_K_W:mux#83" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(2)} -pin  "CONV_K_W:mux#83" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(3)} -pin  "CONV_K_W:mux#83" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(4)} -pin  "CONV_K_W:mux#83" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(5)} -pin  "CONV_K_W:mux#83" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(6)} -pin  "CONV_K_W:mux#83" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(7)} -pin  "CONV_K_W:mux#83" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(8)} -pin  "CONV_K_W:mux#83" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(9)} -pin  "CONV_K_W:mux#83" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load net {CONV_K_W:mux#83.tmpw(10)} -pin  "CONV_K_W:mux#83" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#83.tmpw}
load inst "CONV_K_W:mux#84" "mux(2,11)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-822 -attr oid 821 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(0)} -pin  "CONV_K_W:mux#84" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(1)} -pin  "CONV_K_W:mux#84" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(2)} -pin  "CONV_K_W:mux#84" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(3)} -pin  "CONV_K_W:mux#84" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(4)} -pin  "CONV_K_W:mux#84" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(5)} -pin  "CONV_K_W:mux#84" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(6)} -pin  "CONV_K_W:mux#84" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(7)} -pin  "CONV_K_W:mux#84" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(8)} -pin  "CONV_K_W:mux#84" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(9)} -pin  "CONV_K_W:mux#84" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1(10)} -pin  "CONV_K_W:mux#84" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-3:CONV_K_H-1:CONV_K_W-3:CONV_K_W:and.itm#1}
load net {CONV_K_W:acc#63.itm(0)} -pin  "CONV_K_W:mux#84" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(1)} -pin  "CONV_K_W:mux#84" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(2)} -pin  "CONV_K_W:mux#84" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(3)} -pin  "CONV_K_W:mux#84" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(4)} -pin  "CONV_K_W:mux#84" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(5)} -pin  "CONV_K_W:mux#84" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(6)} -pin  "CONV_K_W:mux#84" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(7)} -pin  "CONV_K_W:mux#84" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(8)} -pin  "CONV_K_W:mux#84" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(9)} -pin  "CONV_K_W:mux#84" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {CONV_K_W:acc#63.itm(10)} -pin  "CONV_K_W:mux#84" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#63.itm}
load net {fsm_output(21)} -pin  "CONV_K_W:mux#84" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(21)#6}
load net {CONV_K_W:mux#84.tmpw(0)} -pin  "CONV_K_W:mux#84" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(1)} -pin  "CONV_K_W:mux#84" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(2)} -pin  "CONV_K_W:mux#84" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(3)} -pin  "CONV_K_W:mux#84" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(4)} -pin  "CONV_K_W:mux#84" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(5)} -pin  "CONV_K_W:mux#84" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(6)} -pin  "CONV_K_W:mux#84" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(7)} -pin  "CONV_K_W:mux#84" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(8)} -pin  "CONV_K_W:mux#84" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(9)} -pin  "CONV_K_W:mux#84" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load net {CONV_K_W:mux#84.tmpw(10)} -pin  "CONV_K_W:mux#84" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#84.tmpw}
load inst "CONV_K_W:mux1h#7" "mux1h(3,6)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-823 -attr oid 822 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7} -attr area 8.558284 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(6,3)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(1)} -pin  "CONV_K_W:mux1h#7" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3)(6-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(2)} -pin  "CONV_K_W:mux1h#7" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3)(6-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(3)} -pin  "CONV_K_W:mux1h#7" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3)(6-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(4)} -pin  "CONV_K_W:mux1h#7" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3)(6-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(5)} -pin  "CONV_K_W:mux1h#7" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3)(6-1)}
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(6)} -pin  "CONV_K_W:mux1h#7" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3)(6-1)}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(0)} -pin  "CONV_K_W:mux1h#7" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(1)} -pin  "CONV_K_W:mux1h#7" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(2)} -pin  "CONV_K_W:mux1h#7" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(3)} -pin  "CONV_K_W:mux1h#7" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(4)} -pin  "CONV_K_W:mux1h#7" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_K_D-1:CONV_K_W:acc.itm#1(5)} -pin  "CONV_K_W:mux1h#7" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D-1:CONV_K_W:acc.itm#1}
load net {CONV_V_SLIDE:j(6:0).sva#2(1)} -pin  "CONV_K_W:mux1h#7" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_V_SLIDE:j(6:0).sva#2)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(2)} -pin  "CONV_K_W:mux1h#7" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_V_SLIDE:j(6:0).sva#2)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(3)} -pin  "CONV_K_W:mux1h#7" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_V_SLIDE:j(6:0).sva#2)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(4)} -pin  "CONV_K_W:mux1h#7" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_V_SLIDE:j(6:0).sva#2)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(5)} -pin  "CONV_K_W:mux1h#7" {A2(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_V_SLIDE:j(6:0).sva#2)(6-1)}
load net {CONV_V_SLIDE:j(6:0).sva#2(6)} -pin  "CONV_K_W:mux1h#7" {A2(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_V_SLIDE:j(6:0).sva#2)(6-1)}
load net {fsm_output(7)} -pin  "CONV_K_W:mux1h#7" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-824 -attr oid 823 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#43}
load net {fsm_output(8)} -pin  "CONV_K_W:mux1h#7" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-825 -attr oid 824 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)}
load net {fsm_output(9)} -pin  "CONV_K_W:mux1h#7" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-826 -attr oid 825 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#17}
load net {CONV_K_W:mux1h#7(0)} -pin  "CONV_K_W:mux1h#7" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7}
load net {CONV_K_W:mux1h#7(1)} -pin  "CONV_K_W:mux1h#7" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7}
load net {CONV_K_W:mux1h#7(2)} -pin  "CONV_K_W:mux1h#7" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7}
load net {CONV_K_W:mux1h#7(3)} -pin  "CONV_K_W:mux1h#7" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7}
load net {CONV_K_W:mux1h#7(4)} -pin  "CONV_K_W:mux1h#7" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7}
load net {CONV_K_W:mux1h#7(5)} -pin  "CONV_K_W:mux1h#7" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#7}
load inst "CONV_K_W:mux1h#9" "mux1h(3,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-827 -attr oid 826 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#9} -attr area 1.427214 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,3)"
load net {CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3(0)} -pin  "CONV_K_W:mux1h#9" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_D-1:CONV_K_H-2:CONV_K_W-1:acc#3)(0)}
load net {CONV_V_SLIDE:j(6:0).sva#2(0)} -pin  "CONV_K_W:mux1h#9" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j:slc(CONV_V_SLIDE:j(6:0).sva)(0)}
load net {CONV_V_SLIDE:j(6:0).sva#2(0)} -pin  "CONV_K_W:mux1h#9" {A2(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_V_SLIDE:j(6:0).sva#2)(0)}
load net {fsm_output(7)} -pin  "CONV_K_W:mux1h#9" {S0} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-828 -attr oid 827 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#46}
load net {fsm_output(8)} -pin  "CONV_K_W:mux1h#9" {S1} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-829 -attr oid 828 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#15}
load net {fsm_output(9)} -pin  "CONV_K_W:mux1h#9" {S2} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-830 -attr oid 829 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)#20}
load net {CONV_K_W:mux1h#9} -pin  "CONV_K_W:mux1h#9" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux1h#9}
load inst "CONV_K_W:mux#90" "mux(2,2)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-831 -attr oid 830 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#90} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {CONV_K_W:acc#23.psp.sva(0)} -pin  "CONV_K_W:mux#90" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23.psp.sva}
load net {CONV_K_W:acc#23.psp.sva(1)} -pin  "CONV_K_W:mux#90" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#23.psp.sva}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mux#90" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mux#90" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {fsm_output(39)} -pin  "CONV_K_W:mux#90" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#16}
load net {CONV_K_W:mux#90(0)} -pin  "CONV_K_W:mux#90" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#90}
load net {CONV_K_W:mux#90(1)} -pin  "CONV_K_W:mux#90" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#90}
load inst "CONV_K_W:not" "not(1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-832 -attr oid 831 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {fsm_output(39)} -pin  "CONV_K_W:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(39)#13}
load net {CONV_K_W:not} -pin  "CONV_K_W:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:not}
### END MODULE 

module new "apply_conv" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-833 -attr oid 832 -attr vt d -attr @path {/apply_conv/clk}
load port {rst} input -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-834 -attr oid 833 -attr vt d -attr @path {/apply_conv/rst}
load portBus conv_in:rsc.addr(15:0) output 16 {conv_in:rsc.addr(15)} {conv_in:rsc.addr(14)} {conv_in:rsc.addr(13)} {conv_in:rsc.addr(12)} {conv_in:rsc.addr(11)} {conv_in:rsc.addr(10)} {conv_in:rsc.addr(9)} {conv_in:rsc.addr(8)} {conv_in:rsc.addr(7)} {conv_in:rsc.addr(6)} {conv_in:rsc.addr(5)} {conv_in:rsc.addr(4)} {conv_in:rsc.addr(3)} {conv_in:rsc.addr(2)} {conv_in:rsc.addr(1)} {conv_in:rsc.addr(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-835 -attr oid 834 -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load port {conv_in:rsc.re} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-836 -attr oid 835 -attr vt d -attr @path {/apply_conv/conv_in:rsc.re}
load portBus conv_in:rsc.data_out(9:0) input 10 {conv_in:rsc.data_out(9)} {conv_in:rsc.data_out(8)} {conv_in:rsc.data_out(7)} {conv_in:rsc.data_out(6)} {conv_in:rsc.data_out(5)} {conv_in:rsc.data_out(4)} {conv_in:rsc.data_out(3)} {conv_in:rsc.data_out(2)} {conv_in:rsc.data_out(1)} {conv_in:rsc.data_out(0)} -symbol left_portin noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-837 -attr oid 836 -attr vt d -attr @path {/apply_conv/conv_in:rsc.data_out}
load port {conv_in:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-838 -attr oid 837 -attr vt d -attr @path {/apply_conv/conv_in:rsc.triosy.lz}
load portBus conv_out:rsc.data_in(10:0) output 11 {conv_out:rsc.data_in(10)} {conv_out:rsc.data_in(9)} {conv_out:rsc.data_in(8)} {conv_out:rsc.data_in(7)} {conv_out:rsc.data_in(6)} {conv_out:rsc.data_in(5)} {conv_out:rsc.data_in(4)} {conv_out:rsc.data_in(3)} {conv_out:rsc.data_in(2)} {conv_out:rsc.data_in(1)} {conv_out:rsc.data_in(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-839 -attr oid 838 -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load portBus conv_out:rsc.addr(15:0) output 16 {conv_out:rsc.addr(15)} {conv_out:rsc.addr(14)} {conv_out:rsc.addr(13)} {conv_out:rsc.addr(12)} {conv_out:rsc.addr(11)} {conv_out:rsc.addr(10)} {conv_out:rsc.addr(9)} {conv_out:rsc.addr(8)} {conv_out:rsc.addr(7)} {conv_out:rsc.addr(6)} {conv_out:rsc.addr(5)} {conv_out:rsc.addr(4)} {conv_out:rsc.addr(3)} {conv_out:rsc.addr(2)} {conv_out:rsc.addr(1)} {conv_out:rsc.addr(0)} -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-840 -attr oid 839 -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load port {conv_out:rsc.we} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-841 -attr oid 840 -attr vt d -attr @path {/apply_conv/conv_out:rsc.we}
load port {conv_out:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-842 -attr oid 841 -attr vt d -attr @path {/apply_conv/conv_out:rsc.triosy.lz}
load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus data_in(9:0) input 10 {data_in(9)} {data_in(8)} {data_in(7)} {data_in(6)} {data_in(5)} {data_in(4)} {data_in(3)} {data_in(2)} {data_in(1)} {data_in(0)} \
     portBus addr(15:0) input 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus re(0:0) input 1 {re(0)} \
     portBus we(0:0) input 1 {we(0)} \
     portBus data_out(9:0) output 10 {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {clk} input.clk \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1):gen" "orig" GEN \
 fillcolor 1 \
     portBus data_out(9:0) input 10 {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {re} output \
     portBus addr(15:0) output 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus addr_d(15:0) input 16 {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {re_d} input \
     portBus data_out_d(9:0) output 10 {data_out_d(9)} {data_out_d(8)} {data_out_d(7)} {data_out_d(6)} {data_out_d(5)} {data_out_d(4)} {data_out_d(3)} {data_out_d(2)} {data_out_d(1)} {data_out_d(0)} \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1):gen" "orig" GEN \
 fillcolor 1 \
     port {we} output \
     portBus addr(15:0) output 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus data_in(10:0) output 11 {data_in(10)} {data_in(9)} {data_in(8)} {data_in(7)} {data_in(6)} {data_in(5)} {data_in(4)} {data_in(3)} {data_in(2)} {data_in(1)} {data_in(0)} \
     portBus data_in_d(10:0) input 11 {data_in_d(10)} {data_in_d(9)} {data_in_d(8)} {data_in_d(7)} {data_in_d(6)} {data_in_d(5)} {data_in_d(4)} {data_in_d(3)} {data_in_d(2)} {data_in_d(1)} {data_in_d(0)} \
     portBus addr_d(15:0) input 16 {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {we_d} input \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1):gen" "orig" GEN \
 fillcolor 1 \
     port {en} output \
     portBus data_out(9:0) input 10 {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {we} output \
     port {re} output \
     portBus addr(15:0) output 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus data_in(9:0) output 10 {data_in(9)} {data_in(8)} {data_in(7)} {data_in(6)} {data_in(5)} {data_in(4)} {data_in(3)} {data_in(2)} {data_in(1)} {data_in(0)} \
     portBus data_in_d(9:0) input 10 {data_in_d(9)} {data_in_d(8)} {data_in_d(7)} {data_in_d(6)} {data_in_d(5)} {data_in_d(4)} {data_in_d(3)} {data_in_d(2)} {data_in_d(1)} {data_in_d(0)} \
     portBus addr_d(15:0) input 16 {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {re_d} input \
     port {we_d} input \
     portBus data_out_d(9:0) output 10 {data_out_d(9)} {data_out_d(8)} {data_out_d(7)} {data_out_d(6)} {data_out_d(5)} {data_out_d(4)} {data_out_d(3)} {data_out_d(2)} {data_out_d(1)} {data_out_d(0)} \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en_d} input \

load symbol "apply_conv:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {conv_in:rsc.triosy.lz} output \
     port {conv_out:rsc.triosy.lz} output \
     portBus conv_in:rsci.addr_d(15:0) output 16 {conv_in:rsci.addr_d(15)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(0)} \
     port {conv_in:rsci.re_d} output \
     portBus conv_in:rsci.data_out_d(9:0) input 10 {conv_in:rsci.data_out_d(9)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(0)} \
     portBus conv_out:rsci.data_in_d(10:0) output 11 {conv_out:rsci.data_in_d(10)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(0)} \
     portBus conv_out:rsci.addr_d(15:0) output 16 {conv_out:rsci.addr_d(15)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(0)} \
     port {conv_out:rsci.we_d} output \
     portBus pad_input:rsci.data_in_d(9:0) output 10 {pad_input:rsci.data_in_d(9)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(0)} \
     portBus pad_input:rsci.addr_d(15:0) output 16 {pad_input:rsci.addr_d(15)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(0)} \
     port {pad_input:rsci.re_d} output \
     port {pad_input:rsci.we_d} output \
     portBus pad_input:rsci.data_out_d(9:0) input 10 {pad_input:rsci.data_out_d(9)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(0)} \

load net {conv_in:rsci.addr_d(0)} -attr vt d
load net {conv_in:rsci.addr_d(1)} -attr vt d
load net {conv_in:rsci.addr_d(2)} -attr vt d
load net {conv_in:rsci.addr_d(3)} -attr vt d
load net {conv_in:rsci.addr_d(4)} -attr vt d
load net {conv_in:rsci.addr_d(5)} -attr vt d
load net {conv_in:rsci.addr_d(6)} -attr vt d
load net {conv_in:rsci.addr_d(7)} -attr vt d
load net {conv_in:rsci.addr_d(8)} -attr vt d
load net {conv_in:rsci.addr_d(9)} -attr vt d
load net {conv_in:rsci.addr_d(10)} -attr vt d
load net {conv_in:rsci.addr_d(11)} -attr vt d
load net {conv_in:rsci.addr_d(12)} -attr vt d
load net {conv_in:rsci.addr_d(13)} -attr vt d
load net {conv_in:rsci.addr_d(14)} -attr vt d
load net {conv_in:rsci.addr_d(15)} -attr vt d
load netBundle {conv_in:rsci.addr_d} 16 {conv_in:rsci.addr_d(0)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-843 -attr oid 842 -attr vt d -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-844 -attr oid 843 -attr vt d
load net {conv_in:rsci.data_out_d(0)} -attr vt d
load net {conv_in:rsci.data_out_d(1)} -attr vt d
load net {conv_in:rsci.data_out_d(2)} -attr vt d
load net {conv_in:rsci.data_out_d(3)} -attr vt d
load net {conv_in:rsci.data_out_d(4)} -attr vt d
load net {conv_in:rsci.data_out_d(5)} -attr vt d
load net {conv_in:rsci.data_out_d(6)} -attr vt d
load net {conv_in:rsci.data_out_d(7)} -attr vt d
load net {conv_in:rsci.data_out_d(8)} -attr vt d
load net {conv_in:rsci.data_out_d(9)} -attr vt d
load netBundle {conv_in:rsci.data_out_d} 10 {conv_in:rsci.data_out_d(0)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-845 -attr oid 844 -attr vt d -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_out:rsci.data_in_d(0)} -attr vt d
load net {conv_out:rsci.data_in_d(1)} -attr vt d
load net {conv_out:rsci.data_in_d(2)} -attr vt d
load net {conv_out:rsci.data_in_d(3)} -attr vt d
load net {conv_out:rsci.data_in_d(4)} -attr vt d
load net {conv_out:rsci.data_in_d(5)} -attr vt d
load net {conv_out:rsci.data_in_d(6)} -attr vt d
load net {conv_out:rsci.data_in_d(7)} -attr vt d
load net {conv_out:rsci.data_in_d(8)} -attr vt d
load net {conv_out:rsci.data_in_d(9)} -attr vt d
load net {conv_out:rsci.data_in_d(10)} -attr vt d
load netBundle {conv_out:rsci.data_in_d} 11 {conv_out:rsci.data_in_d(0)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-846 -attr oid 845 -attr vt d -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -attr vt d
load net {conv_out:rsci.addr_d(1)} -attr vt d
load net {conv_out:rsci.addr_d(2)} -attr vt d
load net {conv_out:rsci.addr_d(3)} -attr vt d
load net {conv_out:rsci.addr_d(4)} -attr vt d
load net {conv_out:rsci.addr_d(5)} -attr vt d
load net {conv_out:rsci.addr_d(6)} -attr vt d
load net {conv_out:rsci.addr_d(7)} -attr vt d
load net {conv_out:rsci.addr_d(8)} -attr vt d
load net {conv_out:rsci.addr_d(9)} -attr vt d
load net {conv_out:rsci.addr_d(10)} -attr vt d
load net {conv_out:rsci.addr_d(11)} -attr vt d
load net {conv_out:rsci.addr_d(12)} -attr vt d
load net {conv_out:rsci.addr_d(13)} -attr vt d
load net {conv_out:rsci.addr_d(14)} -attr vt d
load net {conv_out:rsci.addr_d(15)} -attr vt d
load netBundle {conv_out:rsci.addr_d} 16 {conv_out:rsci.addr_d(0)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-847 -attr oid 846 -attr vt d -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-848 -attr oid 847 -attr vt d
load net {pad_input:rsci.data_in_d(0)} -attr vt d
load net {pad_input:rsci.data_in_d(1)} -attr vt d
load net {pad_input:rsci.data_in_d(2)} -attr vt d
load net {pad_input:rsci.data_in_d(3)} -attr vt d
load net {pad_input:rsci.data_in_d(4)} -attr vt d
load net {pad_input:rsci.data_in_d(5)} -attr vt d
load net {pad_input:rsci.data_in_d(6)} -attr vt d
load net {pad_input:rsci.data_in_d(7)} -attr vt d
load net {pad_input:rsci.data_in_d(8)} -attr vt d
load net {pad_input:rsci.data_in_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_in_d} 10 {pad_input:rsci.data_in_d(0)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-849 -attr oid 848 -attr vt d -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -attr vt d
load net {pad_input:rsci.addr_d(1)} -attr vt d
load net {pad_input:rsci.addr_d(2)} -attr vt d
load net {pad_input:rsci.addr_d(3)} -attr vt d
load net {pad_input:rsci.addr_d(4)} -attr vt d
load net {pad_input:rsci.addr_d(5)} -attr vt d
load net {pad_input:rsci.addr_d(6)} -attr vt d
load net {pad_input:rsci.addr_d(7)} -attr vt d
load net {pad_input:rsci.addr_d(8)} -attr vt d
load net {pad_input:rsci.addr_d(9)} -attr vt d
load net {pad_input:rsci.addr_d(10)} -attr vt d
load net {pad_input:rsci.addr_d(11)} -attr vt d
load net {pad_input:rsci.addr_d(12)} -attr vt d
load net {pad_input:rsci.addr_d(13)} -attr vt d
load net {pad_input:rsci.addr_d(14)} -attr vt d
load net {pad_input:rsci.addr_d(15)} -attr vt d
load netBundle {pad_input:rsci.addr_d} 16 {pad_input:rsci.addr_d(0)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-850 -attr oid 849 -attr vt d -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-851 -attr oid 850 -attr vt d
load net {pad_input:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-852 -attr oid 851 -attr vt d
load net {pad_input:rsci.data_out_d(0)} -attr vt d
load net {pad_input:rsci.data_out_d(1)} -attr vt d
load net {pad_input:rsci.data_out_d(2)} -attr vt d
load net {pad_input:rsci.data_out_d(3)} -attr vt d
load net {pad_input:rsci.data_out_d(4)} -attr vt d
load net {pad_input:rsci.data_out_d(5)} -attr vt d
load net {pad_input:rsci.data_out_d(6)} -attr vt d
load net {pad_input:rsci.data_out_d(7)} -attr vt d
load net {pad_input:rsci.data_out_d(8)} -attr vt d
load net {pad_input:rsci.data_out_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_out_d} 10 {pad_input:rsci.data_out_d(0)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-853 -attr oid 852 -attr vt d -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsc.en} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-854 -attr oid 853 -attr vt d
load net {pad_input:rsc.data_out(0)} -attr vt d
load net {pad_input:rsc.data_out(1)} -attr vt d
load net {pad_input:rsc.data_out(2)} -attr vt d
load net {pad_input:rsc.data_out(3)} -attr vt d
load net {pad_input:rsc.data_out(4)} -attr vt d
load net {pad_input:rsc.data_out(5)} -attr vt d
load net {pad_input:rsc.data_out(6)} -attr vt d
load net {pad_input:rsc.data_out(7)} -attr vt d
load net {pad_input:rsc.data_out(8)} -attr vt d
load net {pad_input:rsc.data_out(9)} -attr vt d
load netBundle {pad_input:rsc.data_out} 10 {pad_input:rsc.data_out(0)} {pad_input:rsc.data_out(1)} {pad_input:rsc.data_out(2)} {pad_input:rsc.data_out(3)} {pad_input:rsc.data_out(4)} {pad_input:rsc.data_out(5)} {pad_input:rsc.data_out(6)} {pad_input:rsc.data_out(7)} {pad_input:rsc.data_out(8)} {pad_input:rsc.data_out(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-855 -attr oid 854 -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.we} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-856 -attr oid 855 -attr vt d
load net {pad_input:rsc.re} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-857 -attr oid 856 -attr vt d
load net {pad_input:rsc.addr(0)} -attr vt d
load net {pad_input:rsc.addr(1)} -attr vt d
load net {pad_input:rsc.addr(2)} -attr vt d
load net {pad_input:rsc.addr(3)} -attr vt d
load net {pad_input:rsc.addr(4)} -attr vt d
load net {pad_input:rsc.addr(5)} -attr vt d
load net {pad_input:rsc.addr(6)} -attr vt d
load net {pad_input:rsc.addr(7)} -attr vt d
load net {pad_input:rsc.addr(8)} -attr vt d
load net {pad_input:rsc.addr(9)} -attr vt d
load net {pad_input:rsc.addr(10)} -attr vt d
load net {pad_input:rsc.addr(11)} -attr vt d
load net {pad_input:rsc.addr(12)} -attr vt d
load net {pad_input:rsc.addr(13)} -attr vt d
load net {pad_input:rsc.addr(14)} -attr vt d
load net {pad_input:rsc.addr(15)} -attr vt d
load netBundle {pad_input:rsc.addr} 16 {pad_input:rsc.addr(0)} {pad_input:rsc.addr(1)} {pad_input:rsc.addr(2)} {pad_input:rsc.addr(3)} {pad_input:rsc.addr(4)} {pad_input:rsc.addr(5)} {pad_input:rsc.addr(6)} {pad_input:rsc.addr(7)} {pad_input:rsc.addr(8)} {pad_input:rsc.addr(9)} {pad_input:rsc.addr(10)} {pad_input:rsc.addr(11)} {pad_input:rsc.addr(12)} {pad_input:rsc.addr(13)} {pad_input:rsc.addr(14)} {pad_input:rsc.addr(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-858 -attr oid 857 -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.data_in(0)} -attr vt d
load net {pad_input:rsc.data_in(1)} -attr vt d
load net {pad_input:rsc.data_in(2)} -attr vt d
load net {pad_input:rsc.data_in(3)} -attr vt d
load net {pad_input:rsc.data_in(4)} -attr vt d
load net {pad_input:rsc.data_in(5)} -attr vt d
load net {pad_input:rsc.data_in(6)} -attr vt d
load net {pad_input:rsc.data_in(7)} -attr vt d
load net {pad_input:rsc.data_in(8)} -attr vt d
load net {pad_input:rsc.data_in(9)} -attr vt d
load netBundle {pad_input:rsc.data_in} 10 {pad_input:rsc.data_in(0)} {pad_input:rsc.data_in(1)} {pad_input:rsc.data_in(2)} {pad_input:rsc.data_in(3)} {pad_input:rsc.data_in(4)} {pad_input:rsc.data_in(5)} {pad_input:rsc.data_in(6)} {pad_input:rsc.data_in(7)} {pad_input:rsc.data_in(8)} {pad_input:rsc.data_in(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-859 -attr oid 858 -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-860 -attr oid 859 -attr vt d
load net {clk} -port {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-861 -attr oid 860 -attr vt d
load net {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-862 -attr oid 861 -attr vt d
load net {rst} -port {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-863 -attr oid 862 -attr vt d
load net {conv_in:rsc.addr(0)} -attr vt d
load net {conv_in:rsc.addr(1)} -attr vt d
load net {conv_in:rsc.addr(2)} -attr vt d
load net {conv_in:rsc.addr(3)} -attr vt d
load net {conv_in:rsc.addr(4)} -attr vt d
load net {conv_in:rsc.addr(5)} -attr vt d
load net {conv_in:rsc.addr(6)} -attr vt d
load net {conv_in:rsc.addr(7)} -attr vt d
load net {conv_in:rsc.addr(8)} -attr vt d
load net {conv_in:rsc.addr(9)} -attr vt d
load net {conv_in:rsc.addr(10)} -attr vt d
load net {conv_in:rsc.addr(11)} -attr vt d
load net {conv_in:rsc.addr(12)} -attr vt d
load net {conv_in:rsc.addr(13)} -attr vt d
load net {conv_in:rsc.addr(14)} -attr vt d
load net {conv_in:rsc.addr(15)} -attr vt d
load netBundle {conv_in:rsc.addr} 16 {conv_in:rsc.addr(0)} {conv_in:rsc.addr(1)} {conv_in:rsc.addr(2)} {conv_in:rsc.addr(3)} {conv_in:rsc.addr(4)} {conv_in:rsc.addr(5)} {conv_in:rsc.addr(6)} {conv_in:rsc.addr(7)} {conv_in:rsc.addr(8)} {conv_in:rsc.addr(9)} {conv_in:rsc.addr(10)} {conv_in:rsc.addr(11)} {conv_in:rsc.addr(12)} {conv_in:rsc.addr(13)} {conv_in:rsc.addr(14)} {conv_in:rsc.addr(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-864 -attr oid 863 -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(0)} -port {conv_in:rsc.addr(0)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(1)} -port {conv_in:rsc.addr(1)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(2)} -port {conv_in:rsc.addr(2)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(3)} -port {conv_in:rsc.addr(3)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(4)} -port {conv_in:rsc.addr(4)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(5)} -port {conv_in:rsc.addr(5)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(6)} -port {conv_in:rsc.addr(6)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(7)} -port {conv_in:rsc.addr(7)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(8)} -port {conv_in:rsc.addr(8)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(9)} -port {conv_in:rsc.addr(9)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(10)} -port {conv_in:rsc.addr(10)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(11)} -port {conv_in:rsc.addr(11)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(12)} -port {conv_in:rsc.addr(12)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(13)} -port {conv_in:rsc.addr(13)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(14)} -port {conv_in:rsc.addr(14)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(15)} -port {conv_in:rsc.addr(15)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.re} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-865 -attr oid 864 -attr vt d
load net {conv_in:rsc.re} -port {conv_in:rsc.re} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-866 -attr oid 865 -attr vt d -attr @path {/apply_conv/conv_in:rsc.re}
load net {conv_in:rsc.data_out(0)} -attr vt d
load net {conv_in:rsc.data_out(1)} -attr vt d
load net {conv_in:rsc.data_out(2)} -attr vt d
load net {conv_in:rsc.data_out(3)} -attr vt d
load net {conv_in:rsc.data_out(4)} -attr vt d
load net {conv_in:rsc.data_out(5)} -attr vt d
load net {conv_in:rsc.data_out(6)} -attr vt d
load net {conv_in:rsc.data_out(7)} -attr vt d
load net {conv_in:rsc.data_out(8)} -attr vt d
load net {conv_in:rsc.data_out(9)} -attr vt d
load netBundle {conv_in:rsc.data_out} 10 {conv_in:rsc.data_out(0)} {conv_in:rsc.data_out(1)} {conv_in:rsc.data_out(2)} {conv_in:rsc.data_out(3)} {conv_in:rsc.data_out(4)} {conv_in:rsc.data_out(5)} {conv_in:rsc.data_out(6)} {conv_in:rsc.data_out(7)} {conv_in:rsc.data_out(8)} {conv_in:rsc.data_out(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-867 -attr oid 866 -attr vt d -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(0)} -port {conv_in:rsc.data_out(0)} -attr vt d
load net {conv_in:rsc.data_out(1)} -port {conv_in:rsc.data_out(1)} -attr vt d
load net {conv_in:rsc.data_out(2)} -port {conv_in:rsc.data_out(2)} -attr vt d
load net {conv_in:rsc.data_out(3)} -port {conv_in:rsc.data_out(3)} -attr vt d
load net {conv_in:rsc.data_out(4)} -port {conv_in:rsc.data_out(4)} -attr vt d
load net {conv_in:rsc.data_out(5)} -port {conv_in:rsc.data_out(5)} -attr vt d
load net {conv_in:rsc.data_out(6)} -port {conv_in:rsc.data_out(6)} -attr vt d
load net {conv_in:rsc.data_out(7)} -port {conv_in:rsc.data_out(7)} -attr vt d
load net {conv_in:rsc.data_out(8)} -port {conv_in:rsc.data_out(8)} -attr vt d
load net {conv_in:rsc.data_out(9)} -port {conv_in:rsc.data_out(9)} -attr vt d
load netBundle {conv_in:rsc.data_out} 10 {conv_in:rsc.data_out(0)} {conv_in:rsc.data_out(1)} {conv_in:rsc.data_out(2)} {conv_in:rsc.data_out(3)} {conv_in:rsc.data_out(4)} {conv_in:rsc.data_out(5)} {conv_in:rsc.data_out(6)} {conv_in:rsc.data_out(7)} {conv_in:rsc.data_out(8)} {conv_in:rsc.data_out(9)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-868 -attr oid 867 -attr vt d -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-869 -attr oid 868 -attr vt d
load net {conv_in:rsc.triosy.lz} -port {conv_in:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-870 -attr oid 869 -attr vt d -attr @path {/apply_conv/conv_in:rsc.triosy.lz}
load net {conv_out:rsc.data_in(0)} -attr vt d
load net {conv_out:rsc.data_in(1)} -attr vt d
load net {conv_out:rsc.data_in(2)} -attr vt d
load net {conv_out:rsc.data_in(3)} -attr vt d
load net {conv_out:rsc.data_in(4)} -attr vt d
load net {conv_out:rsc.data_in(5)} -attr vt d
load net {conv_out:rsc.data_in(6)} -attr vt d
load net {conv_out:rsc.data_in(7)} -attr vt d
load net {conv_out:rsc.data_in(8)} -attr vt d
load net {conv_out:rsc.data_in(9)} -attr vt d
load net {conv_out:rsc.data_in(10)} -attr vt d
load netBundle {conv_out:rsc.data_in} 11 {conv_out:rsc.data_in(0)} {conv_out:rsc.data_in(1)} {conv_out:rsc.data_in(2)} {conv_out:rsc.data_in(3)} {conv_out:rsc.data_in(4)} {conv_out:rsc.data_in(5)} {conv_out:rsc.data_in(6)} {conv_out:rsc.data_in(7)} {conv_out:rsc.data_in(8)} {conv_out:rsc.data_in(9)} {conv_out:rsc.data_in(10)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-871 -attr oid 870 -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(0)} -port {conv_out:rsc.data_in(0)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(1)} -port {conv_out:rsc.data_in(1)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(2)} -port {conv_out:rsc.data_in(2)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(3)} -port {conv_out:rsc.data_in(3)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(4)} -port {conv_out:rsc.data_in(4)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(5)} -port {conv_out:rsc.data_in(5)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(6)} -port {conv_out:rsc.data_in(6)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(7)} -port {conv_out:rsc.data_in(7)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(8)} -port {conv_out:rsc.data_in(8)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(9)} -port {conv_out:rsc.data_in(9)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(10)} -port {conv_out:rsc.data_in(10)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.addr(0)} -attr vt d
load net {conv_out:rsc.addr(1)} -attr vt d
load net {conv_out:rsc.addr(2)} -attr vt d
load net {conv_out:rsc.addr(3)} -attr vt d
load net {conv_out:rsc.addr(4)} -attr vt d
load net {conv_out:rsc.addr(5)} -attr vt d
load net {conv_out:rsc.addr(6)} -attr vt d
load net {conv_out:rsc.addr(7)} -attr vt d
load net {conv_out:rsc.addr(8)} -attr vt d
load net {conv_out:rsc.addr(9)} -attr vt d
load net {conv_out:rsc.addr(10)} -attr vt d
load net {conv_out:rsc.addr(11)} -attr vt d
load net {conv_out:rsc.addr(12)} -attr vt d
load net {conv_out:rsc.addr(13)} -attr vt d
load net {conv_out:rsc.addr(14)} -attr vt d
load net {conv_out:rsc.addr(15)} -attr vt d
load netBundle {conv_out:rsc.addr} 16 {conv_out:rsc.addr(0)} {conv_out:rsc.addr(1)} {conv_out:rsc.addr(2)} {conv_out:rsc.addr(3)} {conv_out:rsc.addr(4)} {conv_out:rsc.addr(5)} {conv_out:rsc.addr(6)} {conv_out:rsc.addr(7)} {conv_out:rsc.addr(8)} {conv_out:rsc.addr(9)} {conv_out:rsc.addr(10)} {conv_out:rsc.addr(11)} {conv_out:rsc.addr(12)} {conv_out:rsc.addr(13)} {conv_out:rsc.addr(14)} {conv_out:rsc.addr(15)} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-872 -attr oid 871 -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(0)} -port {conv_out:rsc.addr(0)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(1)} -port {conv_out:rsc.addr(1)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(2)} -port {conv_out:rsc.addr(2)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(3)} -port {conv_out:rsc.addr(3)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(4)} -port {conv_out:rsc.addr(4)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(5)} -port {conv_out:rsc.addr(5)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(6)} -port {conv_out:rsc.addr(6)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(7)} -port {conv_out:rsc.addr(7)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(8)} -port {conv_out:rsc.addr(8)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(9)} -port {conv_out:rsc.addr(9)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(10)} -port {conv_out:rsc.addr(10)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(11)} -port {conv_out:rsc.addr(11)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(12)} -port {conv_out:rsc.addr(12)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(13)} -port {conv_out:rsc.addr(13)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(14)} -port {conv_out:rsc.addr(14)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(15)} -port {conv_out:rsc.addr(15)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.we} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-873 -attr oid 872 -attr vt d
load net {conv_out:rsc.we} -port {conv_out:rsc.we} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-874 -attr oid 873 -attr vt d -attr @path {/apply_conv/conv_out:rsc.we}
load net {conv_out:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-875 -attr oid 874 -attr vt d
load net {conv_out:rsc.triosy.lz} -port {conv_out:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-876 -attr oid 875 -attr vt d -attr @path {/apply_conv/conv_out:rsc.triosy.lz}
load inst "conv_in:rsci" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1):gen" "orig" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-877 -attr oid 876 -attr vt dc -attr @path {/apply_conv/conv_in:rsci} -attr hier "/apply_conv/ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1):gen"
load net {conv_in:rsc.data_out(0)} -pin  "conv_in:rsci" {data_out(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(1)} -pin  "conv_in:rsci" {data_out(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(2)} -pin  "conv_in:rsci" {data_out(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(3)} -pin  "conv_in:rsci" {data_out(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(4)} -pin  "conv_in:rsci" {data_out(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(5)} -pin  "conv_in:rsci" {data_out(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(6)} -pin  "conv_in:rsci" {data_out(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(7)} -pin  "conv_in:rsci" {data_out(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(8)} -pin  "conv_in:rsci" {data_out(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(9)} -pin  "conv_in:rsci" {data_out(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.re} -pin  "conv_in:rsci" {re} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-878 -attr oid 877 -attr vt dc -attr @path {/apply_conv/conv_in:rsc.re}
load net {conv_in:rsc.addr(0)} -pin  "conv_in:rsci" {addr(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(1)} -pin  "conv_in:rsci" {addr(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(2)} -pin  "conv_in:rsci" {addr(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(3)} -pin  "conv_in:rsci" {addr(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(4)} -pin  "conv_in:rsci" {addr(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(5)} -pin  "conv_in:rsci" {addr(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(6)} -pin  "conv_in:rsci" {addr(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(7)} -pin  "conv_in:rsci" {addr(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(8)} -pin  "conv_in:rsci" {addr(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(9)} -pin  "conv_in:rsci" {addr(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(10)} -pin  "conv_in:rsci" {addr(10)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(11)} -pin  "conv_in:rsci" {addr(11)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(12)} -pin  "conv_in:rsci" {addr(12)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(13)} -pin  "conv_in:rsci" {addr(13)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(14)} -pin  "conv_in:rsci" {addr(14)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(15)} -pin  "conv_in:rsci" {addr(15)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsci.addr_d(0)} -pin  "conv_in:rsci" {addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(1)} -pin  "conv_in:rsci" {addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(2)} -pin  "conv_in:rsci" {addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(3)} -pin  "conv_in:rsci" {addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(4)} -pin  "conv_in:rsci" {addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(5)} -pin  "conv_in:rsci" {addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(6)} -pin  "conv_in:rsci" {addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(7)} -pin  "conv_in:rsci" {addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(8)} -pin  "conv_in:rsci" {addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(9)} -pin  "conv_in:rsci" {addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(10)} -pin  "conv_in:rsci" {addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(11)} -pin  "conv_in:rsci" {addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(12)} -pin  "conv_in:rsci" {addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(13)} -pin  "conv_in:rsci" {addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(14)} -pin  "conv_in:rsci" {addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(15)} -pin  "conv_in:rsci" {addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -pin  "conv_in:rsci" {re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-879 -attr oid 878 -attr vt dc -attr @path {/apply_conv/conv_in:rsci.re_d}
load net {conv_in:rsci.data_out_d(0)} -pin  "conv_in:rsci" {data_out_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(1)} -pin  "conv_in:rsci" {data_out_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(2)} -pin  "conv_in:rsci" {data_out_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(3)} -pin  "conv_in:rsci" {data_out_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(4)} -pin  "conv_in:rsci" {data_out_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(5)} -pin  "conv_in:rsci" {data_out_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(6)} -pin  "conv_in:rsci" {data_out_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(7)} -pin  "conv_in:rsci" {data_out_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(8)} -pin  "conv_in:rsci" {data_out_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(9)} -pin  "conv_in:rsci" {data_out_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {clk} -pin  "conv_in:rsci" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-880 -attr oid 879 -attr vt dc -attr @path {/apply_conv/clk}
load net {PWR} -pin  "conv_in:rsci" {a_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-881 -attr oid 880 -attr @path {/apply_conv/1#13}
load net {rst} -pin  "conv_in:rsci" {s_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-882 -attr oid 881 -attr vt dc -attr @path {/apply_conv/rst}
load net {GND} -pin  "conv_in:rsci" {en} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-883 -attr oid 882 -attr @path {/apply_conv/0}
load inst "conv_out:rsci" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1):gen" "orig" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-884 -attr oid 883 -attr vt dc -attr @path {/apply_conv/conv_out:rsci} -attr hier "/apply_conv/ram_Xilinx-ARTIX-7-2_RAMSB.singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1):gen"
load net {conv_out:rsc.we} -pin  "conv_out:rsci" {we} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-885 -attr oid 884 -attr vt dc -attr @path {/apply_conv/conv_out:rsc.we}
load net {conv_out:rsc.addr(0)} -pin  "conv_out:rsci" {addr(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(1)} -pin  "conv_out:rsci" {addr(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(2)} -pin  "conv_out:rsci" {addr(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(3)} -pin  "conv_out:rsci" {addr(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(4)} -pin  "conv_out:rsci" {addr(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(5)} -pin  "conv_out:rsci" {addr(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(6)} -pin  "conv_out:rsci" {addr(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(7)} -pin  "conv_out:rsci" {addr(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(8)} -pin  "conv_out:rsci" {addr(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(9)} -pin  "conv_out:rsci" {addr(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(10)} -pin  "conv_out:rsci" {addr(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(11)} -pin  "conv_out:rsci" {addr(11)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(12)} -pin  "conv_out:rsci" {addr(12)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(13)} -pin  "conv_out:rsci" {addr(13)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(14)} -pin  "conv_out:rsci" {addr(14)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(15)} -pin  "conv_out:rsci" {addr(15)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.data_in(0)} -pin  "conv_out:rsci" {data_in(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(1)} -pin  "conv_out:rsci" {data_in(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(2)} -pin  "conv_out:rsci" {data_in(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(3)} -pin  "conv_out:rsci" {data_in(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(4)} -pin  "conv_out:rsci" {data_in(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(5)} -pin  "conv_out:rsci" {data_in(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(6)} -pin  "conv_out:rsci" {data_in(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(7)} -pin  "conv_out:rsci" {data_in(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(8)} -pin  "conv_out:rsci" {data_in(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(9)} -pin  "conv_out:rsci" {data_in(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(10)} -pin  "conv_out:rsci" {data_in(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsci.data_in_d(0)} -pin  "conv_out:rsci" {data_in_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -pin  "conv_out:rsci" {data_in_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -pin  "conv_out:rsci" {data_in_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -pin  "conv_out:rsci" {data_in_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -pin  "conv_out:rsci" {data_in_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -pin  "conv_out:rsci" {data_in_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -pin  "conv_out:rsci" {data_in_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -pin  "conv_out:rsci" {data_in_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -pin  "conv_out:rsci" {data_in_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -pin  "conv_out:rsci" {data_in_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -pin  "conv_out:rsci" {data_in_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -pin  "conv_out:rsci" {addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(1)} -pin  "conv_out:rsci" {addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(2)} -pin  "conv_out:rsci" {addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(3)} -pin  "conv_out:rsci" {addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(4)} -pin  "conv_out:rsci" {addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(5)} -pin  "conv_out:rsci" {addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(6)} -pin  "conv_out:rsci" {addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(7)} -pin  "conv_out:rsci" {addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(8)} -pin  "conv_out:rsci" {addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(9)} -pin  "conv_out:rsci" {addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(10)} -pin  "conv_out:rsci" {addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(11)} -pin  "conv_out:rsci" {addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(12)} -pin  "conv_out:rsci" {addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(13)} -pin  "conv_out:rsci" {addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(14)} -pin  "conv_out:rsci" {addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(15)} -pin  "conv_out:rsci" {addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -pin  "conv_out:rsci" {we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-886 -attr oid 885 -attr vt dc -attr @path {/apply_conv/conv_out:rsci.we_d}
load net {clk} -pin  "conv_out:rsci" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-887 -attr oid 886 -attr vt dc -attr @path {/apply_conv/clk}
load net {PWR} -pin  "conv_out:rsci" {a_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-888 -attr oid 887 -attr @path {/apply_conv/1#13}
load net {rst} -pin  "conv_out:rsci" {s_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-889 -attr oid 888 -attr vt dc -attr @path {/apply_conv/rst}
load net {GND} -pin  "conv_out:rsci" {en} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-890 -attr oid 889 -attr @path {/apply_conv/0}
load inst "pad_input:rsci" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1):gen" "orig" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-891 -attr oid 890 -attr vt dc -attr @path {/apply_conv/pad_input:rsci} -attr hier "/apply_conv/ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1):gen"
load net {pad_input:rsc.en} -pin  "pad_input:rsci" {en} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-892 -attr oid 891 -attr vt dc -attr @path {/apply_conv/pad_input:rsc.en}
load net {pad_input:rsc.data_out(0)} -pin  "pad_input:rsci" {data_out(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(1)} -pin  "pad_input:rsci" {data_out(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(2)} -pin  "pad_input:rsci" {data_out(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(3)} -pin  "pad_input:rsci" {data_out(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(4)} -pin  "pad_input:rsci" {data_out(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(5)} -pin  "pad_input:rsci" {data_out(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(6)} -pin  "pad_input:rsci" {data_out(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(7)} -pin  "pad_input:rsci" {data_out(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(8)} -pin  "pad_input:rsci" {data_out(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(9)} -pin  "pad_input:rsci" {data_out(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.we} -pin  "pad_input:rsci" {we} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-893 -attr oid 892 -attr vt dc -attr @path {/apply_conv/pad_input:rsc.we}
load net {pad_input:rsc.re} -pin  "pad_input:rsci" {re} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-894 -attr oid 893 -attr vt dc -attr @path {/apply_conv/pad_input:rsc.re}
load net {pad_input:rsc.addr(0)} -pin  "pad_input:rsci" {addr(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(1)} -pin  "pad_input:rsci" {addr(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(2)} -pin  "pad_input:rsci" {addr(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(3)} -pin  "pad_input:rsci" {addr(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(4)} -pin  "pad_input:rsci" {addr(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(5)} -pin  "pad_input:rsci" {addr(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(6)} -pin  "pad_input:rsci" {addr(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(7)} -pin  "pad_input:rsci" {addr(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(8)} -pin  "pad_input:rsci" {addr(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(9)} -pin  "pad_input:rsci" {addr(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(10)} -pin  "pad_input:rsci" {addr(10)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(11)} -pin  "pad_input:rsci" {addr(11)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(12)} -pin  "pad_input:rsci" {addr(12)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(13)} -pin  "pad_input:rsci" {addr(13)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(14)} -pin  "pad_input:rsci" {addr(14)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(15)} -pin  "pad_input:rsci" {addr(15)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.data_in(0)} -pin  "pad_input:rsci" {data_in(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(1)} -pin  "pad_input:rsci" {data_in(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(2)} -pin  "pad_input:rsci" {data_in(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(3)} -pin  "pad_input:rsci" {data_in(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(4)} -pin  "pad_input:rsci" {data_in(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(5)} -pin  "pad_input:rsci" {data_in(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(6)} -pin  "pad_input:rsci" {data_in(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(7)} -pin  "pad_input:rsci" {data_in(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(8)} -pin  "pad_input:rsci" {data_in(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(9)} -pin  "pad_input:rsci" {data_in(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsci.data_in_d(0)} -pin  "pad_input:rsci" {data_in_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -pin  "pad_input:rsci" {data_in_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -pin  "pad_input:rsci" {data_in_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -pin  "pad_input:rsci" {data_in_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -pin  "pad_input:rsci" {data_in_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -pin  "pad_input:rsci" {data_in_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -pin  "pad_input:rsci" {data_in_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -pin  "pad_input:rsci" {data_in_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -pin  "pad_input:rsci" {data_in_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -pin  "pad_input:rsci" {data_in_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -pin  "pad_input:rsci" {addr_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(1)} -pin  "pad_input:rsci" {addr_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(2)} -pin  "pad_input:rsci" {addr_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(3)} -pin  "pad_input:rsci" {addr_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(4)} -pin  "pad_input:rsci" {addr_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(5)} -pin  "pad_input:rsci" {addr_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(6)} -pin  "pad_input:rsci" {addr_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(7)} -pin  "pad_input:rsci" {addr_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(8)} -pin  "pad_input:rsci" {addr_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(9)} -pin  "pad_input:rsci" {addr_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(10)} -pin  "pad_input:rsci" {addr_d(10)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(11)} -pin  "pad_input:rsci" {addr_d(11)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(12)} -pin  "pad_input:rsci" {addr_d(12)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(13)} -pin  "pad_input:rsci" {addr_d(13)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(14)} -pin  "pad_input:rsci" {addr_d(14)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(15)} -pin  "pad_input:rsci" {addr_d(15)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -pin  "pad_input:rsci" {re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-895 -attr oid 894 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.re_d}
load net {pad_input:rsci.we_d} -pin  "pad_input:rsci" {we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-896 -attr oid 895 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.we_d}
load net {pad_input:rsci.data_out_d(0)} -pin  "pad_input:rsci" {data_out_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(1)} -pin  "pad_input:rsci" {data_out_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(2)} -pin  "pad_input:rsci" {data_out_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(3)} -pin  "pad_input:rsci" {data_out_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(4)} -pin  "pad_input:rsci" {data_out_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(5)} -pin  "pad_input:rsci" {data_out_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(6)} -pin  "pad_input:rsci" {data_out_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(7)} -pin  "pad_input:rsci" {data_out_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(8)} -pin  "pad_input:rsci" {data_out_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(9)} -pin  "pad_input:rsci" {data_out_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {clk} -pin  "pad_input:rsci" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-897 -attr oid 896 -attr vt dc -attr @path {/apply_conv/clk}
load net {PWR} -pin  "pad_input:rsci" {a_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-898 -attr oid 897 -attr @path {/apply_conv/1#13}
load net {rst} -pin  "pad_input:rsci" {s_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-899 -attr oid 898 -attr vt dc -attr @path {/apply_conv/rst}
load net {GND} -pin  "pad_input:rsci" {en_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-900 -attr oid 899 -attr @path {/apply_conv/0}
load inst "apply_conv:core:inst" "apply_conv:core" "orig" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-901 -attr oid 900 -attr vt dc -attr @path {/apply_conv/apply_conv:core:inst} -attr area 2644.212594 -attr delay 10.430000 -attr hier "/apply_conv/apply_conv:core"
load net {clk} -pin  "apply_conv:core:inst" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-902 -attr oid 901 -attr vt dc -attr @path {/apply_conv/clk}
load net {rst} -pin  "apply_conv:core:inst" {rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-903 -attr oid 902 -attr vt dc -attr @path {/apply_conv/rst}
load net {conv_in:rsc.triosy.lz} -pin  "apply_conv:core:inst" {conv_in:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-904 -attr oid 903 -attr vt dc -attr @path {/apply_conv/conv_in:rsc.triosy.lz}
load net {conv_out:rsc.triosy.lz} -pin  "apply_conv:core:inst" {conv_out:rsc.triosy.lz} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-905 -attr oid 904 -attr vt dc -attr @path {/apply_conv/conv_out:rsc.triosy.lz}
load net {conv_in:rsci.addr_d(0)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(1)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(2)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(3)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(4)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(5)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(6)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(7)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(8)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(9)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(10)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(11)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(12)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(13)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(14)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(15)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -pin  "apply_conv:core:inst" {conv_in:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-906 -attr oid 905 -attr vt dc -attr @path {/apply_conv/conv_in:rsci.re_d}
load net {conv_in:rsci.data_out_d(0)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(1)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(2)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(3)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(4)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(5)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(6)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(7)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(8)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(9)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_out:rsci.data_in_d(0)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(1)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(2)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(3)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(4)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(5)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(6)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(7)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(8)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(9)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(10)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(11)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(12)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(13)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(14)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(15)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -pin  "apply_conv:core:inst" {conv_out:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-907 -attr oid 906 -attr vt dc -attr @path {/apply_conv/conv_out:rsci.we_d}
load net {pad_input:rsci.data_in_d(0)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(1)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(2)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(3)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(4)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(5)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(6)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(7)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(8)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(9)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(10)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(10)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(11)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(11)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(12)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(12)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(13)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(13)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(14)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(14)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(15)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(15)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -pin  "apply_conv:core:inst" {pad_input:rsci.re_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-908 -attr oid 907 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.re_d}
load net {pad_input:rsci.we_d} -pin  "apply_conv:core:inst" {pad_input:rsci.we_d} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-909 -attr oid 908 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.we_d}
load net {pad_input:rsci.data_out_d(0)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(1)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(2)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(3)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(4)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(5)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(6)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(7)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(8)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(9)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load inst "pad_input:rsc.comp" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)" "INTERFACE" -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-910 -attr oid 909 -attr vt d -attr @path {/apply_conv/pad_input:rsc.comp} -attr delay 2.130000 -attr qmod "ram_Xilinx-ARTIX-7-2_RAMSB.singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)"
load net {pad_input:rsc.data_in(0)} -pin  "pad_input:rsc.comp" {data_in(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(1)} -pin  "pad_input:rsc.comp" {data_in(1)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(2)} -pin  "pad_input:rsc.comp" {data_in(2)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(3)} -pin  "pad_input:rsc.comp" {data_in(3)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(4)} -pin  "pad_input:rsc.comp" {data_in(4)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(5)} -pin  "pad_input:rsc.comp" {data_in(5)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(6)} -pin  "pad_input:rsc.comp" {data_in(6)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(7)} -pin  "pad_input:rsc.comp" {data_in(7)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(8)} -pin  "pad_input:rsc.comp" {data_in(8)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(9)} -pin  "pad_input:rsc.comp" {data_in(9)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.addr(0)} -pin  "pad_input:rsc.comp" {addr(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(1)} -pin  "pad_input:rsc.comp" {addr(1)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(2)} -pin  "pad_input:rsc.comp" {addr(2)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(3)} -pin  "pad_input:rsc.comp" {addr(3)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(4)} -pin  "pad_input:rsc.comp" {addr(4)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(5)} -pin  "pad_input:rsc.comp" {addr(5)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(6)} -pin  "pad_input:rsc.comp" {addr(6)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(7)} -pin  "pad_input:rsc.comp" {addr(7)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(8)} -pin  "pad_input:rsc.comp" {addr(8)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(9)} -pin  "pad_input:rsc.comp" {addr(9)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(10)} -pin  "pad_input:rsc.comp" {addr(10)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(11)} -pin  "pad_input:rsc.comp" {addr(11)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(12)} -pin  "pad_input:rsc.comp" {addr(12)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(13)} -pin  "pad_input:rsc.comp" {addr(13)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(14)} -pin  "pad_input:rsc.comp" {addr(14)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(15)} -pin  "pad_input:rsc.comp" {addr(15)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.re} -pin  "pad_input:rsc.comp" {re(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.re}
load net {pad_input:rsc.we} -pin  "pad_input:rsc.comp" {we(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.we}
load net {pad_input:rsc.data_out(0)} -pin  "pad_input:rsc.comp" {data_out(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(1)} -pin  "pad_input:rsc.comp" {data_out(1)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(2)} -pin  "pad_input:rsc.comp" {data_out(2)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(3)} -pin  "pad_input:rsc.comp" {data_out(3)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(4)} -pin  "pad_input:rsc.comp" {data_out(4)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(5)} -pin  "pad_input:rsc.comp" {data_out(5)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(6)} -pin  "pad_input:rsc.comp" {data_out(6)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(7)} -pin  "pad_input:rsc.comp" {data_out(7)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(8)} -pin  "pad_input:rsc.comp" {data_out(8)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(9)} -pin  "pad_input:rsc.comp" {data_out(9)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {clk} -pin  "pad_input:rsc.comp" {clk} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-911 -attr oid 910 -attr vt d -attr @path {/apply_conv/clk}
load net {PWR} -pin  "pad_input:rsc.comp" {a_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-912 -attr oid 911 -attr @path {/apply_conv/1#13}
load net {rst} -pin  "pad_input:rsc.comp" {s_rst} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-913 -attr oid 912 -attr vt d -attr @path {/apply_conv/rst}
load net {pad_input:rsc.en} -pin  "pad_input:rsc.comp" {en} -attr xrf 8e13275b-582a-4e72-aef5-639b34a812ad-914 -attr oid 913 -attr vt d -attr @path {/apply_conv/pad_input:rsc.en}
### END MODULE 

