# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Dec 2 2017 22:10:41

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for counter|Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (counter|Clock:R vs. counter|Clock:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: Q[0]
			6.2.2::Path details for port: Q[1]
			6.2.3::Path details for port: Q[2]
			6.2.4::Path details for port: Q[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: Q[0]
			6.5.2::Path details for port: Q[1]
			6.5.3::Path details for port: Q[2]
			6.5.4::Path details for port: Q[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: counter|Clock  | Frequency: 625.36 MHz  | Target: 280.11 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
counter|Clock  counter|Clock  3570             1971        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
Q[0]       Clock       12012         counter|Clock:R        
Q[1]       Clock       12012         counter|Clock:R        
Q[2]       Clock       12012         counter|Clock:R        
Q[3]       Clock       12306         counter|Clock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
Q[0]       Clock       11711                 counter|Clock:R        
Q[1]       Clock       11704                 counter|Clock:R        
Q[2]       Clock       11704                 counter|Clock:R        
Q[3]       Clock       11985                 counter|Clock:R        


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for counter|Clock
*******************************************
Clock: counter|Clock
Frequency: 625.36 MHz | Target: 280.11 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_3_LC_20_1_5/in0
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   8137

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       4
I__23/I                 LocalMux                       0              5577   1971  RISE       1
I__23/O                 LocalMux                     330              5906   1971  RISE       1
I__25/I                 InMux                          0              5906   1971  RISE       1
I__25/O                 InMux                        259              6166   1971  RISE       1
QZ0Z_3_LC_20_1_5/in0    LogicCell40_SEQ_MODE_1000      0              6166   1971  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (counter|Clock:R vs. counter|Clock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_3_LC_20_1_5/in0
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   8137

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       4
I__23/I                 LocalMux                       0              5577   1971  RISE       1
I__23/O                 LocalMux                     330              5906   1971  RISE       1
I__25/I                 InMux                          0              5906   1971  RISE       1
I__25/O                 InMux                        259              6166   1971  RISE       1
QZ0Z_3_LC_20_1_5/in0    LogicCell40_SEQ_MODE_1000      0              6166   1971  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: Q[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[0]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 12012


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6435
---------------------------- ------
Clock To Out Delay            12012

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_0_LC_20_1_2/lcout         LogicCell40_SEQ_MODE_1000  540    5577               RISE  5       
I__34/I                        Odrv4                      0      5577               RISE  1       
I__34/O                        Odrv4                      351    5927               RISE  1       
I__39/I                        Span4Mux_h                 0      5927               RISE  1       
I__39/O                        Span4Mux_h                 302    6229               RISE  1       
I__40/I                        Span4Mux_v                 0      6229               RISE  1       
I__40/O                        Span4Mux_v                 351    6579               RISE  1       
I__41/I                        Span4Mux_s2_v              0      6579               RISE  1       
I__41/O                        Span4Mux_s2_v              252    6832               RISE  1       
I__42/I                        LocalMux                   0      6832               RISE  1       
I__42/O                        LocalMux                   330    7162               RISE  1       
I__43/I                        IoInMux                    0      7162               RISE  1       
I__43/O                        IoInMux                    259    7421               RISE  1       
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7421               RISE  1       
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9658               FALL  1       
Q_obuf_0_iopad/DIN             IO_PAD                     0      9658               FALL  1       
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   12012              FALL  1       
Q[0]                           counter                    0      12012              FALL  1       

6.2.2::Path details for port: Q[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[1]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 12012


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6435
---------------------------- ------
Clock To Out Delay            12012

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_1_LC_20_1_6/lcout         LogicCell40_SEQ_MODE_1000  540    5577               FALL  4       
I__24/I                        Odrv4                      0      5577               FALL  1       
I__24/O                        Odrv4                      372    5948               FALL  1       
I__28/I                        Span4Mux_v                 0      5948               FALL  1       
I__28/O                        Span4Mux_v                 372    6320               FALL  1       
I__29/I                        Span4Mux_s2_v              0      6320               FALL  1       
I__29/O                        Span4Mux_s2_v              252    6572               FALL  1       
I__30/I                        IoSpan4Mux                 0      6572               FALL  1       
I__30/O                        IoSpan4Mux                 323    6895               FALL  1       
I__31/I                        LocalMux                   0      6895               FALL  1       
I__31/O                        LocalMux                   309    7204               FALL  1       
I__32/I                        IoInMux                    0      7204               FALL  1       
I__32/O                        IoInMux                    217    7421               FALL  1       
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7421               FALL  1       
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9658               FALL  1       
Q_obuf_1_iopad/DIN             IO_PAD                     0      9658               FALL  1       
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   12012              FALL  1       
Q[1]                           counter                    0      12012              FALL  1       

6.2.3::Path details for port: Q[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[2]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 12012


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6435
---------------------------- ------
Clock To Out Delay            12012

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_2_LC_20_1_0/lcout         LogicCell40_SEQ_MODE_1000  540    5577               FALL  3       
I__53/I                        Odrv4                      0      5577               FALL  1       
I__53/O                        Odrv4                      372    5948               FALL  1       
I__56/I                        Span4Mux_v                 0      5948               FALL  1       
I__56/O                        Span4Mux_v                 372    6320               FALL  1       
I__58/I                        Span4Mux_s2_v              0      6320               FALL  1       
I__58/O                        Span4Mux_s2_v              252    6572               FALL  1       
I__59/I                        IoSpan4Mux                 0      6572               FALL  1       
I__59/O                        IoSpan4Mux                 323    6895               FALL  1       
I__60/I                        LocalMux                   0      6895               FALL  1       
I__60/O                        LocalMux                   309    7204               FALL  1       
I__61/I                        IoInMux                    0      7204               FALL  1       
I__61/O                        IoInMux                    217    7421               FALL  1       
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7421               FALL  1       
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9658               FALL  1       
Q_obuf_2_iopad/DIN             IO_PAD                     0      9658               FALL  1       
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   12012              FALL  1       
Q[2]                           counter                    0      12012              FALL  1       

6.2.4::Path details for port: Q[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[3]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 12306


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6729
---------------------------- ------
Clock To Out Delay            12306

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_3_LC_20_1_5/lcout         LogicCell40_SEQ_MODE_1000  540    5577               FALL  2       
I__45/I                        Odrv12                     0      5577               FALL  1       
I__45/O                        Odrv12                     540    6117               FALL  1       
I__47/I                        Sp12to4                    0      6117               FALL  1       
I__47/O                        Sp12to4                    449    6565               FALL  1       
I__48/I                        Span4Mux_v                 0      6565               FALL  1       
I__48/O                        Span4Mux_v                 372    6937               FALL  1       
I__49/I                        Span4Mux_s2_v              0      6937               FALL  1       
I__49/O                        Span4Mux_s2_v              252    7190               FALL  1       
I__50/I                        LocalMux                   0      7190               FALL  1       
I__50/O                        LocalMux                   309    7498               FALL  1       
I__51/I                        IoInMux                    0      7498               FALL  1       
I__51/O                        IoInMux                    217    7716               FALL  1       
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7716               FALL  1       
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   9953               FALL  1       
Q_obuf_3_iopad/DIN             IO_PAD                     0      9953               FALL  1       
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   12306              FALL  1       
Q[3]                           counter                    0      12306              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: Q[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[0]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 11711


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6134
---------------------------- ------
Clock To Out Delay            11711

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_0_LC_20_1_2/lcout         LogicCell40_SEQ_MODE_1000  540    5577               FALL  5       
I__34/I                        Odrv4                      0      5577               FALL  1       
I__34/O                        Odrv4                      372    5948               FALL  1       
I__39/I                        Span4Mux_h                 0      5948               FALL  1       
I__39/O                        Span4Mux_h                 316    6264               FALL  1       
I__40/I                        Span4Mux_v                 0      6264               FALL  1       
I__40/O                        Span4Mux_v                 372    6636               FALL  1       
I__41/I                        Span4Mux_s2_v              0      6636               FALL  1       
I__41/O                        Span4Mux_s2_v              252    6888               FALL  1       
I__42/I                        LocalMux                   0      6888               FALL  1       
I__42/O                        LocalMux                   309    7197               FALL  1       
I__43/I                        IoInMux                    0      7197               FALL  1       
I__43/O                        IoInMux                    217    7414               FALL  1       
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7414               FALL  1       
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9420               RISE  1       
Q_obuf_0_iopad/DIN             IO_PAD                     0      9420               RISE  1       
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   11711              RISE  1       
Q[0]                           counter                    0      11711              RISE  1       

6.5.2::Path details for port: Q[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[1]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 11704


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6127
---------------------------- ------
Clock To Out Delay            11704

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_1_LC_20_1_6/lcout         LogicCell40_SEQ_MODE_1000  540    5577               RISE  4       
I__24/I                        Odrv4                      0      5577               RISE  1       
I__24/O                        Odrv4                      351    5927               RISE  1       
I__28/I                        Span4Mux_v                 0      5927               RISE  1       
I__28/O                        Span4Mux_v                 351    6278               RISE  1       
I__29/I                        Span4Mux_s2_v              0      6278               RISE  1       
I__29/O                        Span4Mux_s2_v              252    6530               RISE  1       
I__30/I                        IoSpan4Mux                 0      6530               RISE  1       
I__30/O                        IoSpan4Mux                 288    6818               RISE  1       
I__31/I                        LocalMux                   0      6818               RISE  1       
I__31/O                        LocalMux                   330    7148               RISE  1       
I__32/I                        IoInMux                    0      7148               RISE  1       
I__32/O                        IoInMux                    259    7407               RISE  1       
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7407               RISE  1       
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9413               RISE  1       
Q_obuf_1_iopad/DIN             IO_PAD                     0      9413               RISE  1       
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   11704              RISE  1       
Q[1]                           counter                    0      11704              RISE  1       

6.5.3::Path details for port: Q[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[2]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 11704


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6127
---------------------------- ------
Clock To Out Delay            11704

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_2_LC_20_1_0/lcout         LogicCell40_SEQ_MODE_1000  540    5577               RISE  3       
I__53/I                        Odrv4                      0      5577               RISE  1       
I__53/O                        Odrv4                      351    5927               RISE  1       
I__56/I                        Span4Mux_v                 0      5927               RISE  1       
I__56/O                        Span4Mux_v                 351    6278               RISE  1       
I__58/I                        Span4Mux_s2_v              0      6278               RISE  1       
I__58/O                        Span4Mux_s2_v              252    6530               RISE  1       
I__59/I                        IoSpan4Mux                 0      6530               RISE  1       
I__59/O                        IoSpan4Mux                 288    6818               RISE  1       
I__60/I                        LocalMux                   0      6818               RISE  1       
I__60/O                        LocalMux                   330    7148               RISE  1       
I__61/I                        IoInMux                    0      7148               RISE  1       
I__61/O                        IoInMux                    259    7407               RISE  1       
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7407               RISE  1       
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9413               RISE  1       
Q_obuf_2_iopad/DIN             IO_PAD                     0      9413               RISE  1       
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   11704              RISE  1       
Q[2]                           counter                    0      11704              RISE  1       

6.5.4::Path details for port: Q[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Q[3]
Clock Port         : Clock
Clock Reference    : counter|Clock:R
Clock to Out Delay : 11985


Launch Clock Path Delay        5037
+ Clock To Q Delay              540
+ Data Path Delay              6408
---------------------------- ------
Clock To Out Delay            11985

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Clock                                         counter                    0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__13/I                                       Odrv12                     0      1207               RISE  1       
I__13/O                                       Odrv12                     491    1698               RISE  1       
I__14/I                                       Span12Mux_h                0      1698               RISE  1       
I__14/O                                       Span12Mux_h                491    2189               RISE  1       
I__15/I                                       Span12Mux_h                0      2189               RISE  1       
I__15/O                                       Span12Mux_h                491    2680               RISE  1       
I__16/I                                       Span12Mux_v                0      2680               RISE  1       
I__16/O                                       Span12Mux_v                491    3171               RISE  1       
I__17/I                                       Span12Mux_s4_h             0      3171               RISE  1       
I__17/O                                       Span12Mux_s4_h             196    3367               RISE  1       
I__18/I                                       LocalMux                   0      3367               RISE  1       
I__18/O                                       LocalMux                   330    3697               RISE  1       
I__19/I                                       IoInMux                    0      3697               RISE  1       
I__19/O                                       IoInMux                    259    3956               RISE  1       
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3956               RISE  1       
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4574               RISE  4       
I__20/I                                       gio2CtrlBuf                0      4574               RISE  1       
I__20/O                                       gio2CtrlBuf                0      4574               RISE  1       
I__21/I                                       GlobalMux                  0      4574               RISE  1       
I__21/O                                       GlobalMux                  154    4728               RISE  1       
I__22/I                                       ClkMux                     0      4728               RISE  1       
I__22/O                                       ClkMux                     309    5037               RISE  1       
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000  0      5037               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
QZ0Z_3_LC_20_1_5/lcout         LogicCell40_SEQ_MODE_1000  540    5577               RISE  2       
I__45/I                        Odrv12                     0      5577               RISE  1       
I__45/O                        Odrv12                     491    6068               RISE  1       
I__47/I                        Sp12to4                    0      6068               RISE  1       
I__47/O                        Sp12to4                    428    6495               RISE  1       
I__48/I                        Span4Mux_v                 0      6495               RISE  1       
I__48/O                        Span4Mux_v                 351    6846               RISE  1       
I__49/I                        Span4Mux_s2_v              0      6846               RISE  1       
I__49/O                        Span4Mux_s2_v              252    7098               RISE  1       
I__50/I                        LocalMux                   0      7098               RISE  1       
I__50/O                        LocalMux                   330    7428               RISE  1       
I__51/I                        IoInMux                    0      7428               RISE  1       
I__51/O                        IoInMux                    259    7688               RISE  1       
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7688               RISE  1       
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   9693               RISE  1       
Q_obuf_3_iopad/DIN             IO_PAD                     0      9693               RISE  1       
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   11985              RISE  1       
Q[3]                           counter                    0      11985              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_3_LC_20_1_5/in0
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   8137

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       4
I__23/I                 LocalMux                       0              5577   1971  RISE       1
I__23/O                 LocalMux                     330              5906   1971  RISE       1
I__25/I                 InMux                          0              5906   1971  RISE       1
I__25/O                 InMux                        259              6166   1971  RISE       1
QZ0Z_3_LC_20_1_5/in0    LogicCell40_SEQ_MODE_1000      0              6166   1971  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_0_LC_20_1_2/in0
Capture Clock    : QZ0Z_0_LC_20_1_2/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   8137

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       5
I__33/I                 LocalMux                       0              5577   1971  RISE       1
I__33/O                 LocalMux                     330              5906   1971  RISE       1
I__36/I                 InMux                          0              5906   1971  RISE       1
I__36/O                 InMux                        259              6166   1971  RISE       1
QZ0Z_0_LC_20_1_2/in0    LogicCell40_SEQ_MODE_1000      0              6166   1971  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_1_LC_20_1_6/in0
Capture Clock    : QZ0Z_1_LC_20_1_6/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   8137

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       5
I__33/I                 LocalMux                       0              5577   1971  RISE       1
I__33/O                 LocalMux                     330              5906   1971  RISE       1
I__37/I                 InMux                          0              5906   1971  RISE       1
I__37/O                 InMux                        259              6166   1971  RISE       1
QZ0Z_1_LC_20_1_6/in0    LogicCell40_SEQ_MODE_1000      0              6166   1971  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_2_LC_20_1_0/in0
Capture Clock    : QZ0Z_2_LC_20_1_0/clk
Setup Constraint : 3570p
Path slack       : 1971p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -470
----------------------------------------------   ---- 
End-of-path required time (ps)                   8137

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       5
I__33/I                 LocalMux                       0              5577   1971  RISE       1
I__33/O                 LocalMux                     330              5906   1971  RISE       1
I__38/I                 InMux                          0              5906   1971  RISE       1
I__38/O                 InMux                        259              6166   1971  RISE       1
QZ0Z_2_LC_20_1_0/in0    LogicCell40_SEQ_MODE_1000      0              6166   1971  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_1_LC_20_1_6/in1
Capture Clock    : QZ0Z_1_LC_20_1_6/clk
Setup Constraint : 3570p
Path slack       : 2041p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -400
----------------------------------------------   ---- 
End-of-path required time (ps)                   8207

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       4
I__23/I                 LocalMux                       0              5577   1971  RISE       1
I__23/O                 LocalMux                     330              5906   1971  RISE       1
I__26/I                 InMux                          0              5906   2041  RISE       1
I__26/O                 InMux                        259              6166   2041  RISE       1
QZ0Z_1_LC_20_1_6/in1    LogicCell40_SEQ_MODE_1000      0              6166   2041  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_2_LC_20_1_0/in1
Capture Clock    : QZ0Z_2_LC_20_1_0/clk
Setup Constraint : 3570p
Path slack       : 2041p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -400
----------------------------------------------   ---- 
End-of-path required time (ps)                   8207

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       4
I__23/I                 LocalMux                       0              5577   1971  RISE       1
I__23/O                 LocalMux                     330              5906   1971  RISE       1
I__27/I                 InMux                          0              5906   2041  RISE       1
I__27/O                 InMux                        259              6166   2041  RISE       1
QZ0Z_2_LC_20_1_0/in1    LogicCell40_SEQ_MODE_1000      0              6166   2041  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_3_LC_20_1_5/in1
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Setup Constraint : 3570p
Path slack       : 2041p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -400
----------------------------------------------   ---- 
End-of-path required time (ps)                   8207

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1971  RISE       5
I__33/I                 LocalMux                       0              5577   1971  RISE       1
I__33/O                 LocalMux                     330              5906   1971  RISE       1
I__35/I                 InMux                          0              5906   2041  RISE       1
I__35/O                 InMux                        259              6166   2041  RISE       1
QZ0Z_3_LC_20_1_5/in1    LogicCell40_SEQ_MODE_1000      0              6166   2041  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_2_LC_20_1_0/lcout
Path End         : QZ0Z_3_LC_20_1_5/in2
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Setup Constraint : 3570p
Path slack       : 2069p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -372
----------------------------------------------   ---- 
End-of-path required time (ps)                   8235

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_2_LC_20_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              5577   2069  RISE       3
I__52/I                 LocalMux                       0              5577   2069  RISE       1
I__52/O                 LocalMux                     330              5906   2069  RISE       1
I__55/I                 InMux                          0              5906   2069  RISE       1
I__55/O                 InMux                        259              6166   2069  RISE       1
I__57/I                 CascadeMux                     0              6166   2069  RISE       1
I__57/O                 CascadeMux                     0              6166   2069  RISE       1
QZ0Z_3_LC_20_1_5/in2    LogicCell40_SEQ_MODE_1000      0              6166   2069  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_3_LC_20_1_5/lcout
Path End         : QZ0Z_3_LC_20_1_5/in3
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Setup Constraint : 3570p
Path slack       : 2167p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -274
----------------------------------------------   ---- 
End-of-path required time (ps)                   8333

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_3_LC_20_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              5577   2167  RISE       2
I__44/I                 LocalMux                       0              5577   2167  RISE       1
I__44/O                 LocalMux                     330              5906   2167  RISE       1
I__46/I                 InMux                          0              5906   2167  RISE       1
I__46/O                 InMux                        259              6166   2167  RISE       1
QZ0Z_3_LC_20_1_5/in3    LogicCell40_SEQ_MODE_1000      0              6166   2167  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_2_LC_20_1_0/lcout
Path End         : QZ0Z_2_LC_20_1_0/in3
Capture Clock    : QZ0Z_2_LC_20_1_0/clk
Setup Constraint : 3570p
Path slack       : 2167p

Capture Clock Arrival Time (counter|Clock:R#2)   3570
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                     -274
----------------------------------------------   ---- 
End-of-path required time (ps)                   8333

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                589
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6166
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_2_LC_20_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              5577   2069  RISE       3
I__52/I                 LocalMux                       0              5577   2069  RISE       1
I__52/O                 LocalMux                     330              5906   2069  RISE       1
I__54/I                 InMux                          0              5906   2167  RISE       1
I__54/O                 InMux                        259              6166   2167  RISE       1
QZ0Z_2_LC_20_1_0/in3    LogicCell40_SEQ_MODE_1000      0              6166   2167  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : Q[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6421
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   11998
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       4
I__24/I                        Odrv4                          0              5577   +INF  RISE       1
I__24/O                        Odrv4                        351              5927   +INF  RISE       1
I__28/I                        Span4Mux_v                     0              5927   +INF  RISE       1
I__28/O                        Span4Mux_v                   351              6278   +INF  RISE       1
I__29/I                        Span4Mux_s2_v                  0              6278   +INF  RISE       1
I__29/O                        Span4Mux_s2_v                252              6530   +INF  RISE       1
I__30/I                        IoSpan4Mux                     0              6530   +INF  RISE       1
I__30/O                        IoSpan4Mux                   288              6818   +INF  RISE       1
I__31/I                        LocalMux                       0              6818   +INF  RISE       1
I__31/O                        LocalMux                     330              7148   +INF  RISE       1
I__32/I                        IoInMux                        0              7148   +INF  RISE       1
I__32/O                        IoInMux                      259              7407   +INF  RISE       1
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7407   +INF  RISE       1
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9644   +INF  FALL       1
Q_obuf_1_iopad/DIN             IO_PAD                         0              9644   +INF  FALL       1
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             11998   +INF  FALL       1
Q[1]                           counter                        0             11998   +INF  FALL       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_3_LC_20_1_5/lcout
Path End         : Q[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6701
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12278
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_3_LC_20_1_5/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       2
I__45/I                        Odrv12                         0              5577   +INF  RISE       1
I__45/O                        Odrv12                       491              6068   +INF  RISE       1
I__47/I                        Sp12to4                        0              6068   +INF  RISE       1
I__47/O                        Sp12to4                      428              6495   +INF  RISE       1
I__48/I                        Span4Mux_v                     0              6495   +INF  RISE       1
I__48/O                        Span4Mux_v                   351              6846   +INF  RISE       1
I__49/I                        Span4Mux_s2_v                  0              6846   +INF  RISE       1
I__49/O                        Span4Mux_s2_v                252              7098   +INF  RISE       1
I__50/I                        LocalMux                       0              7098   +INF  RISE       1
I__50/O                        LocalMux                     330              7428   +INF  RISE       1
I__51/I                        IoInMux                        0              7428   +INF  RISE       1
I__51/O                        IoInMux                      259              7688   +INF  RISE       1
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7688   +INF  RISE       1
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9925   +INF  FALL       1
Q_obuf_3_iopad/DIN             IO_PAD                         0              9925   +INF  FALL       1
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             12278   +INF  FALL       1
Q[3]                           counter                        0             12278   +INF  FALL       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : Q[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6435
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12012
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       5
I__34/I                        Odrv4                          0              5577   +INF  RISE       1
I__34/O                        Odrv4                        351              5927   +INF  RISE       1
I__39/I                        Span4Mux_h                     0              5927   +INF  RISE       1
I__39/O                        Span4Mux_h                   302              6229   +INF  RISE       1
I__40/I                        Span4Mux_v                     0              6229   +INF  RISE       1
I__40/O                        Span4Mux_v                   351              6579   +INF  RISE       1
I__41/I                        Span4Mux_s2_v                  0              6579   +INF  RISE       1
I__41/O                        Span4Mux_s2_v                252              6832   +INF  RISE       1
I__42/I                        LocalMux                       0              6832   +INF  RISE       1
I__42/O                        LocalMux                     330              7162   +INF  RISE       1
I__43/I                        IoInMux                        0              7162   +INF  RISE       1
I__43/O                        IoInMux                      259              7421   +INF  RISE       1
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7421   +INF  RISE       1
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9658   +INF  FALL       1
Q_obuf_0_iopad/DIN             IO_PAD                         0              9658   +INF  FALL       1
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353             12012   +INF  FALL       1
Q[0]                           counter                        0             12012   +INF  FALL       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_2_LC_20_1_0/lcout
Path End         : Q[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6421
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   11998
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_2_LC_20_1_0/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       3
I__53/I                        Odrv4                          0              5577   +INF  RISE       1
I__53/O                        Odrv4                        351              5927   +INF  RISE       1
I__56/I                        Span4Mux_v                     0              5927   +INF  RISE       1
I__56/O                        Span4Mux_v                   351              6278   +INF  RISE       1
I__58/I                        Span4Mux_s2_v                  0              6278   +INF  RISE       1
I__58/O                        Span4Mux_s2_v                252              6530   +INF  RISE       1
I__59/I                        IoSpan4Mux                     0              6530   +INF  RISE       1
I__59/O                        IoSpan4Mux                   288              6818   +INF  RISE       1
I__60/I                        LocalMux                       0              6818   +INF  RISE       1
I__60/O                        LocalMux                     330              7148   +INF  RISE       1
I__61/I                        IoInMux                        0              7148   +INF  RISE       1
I__61/O                        IoInMux                      259              7407   +INF  RISE       1
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7407   +INF  RISE       1
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9644   +INF  FALL       1
Q_obuf_2_iopad/DIN             IO_PAD                         0              9644   +INF  FALL       1
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             11998   +INF  FALL       1
Q[2]                           counter                        0             11998   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_3_LC_20_1_5/in0
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       4
I__23/I                 LocalMux                       0              5577   1066  FALL       1
I__23/O                 LocalMux                     309              5885   1066  FALL       1
I__25/I                 InMux                          0              5885   1066  FALL       1
I__25/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_3_LC_20_1_5/in0    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_3_LC_20_1_5/lcout
Path End         : QZ0Z_3_LC_20_1_5/in3
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_3_LC_20_1_5/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       2
I__44/I                 LocalMux                       0              5577   1066  FALL       1
I__44/O                 LocalMux                     309              5885   1066  FALL       1
I__46/I                 InMux                          0              5885   1066  FALL       1
I__46/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_3_LC_20_1_5/in3    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_3_LC_20_1_5/in1
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       5
I__33/I                 LocalMux                       0              5577   1066  FALL       1
I__33/O                 LocalMux                     309              5885   1066  FALL       1
I__35/I                 InMux                          0              5885   1066  FALL       1
I__35/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_3_LC_20_1_5/in1    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_2_LC_20_1_0/lcout
Path End         : QZ0Z_2_LC_20_1_0/in3
Capture Clock    : QZ0Z_2_LC_20_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_2_LC_20_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       3
I__52/I                 LocalMux                       0              5577   1066  FALL       1
I__52/O                 LocalMux                     309              5885   1066  FALL       1
I__54/I                 InMux                          0              5885   1066  FALL       1
I__54/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_2_LC_20_1_0/in3    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_1_LC_20_1_6/in1
Capture Clock    : QZ0Z_1_LC_20_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       4
I__23/I                 LocalMux                       0              5577   1066  FALL       1
I__23/O                 LocalMux                     309              5885   1066  FALL       1
I__26/I                 InMux                          0              5885   1066  FALL       1
I__26/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_1_LC_20_1_6/in1    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : QZ0Z_2_LC_20_1_0/in1
Capture Clock    : QZ0Z_2_LC_20_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       4
I__23/I                 LocalMux                       0              5577   1066  FALL       1
I__23/O                 LocalMux                     309              5885   1066  FALL       1
I__27/I                 InMux                          0              5885   1066  FALL       1
I__27/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_2_LC_20_1_0/in1    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_0_LC_20_1_2/in0
Capture Clock    : QZ0Z_0_LC_20_1_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       5
I__33/I                 LocalMux                       0              5577   1066  FALL       1
I__33/O                 LocalMux                     309              5885   1066  FALL       1
I__36/I                 InMux                          0              5885   1066  FALL       1
I__36/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_0_LC_20_1_2/in0    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_1_LC_20_1_6/in0
Capture Clock    : QZ0Z_1_LC_20_1_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       5
I__33/I                 LocalMux                       0              5577   1066  FALL       1
I__33/O                 LocalMux                     309              5885   1066  FALL       1
I__37/I                 InMux                          0              5885   1066  FALL       1
I__37/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_1_LC_20_1_6/in0    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : QZ0Z_2_LC_20_1_0/in0
Capture Clock    : QZ0Z_2_LC_20_1_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       5
I__33/I                 LocalMux                       0              5577   1066  FALL       1
I__33/O                 LocalMux                     309              5885   1066  FALL       1
I__38/I                 InMux                          0              5885   1066  FALL       1
I__38/O                 InMux                        217              6103   1066  FALL       1
QZ0Z_2_LC_20_1_0/in0    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_2_LC_20_1_0/lcout
Path End         : QZ0Z_3_LC_20_1_5/in2
Capture Clock    : QZ0Z_3_LC_20_1_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (counter|Clock:R#1)      0
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       5037
- Setup Time                                        0
----------------------------------------------   ---- 
End-of-path required time (ps)                   5037

Launch Clock Arrival Time (counter|Clock:R#1)      0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       5037
+ Clock To Q                                     540
+ Data Path Delay                                526
---------------------------------------------   ---- 
End-of-path arrival time (ps)                   6103
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_2_LC_20_1_0/lcout  LogicCell40_SEQ_MODE_1000    540              5577   1066  FALL       3
I__52/I                 LocalMux                       0              5577   1066  FALL       1
I__52/O                 LocalMux                     309              5885   1066  FALL       1
I__55/I                 InMux                          0              5885   1066  FALL       1
I__55/O                 InMux                        217              6103   1066  FALL       1
I__57/I                 CascadeMux                     0              6103   1066  FALL       1
I__57/O                 CascadeMux                     0              6103   1066  FALL       1
QZ0Z_3_LC_20_1_5/in2    LogicCell40_SEQ_MODE_1000      0              6103   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_1_LC_20_1_6/lcout
Path End         : Q[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6421
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   11998
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_1_LC_20_1_6/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_1_LC_20_1_6/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       4
I__24/I                        Odrv4                          0              5577   +INF  RISE       1
I__24/O                        Odrv4                        351              5927   +INF  RISE       1
I__28/I                        Span4Mux_v                     0              5927   +INF  RISE       1
I__28/O                        Span4Mux_v                   351              6278   +INF  RISE       1
I__29/I                        Span4Mux_s2_v                  0              6278   +INF  RISE       1
I__29/O                        Span4Mux_s2_v                252              6530   +INF  RISE       1
I__30/I                        IoSpan4Mux                     0              6530   +INF  RISE       1
I__30/O                        IoSpan4Mux                   288              6818   +INF  RISE       1
I__31/I                        LocalMux                       0              6818   +INF  RISE       1
I__31/O                        LocalMux                     330              7148   +INF  RISE       1
I__32/I                        IoInMux                        0              7148   +INF  RISE       1
I__32/O                        IoInMux                      259              7407   +INF  RISE       1
Q_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7407   +INF  RISE       1
Q_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9644   +INF  FALL       1
Q_obuf_1_iopad/DIN             IO_PAD                         0              9644   +INF  FALL       1
Q_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             11998   +INF  FALL       1
Q[1]                           counter                        0             11998   +INF  FALL       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_3_LC_20_1_5/lcout
Path End         : Q[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6701
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12278
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_3_LC_20_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_3_LC_20_1_5/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       2
I__45/I                        Odrv12                         0              5577   +INF  RISE       1
I__45/O                        Odrv12                       491              6068   +INF  RISE       1
I__47/I                        Sp12to4                        0              6068   +INF  RISE       1
I__47/O                        Sp12to4                      428              6495   +INF  RISE       1
I__48/I                        Span4Mux_v                     0              6495   +INF  RISE       1
I__48/O                        Span4Mux_v                   351              6846   +INF  RISE       1
I__49/I                        Span4Mux_s2_v                  0              6846   +INF  RISE       1
I__49/O                        Span4Mux_s2_v                252              7098   +INF  RISE       1
I__50/I                        LocalMux                       0              7098   +INF  RISE       1
I__50/O                        LocalMux                     330              7428   +INF  RISE       1
I__51/I                        IoInMux                        0              7428   +INF  RISE       1
I__51/O                        IoInMux                      259              7688   +INF  RISE       1
Q_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7688   +INF  RISE       1
Q_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9925   +INF  FALL       1
Q_obuf_3_iopad/DIN             IO_PAD                         0              9925   +INF  FALL       1
Q_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             12278   +INF  FALL       1
Q[3]                           counter                        0             12278   +INF  FALL       1


++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_0_LC_20_1_2/lcout
Path End         : Q[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6435
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   12012
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_0_LC_20_1_2/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_0_LC_20_1_2/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       5
I__34/I                        Odrv4                          0              5577   +INF  RISE       1
I__34/O                        Odrv4                        351              5927   +INF  RISE       1
I__39/I                        Span4Mux_h                     0              5927   +INF  RISE       1
I__39/O                        Span4Mux_h                   302              6229   +INF  RISE       1
I__40/I                        Span4Mux_v                     0              6229   +INF  RISE       1
I__40/O                        Span4Mux_v                   351              6579   +INF  RISE       1
I__41/I                        Span4Mux_s2_v                  0              6579   +INF  RISE       1
I__41/O                        Span4Mux_s2_v                252              6832   +INF  RISE       1
I__42/I                        LocalMux                       0              6832   +INF  RISE       1
I__42/O                        LocalMux                     330              7162   +INF  RISE       1
I__43/I                        IoInMux                        0              7162   +INF  RISE       1
I__43/O                        IoInMux                      259              7421   +INF  RISE       1
Q_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7421   +INF  RISE       1
Q_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9658   +INF  FALL       1
Q_obuf_0_iopad/DIN             IO_PAD                         0              9658   +INF  FALL       1
Q_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2353             12012   +INF  FALL       1
Q[0]                           counter                        0             12012   +INF  FALL       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : QZ0Z_2_LC_20_1_0/lcout
Path End         : Q[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (counter|Clock:R#1)       0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        5037
+ Clock To Q                                      540
+ Data Path Delay                                6421
---------------------------------------------   ----- 
End-of-path arrival time (ps)                   11998
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
Clock                                         counter                        0                 0  RISE       1
Clock_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
Clock_ibuf_gb_io_iopad/DOUT                   IO_PAD                       590               590  RISE       1
Clock_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590  RISE       1
Clock_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1207  RISE       1
I__13/I                                       Odrv12                         0              1207  RISE       1
I__13/O                                       Odrv12                       491              1698  RISE       1
I__14/I                                       Span12Mux_h                    0              1698  RISE       1
I__14/O                                       Span12Mux_h                  491              2189  RISE       1
I__15/I                                       Span12Mux_h                    0              2189  RISE       1
I__15/O                                       Span12Mux_h                  491              2680  RISE       1
I__16/I                                       Span12Mux_v                    0              2680  RISE       1
I__16/O                                       Span12Mux_v                  491              3171  RISE       1
I__17/I                                       Span12Mux_s4_h                 0              3171  RISE       1
I__17/O                                       Span12Mux_s4_h               196              3367  RISE       1
I__18/I                                       LocalMux                       0              3367  RISE       1
I__18/O                                       LocalMux                     330              3697  RISE       1
I__19/I                                       IoInMux                        0              3697  RISE       1
I__19/O                                       IoInMux                      259              3956  RISE       1
Clock_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3956  RISE       1
Clock_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4574  RISE       4
I__20/I                                       gio2CtrlBuf                    0              4574  RISE       1
I__20/O                                       gio2CtrlBuf                    0              4574  RISE       1
I__21/I                                       GlobalMux                      0              4574  RISE       1
I__21/O                                       GlobalMux                    154              4728  RISE       1
I__22/I                                       ClkMux                         0              4728  RISE       1
I__22/O                                       ClkMux                       309              5037  RISE       1
QZ0Z_2_LC_20_1_0/clk                          LogicCell40_SEQ_MODE_1000      0              5037  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
QZ0Z_2_LC_20_1_0/lcout         LogicCell40_SEQ_MODE_1000    540              5577   +INF  RISE       3
I__53/I                        Odrv4                          0              5577   +INF  RISE       1
I__53/O                        Odrv4                        351              5927   +INF  RISE       1
I__56/I                        Span4Mux_v                     0              5927   +INF  RISE       1
I__56/O                        Span4Mux_v                   351              6278   +INF  RISE       1
I__58/I                        Span4Mux_s2_v                  0              6278   +INF  RISE       1
I__58/O                        Span4Mux_s2_v                252              6530   +INF  RISE       1
I__59/I                        IoSpan4Mux                     0              6530   +INF  RISE       1
I__59/O                        IoSpan4Mux                   288              6818   +INF  RISE       1
I__60/I                        LocalMux                       0              6818   +INF  RISE       1
I__60/O                        LocalMux                     330              7148   +INF  RISE       1
I__61/I                        IoInMux                        0              7148   +INF  RISE       1
I__61/O                        IoInMux                      259              7407   +INF  RISE       1
Q_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7407   +INF  RISE       1
Q_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              9644   +INF  FALL       1
Q_obuf_2_iopad/DIN             IO_PAD                         0              9644   +INF  FALL       1
Q_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             11998   +INF  FALL       1
Q[2]                           counter                        0             11998   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

