
/Users/muhsinfatih/developer/quadcopter/quadcopter/build/quadcopter.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <enableSysTick>:

void loop();


void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
 8000188:	4b01      	ldr	r3, [pc, #4]	; (8000190 <enableSysTick+0x8>)
 800018a:	2207      	movs	r2, #7
 800018c:	601a      	str	r2, [r3, #0]
 800018e:	4770      	bx	lr
 8000190:	e000e010 	.word	0xe000e010

08000194 <disableSysTick>:
}

void disableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk; // disable
 8000194:	4b01      	ldr	r3, [pc, #4]	; (800019c <disableSysTick+0x8>)
 8000196:	2205      	movs	r2, #5
 8000198:	601a      	str	r2, [r3, #0]
 800019a:	4770      	bx	lr
 800019c:	e000e010 	.word	0xe000e010

080001a0 <SysTick_Handler>:
}

volatile uint32_t msTicks;
void SysTick_Handler() {
	++msTicks;
 80001a0:	4a02      	ldr	r2, [pc, #8]	; (80001ac <SysTick_Handler+0xc>)
 80001a2:	6813      	ldr	r3, [r2, #0]
 80001a4:	3301      	adds	r3, #1
 80001a6:	6013      	str	r3, [r2, #0]
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	20000028 	.word	0x20000028

080001b0 <setSysTick>:
	disableSysTick();
}

// microsecond resolution
void setSysTick() {
	if (SysTick_Config(SystemCoreClock / 1000000)) {
 80001b0:	4b0c      	ldr	r3, [pc, #48]	; (80001e4 <setSysTick+0x34>)
 80001b2:	4a0d      	ldr	r2, [pc, #52]	; (80001e8 <setSysTick+0x38>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	fba2 2303 	umull	r2, r3, r2, r3
 80001ba:	0c9b      	lsrs	r3, r3, #18
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80001bc:	3b01      	subs	r3, #1
 80001be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80001c2:	d300      	bcc.n	80001c6 <setSysTick+0x16>
		// capture error
		while(1);
 80001c4:	e7fe      	b.n	80001c4 <setSysTick+0x14>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80001c6:	4a09      	ldr	r2, [pc, #36]	; (80001ec <setSysTick+0x3c>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80001c8:	4809      	ldr	r0, [pc, #36]	; (80001f0 <setSysTick+0x40>)
	while (msTicks < dlyTicks);
	disableSysTick();
}

// microsecond resolution
void setSysTick() {
 80001ca:	b410      	push	{r4}
 80001cc:	24f0      	movs	r4, #240	; 0xf0
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80001ce:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80001d0:	2100      	movs	r1, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80001d2:	f880 4023 	strb.w	r4, [r0, #35]	; 0x23
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001d6:	2307      	movs	r3, #7
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80001d8:	6091      	str	r1, [r2, #8]
	if (SysTick_Config(SystemCoreClock / 1000000)) {
		// capture error
		while(1);
	}
}
 80001da:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001de:	6013      	str	r3, [r2, #0]
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	20000014 	.word	0x20000014
 80001e8:	431bde83 	.word	0x431bde83
 80001ec:	e000e010 	.word	0xe000e010
 80001f0:	e000ed00 	.word	0xe000ed00

080001f4 <gpio>:



void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	b083      	sub	sp, #12
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
	initStructure.GPIO_Mode = mode;
	initStructure.GPIO_OType = GPIO_OType_PP;
 80001f8:	2500      	movs	r5, #0


void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
 80001fa:	9100      	str	r1, [sp, #0]
	initStructure.GPIO_Mode = mode;
	initStructure.GPIO_OType = GPIO_OType_PP;
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80001fc:	2403      	movs	r4, #3
	initStructure.GPIO_PuPd = PuPd;
	GPIO_Init(GPIOx, &initStructure);
 80001fe:	4669      	mov	r1, sp

void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
	initStructure.GPIO_Mode = mode;
 8000200:	f88d 2004 	strb.w	r2, [sp, #4]
	initStructure.GPIO_OType = GPIO_OType_PP;
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
	initStructure.GPIO_PuPd = PuPd;
 8000204:	f88d 3007 	strb.w	r3, [sp, #7]
void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
	initStructure.GPIO_Mode = mode;
	initStructure.GPIO_OType = GPIO_OType_PP;
 8000208:	f88d 5006 	strb.w	r5, [sp, #6]
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800020c:	f88d 4005 	strb.w	r4, [sp, #5]
	initStructure.GPIO_PuPd = PuPd;
	GPIO_Init(GPIOx, &initStructure);
 8000210:	f000 fc8a 	bl	8000b28 <GPIO_Init>
}
 8000214:	b003      	add	sp, #12
 8000216:	bd30      	pop	{r4, r5, pc}

08000218 <loop>:
	}
	return 0;
}

bool buttonReleased = true;
void loop() {
 8000218:	b510      	push	{r4, lr}
	if(!buttonReleased && !read(GPIOA->IDR, GPIO_Pin_0)){
 800021a:	4c17      	ldr	r4, [pc, #92]	; (8000278 <loop+0x60>)
 800021c:	7823      	ldrb	r3, [r4, #0]
 800021e:	b993      	cbnz	r3, 8000246 <loop+0x2e>
 8000220:	4b16      	ldr	r3, [pc, #88]	; (800027c <loop+0x64>)
 8000222:	691b      	ldr	r3, [r3, #16]
 8000224:	f013 0201 	ands.w	r2, r3, #1
 8000228:	d111      	bne.n	800024e <loop+0x36>
	++msTicks;
}

// (happens every 1ms)
static void delay(__IO uint32_t milliseconds) {
	msTicks = 0;
 800022a:	4b15      	ldr	r3, [pc, #84]	; (8000280 <loop+0x68>)

void loop();


void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
 800022c:	4915      	ldr	r1, [pc, #84]	; (8000284 <loop+0x6c>)
	++msTicks;
}

// (happens every 1ms)
static void delay(__IO uint32_t milliseconds) {
	msTicks = 0;
 800022e:	601a      	str	r2, [r3, #0]
}

bool buttonReleased = true;
void loop() {
	if(!buttonReleased && !read(GPIOA->IDR, GPIO_Pin_0)){
		buttonReleased = true;
 8000230:	2001      	movs	r0, #1

void loop();


void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
 8000232:	2207      	movs	r2, #7
}

bool buttonReleased = true;
void loop() {
	if(!buttonReleased && !read(GPIOA->IDR, GPIO_Pin_0)){
		buttonReleased = true;
 8000234:	7020      	strb	r0, [r4, #0]

void loop();


void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
 8000236:	600a      	str	r2, [r1, #0]
// (happens every 1ms)
static void delay(__IO uint32_t milliseconds) {
	msTicks = 0;
	enableSysTick();
	milliseconds *= 10;
	while (msTicks < milliseconds);
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
 800023e:	d3fb      	bcc.n	8000238 <loop+0x20>
void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
}

void disableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk; // disable
 8000240:	4b10      	ldr	r3, [pc, #64]	; (8000284 <loop+0x6c>)
 8000242:	2205      	movs	r2, #5
 8000244:	601a      	str	r2, [r3, #0]
	if(!buttonReleased && !read(GPIOA->IDR, GPIO_Pin_0)){
		buttonReleased = true;
		delay(200);
	}
	
	if(buttonReleased && read(GPIOA->IDR, GPIO_Pin_0)) {
 8000246:	4b0d      	ldr	r3, [pc, #52]	; (800027c <loop+0x64>)
 8000248:	691b      	ldr	r3, [r3, #16]
 800024a:	07db      	lsls	r3, r3, #31
 800024c:	d400      	bmi.n	8000250 <loop+0x38>
 800024e:	bd10      	pop	{r4, pc}
		GPIO_ToggleBits(GPIOD, GPIO_Pin_14);
 8000250:	480d      	ldr	r0, [pc, #52]	; (8000288 <loop+0x70>)
 8000252:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000256:	f000 fcfd 	bl	8000c54 <GPIO_ToggleBits>
	++msTicks;
}

// (happens every 1ms)
static void delay(__IO uint32_t milliseconds) {
	msTicks = 0;
 800025a:	4b09      	ldr	r3, [pc, #36]	; (8000280 <loop+0x68>)

void loop();


void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
 800025c:	4909      	ldr	r1, [pc, #36]	; (8000284 <loop+0x6c>)
		delay(200);
	}
	
	if(buttonReleased && read(GPIOA->IDR, GPIO_Pin_0)) {
		GPIO_ToggleBits(GPIOD, GPIO_Pin_14);
		buttonReleased = false;
 800025e:	2200      	movs	r2, #0

void loop();


void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
 8000260:	2007      	movs	r0, #7
	++msTicks;
}

// (happens every 1ms)
static void delay(__IO uint32_t milliseconds) {
	msTicks = 0;
 8000262:	601a      	str	r2, [r3, #0]
		delay(200);
	}
	
	if(buttonReleased && read(GPIOA->IDR, GPIO_Pin_0)) {
		GPIO_ToggleBits(GPIOD, GPIO_Pin_14);
		buttonReleased = false;
 8000264:	7022      	strb	r2, [r4, #0]

void loop();


void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
 8000266:	6008      	str	r0, [r1, #0]
// (happens every 1ms)
static void delay(__IO uint32_t milliseconds) {
	msTicks = 0;
	enableSysTick();
	milliseconds *= 10;
	while (msTicks < milliseconds);
 8000268:	681a      	ldr	r2, [r3, #0]
 800026a:	f5b2 6ffa 	cmp.w	r2, #2000	; 0x7d0
 800026e:	d3fb      	bcc.n	8000268 <loop+0x50>
void enableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // enable
}

void disableSysTick() {
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk; // disable
 8000270:	4b04      	ldr	r3, [pc, #16]	; (8000284 <loop+0x6c>)
 8000272:	2205      	movs	r2, #5
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	bd10      	pop	{r4, pc}
 8000278:	20000000 	.word	0x20000000
 800027c:	40020000 	.word	0x40020000
 8000280:	20000028 	.word	0x20000028
 8000284:	e000e010 	.word	0xe000e010
 8000288:	40020c00 	.word	0x40020c00

0800028c <Default_Handler>:
//*****************************************************************************
void Default_Handler(void) {
	// Go into an infinite loop.
	//
	while (1) {
	}
 800028c:	e7fe      	b.n	800028c <Default_Handler>
 800028e:	bf00      	nop

08000290 <Reset_Handler>:
* Input			:
* Output		:
* Return		:
*******************************************************************************/
void Reset_Handler(void)
{
 8000290:	4668      	mov	r0, sp
	//
	// Copy the data segment initializers from flash to SRAM in ROM mode
	//
#if (__RAM_MODE__==0)
	pulSrc = &__sidata;
	for(pulDest = &__data_start__; pulDest < &__data_end__; )
 8000292:	4a16      	ldr	r2, [pc, #88]	; (80002ec <Reset_Handler+0x5c>)
 8000294:	4b16      	ldr	r3, [pc, #88]	; (80002f0 <Reset_Handler+0x60>)
* Input			:
* Output		:
* Return		:
*******************************************************************************/
void Reset_Handler(void)
{
 8000296:	f020 0107 	bic.w	r1, r0, #7
 800029a:	468d      	mov	sp, r1
	//
	// Copy the data segment initializers from flash to SRAM in ROM mode
	//
#if (__RAM_MODE__==0)
	pulSrc = &__sidata;
	for(pulDest = &__data_start__; pulDest < &__data_end__; )
 800029c:	429a      	cmp	r2, r3
* Input			:
* Output		:
* Return		:
*******************************************************************************/
void Reset_Handler(void)
{
 800029e:	b501      	push	{r0, lr}
	//
	// Copy the data segment initializers from flash to SRAM in ROM mode
	//
#if (__RAM_MODE__==0)
	pulSrc = &__sidata;
	for(pulDest = &__data_start__; pulDest < &__data_end__; )
 80002a0:	d20c      	bcs.n	80002bc <Reset_Handler+0x2c>
 80002a2:	43d0      	mvns	r0, r2
 80002a4:	4418      	add	r0, r3
 80002a6:	f020 0003 	bic.w	r0, r0, #3
 80002aa:	4b12      	ldr	r3, [pc, #72]	; (80002f4 <Reset_Handler+0x64>)
 80002ac:	3004      	adds	r0, #4
 80002ae:	4418      	add	r0, r3
	{
		*(pulDest++) = *(pulSrc++);
 80002b0:	f853 1b04 	ldr.w	r1, [r3], #4
 80002b4:	f842 1b04 	str.w	r1, [r2], #4
	//
	// Copy the data segment initializers from flash to SRAM in ROM mode
	//
#if (__RAM_MODE__==0)
	pulSrc = &__sidata;
	for(pulDest = &__data_start__; pulDest < &__data_end__; )
 80002b8:	4283      	cmp	r3, r0
 80002ba:	d1f9      	bne.n	80002b0 <Reset_Handler+0x20>


	//
	// Zero fill the bss segment.
	//
	for(pulDest = &__bss_start__; pulDest < &__bss_end__; )
 80002bc:	4b0e      	ldr	r3, [pc, #56]	; (80002f8 <Reset_Handler+0x68>)
 80002be:	4a0f      	ldr	r2, [pc, #60]	; (80002fc <Reset_Handler+0x6c>)
 80002c0:	4293      	cmp	r3, r2
 80002c2:	d20a      	bcs.n	80002da <Reset_Handler+0x4a>
 80002c4:	43d9      	mvns	r1, r3
 80002c6:	440a      	add	r2, r1
 80002c8:	f022 0203 	bic.w	r2, r2, #3
 80002cc:	3204      	adds	r2, #4
 80002ce:	441a      	add	r2, r3
	{
		*(pulDest++) = 0;
 80002d0:	2100      	movs	r1, #0
 80002d2:	f843 1b04 	str.w	r1, [r3], #4


	//
	// Zero fill the bss segment.
	//
	for(pulDest = &__bss_start__; pulDest < &__bss_end__; )
 80002d6:	4293      	cmp	r3, r2
 80002d8:	d1fb      	bne.n	80002d2 <Reset_Handler+0x42>
	//
	//	Call IEC60335 CPU register tests POST
	//
//	__ASM volatile ("bl _CPUregTestPOST \t\n");

	SystemInit();
 80002da:	f000 f823 	bl	8000324 <SystemInit>

	//
	// Call the application's entry point.
	//
	main();
 80002de:	f000 fcd1 	bl	8000c84 <main>
}
 80002e2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80002e6:	4685      	mov	sp, r0
 80002e8:	4770      	bx	lr
 80002ea:	bf00      	nop
 80002ec:	20000000 	.word	0x20000000
 80002f0:	20000028 	.word	0x20000028
 80002f4:	08000d1c 	.word	0x08000d1c
 80002f8:	20000028 	.word	0x20000028
 80002fc:	2000002c 	.word	0x2000002c

08000300 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
__attribute__((weak)) void NMI_Handler(void)
{
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop

08000304 <HardFault_Handler>:
__attribute__((weak)) void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000304:	e7fe      	b.n	8000304 <HardFault_Handler>
 8000306:	bf00      	nop
__attribute__((weak)) void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000308:	e7fe      	b.n	8000308 <HardFault_Handler+0x4>
 800030a:	bf00      	nop
__attribute__((weak)) void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800030c:	e7fe      	b.n	800030c <HardFault_Handler+0x8>
 800030e:	bf00      	nop
__attribute__((weak)) void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000310:	e7fe      	b.n	8000310 <HardFault_Handler+0xc>
 8000312:	bf00      	nop
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
__attribute__((weak)) void SVC_Handler(void)
{
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
__attribute__((weak)) void DebugMon_Handler(void)
{
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
__attribute__((weak)) void PendSV_Handler(void)
{
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
__attribute__((weak)) void SysTick_Handler(void)
{
 8000320:	4770      	bx	lr
 8000322:	bf00      	nop

08000324 <SystemInit>:
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000324:	4b36      	ldr	r3, [pc, #216]	; (8000400 <SystemInit+0xdc>)

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000326:	4837      	ldr	r0, [pc, #220]	; (8000404 <SystemInit+0xe0>)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000328:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800032a:	2100      	movs	r1, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800032c:	f042 0201 	orr.w	r2, r2, #1
 8000330:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000332:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000334:	681a      	ldr	r2, [r3, #0]
 8000336:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800033a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800033e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000340:	6058      	str	r0, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000342:	681a      	ldr	r2, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000344:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000346:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800034a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800034c:	60d9      	str	r1, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800034e:	9100      	str	r1, [sp, #0]
 8000350:	9101      	str	r1, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000352:	681a      	ldr	r2, [r3, #0]
 8000354:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000358:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800035a:	461a      	mov	r2, r3
 800035c:	e003      	b.n	8000366 <SystemInit+0x42>
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800035e:	9b00      	ldr	r3, [sp, #0]
 8000360:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8000364:	d009      	beq.n	800037a <SystemInit+0x56>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000366:	6813      	ldr	r3, [r2, #0]
 8000368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800036c:	9301      	str	r3, [sp, #4]
    StartUpCounter++;
 800036e:	9b00      	ldr	r3, [sp, #0]
 8000370:	3301      	adds	r3, #1
 8000372:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000374:	9b01      	ldr	r3, [sp, #4]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d0f1      	beq.n	800035e <SystemInit+0x3a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800037a:	4b21      	ldr	r3, [pc, #132]	; (8000400 <SystemInit+0xdc>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8000382:	bf18      	it	ne
 8000384:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000386:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000388:	9b01      	ldr	r3, [sp, #4]
 800038a:	2b01      	cmp	r3, #1
 800038c:	d005      	beq.n	800039a <SystemInit+0x76>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800038e:	4b1e      	ldr	r3, [pc, #120]	; (8000408 <SystemInit+0xe4>)
 8000390:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000394:	609a      	str	r2, [r3, #8]
#endif
}
 8000396:	b002      	add	sp, #8
 8000398:	4770      	bx	lr
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800039a:	4b19      	ldr	r3, [pc, #100]	; (8000400 <SystemInit+0xdc>)
    PWR->CR |= PWR_CR_VOS;
 800039c:	491b      	ldr	r1, [pc, #108]	; (800040c <SystemInit+0xe8>)
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800039e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80003a0:	481b      	ldr	r0, [pc, #108]	; (8000410 <SystemInit+0xec>)
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80003a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80003a6:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80003a8:	680a      	ldr	r2, [r1, #0]
 80003aa:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80003ae:	600a      	str	r2, [r1, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80003b0:	689a      	ldr	r2, [r3, #8]
 80003b2:	609a      	str	r2, [r3, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80003b4:	689a      	ldr	r2, [r3, #8]
 80003b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80003ba:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80003bc:	689a      	ldr	r2, [r3, #8]
 80003be:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80003c2:	609a      	str	r2, [r3, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80003c4:	6058      	str	r0, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003c6:	681a      	ldr	r2, [r3, #0]
 80003c8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80003cc:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003ce:	461a      	mov	r2, r3
 80003d0:	6811      	ldr	r1, [r2, #0]
 80003d2:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <SystemInit+0xdc>)
 80003d4:	0189      	lsls	r1, r1, #6
 80003d6:	d5fb      	bpl.n	80003d0 <SystemInit+0xac>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80003d8:	4a0e      	ldr	r2, [pc, #56]	; (8000414 <SystemInit+0xf0>)
 80003da:	f240 7105 	movw	r1, #1797	; 0x705
 80003de:	6011      	str	r1, [r2, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003e0:	689a      	ldr	r2, [r3, #8]
 80003e2:	f022 0203 	bic.w	r2, r2, #3
 80003e6:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003e8:	689a      	ldr	r2, [r3, #8]
 80003ea:	f042 0202 	orr.w	r2, r2, #2
 80003ee:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003f0:	461a      	mov	r2, r3
 80003f2:	6893      	ldr	r3, [r2, #8]
 80003f4:	f003 030c 	and.w	r3, r3, #12
 80003f8:	2b08      	cmp	r3, #8
 80003fa:	d1fa      	bne.n	80003f2 <SystemInit+0xce>
 80003fc:	e7c7      	b.n	800038e <SystemInit+0x6a>
 80003fe:	bf00      	nop
 8000400:	40023800 	.word	0x40023800
 8000404:	24003010 	.word	0x24003010
 8000408:	e000ed00 	.word	0xe000ed00
 800040c:	40007000 	.word	0x40007000
 8000410:	07405408 	.word	0x07405408
 8000414:	40023c00 	.word	0x40023c00

08000418 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000418:	4818      	ldr	r0, [pc, #96]	; (800047c <SystemCoreClockUpdate+0x64>)
 800041a:	6883      	ldr	r3, [r0, #8]
 800041c:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8000420:	2b04      	cmp	r3, #4
 8000422:	d028      	beq.n	8000476 <SystemCoreClockUpdate+0x5e>
 8000424:	2b08      	cmp	r3, #8
 8000426:	d009      	beq.n	800043c <SystemCoreClockUpdate+0x24>
 8000428:	4b15      	ldr	r3, [pc, #84]	; (8000480 <SystemCoreClockUpdate+0x68>)
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800042a:	4a14      	ldr	r2, [pc, #80]	; (800047c <SystemCoreClockUpdate+0x64>)
 800042c:	4915      	ldr	r1, [pc, #84]	; (8000484 <SystemCoreClockUpdate+0x6c>)
 800042e:	6892      	ldr	r2, [r2, #8]
 8000430:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8000434:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000436:	40d3      	lsrs	r3, r2
 8000438:	610b      	str	r3, [r1, #16]
 800043a:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800043c:	6843      	ldr	r3, [r0, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800043e:	6841      	ldr	r1, [r0, #4]
      
      if (pllsource != 0)
 8000440:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000444:	6843      	ldr	r3, [r0, #4]
 8000446:	bf18      	it	ne
 8000448:	480f      	ldrne	r0, [pc, #60]	; (8000488 <SystemCoreClockUpdate+0x70>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800044a:	f001 023f 	and.w	r2, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800044e:	bf0c      	ite	eq
 8000450:	490b      	ldreq	r1, [pc, #44]	; (8000480 <SystemCoreClockUpdate+0x68>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000452:	fbb0 f1f2 	udivne	r1, r0, r2
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000456:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800045a:	bf08      	it	eq
 800045c:	fbb1 f1f2 	udiveq	r1, r1, r2
 8000460:	fb01 f203 	mul.w	r2, r1, r3
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000464:	4b05      	ldr	r3, [pc, #20]	; (800047c <SystemCoreClockUpdate+0x64>)
 8000466:	685b      	ldr	r3, [r3, #4]
 8000468:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800046c:	3301      	adds	r3, #1
 800046e:	005b      	lsls	r3, r3, #1
      SystemCoreClock = pllvco/pllp;
 8000470:	fbb2 f3f3 	udiv	r3, r2, r3
      break;
 8000474:	e7d9      	b.n	800042a <SystemCoreClockUpdate+0x12>
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
      break;
 8000476:	4b04      	ldr	r3, [pc, #16]	; (8000488 <SystemCoreClockUpdate+0x70>)
 8000478:	e7d7      	b.n	800042a <SystemCoreClockUpdate+0x12>
 800047a:	bf00      	nop
 800047c:	40023800 	.word	0x40023800
 8000480:	00f42400 	.word	0x00f42400
 8000484:	20000004 	.word	0x20000004
 8000488:	007a1200 	.word	0x007a1200

0800048c <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800048c:	4b0f      	ldr	r3, [pc, #60]	; (80004cc <RCC_DeInit+0x40>)

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;

  /* Reset PLLSAICFGR register, only available for STM32F42/43xxx devices */
  RCC->PLLSAICFGR = 0x24003000;
 800048e:	4810      	ldr	r0, [pc, #64]	; (80004d0 <RCC_DeInit+0x44>)
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000490:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000492:	2100      	movs	r1, #0
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000494:	f042 0201 	orr.w	r2, r2, #1
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000498:	b430      	push	{r4, r5}
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800049a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800049c:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42/43xxx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 800049e:	681a      	ldr	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80004a0:	4d0c      	ldr	r5, [pc, #48]	; (80004d4 <RCC_DeInit+0x48>)

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80004a2:	4c0d      	ldr	r4, [pc, #52]	; (80004d8 <RCC_DeInit+0x4c>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42/43xxx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80004a4:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80004a8:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80004ac:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80004ae:	605d      	str	r5, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80004b0:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84

  /* Reset PLLSAICFGR register, only available for STM32F42/43xxx devices */
  RCC->PLLSAICFGR = 0x24003000;
 80004b4:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80004b8:	681a      	ldr	r2, [r3, #0]
 80004ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80004be:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx devices */
  RCC->DCKCFGR = 0x00000000; 

}
 80004c0:	bc30      	pop	{r4, r5}
 
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80004c2:	60d9      	str	r1, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx devices */
  RCC->DCKCFGR = 0x00000000; 
 80004c4:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c

}
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop
 80004cc:	40023800 	.word	0x40023800
 80004d0:	24003000 	.word	0x24003000
 80004d4:	24003010 	.word	0x24003010
 80004d8:	20003000 	.word	0x20003000

080004dc <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 80004dc:	4b02      	ldr	r3, [pc, #8]	; (80004e8 <RCC_HSEConfig+0xc>)
 80004de:	2200      	movs	r2, #0
 80004e0:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 80004e2:	7018      	strb	r0, [r3, #0]
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	40023802 	.word	0x40023802

080004ec <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80004ec:	b082      	sub	sp, #8
  __IO uint32_t startupcounter = 0;
 80004ee:	2300      	movs	r3, #0

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80004f0:	4a0a      	ldr	r2, [pc, #40]	; (800051c <RCC_WaitForHSEStartUp+0x30>)
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t startupcounter = 0;
 80004f2:	9301      	str	r3, [sp, #4]
 80004f4:	e002      	b.n	80004fc <RCC_WaitForHSEStartUp+0x10>
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80004f6:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80004fa:	d008      	beq.n	800050e <RCC_WaitForHSEStartUp+0x22>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80004fc:	6813      	ldr	r3, [r2, #0]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80004fe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 8000502:	9b01      	ldr	r3, [sp, #4]
 8000504:	f103 0301 	add.w	r3, r3, #1
 8000508:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 800050a:	9b01      	ldr	r3, [sp, #4]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800050c:	d0f3      	beq.n	80004f6 <RCC_WaitForHSEStartUp+0xa>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800050e:	4b03      	ldr	r3, [pc, #12]	; (800051c <RCC_WaitForHSEStartUp+0x30>)
 8000510:	6818      	ldr	r0, [r3, #0]
  }
  else
  {
    status = ERROR;
  }
  return (status);
 8000512:	f3c0 4040 	ubfx	r0, r0, #17, #1
}
 8000516:	b002      	add	sp, #8
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	40023800 	.word	0x40023800

08000520 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8000520:	4a03      	ldr	r2, [pc, #12]	; (8000530 <RCC_AdjustHSICalibrationValue+0x10>)
 8000522:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8000524:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000528:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 800052c:	6010      	str	r0, [r2, #0]
 800052e:	4770      	bx	lr
 8000530:	40023800 	.word	0x40023800

08000534 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000534:	4b01      	ldr	r3, [pc, #4]	; (800053c <RCC_HSICmd+0x8>)
 8000536:	6018      	str	r0, [r3, #0]
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	42470000 	.word	0x42470000

08000540 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <RCC_LSEConfig+0x1c>)
 8000542:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000544:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000546:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000548:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 800054a:	d005      	beq.n	8000558 <RCC_LSEConfig+0x18>
 800054c:	2804      	cmp	r0, #4
 800054e:	d102      	bne.n	8000556 <RCC_LSEConfig+0x16>
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8000550:	2205      	movs	r2, #5
 8000552:	701a      	strb	r2, [r3, #0]
 8000554:	4770      	bx	lr
 8000556:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8000558:	7018      	strb	r0, [r3, #0]
      break;
 800055a:	4770      	bx	lr
 800055c:	40023870 	.word	0x40023870

08000560 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8000560:	4b01      	ldr	r3, [pc, #4]	; (8000568 <RCC_LSICmd+0x8>)
 8000562:	6018      	str	r0, [r3, #0]
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	42470e80 	.word	0x42470e80

0800056c <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 800056c:	b430      	push	{r4, r5}
 800056e:	9c02      	ldr	r4, [sp, #8]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8000570:	4d06      	ldr	r5, [pc, #24]	; (800058c <RCC_PLLConfig+0x20>)
 8000572:	ea40 6004 	orr.w	r0, r0, r4, lsl #24
 8000576:	4301      	orrs	r1, r0
 8000578:	085b      	lsrs	r3, r3, #1
 800057a:	3b01      	subs	r3, #1
 800057c:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 8000580:	ea42 4003 	orr.w	r0, r2, r3, lsl #16
 8000584:	6068      	str	r0, [r5, #4]
                 (PLLQ << 24);
}
 8000586:	bc30      	pop	{r4, r5}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	40023800 	.word	0x40023800

08000590 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <RCC_PLLCmd+0x8>)
 8000592:	6018      	str	r0, [r3, #0]
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	42470060 	.word	0x42470060

0800059c <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 800059c:	0709      	lsls	r1, r1, #28
 800059e:	4b03      	ldr	r3, [pc, #12]	; (80005ac <RCC_PLLI2SConfig+0x10>)
 80005a0:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 80005a4:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40023800 	.word	0x40023800

080005b0 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80005b0:	4b01      	ldr	r3, [pc, #4]	; (80005b8 <RCC_PLLI2SCmd+0x8>)
 80005b2:	6018      	str	r0, [r3, #0]
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	42470068 	.word	0x42470068

080005bc <RCC_PLLSAIConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));

  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 80005bc:	0712      	lsls	r2, r2, #28
 80005be:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 80005c2:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <RCC_PLLSAIConfig+0x14>)
 80005c4:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 80005c8:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	40023800 	.word	0x40023800

080005d4 <RCC_PLLSAICmd>:
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 80005d4:	4b01      	ldr	r3, [pc, #4]	; (80005dc <RCC_PLLSAICmd+0x8>)
 80005d6:	6018      	str	r0, [r3, #0]
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	42470070 	.word	0x42470070

080005e0 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80005e0:	4b01      	ldr	r3, [pc, #4]	; (80005e8 <RCC_ClockSecuritySystemCmd+0x8>)
 80005e2:	6018      	str	r0, [r3, #0]
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	4247004c 	.word	0x4247004c

080005ec <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80005ec:	4a03      	ldr	r2, [pc, #12]	; (80005fc <RCC_MCO1Config+0x10>)
 80005ee:	6893      	ldr	r3, [r2, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80005f0:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 80005f4:	4319      	orrs	r1, r3

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80005f6:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80005f8:	6090      	str	r0, [r2, #8]
 80005fa:	4770      	bx	lr
 80005fc:	40023800 	.word	0x40023800

08000600 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8000600:	4a03      	ldr	r2, [pc, #12]	; (8000610 <RCC_MCO2Config+0x10>)
 8000602:	6893      	ldr	r3, [r2, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8000604:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8000608:	4319      	orrs	r1, r3

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 800060a:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 800060c:	6090      	str	r0, [r2, #8]
 800060e:	4770      	bx	lr
 8000610:	40023800 	.word	0x40023800

08000614 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8000614:	4a03      	ldr	r2, [pc, #12]	; (8000624 <RCC_SYSCLKConfig+0x10>)
 8000616:	6893      	ldr	r3, [r2, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8000618:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800061c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800061e:	6090      	str	r0, [r2, #8]
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800

08000628 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000628:	4b02      	ldr	r3, [pc, #8]	; (8000634 <RCC_GetSYSCLKSource+0xc>)
 800062a:	6898      	ldr	r0, [r3, #8]
}
 800062c:	f000 000c 	and.w	r0, r0, #12
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	40023800 	.word	0x40023800

08000638 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8000638:	4a03      	ldr	r2, [pc, #12]	; (8000648 <RCC_HCLKConfig+0x10>)
 800063a:	6893      	ldr	r3, [r2, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800063c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000640:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000642:	6090      	str	r0, [r2, #8]
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	40023800 	.word	0x40023800

0800064c <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800064c:	4a03      	ldr	r2, [pc, #12]	; (800065c <RCC_PCLK1Config+0x10>)
 800064e:	6893      	ldr	r3, [r2, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000650:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000654:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000656:	6090      	str	r0, [r2, #8]
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	40023800 	.word	0x40023800

08000660 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000660:	4a03      	ldr	r2, [pc, #12]	; (8000670 <RCC_PCLK2Config+0x10>)
 8000662:	6893      	ldr	r3, [r2, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8000664:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000668:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800066c:	6090      	str	r0, [r2, #8]
 800066e:	4770      	bx	lr
 8000670:	40023800 	.word	0x40023800

08000674 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000674:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000676:	4c21      	ldr	r4, [pc, #132]	; (80006fc <RCC_GetClocksFreq+0x88>)
 8000678:	68a3      	ldr	r3, [r4, #8]
 800067a:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 800067e:	2b04      	cmp	r3, #4
 8000680:	d01b      	beq.n	80006ba <RCC_GetClocksFreq+0x46>
 8000682:	2b08      	cmp	r3, #8
 8000684:	d01c      	beq.n	80006c0 <RCC_GetClocksFreq+0x4c>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
      break;
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000686:	4b1e      	ldr	r3, [pc, #120]	; (8000700 <RCC_GetClocksFreq+0x8c>)
 8000688:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800068a:	4a1c      	ldr	r2, [pc, #112]	; (80006fc <RCC_GetClocksFreq+0x88>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800068c:	491d      	ldr	r1, [pc, #116]	; (8000704 <RCC_GetClocksFreq+0x90>)
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800068e:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 4;
 8000690:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8000694:	5d0c      	ldrb	r4, [r1, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000696:	40e3      	lsrs	r3, r4
 8000698:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800069a:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 800069c:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 80006a0:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006a2:	fa23 f404 	lsr.w	r4, r3, r4
 80006a6:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80006a8:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
}
 80006aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
  tmp = tmp >> 13;
 80006ae:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 80006b2:	5c8a      	ldrb	r2, [r1, r2]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006b4:	40d3      	lsrs	r3, r2
 80006b6:	60c3      	str	r3, [r0, #12]
}
 80006b8:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006ba:	4b13      	ldr	r3, [pc, #76]	; (8000708 <RCC_GetClocksFreq+0x94>)
 80006bc:	6003      	str	r3, [r0, #0]
      break;
 80006be:	e7e4      	b.n	800068a <RCC_GetClocksFreq+0x16>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80006c0:	6863      	ldr	r3, [r4, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80006c2:	6861      	ldr	r1, [r4, #4]
      
      if (pllsource != 0)
 80006c4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006c8:	6863      	ldr	r3, [r4, #4]
 80006ca:	bf18      	it	ne
 80006cc:	4c0e      	ldrne	r4, [pc, #56]	; (8000708 <RCC_GetClocksFreq+0x94>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80006ce:	f001 023f 	and.w	r2, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006d2:	bf0c      	ite	eq
 80006d4:	490a      	ldreq	r1, [pc, #40]	; (8000700 <RCC_GetClocksFreq+0x8c>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006d6:	fbb4 f1f2 	udivne	r1, r4, r2
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006da:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80006de:	bf08      	it	eq
 80006e0:	fbb1 f1f2 	udiveq	r1, r1, r2
 80006e4:	fb01 f203 	mul.w	r2, r1, r3
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80006e8:	4b04      	ldr	r3, [pc, #16]	; (80006fc <RCC_GetClocksFreq+0x88>)
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80006f0:	3301      	adds	r3, #1
 80006f2:	005b      	lsls	r3, r3, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80006f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006f8:	6003      	str	r3, [r0, #0]
      break;
 80006fa:	e7c6      	b.n	800068a <RCC_GetClocksFreq+0x16>
 80006fc:	40023800 	.word	0x40023800
 8000700:	00f42400 	.word	0x00f42400
 8000704:	20000018 	.word	0x20000018
 8000708:	007a1200 	.word	0x007a1200

0800070c <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 800070c:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8000710:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000714:	d109      	bne.n	800072a <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8000716:	4908      	ldr	r1, [pc, #32]	; (8000738 <RCC_RTCCLKConfig+0x2c>)
 8000718:	688b      	ldr	r3, [r1, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 800071a:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800071e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000722:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000726:	4313      	orrs	r3, r2

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8000728:	608b      	str	r3, [r1, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 800072a:	4a03      	ldr	r2, [pc, #12]	; (8000738 <RCC_RTCCLKConfig+0x2c>)
 800072c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800072e:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8000732:	4318      	orrs	r0, r3
 8000734:	6710      	str	r0, [r2, #112]	; 0x70
 8000736:	4770      	bx	lr
 8000738:	40023800 	.word	0x40023800

0800073c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 800073c:	4b01      	ldr	r3, [pc, #4]	; (8000744 <RCC_RTCCLKCmd+0x8>)
 800073e:	6018      	str	r0, [r3, #0]
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	42470e3c 	.word	0x42470e3c

08000748 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8000748:	4b01      	ldr	r3, [pc, #4]	; (8000750 <RCC_BackupResetCmd+0x8>)
 800074a:	6018      	str	r0, [r3, #0]
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	42470e40 	.word	0x42470e40

08000754 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8000754:	4b01      	ldr	r3, [pc, #4]	; (800075c <RCC_I2SCLKConfig+0x8>)
 8000756:	6018      	str	r0, [r3, #0]
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	4247015c 	.word	0x4247015c

08000760 <RCC_SAIPLLI2SClkDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8000760:	4a04      	ldr	r2, [pc, #16]	; (8000774 <RCC_SAIPLLI2SClkDivConfig+0x14>)
 8000762:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 8000766:	3801      	subs	r0, #1
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 8000768:	f023 031f 	bic.w	r3, r3, #31

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 800076c:	4303      	orrs	r3, r0

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 800076e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000772:	4770      	bx	lr
 8000774:	40023800 	.word	0x40023800

08000778 <RCC_SAIPLLSAIClkDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8000778:	4a05      	ldr	r2, [pc, #20]	; (8000790 <RCC_SAIPLLSAIClkDivConfig+0x18>)
 800077a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 800077e:	3801      	subs	r0, #1
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 8000780:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 8000784:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000788:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800

08000794 <RCC_SAIBlockACLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8000794:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <RCC_SAIBlockACLKConfig+0x14>)
 8000796:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 800079a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
 800079e:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80007a0:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800

080007ac <RCC_SAIBlockBCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
 80007ac:	4a04      	ldr	r2, [pc, #16]	; (80007c0 <RCC_SAIBlockBCLKConfig+0x14>)
 80007ae:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 80007b2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
 80007b6:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80007b8:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40023800 	.word	0x40023800

080007c4 <RCC_LTDCCLKDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 80007c4:	4a04      	ldr	r2, [pc, #16]	; (80007d8 <RCC_LTDCCLKDivConfig+0x14>)
 80007c6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 80007ca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 80007ce:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80007d0:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800

080007dc <RCC_TIMCLKPresConfig>:
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 80007dc:	4b01      	ldr	r3, [pc, #4]	; (80007e4 <RCC_TIMCLKPresConfig+0x8>)
 80007de:	6018      	str	r0, [r3, #0]
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	424711e0 	.word	0x424711e0

080007e8 <RCC_AHB1PeriphClockCmd>:
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <RCC_AHB1PeriphClockCmd+0x14>)
 80007ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007ec:	b919      	cbnz	r1, 80007f6 <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007ee:	ea23 0000 	bic.w	r0, r3, r0
 80007f2:	6310      	str	r0, [r2, #48]	; 0x30
 80007f4:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007f6:	4318      	orrs	r0, r3
 80007f8:	6310      	str	r0, [r2, #48]	; 0x30
 80007fa:	4770      	bx	lr
 80007fc:	40023800 	.word	0x40023800

08000800 <RCC_AHB2PeriphClockCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000800:	4a04      	ldr	r2, [pc, #16]	; (8000814 <RCC_AHB2PeriphClockCmd+0x14>)
 8000802:	6b53      	ldr	r3, [r2, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000804:	b919      	cbnz	r1, 800080e <RCC_AHB2PeriphClockCmd+0xe>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8000806:	ea23 0000 	bic.w	r0, r3, r0
 800080a:	6350      	str	r0, [r2, #52]	; 0x34
 800080c:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800080e:	4318      	orrs	r0, r3
 8000810:	6350      	str	r0, [r2, #52]	; 0x34
 8000812:	4770      	bx	lr
 8000814:	40023800 	.word	0x40023800

08000818 <RCC_AHB3PeriphClockCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000818:	4a04      	ldr	r2, [pc, #16]	; (800082c <RCC_AHB3PeriphClockCmd+0x14>)
 800081a:	6b93      	ldr	r3, [r2, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800081c:	b919      	cbnz	r1, 8000826 <RCC_AHB3PeriphClockCmd+0xe>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 800081e:	ea23 0000 	bic.w	r0, r3, r0
 8000822:	6390      	str	r0, [r2, #56]	; 0x38
 8000824:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000826:	4318      	orrs	r0, r3
 8000828:	6390      	str	r0, [r2, #56]	; 0x38
 800082a:	4770      	bx	lr
 800082c:	40023800 	.word	0x40023800

08000830 <RCC_APB1PeriphClockCmd>:
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000830:	4a04      	ldr	r2, [pc, #16]	; (8000844 <RCC_APB1PeriphClockCmd+0x14>)
 8000832:	6c13      	ldr	r3, [r2, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000834:	b919      	cbnz	r1, 800083e <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000836:	ea23 0000 	bic.w	r0, r3, r0
 800083a:	6410      	str	r0, [r2, #64]	; 0x40
 800083c:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800083e:	4318      	orrs	r0, r3
 8000840:	6410      	str	r0, [r2, #64]	; 0x40
 8000842:	4770      	bx	lr
 8000844:	40023800 	.word	0x40023800

08000848 <RCC_APB2PeriphClockCmd>:
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000848:	4a04      	ldr	r2, [pc, #16]	; (800085c <RCC_APB2PeriphClockCmd+0x14>)
 800084a:	6c53      	ldr	r3, [r2, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800084c:	b919      	cbnz	r1, 8000856 <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800084e:	ea23 0000 	bic.w	r0, r3, r0
 8000852:	6450      	str	r0, [r2, #68]	; 0x44
 8000854:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000856:	4318      	orrs	r0, r3
 8000858:	6450      	str	r0, [r2, #68]	; 0x44
 800085a:	4770      	bx	lr
 800085c:	40023800 	.word	0x40023800

08000860 <RCC_AHB1PeriphResetCmd>:
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8000860:	4a04      	ldr	r2, [pc, #16]	; (8000874 <RCC_AHB1PeriphResetCmd+0x14>)
 8000862:	6913      	ldr	r3, [r2, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000864:	b919      	cbnz	r1, 800086e <RCC_AHB1PeriphResetCmd+0xe>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8000866:	ea23 0000 	bic.w	r0, r3, r0
 800086a:	6110      	str	r0, [r2, #16]
 800086c:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 800086e:	4318      	orrs	r0, r3
 8000870:	6110      	str	r0, [r2, #16]
 8000872:	4770      	bx	lr
 8000874:	40023800 	.word	0x40023800

08000878 <RCC_AHB2PeriphResetCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000878:	4a04      	ldr	r2, [pc, #16]	; (800088c <RCC_AHB2PeriphResetCmd+0x14>)
 800087a:	6953      	ldr	r3, [r2, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800087c:	b919      	cbnz	r1, 8000886 <RCC_AHB2PeriphResetCmd+0xe>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 800087e:	ea23 0000 	bic.w	r0, r3, r0
 8000882:	6150      	str	r0, [r2, #20]
 8000884:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000886:	4318      	orrs	r0, r3
 8000888:	6150      	str	r0, [r2, #20]
 800088a:	4770      	bx	lr
 800088c:	40023800 	.word	0x40023800

08000890 <RCC_AHB3PeriphResetCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8000890:	4a04      	ldr	r2, [pc, #16]	; (80008a4 <RCC_AHB3PeriphResetCmd+0x14>)
 8000892:	6993      	ldr	r3, [r2, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000894:	b919      	cbnz	r1, 800089e <RCC_AHB3PeriphResetCmd+0xe>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8000896:	ea23 0000 	bic.w	r0, r3, r0
 800089a:	6190      	str	r0, [r2, #24]
 800089c:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 800089e:	4318      	orrs	r0, r3
 80008a0:	6190      	str	r0, [r2, #24]
 80008a2:	4770      	bx	lr
 80008a4:	40023800 	.word	0x40023800

080008a8 <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80008a8:	4a04      	ldr	r2, [pc, #16]	; (80008bc <RCC_APB1PeriphResetCmd+0x14>)
 80008aa:	6a13      	ldr	r3, [r2, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008ac:	b919      	cbnz	r1, 80008b6 <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80008ae:	ea23 0000 	bic.w	r0, r3, r0
 80008b2:	6210      	str	r0, [r2, #32]
 80008b4:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80008b6:	4318      	orrs	r0, r3
 80008b8:	6210      	str	r0, [r2, #32]
 80008ba:	4770      	bx	lr
 80008bc:	40023800 	.word	0x40023800

080008c0 <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80008c0:	4a04      	ldr	r2, [pc, #16]	; (80008d4 <RCC_APB2PeriphResetCmd+0x14>)
 80008c2:	6a53      	ldr	r3, [r2, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008c4:	b919      	cbnz	r1, 80008ce <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80008c6:	ea23 0000 	bic.w	r0, r3, r0
 80008ca:	6250      	str	r0, [r2, #36]	; 0x24
 80008cc:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80008ce:	4318      	orrs	r0, r3
 80008d0:	6250      	str	r0, [r2, #36]	; 0x24
 80008d2:	4770      	bx	lr
 80008d4:	40023800 	.word	0x40023800

080008d8 <RCC_AHB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80008d8:	4a04      	ldr	r2, [pc, #16]	; (80008ec <RCC_AHB1PeriphClockLPModeCmd+0x14>)
 80008da:	6d13      	ldr	r3, [r2, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008dc:	b919      	cbnz	r1, 80008e6 <RCC_AHB1PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 80008de:	ea23 0000 	bic.w	r0, r3, r0
 80008e2:	6510      	str	r0, [r2, #80]	; 0x50
 80008e4:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80008e6:	4318      	orrs	r0, r3
 80008e8:	6510      	str	r0, [r2, #80]	; 0x50
 80008ea:	4770      	bx	lr
 80008ec:	40023800 	.word	0x40023800

080008f0 <RCC_AHB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 80008f0:	4a04      	ldr	r2, [pc, #16]	; (8000904 <RCC_AHB2PeriphClockLPModeCmd+0x14>)
 80008f2:	6d53      	ldr	r3, [r2, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008f4:	b919      	cbnz	r1, 80008fe <RCC_AHB2PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 80008f6:	ea23 0000 	bic.w	r0, r3, r0
 80008fa:	6550      	str	r0, [r2, #84]	; 0x54
 80008fc:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 80008fe:	4318      	orrs	r0, r3
 8000900:	6550      	str	r0, [r2, #84]	; 0x54
 8000902:	4770      	bx	lr
 8000904:	40023800 	.word	0x40023800

08000908 <RCC_AHB3PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000908:	4a04      	ldr	r2, [pc, #16]	; (800091c <RCC_AHB3PeriphClockLPModeCmd+0x14>)
 800090a:	6d93      	ldr	r3, [r2, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800090c:	b919      	cbnz	r1, 8000916 <RCC_AHB3PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 800090e:	ea23 0000 	bic.w	r0, r3, r0
 8000912:	6590      	str	r0, [r2, #88]	; 0x58
 8000914:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000916:	4318      	orrs	r0, r3
 8000918:	6590      	str	r0, [r2, #88]	; 0x58
 800091a:	4770      	bx	lr
 800091c:	40023800 	.word	0x40023800

08000920 <RCC_APB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000920:	4a04      	ldr	r2, [pc, #16]	; (8000934 <RCC_APB1PeriphClockLPModeCmd+0x14>)
 8000922:	6e13      	ldr	r3, [r2, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000924:	b919      	cbnz	r1, 800092e <RCC_APB1PeriphClockLPModeCmd+0xe>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8000926:	ea23 0000 	bic.w	r0, r3, r0
 800092a:	6610      	str	r0, [r2, #96]	; 0x60
 800092c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800092e:	4318      	orrs	r0, r3
 8000930:	6610      	str	r0, [r2, #96]	; 0x60
 8000932:	4770      	bx	lr
 8000934:	40023800 	.word	0x40023800

08000938 <RCC_APB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000938:	4a04      	ldr	r2, [pc, #16]	; (800094c <RCC_APB2PeriphClockLPModeCmd+0x14>)
 800093a:	6e53      	ldr	r3, [r2, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800093c:	b919      	cbnz	r1, 8000946 <RCC_APB2PeriphClockLPModeCmd+0xe>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 800093e:	ea23 0000 	bic.w	r0, r3, r0
 8000942:	6650      	str	r0, [r2, #100]	; 0x64
 8000944:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000946:	4318      	orrs	r0, r3
 8000948:	6650      	str	r0, [r2, #100]	; 0x64
 800094a:	4770      	bx	lr
 800094c:	40023800 	.word	0x40023800

08000950 <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000950:	4a04      	ldr	r2, [pc, #16]	; (8000964 <RCC_ITConfig+0x14>)
 8000952:	7813      	ldrb	r3, [r2, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000954:	b919      	cbnz	r1, 800095e <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8000956:	ea23 0000 	bic.w	r0, r3, r0
 800095a:	7010      	strb	r0, [r2, #0]
 800095c:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800095e:	4318      	orrs	r0, r3
 8000960:	7010      	strb	r0, [r2, #0]
 8000962:	4770      	bx	lr
 8000964:	4002380d 	.word	0x4002380d

08000968 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000968:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 800096a:	2b01      	cmp	r3, #1
 800096c:	d00b      	beq.n	8000986 <RCC_GetFlagStatus+0x1e>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800096e:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8000970:	4b09      	ldr	r3, [pc, #36]	; (8000998 <RCC_GetFlagStatus+0x30>)
 8000972:	bf0c      	ite	eq
 8000974:	6f1a      	ldreq	r2, [r3, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000976:	6f5a      	ldrne	r2, [r3, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000978:	f000 031f 	and.w	r3, r0, #31
 800097c:	fa22 f003 	lsr.w	r0, r2, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8000980:	f000 0001 	and.w	r0, r0, #1
 8000984:	4770      	bx	lr

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <RCC_GetFlagStatus+0x30>)
 8000988:	681a      	ldr	r2, [r3, #0]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800098a:	f000 031f 	and.w	r3, r0, #31
 800098e:	fa22 f003 	lsr.w	r0, r2, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8000992:	f000 0001 	and.w	r0, r0, #1
 8000996:	4770      	bx	lr
 8000998:	40023800 	.word	0x40023800

0800099c <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 800099c:	4a02      	ldr	r2, [pc, #8]	; (80009a8 <RCC_ClearFlag+0xc>)
 800099e:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80009a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009a4:	6753      	str	r3, [r2, #116]	; 0x74
 80009a6:	4770      	bx	lr
 80009a8:	40023800 	.word	0x40023800

080009ac <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80009ac:	4b03      	ldr	r3, [pc, #12]	; (80009bc <RCC_GetITStatus+0x10>)
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 80009b2:	bf14      	ite	ne
 80009b4:	2001      	movne	r0, #1
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800

080009c0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80009c0:	4b01      	ldr	r3, [pc, #4]	; (80009c8 <RCC_ClearITPendingBit+0x8>)
 80009c2:	7018      	strb	r0, [r3, #0]
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	4002380e 	.word	0x4002380e

080009cc <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80009cc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80009ce:	4b4b      	ldr	r3, [pc, #300]	; (8000afc <GPIO_DeInit+0x130>)
 80009d0:	4298      	cmp	r0, r3
 80009d2:	d02a      	beq.n	8000a2a <GPIO_DeInit+0x5e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
 80009d4:	4b4a      	ldr	r3, [pc, #296]	; (8000b00 <GPIO_DeInit+0x134>)
 80009d6:	4298      	cmp	r0, r3
 80009d8:	d031      	beq.n	8000a3e <GPIO_DeInit+0x72>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
 80009da:	4b4a      	ldr	r3, [pc, #296]	; (8000b04 <GPIO_DeInit+0x138>)
 80009dc:	4298      	cmp	r0, r3
 80009de:	d038      	beq.n	8000a52 <GPIO_DeInit+0x86>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
 80009e0:	4b49      	ldr	r3, [pc, #292]	; (8000b08 <GPIO_DeInit+0x13c>)
 80009e2:	4298      	cmp	r0, r3
 80009e4:	d03f      	beq.n	8000a66 <GPIO_DeInit+0x9a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
 80009e6:	4b49      	ldr	r3, [pc, #292]	; (8000b0c <GPIO_DeInit+0x140>)
 80009e8:	4298      	cmp	r0, r3
 80009ea:	d046      	beq.n	8000a7a <GPIO_DeInit+0xae>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
 80009ec:	4b48      	ldr	r3, [pc, #288]	; (8000b10 <GPIO_DeInit+0x144>)
 80009ee:	4298      	cmp	r0, r3
 80009f0:	d04d      	beq.n	8000a8e <GPIO_DeInit+0xc2>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
 80009f2:	4b48      	ldr	r3, [pc, #288]	; (8000b14 <GPIO_DeInit+0x148>)
 80009f4:	4298      	cmp	r0, r3
 80009f6:	d054      	beq.n	8000aa2 <GPIO_DeInit+0xd6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
 80009f8:	4b47      	ldr	r3, [pc, #284]	; (8000b18 <GPIO_DeInit+0x14c>)
 80009fa:	4298      	cmp	r0, r3
 80009fc:	d05b      	beq.n	8000ab6 <GPIO_DeInit+0xea>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
  }

  else if (GPIOx == GPIOI)
 80009fe:	4b47      	ldr	r3, [pc, #284]	; (8000b1c <GPIO_DeInit+0x150>)
 8000a00:	4298      	cmp	r0, r3
 8000a02:	d062      	beq.n	8000aca <GPIO_DeInit+0xfe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
  }
  else if (GPIOx == GPIOJ)
 8000a04:	4b46      	ldr	r3, [pc, #280]	; (8000b20 <GPIO_DeInit+0x154>)
 8000a06:	4298      	cmp	r0, r3
 8000a08:	d06b      	beq.n	8000ae2 <GPIO_DeInit+0x116>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
  }
  else
  {
    if (GPIOx == GPIOK)
 8000a0a:	4b46      	ldr	r3, [pc, #280]	; (8000b24 <GPIO_DeInit+0x158>)
 8000a0c:	4298      	cmp	r0, r3
 8000a0e:	d000      	beq.n	8000a12 <GPIO_DeInit+0x46>
 8000a10:	bd08      	pop	{r3, pc}
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
 8000a12:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000a16:	2101      	movs	r1, #1
 8000a18:	f7ff ff22 	bl	8000860 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8000a1c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000a20:	2100      	movs	r1, #0
    }
  }
}
 8000a22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOK)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8000a26:	f7ff bf1b 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000a2a:	2001      	movs	r0, #1
 8000a2c:	4601      	mov	r1, r0
 8000a2e:	f7ff ff17 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8000a32:	2001      	movs	r0, #1
 8000a34:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000a36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8000a3a:	f7ff bf11 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000a3e:	2002      	movs	r0, #2
 8000a40:	2101      	movs	r1, #1
 8000a42:	f7ff ff0d 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8000a46:	2002      	movs	r0, #2
 8000a48:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000a4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8000a4e:	f7ff bf07 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000a52:	2004      	movs	r0, #4
 8000a54:	2101      	movs	r1, #1
 8000a56:	f7ff ff03 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8000a5a:	2004      	movs	r0, #4
 8000a5c:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000a5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8000a62:	f7ff befd 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000a66:	2008      	movs	r0, #8
 8000a68:	2101      	movs	r1, #1
 8000a6a:	f7ff fef9 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8000a6e:	2008      	movs	r0, #8
 8000a70:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000a72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8000a76:	f7ff bef3 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000a7a:	2010      	movs	r0, #16
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	f7ff feef 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8000a82:	2010      	movs	r0, #16
 8000a84:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000a86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8000a8a:	f7ff bee9 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000a8e:	2020      	movs	r0, #32
 8000a90:	2101      	movs	r1, #1
 8000a92:	f7ff fee5 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8000a96:	2020      	movs	r0, #32
 8000a98:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000a9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8000a9e:	f7ff bedf 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000aa2:	2040      	movs	r0, #64	; 0x40
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	f7ff fedb 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8000aaa:	2040      	movs	r0, #64	; 0x40
 8000aac:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000aae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8000ab2:	f7ff bed5 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8000ab6:	2080      	movs	r0, #128	; 0x80
 8000ab8:	2101      	movs	r1, #1
 8000aba:	f7ff fed1 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8000abe:	2080      	movs	r0, #128	; 0x80
 8000ac0:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000ac2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8000ac6:	f7ff becb 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }

  else if (GPIOx == GPIOI)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8000aca:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000ace:	2101      	movs	r1, #1
 8000ad0:	f7ff fec6 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8000ad4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000ad8:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000ada:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }

  else if (GPIOx == GPIOI)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8000ade:	f7ff bebf 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOJ)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
 8000ae2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	f7ff feba 	bl	8000860 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 8000aec:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000af0:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000af2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
  }
  else if (GPIOx == GPIOJ)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 8000af6:	f7ff beb3 	b.w	8000860 <RCC_AHB1PeriphResetCmd>
 8000afa:	bf00      	nop
 8000afc:	40020000 	.word	0x40020000
 8000b00:	40020400 	.word	0x40020400
 8000b04:	40020800 	.word	0x40020800
 8000b08:	40020c00 	.word	0x40020c00
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	40021400 	.word	0x40021400
 8000b14:	40021800 	.word	0x40021800
 8000b18:	40021c00 	.word	0x40021c00
 8000b1c:	40022000 	.word	0x40022000
 8000b20:	40022400 	.word	0x40022400
 8000b24:	40022800 	.word	0x40022800

08000b28 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b2e:	4613      	mov	r3, r2
 8000b30:	f8d1 e000 	ldr.w	lr, [r1]
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b34:	2701      	movs	r7, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b36:	f04f 0c03 	mov.w	ip, #3
 8000b3a:	e004      	b.n	8000b46 <GPIO_Init+0x1e>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	2b10      	cmp	r3, #16
 8000b40:	f102 0202 	add.w	r2, r2, #2
 8000b44:	d028      	beq.n	8000b98 <GPIO_Init+0x70>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b46:	fa07 f403 	lsl.w	r4, r7, r3
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b4a:	ea04 050e 	and.w	r5, r4, lr

    if (currentpin == pos)
 8000b4e:	42a5      	cmp	r5, r4
 8000b50:	d1f4      	bne.n	8000b3c <GPIO_Init+0x14>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b52:	f8d0 8000 	ldr.w	r8, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b56:	790e      	ldrb	r6, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b58:	fa0c f402 	lsl.w	r4, ip, r2
 8000b5c:	43e4      	mvns	r4, r4
 8000b5e:	ea04 0808 	and.w	r8, r4, r8
 8000b62:	f8c0 8000 	str.w	r8, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b66:	f8d0 8000 	ldr.w	r8, [r0]
 8000b6a:	fa06 f902 	lsl.w	r9, r6, r2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b6e:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b70:	ea49 0808 	orr.w	r8, r9, r8

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b74:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b76:	f8c0 8000 	str.w	r8, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b7a:	d90f      	bls.n	8000b9c <GPIO_Init+0x74>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b7c:	68c5      	ldr	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b7e:	79ce      	ldrb	r6, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b80:	402c      	ands	r4, r5
 8000b82:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b84:	68c5      	ldr	r5, [r0, #12]
 8000b86:	fa06 f402 	lsl.w	r4, r6, r2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b8a:	3301      	adds	r3, #1
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b8c:	432c      	orrs	r4, r5
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b8e:	2b10      	cmp	r3, #16
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b90:	60c4      	str	r4, [r0, #12]
 8000b92:	f102 0202 	add.w	r2, r2, #2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b96:	d1d6      	bne.n	8000b46 <GPIO_Init+0x1e>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000b98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000b9c:	f8d0 9008 	ldr.w	r9, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000ba0:	f891 8005 	ldrb.w	r8, [r1, #5]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ba4:	798e      	ldrb	r6, [r1, #6]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ba6:	ea04 0909 	and.w	r9, r4, r9
 8000baa:	f8c0 9008 	str.w	r9, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000bae:	f8d0 9008 	ldr.w	r9, [r0, #8]
 8000bb2:	fa08 f802 	lsl.w	r8, r8, r2
 8000bb6:	ea48 0809 	orr.w	r8, r8, r9
 8000bba:	f8c0 8008 	str.w	r8, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000bbe:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8000bc2:	ea28 0505 	bic.w	r5, r8, r5
 8000bc6:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000bc8:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8000bcc:	fa06 f503 	lsl.w	r5, r6, r3
 8000bd0:	b2ad      	uxth	r5, r5
 8000bd2:	ea45 0508 	orr.w	r5, r5, r8
 8000bd6:	6045      	str	r5, [r0, #4]
 8000bd8:	e7d0      	b.n	8000b7c <GPIO_Init+0x54>
 8000bda:	bf00      	nop

08000bdc <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000bdc:	2300      	movs	r3, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000bde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000be2:	6002      	str	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000be4:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000be6:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000be8:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000bea:	71c3      	strb	r3, [r0, #7]
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bf0:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8000bf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bf6:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8000bf8:	9b01      	ldr	r3, [sp, #4]
 8000bfa:	430b      	orrs	r3, r1
 8000bfc:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000bfe:	9b01      	ldr	r3, [sp, #4]
 8000c00:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8000c02:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8000c08:	69c3      	ldr	r3, [r0, #28]
 8000c0a:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8000c0c:	69c3      	ldr	r3, [r0, #28]
 8000c0e:	9301      	str	r3, [sp, #4]
}
 8000c10:	b002      	add	sp, #8
 8000c12:	4770      	bx	lr

08000c14 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000c14:	6903      	ldr	r3, [r0, #16]
 8000c16:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8000c18:	bf14      	ite	ne
 8000c1a:	2001      	movne	r0, #1
 8000c1c:	2000      	moveq	r0, #0
 8000c1e:	4770      	bx	lr

08000c20 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000c20:	6900      	ldr	r0, [r0, #16]
}
 8000c22:	b280      	uxth	r0, r0
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000c28:	6943      	ldr	r3, [r0, #20]
 8000c2a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8000c2c:	bf14      	ite	ne
 8000c2e:	2001      	movne	r0, #1
 8000c30:	2000      	moveq	r0, #0
 8000c32:	4770      	bx	lr

08000c34 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000c34:	6940      	ldr	r0, [r0, #20]
}
 8000c36:	b280      	uxth	r0, r0
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000c3c:	8301      	strh	r1, [r0, #24]
 8000c3e:	4770      	bx	lr

08000c40 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000c40:	8341      	strh	r1, [r0, #26]
 8000c42:	4770      	bx	lr

08000c44 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000c44:	b90a      	cbnz	r2, 8000c4a <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8000c46:	8341      	strh	r1, [r0, #26]
 8000c48:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000c4a:	8301      	strh	r1, [r0, #24]
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8000c50:	6141      	str	r1, [r0, #20]
 8000c52:	4770      	bx	lr

08000c54 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000c54:	6943      	ldr	r3, [r0, #20]
 8000c56:	4059      	eors	r1, r3
 8000c58:	6141      	str	r1, [r0, #20]
 8000c5a:	4770      	bx	lr

08000c5c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c5c:	08cb      	lsrs	r3, r1, #3
 8000c5e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c62:	f001 0107 	and.w	r1, r1, #7
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c66:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c68:	0089      	lsls	r1, r1, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c6a:	6a04      	ldr	r4, [r0, #32]
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	408b      	lsls	r3, r1
 8000c70:	ea24 0303 	bic.w	r3, r4, r3
 8000c74:	6203      	str	r3, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000c76:	6a03      	ldr	r3, [r0, #32]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
}
 8000c78:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c7c:	408a      	lsls	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000c7e:	4313      	orrs	r3, r2
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000c80:	6203      	str	r3, [r0, #32]
}
 8000c82:	4770      	bx	lr

08000c84 <main>:
	disableSysTick();
}

// microsecond resolution
void setSysTick() {
	if (SysTick_Config(SystemCoreClock / 1000000)) {
 8000c84:	4b1f      	ldr	r3, [pc, #124]	; (8000d04 <main+0x80>)
 8000c86:	4a20      	ldr	r2, [pc, #128]	; (8000d08 <main+0x84>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c8e:	0c9b      	lsrs	r3, r3, #18
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8000c90:	3b01      	subs	r3, #1
 8000c92:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c96:	d300      	bcc.n	8000c9a <main+0x16>
 8000c98:	e7fe      	b.n	8000c98 <main+0x14>
	initStructure.GPIO_PuPd = PuPd;
	GPIO_Init(GPIOx, &initStructure);
}


int main() {
 8000c9a:	b500      	push	{lr}

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000c9c:	4a1b      	ldr	r2, [pc, #108]	; (8000d0c <main+0x88>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000c9e:	491c      	ldr	r1, [pc, #112]	; (8000d10 <main+0x8c>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000ca0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000ca2:	2400      	movs	r4, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca4:	2307      	movs	r3, #7
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000ca6:	20f0      	movs	r0, #240	; 0xf0
 8000ca8:	b083      	sub	sp, #12
 8000caa:	f881 0023 	strb.w	r0, [r1, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000cae:	6094      	str	r4, [r2, #8]
	setSysTick();

	// enable GPIOx clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000cb0:	2008      	movs	r0, #8
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cb2:	6013      	str	r3, [r2, #0]
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	f7ff fd97 	bl	80007e8 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4601      	mov	r1, r0
 8000cbe:	f7ff fd93 	bl	80007e8 <RCC_AHB1PeriphClockCmd>

void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
	initStructure.GPIO_Mode = mode;
 8000cc2:	2601      	movs	r6, #1
	initStructure.GPIO_OType = GPIO_OType_PP;
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
	initStructure.GPIO_PuPd = PuPd;
	GPIO_Init(GPIOx, &initStructure);
 8000cc4:	4669      	mov	r1, sp


void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
 8000cc6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
	initStructure.GPIO_Mode = mode;
	initStructure.GPIO_OType = GPIO_OType_PP;
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000cca:	2503      	movs	r5, #3
	initStructure.GPIO_PuPd = PuPd;
	GPIO_Init(GPIOx, &initStructure);
 8000ccc:	4811      	ldr	r0, [pc, #68]	; (8000d14 <main+0x90>)
void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
	initStructure.GPIO_Mode = mode;
	initStructure.GPIO_OType = GPIO_OType_PP;
 8000cce:	f88d 4006 	strb.w	r4, [sp, #6]
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
	initStructure.GPIO_PuPd = PuPd;
 8000cd2:	f88d 4007 	strb.w	r4, [sp, #7]


void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
 8000cd6:	9300      	str	r3, [sp, #0]
	initStructure.GPIO_Mode = mode;
 8000cd8:	f88d 6004 	strb.w	r6, [sp, #4]
	initStructure.GPIO_OType = GPIO_OType_PP;
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000cdc:	f88d 5005 	strb.w	r5, [sp, #5]
	initStructure.GPIO_PuPd = PuPd;
	GPIO_Init(GPIOx, &initStructure);
 8000ce0:	f7ff ff22 	bl	8000b28 <GPIO_Init>
 8000ce4:	4669      	mov	r1, sp
 8000ce6:	480c      	ldr	r0, [pc, #48]	; (8000d18 <main+0x94>)


void gpio(GPIO_TypeDef* GPIOx, uint32_t pin, GPIOMode_TypeDef mode, GPIOPuPd_TypeDef PuPd) {
	GPIO_InitTypeDef initStructure;
	
	initStructure.GPIO_Pin = pin;
 8000ce8:	9600      	str	r6, [sp, #0]
	initStructure.GPIO_Mode = mode;
 8000cea:	f88d 4004 	strb.w	r4, [sp, #4]
	initStructure.GPIO_OType = GPIO_OType_PP;
 8000cee:	f88d 4006 	strb.w	r4, [sp, #6]
	initStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000cf2:	f88d 5005 	strb.w	r5, [sp, #5]
	initStructure.GPIO_PuPd = PuPd;
 8000cf6:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(GPIOx, &initStructure);
 8000cfa:	f7ff ff15 	bl	8000b28 <GPIO_Init>
		 GPIO_Pin_0,
		 INPUT,
		 NOPULL);
//	GPIO_SetBits(GPIOD, GPIO_Pin_14);
	while(true) {
		loop();
 8000cfe:	f7ff fa8b 	bl	8000218 <loop>
	}
 8000d02:	e7fc      	b.n	8000cfe <main+0x7a>
 8000d04:	20000014 	.word	0x20000014
 8000d08:	431bde83 	.word	0x431bde83
 8000d0c:	e000e010 	.word	0xe000e010
 8000d10:	e000ed00 	.word	0xe000ed00
 8000d14:	40020c00 	.word	0x40020c00
 8000d18:	40020000 	.word	0x40020000
