[Inputs]
clock
=A[31:0]=
=B[31:0]=
=Operation[3:0]=
[Outputs]
Zero
LessThan
=F[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel ALU

