// Seed: 1452528939
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6
);
  supply1 id_8;
  assign id_8 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    input tri1 id_8,
    output tri id_9,
    output uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    input wire id_15,
    output wand id_16,
    input tri0 id_17,
    output tri0 id_18
);
  xor (id_10, id_6, id_12, id_0, id_13, id_1, id_2, id_14, id_5, id_3, id_15, id_8);
  module_0(
      id_18, id_10, id_6, id_5, id_1, id_3, id_4
  );
endmodule
