# spi-verilog-master-core
Verilog HDL implementation of an SPI (Serial Peripheral Interface) Master Core with full-duplex data transfer, Wishbone compliance, and modular architecture. Includes testbenches, simulation waveforms, and project documentation.
