#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xa3e0f0 .scope module, "CPU_tb" "CPU_tb" 2 4;
 .timescale 0 0;
v0xa63b40_0 .net "ALUOutReg", 31 0, v0xa5e6e0_0; 1 drivers
v0xa63c50_0 .var "Clock", 0 0;
v0xa63cd0_0 .net "Cycle", 31 0, v0xa5ea00_0; 1 drivers
v0xa63d50_0 .net "Instruction", 31 0, v0xa5ceb0_0; 1 drivers
v0xa63dd0_0 .net "PCReg", 31 0, v0xa5f8e0_0; 1 drivers
v0xa63ea0_0 .net "RegA", 31 0, v0xa5fd80_0; 1 drivers
v0xa63f70_0 .net "RegB", 31 0, v0xa60000_0; 1 drivers
v0xa63ff0_0 .net "State", 3 0, v0xa62980_0; 1 drivers
S_0xa3b500 .scope module, "cpu" "CPU" 2 13, 3 5, S_0xa3e0f0;
 .timescale 0 0;
v0xa62af0_0 .net "ALUOp", 1 0, v0xa61c20_0; 1 drivers
v0xa62b70_0 .alias "ALUOutReg", 31 0, v0xa63b40_0;
v0xa62bf0_0 .net "ALUSrcA", 0 0, v0xa61d10_0; 1 drivers
v0xa62cc0_0 .net "ALUSrcB", 1 0, v0xa61d90_0; 1 drivers
v0xa62d40_0 .net "Clock", 0 0, v0xa63c50_0; 1 drivers
v0xa62dc0_0 .alias "Cycle", 31 0, v0xa63cd0_0;
v0xa62e80_0 .net "Func", 5 0, C4<zzzzzz>; 0 drivers
v0xa62f00_0 .net "IRWrite", 0 0, v0xa61ff0_0; 1 drivers
v0xa62fd0_0 .alias "Instruction", 31 0, v0xa63d50_0;
v0xa630a0_0 .net "IorD", 0 0, v0xa620c0_0; 1 drivers
v0xa63120_0 .net "MemRead", 0 0, v0xa62140_0; 1 drivers
v0xa631a0_0 .net "MemWrite", 0 0, v0xa62210_0; 1 drivers
v0xa63220_0 .net "MemtoReg", 1 0, v0xa622e0_0; 1 drivers
v0xa632a0_0 .net "Opcode", 5 0, L_0xa65080; 1 drivers
v0xa63430_0 .net "Overflow", 0 0, v0xa5bbb0_0; 1 drivers
v0xa634b0_0 .alias "PCReg", 31 0, v0xa63dd0_0;
v0xa63320_0 .net "PCSource", 1 0, v0xa62580_0; 1 drivers
v0xa635c0_0 .net "PCWrite", 0 0, v0xa62650_0; 1 drivers
v0xa63530_0 .net "PCWriteCond", 0 0, v0xa62750_0; 1 drivers
v0xa63730_0 .alias "RegA", 31 0, v0xa63ea0_0;
v0xa63640_0 .alias "RegB", 31 0, v0xa63f70_0;
v0xa638b0_0 .net "RegDst", 1 0, v0xa627d0_0; 1 drivers
v0xa637b0_0 .net "RegWrite", 0 0, v0xa626d0_0; 1 drivers
v0xa639f0_0 .alias "State", 3 0, v0xa63ff0_0;
v0xa63930_0 .net "Zero", 0 0, v0xa5bc30_0; 1 drivers
S_0xa60800 .scope module, "control" "Control" 3 15, 4 2, S_0xa3b500;
 .timescale 0 0;
P_0xa608f8 .param/l "ADDI" 4 34, C4<010100>;
P_0xa60920 .param/l "ANDI" 4 36, C4<011000>;
P_0xa60948 .param/l "BEQ" 4 49, C4<010000>;
P_0xa60970 .param/l "BNEQ" 4 50, C4<010001>;
P_0xa60998 .param/l "BranchCompletion" 4 23, C4<1000>;
P_0xa609c0 .param/l "ComputeAddrI" 4 17, C4<0010>;
P_0xa609e8 .param/l "ComputeAddrR" 4 29, C4<1110>;
P_0xa60a10 .param/l "ComputeImm" 4 27, C4<1100>;
P_0xa60a38 .param/l "Execution" 4 21, C4<0110>;
P_0xa60a60 .param/l "ImmCompletion" 4 26, C4<1011>;
P_0xa60a88 .param/l "InstrDecode" 4 16, C4<0001>;
P_0xa60ab0 .param/l "InstrFetch" 4 15, C4<0000>;
P_0xa60ad8 .param/l "J" 4 51, C4<001100>;
P_0xa60b00 .param/l "JAL" 4 52, C4<001101>;
P_0xa60b28 .param/l "JALR" 4 54, C4<001111>;
P_0xa60b50 .param/l "JR" 4 53, C4<001110>;
P_0xa60b78 .param/l "JumpCompletion" 4 25, C4<1010>;
P_0xa60ba0 .param/l "JumpLink" 4 24, C4<1001>;
P_0xa60bc8 .param/l "JumpRegister" 4 28, C4<1101>;
P_0xa60bf0 .param/l "LHI" 4 42, C4<011011>;
P_0xa60c18 .param/l "LW" 4 59, C4<100000>;
P_0xa60c40 .param/l "LWI" 4 55, C4<000100>;
P_0xa60c68 .param/l "MemReadAccess" 4 18, C4<0011>;
P_0xa60c90 .param/l "MemWriteAccess" 4 20, C4<0101>;
P_0xa60cb8 .param/l "ORI" 4 37, C4<011001>;
P_0xa60ce0 .param/l "RTYPE" 4 33, C4<000000>;
P_0xa60d08 .param/l "RTypeCompletion" 4 22, C4<0111>;
P_0xa60d30 .param/l "SEQI" 4 43, C4<100000>;
P_0xa60d58 .param/l "SGEI" 4 48, C4<101010>;
P_0xa60d80 .param/l "SGTI" 4 47, C4<101000>;
P_0xa60da8 .param/l "SLEI" 4 46, C4<100110>;
P_0xa60dd0 .param/l "SLLI" 4 39, C4<011100>;
P_0xa60df8 .param/l "SLTI" 4 45, C4<100100>;
P_0xa60e20 .param/l "SNEI" 4 44, C4<100010>;
P_0xa60e48 .param/l "SRAI" 4 41, C4<011111>;
P_0xa60e70 .param/l "SRLI" 4 40, C4<011110>;
P_0xa60e98 .param/l "SUBI" 4 35, C4<010110>;
P_0xa60ec0 .param/l "SW" 4 60, C4<101000>;
P_0xa60ee8 .param/l "SWI" 4 56, C4<001000>;
P_0xa60f10 .param/l "WriteBack" 4 19, C4<0100>;
P_0xa60f38 .param/l "XORI" 4 38, C4<011010>;
v0xa61c20_0 .var "ALUOp", 1 0;
v0xa61d10_0 .var "ALUSrcA", 0 0;
v0xa61d90_0 .var "ALUSrcB", 1 0;
v0xa61e60_0 .alias "Clock", 0 0, v0xa62d40_0;
v0xa61f70_0 .alias "Func", 5 0, v0xa62e80_0;
v0xa61ff0_0 .var "IRWrite", 0 0;
v0xa620c0_0 .var "IorD", 0 0;
v0xa62140_0 .var "MemRead", 0 0;
v0xa62210_0 .var "MemWrite", 0 0;
v0xa622e0_0 .var "MemtoReg", 1 0;
v0xa623c0_0 .alias "Opcode", 5 0, v0xa632a0_0;
v0xa62440_0 .alias "Overflow", 0 0, v0xa63430_0;
v0xa62580_0 .var "PCSource", 1 0;
v0xa62650_0 .var "PCWrite", 0 0;
v0xa62750_0 .var "PCWriteCond", 0 0;
v0xa627d0_0 .var "RegDst", 1 0;
v0xa626d0_0 .var "RegWrite", 0 0;
v0xa62980_0 .var "State", 3 0;
v0xa62850_0 .alias "Zero", 0 0, v0xa63930_0;
E_0xa61bd0 .event edge, v0xa62980_0;
S_0xa3b320 .scope module, "data_path" "DataPath" 3 20, 5 9, S_0xa3b500;
 .timescale 0 0;
L_0xa62360 .functor OR 1, v0xa62750_0, v0xa62650_0, C4<0>, C4<0>;
L_0xa66f30 .functor BUFZ 32, v0xa60000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa5e4f0_0 .net "ALUControl", 3 0, v0xa5b2d0_0; 1 drivers
v0xa5e590_0 .alias "ALUOp", 1 0, v0xa62af0_0;
v0xa5e610_0 .net "ALUOut", 31 0, v0xa5baf0_0; 1 drivers
v0xa5e6e0_0 .var "ALUOutReg", 31 0;
v0xa5e7b0_0 .alias "ALUSrcA", 0 0, v0xa62bf0_0;
v0xa5e830_0 .alias "ALUSrcB", 1 0, v0xa62cc0_0;
v0xa5e8b0_0 .net "Address", 31 0, L_0xa66080; 1 drivers
v0xa5e930_0 .alias "Clock", 0 0, v0xa62d40_0;
v0xa5ea00_0 .var "Cycle", 31 0;
v0xa5ea80_0 .net "ExtendedImmediate", 31 0, L_0xa668f0; 1 drivers
v0xa5eb00_0 .net "ExtendedImmediateShiftLeft2", 31 0, L_0xa66df0; 1 drivers
v0xa5ebb0_0 .net "ExtendedJumpAddr", 31 0, L_0xa66550; 1 drivers
v0xa5ec60_0 .net "FUNCT", 5 0, L_0xa655d0; 1 drivers
v0xa5ece0_0 .alias "IRWrite", 0 0, v0xa62f00_0;
v0xa5ede0_0 .net "Immediate", 15 0, L_0xa65670; 1 drivers
v0xa5ee90_0 .alias "Instruction", 31 0, v0xa63d50_0;
v0xa5ed60_0 .alias "IorD", 0 0, v0xa630a0_0;
v0xa5efd0_0 .net "JumpAddr", 25 0, L_0xa65710; 1 drivers
v0xa5f0f0_0 .net "MemData", 31 0, L_0xa64f00; 1 drivers
v0xa5f170_0 .var "MemDataReg", 31 0;
v0xa5f050_0 .alias "MemRead", 0 0, v0xa63120_0;
v0xa5f2d0_0 .alias "MemToReg", 1 0, v0xa63220_0;
v0xa5f220_0 .alias "MemWrite", 0 0, v0xa631a0_0;
v0xa5f440_0 .net "MemWriteData", 31 0, L_0xa66f30; 1 drivers
v0xa5f380_0 .net "Op1", 31 0, L_0xa662f0; 1 drivers
v0xa5f5c0_0 .net "Op2", 31 0, v0xa5aa30_0; 1 drivers
v0xa5f510_0 .alias "Opcode", 5 0, v0xa632a0_0;
v0xa5f770_0 .alias "Overflow", 0 0, v0xa63430_0;
v0xa5f640_0 .net "PC", 31 0, v0xa5b030_0; 1 drivers
v0xa5f8e0_0 .var "PCReg", 31 0;
v0xa5f7f0_0 .alias "PCSource", 1 0, v0xa63320_0;
v0xa5fa60_0 .alias "PCWrite", 0 0, v0xa635c0_0;
v0xa5f960_0 .alias "PCWriteCond", 0 0, v0xa63530_0;
v0xa5f9e0_0 .net "PCWriteControl", 0 0, L_0xa62360; 1 drivers
v0xa5fc00_0 .net "RD", 4 0, L_0xa65380; 1 drivers
v0xa5fc80_0 .net "RS", 4 0, L_0xa651b0; 1 drivers
v0xa5fb30_0 .net "RT", 4 0, L_0xa65250; 1 drivers
v0xa5fe30_0 .net "ReadData1", 31 0, L_0xa659d0; 1 drivers
v0xa5fd00_0 .net "ReadData2", 31 0, L_0xa65d70; 1 drivers
v0xa5fd80_0 .var "RegA", 31 0;
v0xa60000_0 .var "RegB", 31 0;
v0xa60080_0 .alias "RegDst", 1 0, v0xa638b0_0;
v0xa5feb0_0 .alias "RegWrite", 0 0, v0xa637b0_0;
v0xa5ff60_0 .net "RegWriteData", 31 0, v0xa59e10_0; 1 drivers
v0xa60270_0 .net "SHAMT", 4 0, L_0xa65420; 1 drivers
v0xa60340_0 .net "WriteAddr", 4 0, v0xa5a420_0; 1 drivers
v0xa60150_0 .alias "Zero", 0 0, v0xa63930_0;
v0xa601d0_0 .net *"_s17", 3 0, L_0xa66470; 1 drivers
v0xa60550_0 .net *"_s18", 1 0, C4<00>; 1 drivers
v0xa605d0_0 .net *"_s23", 0 0, L_0xa66690; 1 drivers
v0xa603c0_0 .net *"_s24", 15 0, L_0xa66730; 1 drivers
v0xa60440_0 .net *"_s29", 29 0, L_0xa66c60; 1 drivers
v0xa604c0_0 .net *"_s30", 1 0, C4<00>; 1 drivers
L_0xa66080 .functor MUXZ 32, v0xa5f8e0_0, v0xa5e6e0_0, v0xa620c0_0, C4<>;
L_0xa662f0 .functor MUXZ 32, v0xa5f8e0_0, v0xa5fd80_0, v0xa61d10_0, C4<>;
L_0xa66470 .part v0xa5f8e0_0, 28, 4;
L_0xa66550 .concat [ 2 26 4 0], C4<00>, L_0xa65710, L_0xa66470;
L_0xa66690 .part L_0xa65670, 15, 1;
LS_0xa66730_0_0 .concat [ 1 1 1 1], L_0xa66690, L_0xa66690, L_0xa66690, L_0xa66690;
LS_0xa66730_0_4 .concat [ 1 1 1 1], L_0xa66690, L_0xa66690, L_0xa66690, L_0xa66690;
LS_0xa66730_0_8 .concat [ 1 1 1 1], L_0xa66690, L_0xa66690, L_0xa66690, L_0xa66690;
LS_0xa66730_0_12 .concat [ 1 1 1 1], L_0xa66690, L_0xa66690, L_0xa66690, L_0xa66690;
L_0xa66730 .concat [ 4 4 4 4], LS_0xa66730_0_0, LS_0xa66730_0_4, LS_0xa66730_0_8, LS_0xa66730_0_12;
L_0xa668f0 .concat [ 16 16 0 0], L_0xa65670, L_0xa66730;
L_0xa66c60 .part L_0xa668f0, 0, 30;
L_0xa66df0 .concat [ 2 30 0 0], C4<00>, L_0xa66c60;
S_0xa5d330 .scope module, "memory" "Memory" 5 41, 6 3, S_0xa3b320;
 .timescale 0 0;
v0xa5d420_0 .alias "Address", 31 0, v0xa5e8b0_0;
v0xa5d4a0_0 .alias "Clock", 0 0, v0xa62d40_0;
v0xa5d570_0 .alias "MemData", 31 0, v0xa5f0f0_0;
v0xa5d5f0_0 .alias "MemRead", 0 0, v0xa63120_0;
v0xa5d6a0_0 .alias "MemWrite", 0 0, v0xa631a0_0;
v0xa5d720 .array "Memory", 1023 0, 7 0;
v0xa5d7a0_0 .alias "WriteData", 31 0, v0xa5f440_0;
v0xa5d820_0 .net *"_s0", 7 0, L_0xa64110; 1 drivers
v0xa5d8f0_0 .net *"_s10", 31 0, L_0xa643e0; 1 drivers
v0xa5d990_0 .net *"_s12", 7 0, L_0xa64520; 1 drivers
v0xa5da30_0 .net *"_s14", 2 0, C4<010>; 1 drivers
v0xa5dad0_0 .net *"_s18", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0xa5dbe0_0 .net *"_s19", 31 0, L_0xa64600; 1 drivers
v0xa5dc80_0 .net *"_s2", 7 0, L_0xa64200; 1 drivers
v0xa5dda0_0 .net *"_s20", 31 0, L_0xa647c0; 1 drivers
v0xa5de40_0 .net *"_s22", 7 0, L_0xa64940; 1 drivers
v0xa5dd00_0 .net *"_s24", 2 0, C4<011>; 1 drivers
v0xa5df90_0 .net *"_s28", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0xa5e0b0_0 .net *"_s29", 31 0, L_0xa64a30; 1 drivers
v0xa5e130_0 .net *"_s30", 31 0, L_0xa64bf0; 1 drivers
v0xa5e010_0 .net *"_s32", 31 0, L_0xa64d30; 1 drivers
v0xa5e260_0 .net *"_s34", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0xa5e1b0_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v0xa5e3a0_0 .net *"_s8", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0xa5e300_0 .net *"_s9", 31 0, L_0xa642a0; 1 drivers
L_0xa64110 .array/port v0xa5d720, L_0xa66080;
L_0xa64200 .array/port v0xa5d720, L_0xa643e0;
L_0xa642a0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0xa643e0 .arith/sum 32, L_0xa66080, L_0xa642a0;
L_0xa64520 .array/port v0xa5d720, L_0xa647c0;
L_0xa64600 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0xa647c0 .arith/sum 32, L_0xa66080, L_0xa64600;
L_0xa64940 .array/port v0xa5d720, L_0xa64bf0;
L_0xa64a30 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0xa64bf0 .arith/sum 32, L_0xa66080, L_0xa64a30;
L_0xa64d30 .concat [ 8 8 8 8], L_0xa64940, L_0xa64520, L_0xa64200, L_0xa64110;
L_0xa64f00 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0xa64d30, v0xa62140_0, C4<>;
S_0xa5cb60 .scope module, "instr_reg" "InstructionRegister" 5 44, 7 1, S_0xa3b320;
 .timescale 0 0;
v0xa5cc50_0 .alias "Clock", 0 0, v0xa62d40_0;
v0xa5ccd0_0 .alias "FUNCT", 5 0, v0xa5ec60_0;
v0xa5cd80_0 .alias "IRWrite", 0 0, v0xa62f00_0;
v0xa5ce00_0 .alias "Immediate", 15 0, v0xa5ede0_0;
v0xa5ceb0_0 .var "Instruction", 31 0;
v0xa5cf30_0 .alias "JumpAddr", 25 0, v0xa5efd0_0;
v0xa5cfb0_0 .alias "MemData", 31 0, v0xa5f0f0_0;
v0xa5d050_0 .alias "OpCode", 5 0, v0xa632a0_0;
v0xa5d0d0_0 .alias "RD", 4 0, v0xa5fc00_0;
v0xa5d180_0 .alias "RS", 4 0, v0xa5fc80_0;
v0xa5d230_0 .alias "RT", 4 0, v0xa5fb30_0;
v0xa5d2b0_0 .alias "SHAMT", 4 0, v0xa60270_0;
L_0xa65080 .part v0xa5ceb0_0, 26, 6;
L_0xa651b0 .part v0xa5ceb0_0, 21, 5;
L_0xa65250 .part v0xa5ceb0_0, 16, 5;
L_0xa65380 .part v0xa5ceb0_0, 11, 5;
L_0xa65420 .part v0xa5ceb0_0, 6, 5;
L_0xa655d0 .part v0xa5ceb0_0, 0, 6;
L_0xa65670 .part v0xa5ceb0_0, 0, 16;
L_0xa65710 .part v0xa5ceb0_0, 0, 26;
S_0xa5bd00 .scope module, "regfile" "RegisterFile" 5 48, 8 1, S_0xa3b320;
 .timescale 0 0;
v0xa5be40_0 .alias "Clock", 0 0, v0xa62d40_0;
v0xa5bf00_0 .alias "ReadAddr1", 4 0, v0xa5fc80_0;
v0xa5bfa0_0 .alias "ReadAddr2", 4 0, v0xa5fb30_0;
v0xa5c050_0 .alias "ReadData1", 31 0, v0xa5fe30_0;
v0xa5c100_0 .alias "ReadData2", 31 0, v0xa5fd00_0;
v0xa5c180 .array "RegFile", 31 0, 31 0;
v0xa5c200_0 .alias "RegWrite", 0 0, v0xa637b0_0;
v0xa5c2a0_0 .alias "WriteAddr", 4 0, v0xa60340_0;
v0xa5c370_0 .alias "WriteData", 31 0, v0xa5ff60_0;
v0xa5c420_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v0xa5c500_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v0xa5c580_0 .net *"_s12", 0 0, L_0xa65bf0; 1 drivers
v0xa5c690_0 .net *"_s14", 31 0, L_0xa65c90; 1 drivers
v0xa5c730_0 .net *"_s16", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0xa5c850_0 .net *"_s2", 0 0, L_0xa65800; 1 drivers
v0xa5c8f0_0 .net *"_s4", 31 0, L_0xa65930; 1 drivers
v0xa5c7b0_0 .net *"_s6", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0xa5ca40_0 .var/i "i", 31 0;
E_0xa5bdf0 .event posedge, v0xa5be40_0;
L_0xa65800 .cmp/ne 5, L_0xa651b0, C4<00000>;
L_0xa65930 .array/port v0xa5c180, L_0xa651b0;
L_0xa659d0 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0xa65930, L_0xa65800, C4<>;
L_0xa65bf0 .cmp/ne 5, L_0xa65250, C4<00000>;
L_0xa65c90 .array/port v0xa5c180, L_0xa65250;
L_0xa65d70 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0xa65c90, L_0xa65bf0, C4<>;
S_0xa5b580 .scope module, "alu" "ALU" 5 52, 9 2, S_0xa3b320;
 .timescale 0 0;
P_0xa5b678 .param/l "N" 9 2, +C4<0100000>;
v0xa5b780_0 .alias "SHAMT", 4 0, v0xa60270_0;
v0xa5b840_0 .var "carry", 0 0;
v0xa5b8e0_0 .alias "control", 3 0, v0xa5e4f0_0;
v0xa5b990_0 .alias "in1", 31 0, v0xa5f380_0;
v0xa5ba40_0 .alias "in2", 31 0, v0xa5f5c0_0;
v0xa5baf0_0 .var "out", 31 0;
v0xa5bbb0_0 .var "ov", 0 0;
v0xa5bc30_0 .var "zero", 0 0;
E_0xa5b6f0 .event edge, v0xa5b2d0_0, v0xa5aa30_0, v0xa5b990_0;
S_0xa5b1a0 .scope module, "alu_control" "ALUControl" 5 55, 10 1, S_0xa3b320;
 .timescale 0 0;
v0xa5b2d0_0 .var "ALUControl", 3 0;
v0xa5b390_0 .alias "ALUOp", 1 0, v0xa62af0_0;
v0xa5b430_0 .alias "Func", 5 0, v0xa5ec60_0;
v0xa5b4d0_0 .alias "Opcode", 5 0, v0xa632a0_0;
E_0xa5b000 .event edge, v0xa5b4d0_0, v0xa5b390_0, v0xa5b430_0;
S_0xa5abb0 .scope module, "PCMux" "Mux4to1" 5 59, 11 1, S_0xa3b320;
 .timescale 0 0;
P_0xa5aca8 .param/l "N" 11 1, +C4<0100000>;
v0xa5ad90_0 .alias "Input0", 31 0, v0xa5e610_0;
v0xa5ae50_0 .alias "Input1", 31 0, v0xa63b40_0;
v0xa5af00_0 .alias "Input2", 31 0, v0xa5ebb0_0;
v0xa5af80_0 .net "Input3", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0xa5b030_0 .var "Output", 31 0;
v0xa5b0e0_0 .alias "Select", 1 0, v0xa63320_0;
E_0xa5aa00/0 .event edge, v0xa5b0e0_0, v0xa5af80_0, v0xa5af00_0, v0x9d1880_0;
E_0xa5aa00/1 .event edge, v0xa5ad90_0;
E_0xa5aa00 .event/or E_0xa5aa00/0, E_0xa5aa00/1;
S_0xa5a5a0 .scope module, "Op2Mux" "Mux4to1" 5 61, 11 1, S_0xa3b320;
 .timescale 0 0;
P_0xa5a698 .param/l "N" 11 1, +C4<0100000>;
v0xa5a780_0 .alias "Input0", 31 0, v0xa63f70_0;
v0xa5a840_0 .net "Input1", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0xa5a8e0_0 .alias "Input2", 31 0, v0xa5ea80_0;
v0xa5a980_0 .alias "Input3", 31 0, v0xa5eb00_0;
v0xa5aa30_0 .var "Output", 31 0;
v0xa5aad0_0 .alias "Select", 1 0, v0xa62cc0_0;
E_0xa5a3f0/0 .event edge, v0xa5aad0_0, v0xa5a980_0, v0xa5a8e0_0, v0xa5a840_0;
E_0xa5a3f0/1 .event edge, v0xa5a780_0;
E_0xa5a3f0 .event/or E_0xa5a3f0/0, E_0xa5a3f0/1;
S_0xa59f90 .scope module, "WriteAddrMux" "Mux4to1" 5 66, 11 1, S_0xa3b320;
 .timescale 0 0;
P_0xa5a088 .param/l "N" 11 1, +C4<0101>;
v0xa5a170_0 .alias "Input0", 4 0, v0xa5fb30_0;
v0xa5a230_0 .alias "Input1", 4 0, v0xa5fc00_0;
v0xa5a2d0_0 .net "Input2", 4 0, C4<11111>; 1 drivers
v0xa5a370_0 .net "Input3", 4 0, C4<xxxxx>; 1 drivers
v0xa5a420_0 .var "Output", 4 0;
v0xa5a4c0_0 .alias "Select", 1 0, v0xa638b0_0;
E_0xa59de0/0 .event edge, v0xa5a4c0_0, v0xa5a370_0, v0xa5a2d0_0, v0xa5a230_0;
E_0xa59de0/1 .event edge, v0xa5a170_0;
E_0xa59de0 .event/or E_0xa59de0/0, E_0xa59de0/1;
S_0xa3d470 .scope module, "RegWriteDataMux" "Mux4to1" 5 68, 11 1, S_0xa3b320;
 .timescale 0 0;
P_0xa0dbd8 .param/l "N" 11 1, +C4<0100000>;
v0x9d1880_0 .alias "Input0", 31 0, v0xa63b40_0;
v0xa59c20_0 .net "Input1", 31 0, v0xa5f170_0; 1 drivers
v0xa59cc0_0 .alias "Input2", 31 0, v0xa5f640_0;
v0xa59d60_0 .net "Input3", 31 0, C4<00000000000000000000000000001010>; 1 drivers
v0xa59e10_0 .var "Output", 31 0;
v0xa59eb0_0 .alias "Select", 1 0, v0xa63220_0;
E_0xa1fb50/0 .event edge, v0xa59eb0_0, v0xa59d60_0, v0xa59cc0_0, v0xa59c20_0;
E_0xa1fb50/1 .event edge, v0x9d1880_0;
E_0xa1fb50 .event/or E_0xa1fb50/0, E_0xa1fb50/1;
    .scope S_0xa60800;
T_0 ;
    %wait E_0xa5bdf0;
    %load/v 8, v0xa62980_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_0.7, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_0.8, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_0.9, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_0.10, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_0.11, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_0.12, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_0.13, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_0.14, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.0 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.16;
T_0.1 ;
    %load/v 8, v0xa623c0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_0.17, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_0.18, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_0.19, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_0.20, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_0.21, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_0.22, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_0.23, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_0.24, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_0.25, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_0.26, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_0.27, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_0.28, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_0.29, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_0.30, 6;
    %cmpi/u 8, 28, 6;
    %jmp/1 T_0.31, 6;
    %cmpi/u 8, 30, 6;
    %jmp/1 T_0.32, 6;
    %cmpi/u 8, 31, 6;
    %jmp/1 T_0.33, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_0.34, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_0.35, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_0.36, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_0.37, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_0.38, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_0.39, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_0.40, 6;
    %jmp T_0.41;
T_0.17 ;
    %load/v 8, v0xa61f70_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_0.42, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_0.43, 6;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.45;
T_0.42 ;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.45;
T_0.43 ;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.45;
T_0.45 ;
    %jmp T_0.41;
T_0.18 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.19 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.20 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.21 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.22 ;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.23 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.24 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.25 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.26 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.27 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.28 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.29 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.30 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.31 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.32 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.33 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.34 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.35 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.36 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.37 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.38 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.39 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.40 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.41;
T_0.41 ;
    %jmp T_0.16;
T_0.2 ;
    %load/v 8, v0xa623c0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_0.46, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_0.47, 6;
    %jmp T_0.48;
T_0.46 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.48;
T_0.47 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.48;
T_0.48 ;
    %jmp T_0.16;
T_0.3 ;
    %load/v 8, v0xa623c0_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_0.49, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_0.50, 6;
    %jmp T_0.51;
T_0.49 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.51;
T_0.50 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.51;
T_0.51 ;
    %jmp T_0.16;
T_0.4 ;
    %load/v 8, v0xa623c0_0, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_0.52, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_0.53, 6;
    %jmp T_0.54;
T_0.52 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.54;
T_0.53 ;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.54;
T_0.54 ;
    %jmp T_0.16;
T_0.5 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.16;
T_0.6 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.16;
T_0.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.9 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.10 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.11 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.12 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 8;
    %jmp T_0.16;
T_0.13 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.14 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xa62980_0, 0, 0;
    %jmp T_0.16;
T_0.16 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xa60800;
T_1 ;
    %wait E_0xa61bd0;
    %set/v v0xa627d0_0, 0, 2;
    %set/v v0xa626d0_0, 0, 1;
    %set/v v0xa61d10_0, 0, 1;
    %set/v v0xa62140_0, 0, 1;
    %set/v v0xa62210_0, 0, 1;
    %set/v v0xa622e0_0, 0, 2;
    %set/v v0xa620c0_0, 0, 1;
    %set/v v0xa61ff0_0, 0, 1;
    %set/v v0xa62650_0, 0, 1;
    %set/v v0xa62750_0, 0, 1;
    %set/v v0xa61c20_0, 0, 2;
    %set/v v0xa61d90_0, 0, 2;
    %set/v v0xa62580_0, 0, 2;
    %load/v 8, v0xa62980_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.11, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.12, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_1.13, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.0 ;
    %set/v v0xa620c0_0, 0, 1;
    %set/v v0xa62140_0, 1, 1;
    %set/v v0xa61ff0_0, 1, 1;
    %set/v v0xa61d10_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0xa61d90_0, 8, 2;
    %set/v v0xa61c20_0, 0, 2;
    %set/v v0xa62580_0, 0, 2;
    %set/v v0xa62650_0, 1, 1;
    %jmp T_1.15;
T_1.1 ;
    %set/v v0xa61d10_0, 0, 1;
    %set/v v0xa61d90_0, 1, 2;
    %set/v v0xa61c20_0, 0, 2;
    %jmp T_1.15;
T_1.2 ;
    %set/v v0xa61d10_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0xa61d90_0, 8, 2;
    %set/v v0xa61c20_0, 0, 2;
    %jmp T_1.15;
T_1.3 ;
    %set/v v0xa61d10_0, 1, 1;
    %set/v v0xa61d90_0, 0, 2;
    %set/v v0xa61c20_0, 0, 2;
    %jmp T_1.15;
T_1.4 ;
    %set/v v0xa61d10_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0xa61d90_0, 8, 2;
    %set/v v0xa61c20_0, 1, 2;
    %jmp T_1.15;
T_1.5 ;
    %set/v v0xa620c0_0, 1, 1;
    %set/v v0xa62140_0, 1, 1;
    %jmp T_1.15;
T_1.6 ;
    %set/v v0xa620c0_0, 1, 1;
    %set/v v0xa62210_0, 1, 1;
    %jmp T_1.15;
T_1.7 ;
    %set/v v0xa627d0_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0xa622e0_0, 8, 2;
    %set/v v0xa626d0_0, 1, 1;
    %jmp T_1.15;
T_1.8 ;
    %set/v v0xa626d0_0, 1, 1;
    %set/v v0xa627d0_0, 0, 2;
    %set/v v0xa622e0_0, 0, 2;
    %jmp T_1.15;
T_1.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa61d10_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa61d90_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa61c20_0, 0, 8;
    %jmp T_1.15;
T_1.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa626d0_0, 0, 1;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa627d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa622e0_0, 0, 0;
    %jmp T_1.15;
T_1.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa61d10_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa61d90_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa61c20_0, 0, 8;
    %load/v 8, v0xa623c0_0, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_1.16, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.16 ;
    %load/v 8, v0xa62850_0, 1;
    %jmp/0xz  T_1.19, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa62580_0, 0, 8;
T_1.19 ;
    %load/v 8, v0xa62850_0, 1;
    %jmp/0xz  T_1.21, 8;
    %set/v v0xa62750_0, 1, 1;
T_1.21 ;
    %jmp T_1.18;
T_1.17 ;
    %load/v 8, v0xa62850_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_1.23, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa62580_0, 0, 8;
T_1.23 ;
    %load/v 8, v0xa62850_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_1.25, 4;
    %set/v v0xa62750_0, 1, 1;
T_1.25 ;
    %jmp T_1.18;
T_1.18 ;
    %jmp T_1.15;
T_1.12 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa627d0_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa622e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa626d0_0, 0, 1;
    %jmp T_1.15;
T_1.13 ;
    %set/v v0xa62650_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0xa62580_0, 8, 2;
    %jmp T_1.15;
T_1.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xa61d10_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa61d90_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa61c20_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xa62580_0, 0, 0;
    %set/v v0xa62650_0, 1, 1;
    %jmp T_1.15;
T_1.15 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xa5d330;
T_2 ;
    %movi 8, 34736132, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833286, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833288, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833289, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833290, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833292, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833294, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833295, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 1377894604, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 35, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 34, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 33, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 32, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 1512112332, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 39, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 38, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 37, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 36, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 1646330060, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 43, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 42, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 41, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 40, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 1713438924, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 47, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 46, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 45, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 44, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 1780547788, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 51, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 50, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 49, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 48, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 1914765516, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 55, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 54, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 53, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 52, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2048983244, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 59, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 58, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 57, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 56, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2116092108, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 63, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 62, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 61, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 60, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 1847656652, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 67, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 66, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 65, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 64, 0;
   %set/av v0xa5d720, 32, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 71, 0;
   %set/av v0xa5d720, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 70, 0;
   %set/av v0xa5d720, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 69, 0;
   %set/av v0xa5d720, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 68, 0;
   %set/av v0xa5d720, 0, 8;
    %movi 8, 36833296, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 75, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 74, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 73, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 72, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833298, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 79, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 78, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 77, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 76, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833300, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 83, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 82, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 81, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 80, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833302, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 87, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 86, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 85, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 84, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833304, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 91, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 90, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 89, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 88, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 36833306, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 95, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 94, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 93, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 92, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2183200972, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 99, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 98, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 97, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 96, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2317418700, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 103, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 102, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 101, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 100, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2451636428, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 107, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 106, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 105, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 104, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2585854156, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 111, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 110, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 109, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 108, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2720071884, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 115, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 114, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 113, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 112, 0;
   %set/av v0xa5d720, 32, 8;
    %movi 8, 2854289612, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 119, 0;
   %set/av v0xa5d720, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 118, 0;
   %set/av v0xa5d720, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 117, 0;
   %set/av v0xa5d720, 24, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 116, 0;
   %set/av v0xa5d720, 32, 8;
    %end;
    .thread T_2;
    .scope S_0xa5d330;
T_3 ;
    %wait E_0xa5bdf0;
    %load/v 8, v0xa5d6a0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0xa5d7a0_0, 32;
    %ix/getv 3, v0xa5d420_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xa5d720, 0, 8;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xa5cb60;
T_4 ;
    %wait E_0xa5bdf0;
    %load/v 8, v0xa5cd80_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0xa5cfb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa5ceb0_0, 0, 8;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa5bd00;
T_5 ;
    %movi 8, 1, 32;
    %set/v v0xa5ca40_0, 8, 32;
T_5.0 ;
    %load/v 8, v0xa5ca40_0, 32;
   %cmpi/s 8, 31, 32;
    %jmp/0xz T_5.1, 5;
    %load/v 8, v0xa5ca40_0, 32;
    %ix/getv/s 3, v0xa5ca40_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0xa5c180, 8, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa5ca40_0, 32;
    %set/v v0xa5ca40_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xa5bd00;
T_6 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xa5c180, 0, 32;
    %end;
    .thread T_6;
    .scope S_0xa5bd00;
T_7 ;
    %wait E_0xa5bdf0;
    %load/v 8, v0xa5c200_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0xa5c370_0, 32;
    %ix/getv 3, v0xa5c2a0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xa5c180, 0, 8;
t_2 ;
T_7.0 ;
    %set/v v0xa5ca40_0, 0, 32;
T_7.2 ;
    %load/v 8, v0xa5ca40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_call 8 30 "$display", $time, ":reg %d-%d:", v0xa5ca40_0, &A<v0xa5c180, v0xa5ca40_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xa5ca40_0, 32;
    %set/v v0xa5ca40_0, 8, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xa5b580;
T_8 ;
    %wait E_0xa5b6f0;
    %load/v 8, v0xa5b8e0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_8.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_8.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_8.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_8.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_8.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_8.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_8.11, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_8.12, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_8.13, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_8.14, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_8.15, 6;
    %set/v v0xa5baf0_0, 2, 32;
    %jmp T_8.17;
T_8.0 ;
    %load/v 8, v0xa5b990_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v0xa5ba40_0, 32;
    %mov 73, 0, 1;
    %add 8, 41, 33;
    %set/v v0xa5baf0_0, 8, 32;
    %set/v v0xa5b840_0, 40, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.18, 4;
    %load/x1p 8, v0xa5b990_0, 1;
    %jmp T_8.19;
T_8.18 ;
    %mov 8, 2, 1;
T_8.19 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.20, 4;
    %load/x1p 9, v0xa5ba40_0, 1;
    %jmp T_8.21;
T_8.20 ;
    %mov 9, 2, 1;
T_8.21 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.22, 4;
    %load/x1p 9, v0xa5baf0_0, 1;
    %jmp T_8.23;
T_8.22 ;
    %mov 9, 2, 1;
T_8.23 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.24, 4;
    %load/x1p 9, v0xa5b990_0, 1;
    %jmp T_8.25;
T_8.24 ;
    %mov 9, 2, 1;
T_8.25 ;
; Save base=9 wid=1 in lookaside.
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.26, 4;
    %load/x1p 10, v0xa5ba40_0, 1;
    %jmp T_8.27;
T_8.26 ;
    %mov 10, 2, 1;
T_8.27 ;
; Save base=10 wid=1 in lookaside.
    %and 9, 10, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.28, 4;
    %load/x1p 10, v0xa5baf0_0, 1;
    %jmp T_8.29;
T_8.28 ;
    %mov 10, 2, 1;
T_8.29 ;
; Save base=10 wid=1 in lookaside.
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0xa5bbb0_0, 8, 1;
    %jmp T_8.17;
T_8.1 ;
    %load/v 8, v0xa5ba40_0, 32;
    %mov 40, 0, 1;
    %load/v 41, v0xa5b990_0, 32;
    %mov 73, 0, 1;
    %sub 8, 41, 33;
    %set/v v0xa5baf0_0, 8, 32;
    %set/v v0xa5b840_0, 40, 1;
    %load/v 8, v0xa5b840_0, 1;
    %mov 9, 0, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.30, 4;
    %load/x1p 12, v0xa5baf0_0, 1;
    %jmp T_8.31;
T_8.30 ;
    %mov 12, 2, 1;
T_8.31 ;
    %mov 10, 12, 1; Move signal select into place
    %load/v 11, v0xa5b840_0, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.32, 4;
    %load/x1p 14, v0xa5b990_0, 1;
    %jmp T_8.33;
T_8.32 ;
    %mov 14, 2, 1;
T_8.33 ;
    %mov 12, 14, 1; Move signal select into place
    %mov 13, 0, 1;
    %sub 10, 12, 2;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.34, 4;
    %load/x1p 14, v0xa5ba40_0, 1;
    %jmp T_8.35;
T_8.34 ;
    %mov 14, 2, 1;
T_8.35 ;
    %mov 12, 14, 1; Move signal select into place
    %mov 13, 0, 1;
    %sub 10, 12, 2;
    %xor 8, 10, 2;
    %set/v v0xa5bbb0_0, 8, 1;
    %jmp T_8.17;
T_8.2 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 32;
    %and 8, 40, 32;
    %set/v v0xa5baf0_0, 8, 32;
    %jmp T_8.17;
T_8.3 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 32;
    %or 8, 40, 32;
    %set/v v0xa5baf0_0, 8, 32;
    %jmp T_8.17;
T_8.4 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 32;
    %xor 8, 40, 32;
    %set/v v0xa5baf0_0, 8, 32;
    %jmp T_8.17;
T_8.5 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v0xa5baf0_0, 8, 32;
    %jmp T_8.17;
T_8.6 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0xa5baf0_0, 8, 32;
    %jmp T_8.17;
T_8.7 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0xa5baf0_0, 8, 32;
    %jmp T_8.17;
T_8.8 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_8.36, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.38, 8;
T_8.36 ; End of true expr.
    %jmp/0  T_8.37, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.38;
T_8.37 ;
    %mov 9, 0, 32; Return false value
T_8.38 ;
    %set/v v0xa5baf0_0, 9, 32;
    %jmp T_8.17;
T_8.9 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_8.39, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.41, 8;
T_8.39 ; End of true expr.
    %jmp/0  T_8.40, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.41;
T_8.40 ;
    %mov 9, 0, 32; Return false value
T_8.41 ;
    %set/v v0xa5baf0_0, 9, 32;
    %jmp T_8.17;
T_8.10 ;
    %load/v 8, v0xa5b990_0, 32;
    %load/v 40, v0xa5ba40_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.42, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.44, 8;
T_8.42 ; End of true expr.
    %jmp/0  T_8.43, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.44;
T_8.43 ;
    %mov 9, 0, 32; Return false value
T_8.44 ;
    %set/v v0xa5baf0_0, 9, 32;
    %jmp T_8.17;
T_8.11 ;
    %load/v 8, v0xa5ba40_0, 32;
    %load/v 40, v0xa5b990_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %jmp/0  T_8.45, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.47, 8;
T_8.45 ; End of true expr.
    %jmp/0  T_8.46, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.47;
T_8.46 ;
    %mov 9, 0, 32; Return false value
T_8.47 ;
    %set/v v0xa5baf0_0, 9, 32;
    %jmp T_8.17;
T_8.12 ;
    %load/v 8, v0xa5ba40_0, 32;
    %load/v 40, v0xa5b990_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.48, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.50, 8;
T_8.48 ; End of true expr.
    %jmp/0  T_8.49, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.50;
T_8.49 ;
    %mov 9, 0, 32; Return false value
T_8.50 ;
    %set/v v0xa5baf0_0, 9, 32;
    %jmp T_8.17;
T_8.13 ;
    %load/v 8, v0xa5ba40_0, 32;
    %load/v 40, v0xa5b990_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %jmp/0  T_8.51, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.53, 8;
T_8.51 ; End of true expr.
    %jmp/0  T_8.52, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.53;
T_8.52 ;
    %mov 9, 0, 32; Return false value
T_8.53 ;
    %set/v v0xa5baf0_0, 9, 32;
    %jmp T_8.17;
T_8.14 ;
    %mov 8, 0, 16;
    %load/v 24, v0xa5ba40_0, 32;
    %set/v v0xa5baf0_0, 8, 32;
    %jmp T_8.17;
T_8.15 ;
    %jmp T_8.17;
T_8.17 ;
    %load/v 8, v0xa5baf0_0, 32;
    %cmpi/u 8, 0, 32;
    %cassign/v v0xa5bc30_0, 4, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xa5b1a0;
T_9 ;
    %wait E_0xa5b000;
    %load/v 8, v0xa5b390_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %set/v v0xa5b2d0_0, 0, 4;
    %jmp T_9.4;
T_9.1 ;
    %movi 8, 1, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.4;
T_9.2 ;
    %load/v 8, v0xa5b430_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.9, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_9.10, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_9.11, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_9.12, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_9.13, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_9.14, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_9.15, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_9.16, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_9.17, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_9.18, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.19, 6;
    %set/v v0xa5b2d0_0, 2, 4;
    %jmp T_9.21;
T_9.5 ;
    %set/v v0xa5b2d0_0, 0, 4;
    %jmp T_9.21;
T_9.6 ;
    %movi 8, 1, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.7 ;
    %movi 8, 2, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.8 ;
    %movi 8, 3, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.9 ;
    %movi 8, 4, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.10 ;
    %movi 8, 5, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.11 ;
    %movi 8, 6, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.12 ;
    %movi 8, 7, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.13 ;
    %movi 8, 8, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.14 ;
    %movi 8, 9, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.15 ;
    %movi 8, 10, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.16 ;
    %movi 8, 11, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.17 ;
    %movi 8, 12, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.18 ;
    %movi 8, 13, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.21;
T_9.19 ;
    %set/v v0xa5b2d0_0, 1, 4;
    %jmp T_9.21;
T_9.21 ;
    %jmp T_9.4;
T_9.3 ;
    %load/v 8, v0xa5b4d0_0, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_9.22, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_9.23, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_9.24, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_9.25, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_9.26, 6;
    %cmpi/u 8, 28, 6;
    %jmp/1 T_9.27, 6;
    %cmpi/u 8, 30, 6;
    %jmp/1 T_9.28, 6;
    %cmpi/u 8, 31, 6;
    %jmp/1 T_9.29, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_9.30, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_9.31, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_9.32, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_9.33, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_9.34, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_9.35, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_9.36, 6;
    %set/v v0xa5b2d0_0, 2, 4;
    %jmp T_9.38;
T_9.22 ;
    %set/v v0xa5b2d0_0, 0, 4;
    %jmp T_9.38;
T_9.23 ;
    %movi 8, 1, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.24 ;
    %movi 8, 2, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.25 ;
    %movi 8, 3, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.26 ;
    %movi 8, 4, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.27 ;
    %movi 8, 5, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.28 ;
    %movi 8, 6, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.29 ;
    %movi 8, 7, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.30 ;
    %movi 8, 8, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.31 ;
    %movi 8, 9, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.32 ;
    %movi 8, 10, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.33 ;
    %movi 8, 11, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.34 ;
    %movi 8, 12, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.35 ;
    %movi 8, 13, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.36 ;
    %movi 8, 14, 4;
    %set/v v0xa5b2d0_0, 8, 4;
    %jmp T_9.38;
T_9.38 ;
    %jmp T_9.4;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xa5abb0;
T_10 ;
    %wait E_0xa5aa00;
    %load/v 8, v0xa5b0e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/v 8, v0xa5ad90_0, 32;
    %set/v v0xa5b030_0, 8, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/v 8, v0xa5ae50_0, 32;
    %set/v v0xa5b030_0, 8, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/v 8, v0xa5af00_0, 32;
    %set/v v0xa5b030_0, 8, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/v 8, v0xa5af80_0, 32;
    %set/v v0xa5b030_0, 8, 32;
    %jmp T_10.4;
T_10.4 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xa5a5a0;
T_11 ;
    %wait E_0xa5a3f0;
    %load/v 8, v0xa5aad0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/v 8, v0xa5a780_0, 32;
    %set/v v0xa5aa30_0, 8, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/v 8, v0xa5a840_0, 32;
    %set/v v0xa5aa30_0, 8, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/v 8, v0xa5a8e0_0, 32;
    %set/v v0xa5aa30_0, 8, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/v 8, v0xa5a980_0, 32;
    %set/v v0xa5aa30_0, 8, 32;
    %jmp T_11.4;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xa59f90;
T_12 ;
    %wait E_0xa59de0;
    %load/v 8, v0xa5a4c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/v 8, v0xa5a170_0, 5;
    %set/v v0xa5a420_0, 8, 5;
    %jmp T_12.4;
T_12.1 ;
    %load/v 8, v0xa5a230_0, 5;
    %set/v v0xa5a420_0, 8, 5;
    %jmp T_12.4;
T_12.2 ;
    %load/v 8, v0xa5a2d0_0, 5;
    %set/v v0xa5a420_0, 8, 5;
    %jmp T_12.4;
T_12.3 ;
    %load/v 8, v0xa5a370_0, 5;
    %set/v v0xa5a420_0, 8, 5;
    %jmp T_12.4;
T_12.4 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xa3d470;
T_13 ;
    %wait E_0xa1fb50;
    %load/v 8, v0xa59eb0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/v 8, v0x9d1880_0, 32;
    %set/v v0xa59e10_0, 8, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/v 8, v0xa59c20_0, 32;
    %set/v v0xa59e10_0, 8, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/v 8, v0xa59cc0_0, 32;
    %set/v v0xa59e10_0, 8, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/v 8, v0xa59d60_0, 32;
    %set/v v0xa59e10_0, 8, 32;
    %jmp T_13.4;
T_13.4 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xa3b320;
T_14 ;
    %set/v v0xa5f8e0_0, 0, 32;
    %set/v v0xa5ea00_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0xa3b320;
T_15 ;
    %wait E_0xa5bdf0;
    %load/v 8, v0xa5ea00_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa5ea00_0, 0, 8;
    %load/v 8, v0xa5f9e0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0xa5f640_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa5f8e0_0, 0, 8;
T_15.0 ;
    %load/v 8, v0xa5f0f0_0, 32;
    %set/v v0xa5f170_0, 8, 32;
    %load/v 8, v0xa5fe30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa5fd80_0, 0, 8;
    %load/v 8, v0xa5fd00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa60000_0, 0, 8;
    %load/v 8, v0xa5e610_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xa5e6e0_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0xa3e0f0;
T_16 ;
    %set/v v0xa63c50_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xa3e0f0;
T_17 ;
    %delay 5, 0;
    %load/v 8, v0xa63c50_0, 1;
    %inv 8, 1;
    %set/v v0xa63c50_0, 8, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0xa3e0f0;
T_18 ;
    %vpi_call 2 17 "$monitor", $time, "\012Cycle: %d,\012 PCReg: %d,\012 Instruction: %b,\012RegA: %d,\012 RegB: %d,\012ALUOutReg: %d \012\012Next State : %b\012\012", v0xa63cd0_0, v0xa63dd0_0, v0xa63d50_0, v0xa63ea0_0, v0xa63f70_0, v0xa63b40_0, v0xa63ff0_0;
    %end;
    .thread T_18;
    .scope S_0xa3e0f0;
T_19 ;
    %delay 1500, 0;
    %vpi_call 2 21 "$finish";
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "test.v";
    "./CPU.v";
    "./control.v";
    "./datapath.v";
    "./memory.v";
    "./InstructionRegister.v";
    "./RegisterFile.v";
    "./alu.v";
    "./ALUControl.v";
    "./Mux4to1.v";
