-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clefia_ClefiaDoubleSwap_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lk_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    lk_ce0 : OUT STD_LOGIC;
    lk_we0 : OUT STD_LOGIC;
    lk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    lk_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    lk_ce1 : OUT STD_LOGIC;
    lk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    lk_offset : IN STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of clefia_ClefiaDoubleSwap_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln246_fu_444_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln246_reg_861 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_398_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_reg_876 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln248_fu_489_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln248_reg_881 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln250_fu_534_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln250_reg_896 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln252_fu_579_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln252_reg_911 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_reg_936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln257_fu_679_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln257_reg_946 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal trunc_ln259_fu_724_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln259_reg_961 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln261_fu_769_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln261_reg_976 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal t_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t_ce0 : STD_LOGIC;
    signal t_we0 : STD_LOGIC;
    signal t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t_ce1 : STD_LOGIC;
    signal t_we1 : STD_LOGIC;
    signal t_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lk_offset_cast_fu_434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln246_fu_453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln247_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln248_fu_498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln249_fu_508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln250_fu_543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln251_fu_553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln252_fu_588_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln253_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_fu_633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln256_fu_643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln257_fu_674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln258_fu_688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln259_fu_719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln260_fu_733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln261_fu_764_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal zext_ln114_fu_796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_12_fu_809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal idx_fu_94 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln117_fu_814_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln116_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln15_fu_468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln16_fu_480_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln17_fu_513_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln18_fu_525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln19_fu_558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln20_fu_570_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln21_fu_603_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln_fu_619_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln22_fu_648_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln23_fu_660_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln24_fu_693_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln25_fu_705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln26_fu_738_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln27_fu_750_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln28_fu_773_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln29_fu_785_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln246_fu_448_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln247_fu_458_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_408_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln247_fu_476_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln248_fu_493_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln249_fu_503_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln249_fu_521_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln250_fu_538_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln251_fu_548_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln251_fu_566_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln252_fu_583_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln253_fu_593_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln253_2_fu_615_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln253_fu_611_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln255_fu_628_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln256_fu_638_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln256_fu_656_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln257_fu_669_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln258_fu_683_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln258_fu_701_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln259_fu_714_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln260_fu_728_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln260_fu_746_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln261_fu_759_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln262_fu_781_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln114_11_fu_801_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln114_fu_804_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    t_U : component clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_address0,
        ce0 => t_ce0,
        we0 => t_we0,
        d0 => t_d0,
        q0 => t_q0,
        address1 => t_address1,
        ce1 => t_ce1,
        we1 => t_we1,
        d1 => t_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    idx_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                idx_fu_94 <= ap_const_lv4_0;
            elsif (((icmp_ln116_fu_819_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                idx_fu_94 <= add_ln117_fu_814_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_166_reg_936 <= lk_q1(7 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_s_reg_876 <= lk_q0(7 downto 1);
                trunc_ln246_reg_861 <= trunc_ln246_fu_444_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln248_reg_881 <= trunc_ln248_fu_489_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                trunc_ln250_reg_896 <= trunc_ln250_fu_534_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                trunc_ln252_reg_911 <= trunc_ln252_fu_579_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                trunc_ln257_reg_946 <= trunc_ln257_fu_679_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                trunc_ln259_reg_961 <= trunc_ln259_fu_724_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                trunc_ln261_reg_976 <= trunc_ln261_fu_769_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state12, icmp_ln116_fu_819_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln116_fu_819_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln114_fu_804_p2 <= std_logic_vector(unsigned(zext_ln114_11_fu_801_p1) + unsigned(lk_offset));
    add_ln117_fu_814_p2 <= std_logic_vector(unsigned(idx_fu_94) + unsigned(ap_const_lv4_1));
    add_ln246_fu_448_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_1));
    add_ln247_fu_458_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_2));
    add_ln248_fu_493_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_3));
    add_ln249_fu_503_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_4));
    add_ln250_fu_538_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_5));
    add_ln251_fu_548_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_6));
    add_ln252_fu_583_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_7));
    add_ln253_fu_593_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_F));
    add_ln255_fu_628_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_8));
    add_ln256_fu_638_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_9));
    add_ln257_fu_669_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_A));
    add_ln258_fu_683_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_B));
    add_ln259_fu_714_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_C));
    add_ln260_fu_728_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_D));
    add_ln261_fu_759_p2 <= std_logic_vector(unsigned(lk_offset) + unsigned(ap_const_lv5_E));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state12, icmp_ln116_fu_819_p2)
    begin
        if ((((icmp_ln116_fu_819_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, icmp_ln116_fu_819_p2)
    begin
        if (((icmp_ln116_fu_819_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_398_p4 <= lk_q0(7 downto 1);
    grp_fu_408_p4 <= lk_q1(7 downto 1);
    grp_fu_418_p3 <= lk_q1(7 downto 7);
    grp_fu_426_p3 <= lk_q0(7 downto 7);
    icmp_ln116_fu_819_p2 <= "1" when (idx_fu_94 = ap_const_lv4_F) else "0";

    lk_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, lk_offset_cast_fu_434_p1, zext_ln247_fu_463_p1, zext_ln248_fu_498_p1, zext_ln250_fu_543_p1, zext_ln252_fu_588_p1, zext_ln255_fu_633_p1, zext_ln257_fu_674_p1, zext_ln259_fu_719_p1, zext_ln114_12_fu_809_p1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            lk_address0 <= zext_ln114_12_fu_809_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_address0 <= zext_ln259_fu_719_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lk_address0 <= zext_ln257_fu_674_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lk_address0 <= zext_ln255_fu_633_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            lk_address0 <= zext_ln252_fu_588_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lk_address0 <= zext_ln250_fu_543_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            lk_address0 <= zext_ln248_fu_498_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lk_address0 <= zext_ln247_fu_463_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            lk_address0 <= lk_offset_cast_fu_434_p1(5 - 1 downto 0);
        else 
            lk_address0 <= "XXXXX";
        end if; 
    end process;


    lk_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, zext_ln246_fu_453_p1, zext_ln249_fu_508_p1, zext_ln251_fu_553_p1, zext_ln253_fu_598_p1, zext_ln256_fu_643_p1, zext_ln258_fu_688_p1, zext_ln260_fu_733_p1, zext_ln261_fu_764_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            lk_address1 <= zext_ln261_fu_764_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_address1 <= zext_ln260_fu_733_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            lk_address1 <= zext_ln258_fu_688_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lk_address1 <= zext_ln256_fu_643_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            lk_address1 <= zext_ln253_fu_598_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lk_address1 <= zext_ln251_fu_553_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            lk_address1 <= zext_ln249_fu_508_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lk_address1 <= zext_ln246_fu_453_p1(5 - 1 downto 0);
        else 
            lk_address1 <= "XXXXX";
        end if; 
    end process;


    lk_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            lk_ce0 <= ap_const_logic_1;
        else 
            lk_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lk_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            lk_ce1 <= ap_const_logic_1;
        else 
            lk_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lk_d0 <= t_q0;
    lk_offset_cast_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lk_offset),64));

    lk_we0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            lk_we0 <= ap_const_logic_1;
        else 
            lk_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln15_fu_468_p3 <= (trunc_ln246_reg_861 & grp_fu_408_p4);
    or_ln16_fu_480_p3 <= (trunc_ln247_fu_476_p1 & grp_fu_398_p4);
    or_ln17_fu_513_p3 <= (trunc_ln248_reg_881 & grp_fu_398_p4);
    or_ln18_fu_525_p3 <= (trunc_ln249_fu_521_p1 & grp_fu_408_p4);
    or_ln19_fu_558_p3 <= (trunc_ln250_reg_896 & grp_fu_398_p4);
    or_ln20_fu_570_p3 <= (trunc_ln251_fu_566_p1 & grp_fu_408_p4);
    or_ln21_fu_603_p3 <= (trunc_ln252_reg_911 & grp_fu_398_p4);
    or_ln22_fu_648_p3 <= (tmp_s_reg_876 & grp_fu_426_p3);
    or_ln23_fu_660_p3 <= (trunc_ln256_fu_656_p1 & grp_fu_418_p3);
    or_ln24_fu_693_p3 <= (trunc_ln257_reg_946 & grp_fu_426_p3);
    or_ln25_fu_705_p3 <= (trunc_ln258_fu_701_p1 & grp_fu_418_p3);
    or_ln26_fu_738_p3 <= (trunc_ln259_reg_961 & grp_fu_426_p3);
    or_ln27_fu_750_p3 <= (trunc_ln260_fu_746_p1 & grp_fu_418_p3);
    or_ln28_fu_773_p3 <= (trunc_ln261_reg_976 & grp_fu_418_p3);
    or_ln29_fu_785_p3 <= (trunc_ln262_fu_781_p1 & tmp_166_reg_936);
    or_ln_fu_619_p3 <= (trunc_ln253_2_fu_615_p1 & trunc_ln253_fu_611_p1);

    t_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state10, zext_ln114_fu_796_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            t_address0 <= zext_ln114_fu_796_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            t_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            t_address0 <= "XXXX";
        end if; 
    end process;


    t_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_address1 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_address1 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            t_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            t_address1 <= "XXXX";
        end if; 
    end process;


    t_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            t_ce0 <= ap_const_logic_1;
        else 
            t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            t_ce1 <= ap_const_logic_1;
        else 
            t_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, or_ln16_fu_480_p3, or_ln18_fu_525_p3, or_ln20_fu_570_p3, or_ln_fu_619_p3, or_ln23_fu_660_p3, or_ln25_fu_705_p3, or_ln27_fu_750_p3, or_ln29_fu_785_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_d0 <= or_ln29_fu_785_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_d0 <= or_ln27_fu_750_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_d0 <= or_ln25_fu_705_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_d0 <= or_ln23_fu_660_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_d0 <= or_ln_fu_619_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_d0 <= or_ln20_fu_570_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            t_d0 <= or_ln18_fu_525_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_d0 <= or_ln16_fu_480_p3;
        else 
            t_d0 <= "XXXXXXXX";
        end if; 
    end process;


    t_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, or_ln15_fu_468_p3, or_ln17_fu_513_p3, or_ln19_fu_558_p3, or_ln21_fu_603_p3, or_ln22_fu_648_p3, or_ln24_fu_693_p3, or_ln26_fu_738_p3, or_ln28_fu_773_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t_d1 <= or_ln28_fu_773_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_d1 <= or_ln26_fu_738_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t_d1 <= or_ln24_fu_693_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_d1 <= or_ln22_fu_648_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_d1 <= or_ln21_fu_603_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_d1 <= or_ln19_fu_558_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            t_d1 <= or_ln17_fu_513_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_d1 <= or_ln15_fu_468_p3;
        else 
            t_d1 <= "XXXXXXXX";
        end if; 
    end process;


    t_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            t_we0 <= ap_const_logic_1;
        else 
            t_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            t_we1 <= ap_const_logic_1;
        else 
            t_we1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln246_fu_444_p1 <= lk_q0(1 - 1 downto 0);
    trunc_ln247_fu_476_p1 <= lk_q1(1 - 1 downto 0);
    trunc_ln248_fu_489_p1 <= lk_q0(1 - 1 downto 0);
    trunc_ln249_fu_521_p1 <= lk_q0(1 - 1 downto 0);
    trunc_ln250_fu_534_p1 <= lk_q1(1 - 1 downto 0);
    trunc_ln251_fu_566_p1 <= lk_q0(1 - 1 downto 0);
    trunc_ln252_fu_579_p1 <= lk_q1(1 - 1 downto 0);
    trunc_ln253_2_fu_615_p1 <= lk_q0(1 - 1 downto 0);
    trunc_ln253_fu_611_p1 <= lk_q1(7 - 1 downto 0);
    trunc_ln256_fu_656_p1 <= lk_q0(7 - 1 downto 0);
    trunc_ln257_fu_679_p1 <= lk_q1(7 - 1 downto 0);
    trunc_ln258_fu_701_p1 <= lk_q0(7 - 1 downto 0);
    trunc_ln259_fu_724_p1 <= lk_q1(7 - 1 downto 0);
    trunc_ln260_fu_746_p1 <= lk_q0(7 - 1 downto 0);
    trunc_ln261_fu_769_p1 <= lk_q1(7 - 1 downto 0);
    trunc_ln262_fu_781_p1 <= lk_q1(7 - 1 downto 0);
    zext_ln114_11_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_fu_94),5));
    zext_ln114_12_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln114_fu_804_p2),64));
    zext_ln114_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_fu_94),64));
    zext_ln246_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln246_fu_448_p2),64));
    zext_ln247_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln247_fu_458_p2),64));
    zext_ln248_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln248_fu_493_p2),64));
    zext_ln249_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln249_fu_503_p2),64));
    zext_ln250_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln250_fu_538_p2),64));
    zext_ln251_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln251_fu_548_p2),64));
    zext_ln252_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln252_fu_583_p2),64));
    zext_ln253_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln253_fu_593_p2),64));
    zext_ln255_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln255_fu_628_p2),64));
    zext_ln256_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln256_fu_638_p2),64));
    zext_ln257_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln257_fu_669_p2),64));
    zext_ln258_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln258_fu_683_p2),64));
    zext_ln259_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln259_fu_714_p2),64));
    zext_ln260_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln260_fu_728_p2),64));
    zext_ln261_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln261_fu_759_p2),64));
end behav;
