

================================================================
== Vitis HLS Report for 'conv37'
================================================================
* Date:           Thu Oct 30 18:13:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    92585|    92585|  0.926 ms|  0.926 ms|  92585|  92585|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                            |                                                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                          Instance                                          |                                      Module                                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_fu_112               |conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3               |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_fu_119                            |conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4                            |      291|      291|   2.910 us|   2.910 us|    291|    291|       no|
        |grp_conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_126  |conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3  |    83331|    83331|   0.833 ms|   0.833 ms|  83331|  83331|       no|
        +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    5066|    7717|    -|
|Memory           |       44|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     160|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       44|    15|    5075|    7881|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       15|     1|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                          Instance                                          |                                      Module                                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_fu_119                            |conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4                            |        0|   0|    21|   177|    0|
    |grp_conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_fu_112               |conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3               |        0|   0|    43|   313|    0|
    |grp_conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_126  |conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3  |        0|  15|  5002|  7227|    0|
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                       |                                                                                 |        0|  15|  5066|  7717|    0|
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_tile_U  |conv37_input_tile_RAM_1WNR_AUTO_1R1W  |       44|  0|   0|    0|  9248|   32|     1|       295936|
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                      |       44|  0|   0|    0|  9248|   32|     1|       295936|
    +--------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |conv2_to_conv3_read            |   9|          2|    1|          2|
    |input_tile_address0            |  14|          3|   14|         42|
    |input_tile_ce0                 |  14|          3|    1|          3|
    |input_tile_ce1                 |   9|          2|    1|          2|
    |input_tile_ce2                 |   9|          2|    1|          2|
    |input_tile_we0                 |   9|          2|    1|          2|
    |layer3_output_tile_0_address0  |  14|          3|    9|         27|
    |layer3_output_tile_0_ce0       |  14|          3|    1|          3|
    |layer3_output_tile_0_d0        |  14|          3|   32|         96|
    |layer3_output_tile_0_we0       |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 160|         34|   64|        190|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                   Name                                                  | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                                |  5|   0|    5|          0|
    |ap_done_reg                                                                                              |  1|   0|    1|          0|
    |grp_conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_fu_119_ap_start_reg                            |  1|   0|    1|          0|
    |grp_conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_fu_112_ap_start_reg               |  1|   0|    1|          0|
    |grp_conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_126_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                    |  9|   0|    9|          0|
    +---------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|                     conv37|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|                     conv37|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|                     conv37|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|                     conv37|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|                     conv37|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|                     conv37|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|                     conv37|  return value|
|conv2_to_conv3_dout                 |   in|   32|     ap_fifo|             conv2_to_conv3|       pointer|
|conv2_to_conv3_num_data_valid       |   in|   10|     ap_fifo|             conv2_to_conv3|       pointer|
|conv2_to_conv3_fifo_cap             |   in|   10|     ap_fifo|             conv2_to_conv3|       pointer|
|conv2_to_conv3_empty_n              |   in|    1|     ap_fifo|             conv2_to_conv3|       pointer|
|conv2_to_conv3_read                 |  out|    1|     ap_fifo|             conv2_to_conv3|       pointer|
|conv3_weights_local_0_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_0_0_0|         array|
|conv3_weights_local_0_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_0_0_0|         array|
|conv3_weights_local_0_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_0_0_0|         array|
|conv3_weights_local_0_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_0_0_1|         array|
|conv3_weights_local_0_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_0_0_1|         array|
|conv3_weights_local_0_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_0_0_1|         array|
|conv3_weights_local_0_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_0_1_0|         array|
|conv3_weights_local_0_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_0_1_0|         array|
|conv3_weights_local_0_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_0_1_0|         array|
|conv3_weights_local_0_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_0_1_1|         array|
|conv3_weights_local_0_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_0_1_1|         array|
|conv3_weights_local_0_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_0_1_1|         array|
|conv3_weights_local_1_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_1_0_0|         array|
|conv3_weights_local_1_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_1_0_0|         array|
|conv3_weights_local_1_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_1_0_0|         array|
|conv3_weights_local_1_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_1_0_1|         array|
|conv3_weights_local_1_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_1_0_1|         array|
|conv3_weights_local_1_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_1_0_1|         array|
|conv3_weights_local_1_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_1_1_0|         array|
|conv3_weights_local_1_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_1_1_0|         array|
|conv3_weights_local_1_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_1_1_0|         array|
|conv3_weights_local_1_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_1_1_1|         array|
|conv3_weights_local_1_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_1_1_1|         array|
|conv3_weights_local_1_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_1_1_1|         array|
|conv3_weights_local_2_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_2_0_0|         array|
|conv3_weights_local_2_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_2_0_0|         array|
|conv3_weights_local_2_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_2_0_0|         array|
|conv3_weights_local_2_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_2_0_1|         array|
|conv3_weights_local_2_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_2_0_1|         array|
|conv3_weights_local_2_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_2_0_1|         array|
|conv3_weights_local_2_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_2_1_0|         array|
|conv3_weights_local_2_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_2_1_0|         array|
|conv3_weights_local_2_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_2_1_0|         array|
|conv3_weights_local_2_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_2_1_1|         array|
|conv3_weights_local_2_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_2_1_1|         array|
|conv3_weights_local_2_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_2_1_1|         array|
|conv3_weights_local_3_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_3_0_0|         array|
|conv3_weights_local_3_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_3_0_0|         array|
|conv3_weights_local_3_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_3_0_0|         array|
|conv3_weights_local_3_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_3_0_1|         array|
|conv3_weights_local_3_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_3_0_1|         array|
|conv3_weights_local_3_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_3_0_1|         array|
|conv3_weights_local_3_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_3_1_0|         array|
|conv3_weights_local_3_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_3_1_0|         array|
|conv3_weights_local_3_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_3_1_0|         array|
|conv3_weights_local_3_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_3_1_1|         array|
|conv3_weights_local_3_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_3_1_1|         array|
|conv3_weights_local_3_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_3_1_1|         array|
|conv3_weights_local_4_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_4_0_0|         array|
|conv3_weights_local_4_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_4_0_0|         array|
|conv3_weights_local_4_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_4_0_0|         array|
|conv3_weights_local_4_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_4_0_1|         array|
|conv3_weights_local_4_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_4_0_1|         array|
|conv3_weights_local_4_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_4_0_1|         array|
|conv3_weights_local_4_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_4_1_0|         array|
|conv3_weights_local_4_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_4_1_0|         array|
|conv3_weights_local_4_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_4_1_0|         array|
|conv3_weights_local_4_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_4_1_1|         array|
|conv3_weights_local_4_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_4_1_1|         array|
|conv3_weights_local_4_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_4_1_1|         array|
|conv3_weights_local_5_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_5_0_0|         array|
|conv3_weights_local_5_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_5_0_0|         array|
|conv3_weights_local_5_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_5_0_0|         array|
|conv3_weights_local_5_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_5_0_1|         array|
|conv3_weights_local_5_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_5_0_1|         array|
|conv3_weights_local_5_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_5_0_1|         array|
|conv3_weights_local_5_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_5_1_0|         array|
|conv3_weights_local_5_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_5_1_0|         array|
|conv3_weights_local_5_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_5_1_0|         array|
|conv3_weights_local_5_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_5_1_1|         array|
|conv3_weights_local_5_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_5_1_1|         array|
|conv3_weights_local_5_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_5_1_1|         array|
|conv3_weights_local_6_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_6_0_0|         array|
|conv3_weights_local_6_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_6_0_0|         array|
|conv3_weights_local_6_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_6_0_0|         array|
|conv3_weights_local_6_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_6_0_1|         array|
|conv3_weights_local_6_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_6_0_1|         array|
|conv3_weights_local_6_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_6_0_1|         array|
|conv3_weights_local_6_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_6_1_0|         array|
|conv3_weights_local_6_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_6_1_0|         array|
|conv3_weights_local_6_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_6_1_0|         array|
|conv3_weights_local_6_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_6_1_1|         array|
|conv3_weights_local_6_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_6_1_1|         array|
|conv3_weights_local_6_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_6_1_1|         array|
|conv3_weights_local_7_0_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_7_0_0|         array|
|conv3_weights_local_7_0_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_7_0_0|         array|
|conv3_weights_local_7_0_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_7_0_0|         array|
|conv3_weights_local_7_0_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_7_0_1|         array|
|conv3_weights_local_7_0_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_7_0_1|         array|
|conv3_weights_local_7_0_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_7_0_1|         array|
|conv3_weights_local_7_1_0_address0  |  out|    6|   ap_memory|  conv3_weights_local_7_1_0|         array|
|conv3_weights_local_7_1_0_ce0       |  out|    1|   ap_memory|  conv3_weights_local_7_1_0|         array|
|conv3_weights_local_7_1_0_q0        |   in|   32|   ap_memory|  conv3_weights_local_7_1_0|         array|
|conv3_weights_local_7_1_1_address0  |  out|    6|   ap_memory|  conv3_weights_local_7_1_1|         array|
|conv3_weights_local_7_1_1_ce0       |  out|    1|   ap_memory|  conv3_weights_local_7_1_1|         array|
|conv3_weights_local_7_1_1_q0        |   in|   32|   ap_memory|  conv3_weights_local_7_1_1|         array|
|p_read                              |   in|   32|     ap_none|                     p_read|        scalar|
|layer3_output_tile_0_address0       |  out|    9|   ap_memory|       layer3_output_tile_0|         array|
|layer3_output_tile_0_ce0            |  out|    1|   ap_memory|       layer3_output_tile_0|         array|
|layer3_output_tile_0_we0            |  out|    1|   ap_memory|       layer3_output_tile_0|         array|
|layer3_output_tile_0_d0             |  out|   32|   ap_memory|       layer3_output_tile_0|         array|
|layer3_output_tile_0_q0             |   in|   32|   ap_memory|       layer3_output_tile_0|         array|
+------------------------------------+-----+-----+------------+---------------------------+--------------+

