{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584142722200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584142722201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 20:38:42 2020 " "Processing started: Fri Mar 13 20:38:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584142722201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584142722201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584142722201 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584142722672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_4Bits-ckt " "Found design unit 1: SUM_4Bits-ckt" {  } { { "SUM_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_4Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723149 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_4Bits " "Found entity 1: SUM_4Bits" {  } { { "SUM_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_2Bits-ckt " "Found design unit 1: SUM_2Bits-ckt" {  } { { "SUM_2Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_2Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723152 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_2Bits " "Found entity 1: SUM_2Bits" {  } { { "SUM_2Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_2Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_1Bit-ckt " "Found design unit 1: SUM_1Bit-ckt" {  } { { "SUM_1Bit.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_1Bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723154 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_1Bit " "Found entity 1: SUM_1Bit" {  } { { "SUM_1Bit.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-ckt " "Found design unit 1: fifo-ckt" {  } { { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723156 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg13Bits-ckt " "Found design unit 1: reg13Bits-ckt" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/reg13Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723158 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg13Bits " "Found entity 1: reg13Bits" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/reg13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX16_1_13Bits-ckt " "Found design unit 1: MUX16_1_13Bits-ckt" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/MUX16_1_13Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723161 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX16_1_13Bits " "Found entity 1: MUX16_1_13Bits" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/MUX16_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_13Bits-ckt " "Found design unit 1: MUX2_1_13Bits-ckt" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/MUX2_1_13Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723163 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_13Bits " "Found entity 1: MUX2_1_13Bits" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/MUX2_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffjk-ckt " "Found design unit 1: ffjk-ckt" {  } { { "ffjk.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/ffjk.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723165 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffjk " "Found entity 1: ffjk" {  } { { "ffjk.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador1X16-ckt " "Found design unit 1: decodificador1X16-ckt" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/decodificador1X16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723167 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador1X16 " "Found entity 1: decodificador1X16" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/decodificador1X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador4Bits-ckt " "Found design unit 1: contador4Bits-ckt" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/contador4Bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723170 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador4Bits " "Found entity 1: contador4Bits" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/contador4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_4Bits-ckt " "Found design unit 1: Comparador_4Bits-ckt" {  } { { "Comparador_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/Comparador_4Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723173 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_4Bits " "Found entity 1: Comparador_4Bits" {  } { { "Comparador_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/Comparador_4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-ckt " "Found design unit 1: Comparador-ckt" {  } { { "Comparador.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/Comparador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723175 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistrador16x13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistrador16x13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoDeRegistrador16X13-ckt " "Found design unit 1: bancoDeRegistrador16X13-ckt" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/bancoDeRegistrador16X13.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723178 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistrador16X13 " "Found entity 1: bancoDeRegistrador16X13" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/bancoDeRegistrador16X13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapathfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathFIFO-ckt " "Found design unit 1: datapathFIFO-ckt" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723180 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapathFIFO " "Found entity 1: datapathFIFO" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocodecontrolefifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocodecontrolefifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoDeControleFIFO-ckt " "Found design unit 1: blocoDeControleFIFO-ckt" {  } { { "blocoDeControleFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/blocoDeControleFIFO.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723185 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoDeControleFIFO " "Found entity 1: blocoDeControleFIFO" {  } { { "blocoDeControleFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/blocoDeControleFIFO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584142723185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584142723185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584142723225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoDeControleFIFO blocoDeControleFIFO:BlocodeControle " "Elaborating entity \"blocoDeControleFIFO\" for hierarchy \"blocoDeControleFIFO:BlocodeControle\"" {  } { { "fifo.vhd" "BlocodeControle" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathFIFO datapathFIFO:Datapath " "Elaborating entity \"datapathFIFO\" for hierarchy \"datapathFIFO:Datapath\"" {  } { { "fifo.vhd" "Datapath" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lixo datapathFIFO.vhd(41) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(41): object \"lixo\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584142723260 "|fifo|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ld_comparador_wd_com_rd datapathFIFO.vhd(42) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(42): object \"saida_ld_comparador_wd_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584142723260 "|fifo|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_gt_comparador_wd_com_rd datapathFIFO.vhd(42) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(42): object \"saida_gt_comparador_wd_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584142723260 "|fifo|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ld_comparador_wd1_com_rd datapathFIFO.vhd(43) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(43): object \"saida_ld_comparador_wd1_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584142723260 "|fifo|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_gt_comparador_wd1_com_rd datapathFIFO.vhd(43) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(43): object \"saida_gt_comparador_wd1_com_rd\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584142723260 "|fifo|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ld_comparador_wd_com_rd1 datapathFIFO.vhd(44) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(44): object \"saida_ld_comparador_wd_com_rd1\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584142723260 "|fifo|datapathFIFO:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_gt_comparador_wd_com_rd1 datapathFIFO.vhd(44) " "Verilog HDL or VHDL warning at datapathFIFO.vhd(44): object \"saida_gt_comparador_wd_com_rd1\" assigned a value but never read" {  } { { "datapathFIFO.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584142723260 "|fifo|datapathFIFO:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoDeRegistrador16X13 datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores " "Elaborating entity \"bancoDeRegistrador16X13\" for hierarchy \"datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\"" {  } { { "datapathFIFO.vhd" "BancoDeRegistradores" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador1X16 datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|decodificador1X16:Dec_wr " "Elaborating entity \"decodificador1X16\" for hierarchy \"datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|decodificador1X16:Dec_wr\"" {  } { { "bancoDeRegistrador16X13.vhd" "Dec_wr" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/bancoDeRegistrador16X13.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg13Bits datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|reg13Bits:Reg00 " "Elaborating entity \"reg13Bits\" for hierarchy \"datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|reg13Bits:Reg00\"" {  } { { "bancoDeRegistrador16X13.vhd" "Reg00" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/bancoDeRegistrador16X13.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16_1_13Bits datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd " "Elaborating entity \"MUX16_1_13Bits\" for hierarchy \"datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd\"" {  } { { "bancoDeRegistrador16X13.vhd" "MUX_rd" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/bancoDeRegistrador16X13.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1_13Bits datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd\|MUX2_1_13Bits:muxI0I1 " "Elaborating entity \"MUX2_1_13Bits\" for hierarchy \"datapathFIFO:Datapath\|bancoDeRegistrador16X13:BancoDeRegistradores\|MUX16_1_13Bits:MUX_rd\|MUX2_1_13Bits:muxI0I1\"" {  } { { "MUX16_1_13Bits.vhd" "muxI0I1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/MUX16_1_13Bits.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador4Bits datapathFIFO:Datapath\|contador4Bits:Contador_WR " "Elaborating entity \"contador4Bits\" for hierarchy \"datapathFIFO:Datapath\|contador4Bits:Contador_WR\"" {  } { { "datapathFIFO.vhd" "Contador_WR" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffjk datapathFIFO:Datapath\|contador4Bits:Contador_WR\|ffjk:Q0 " "Elaborating entity \"ffjk\" for hierarchy \"datapathFIFO:Datapath\|contador4Bits:Contador_WR\|ffjk:Q0\"" {  } { { "contador4Bits.vhd" "Q0" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/contador4Bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_4Bits datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd " "Elaborating entity \"Comparador_4Bits\" for hierarchy \"datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd\"" {  } { { "datapathFIFO.vhd" "comparador_wr_com_rd" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd\|Comparador:Comp1 " "Elaborating entity \"Comparador\" for hierarchy \"datapathFIFO:Datapath\|Comparador_4Bits:comparador_wr_com_rd\|Comparador:Comp1\"" {  } { { "Comparador_4Bits.vhd" "Comp1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/Comparador_4Bits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_4Bits datapathFIFO:Datapath\|SUM_4Bits:somador_wr1 " "Elaborating entity \"SUM_4Bits\" for hierarchy \"datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\"" {  } { { "datapathFIFO.vhd" "somador_wr1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/datapathFIFO.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_2Bits datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01 " "Elaborating entity \"SUM_2Bits\" for hierarchy \"datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01\"" {  } { { "SUM_4Bits.vhd" "SUM01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_4Bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_1Bit datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01\|SUM_1Bit:SUM01 " "Elaborating entity \"SUM_1Bit\" for hierarchy \"datapathFIFO:Datapath\|SUM_4Bits:somador_wr1\|SUM_2Bits:SUM01\|SUM_1Bit:SUM01\"" {  } { { "SUM_2Bits.vhd" "SUM01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/SUM_2Bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584142723453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584142725276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584142725276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584142725336 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584142725336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584142725336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584142725336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584142725360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 20:38:45 2020 " "Processing ended: Fri Mar 13 20:38:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584142725360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584142725360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584142725360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584142725360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584142726440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584142726441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 20:38:46 2020 " "Processing started: Fri Mar 13 20:38:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584142726441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1584142726441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1584142726441 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1584142726525 ""}
{ "Info" "0" "" "Project  = fifo" {  } {  } 0 0 "Project  = fifo" 0 0 "Fitter" 0 0 1584142726526 ""}
{ "Info" "0" "" "Revision = fifo" {  } {  } 0 0 "Revision = fifo" 0 0 "Fitter" 0 0 1584142726526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1584142726633 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fifo EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"fifo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1584142726645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584142726677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1584142726677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1584142726731 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1584142726741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1584142727312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1584142727312 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1584142727312 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584142727314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584142727314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1584142727314 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1584142727314 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "em " "Pin em not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { em } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { em } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fu " "Pin fu not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fu } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fu } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[0\] " "Pin R_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[0] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[1\] " "Pin R_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[1] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[2\] " "Pin R_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[2] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[3\] " "Pin R_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[3] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[4\] " "Pin R_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[4] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[5\] " "Pin R_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[5] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[6\] " "Pin R_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[6] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[7\] " "Pin R_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[7] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[8\] " "Pin R_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[8] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[9\] " "Pin R_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[9] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[10\] " "Pin R_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[10] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[11\] " "Pin R_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[11] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data\[12\] " "Pin R_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R_data[12] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Estados_maquina\[0\] " "Pin Estados_maquina\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Estados_maquina[0] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Estados_maquina[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Estados_maquina\[1\] " "Pin Estados_maquina\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Estados_maquina[1] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Estados_maquina[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Estados_maquina\[2\] " "Pin Estados_maquina\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Estados_maquina[2] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Estados_maquina[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Pin RD not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RD } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Pin WR not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { WR } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_fifo " "Pin CLK_fifo not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLK_fifo } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[0\] " "Pin W_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[0] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[1\] " "Pin W_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[1] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[2\] " "Pin W_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[2] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[3\] " "Pin W_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[3] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[4\] " "Pin W_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[4] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[5\] " "Pin W_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[5] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[6\] " "Pin W_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[6] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[7\] " "Pin W_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[7] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[8\] " "Pin W_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[8] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[9\] " "Pin W_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[9] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[10\] " "Pin W_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[10] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[11\] " "Pin W_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[11] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_data\[12\] " "Pin W_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { W_data[12] } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { W_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1584142727412 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1584142727412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fifo.sdc " "Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1584142727518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1584142727518 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1584142727524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_fifo (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK_fifo (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584142727555 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLK_fifo } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584142727555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1584142727555 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "fifo.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/fifo.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1584142727555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1584142727634 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584142727635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1584142727635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584142727637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1584142727638 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1584142727639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1584142727639 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1584142727639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1584142727656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1584142727657 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1584142727657 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 15 18 0 " "Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 15 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1584142727659 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1584142727659 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1584142727659 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1584142727660 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1584142727660 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1584142727660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584142727678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1584142729374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584142729545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1584142729552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1584142730860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584142730861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1584142731005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1584142733030 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1584142733030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584142733425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1584142733428 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1584142733428 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1584142733442 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584142733445 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "em 0 " "Pin \"em\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fu 0 " "Pin \"fu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[0\] 0 " "Pin \"R_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[1\] 0 " "Pin \"R_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[2\] 0 " "Pin \"R_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[3\] 0 " "Pin \"R_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[4\] 0 " "Pin \"R_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[5\] 0 " "Pin \"R_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[6\] 0 " "Pin \"R_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[7\] 0 " "Pin \"R_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[8\] 0 " "Pin \"R_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[9\] 0 " "Pin \"R_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[10\] 0 " "Pin \"R_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[11\] 0 " "Pin \"R_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data\[12\] 0 " "Pin \"R_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estados_maquina\[0\] 0 " "Pin \"Estados_maquina\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estados_maquina\[1\] 0 " "Pin \"Estados_maquina\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estados_maquina\[2\] 0 " "Pin \"Estados_maquina\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1584142733453 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1584142733453 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584142733577 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1584142733598 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1584142733735 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1584142734017 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1584142734113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/output_files/fifo.fit.smsg " "Generated suppressed messages file C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/output_files/fifo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1584142734208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584142734393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 20:38:54 2020 " "Processing ended: Fri Mar 13 20:38:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584142734393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584142734393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584142734393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1584142734393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1584142735525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584142735525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 20:38:55 2020 " "Processing started: Fri Mar 13 20:38:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584142735525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1584142735525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1584142735526 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1584142736762 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1584142736947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584142737478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 20:38:57 2020 " "Processing ended: Fri Mar 13 20:38:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584142737478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584142737478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584142737478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1584142737478 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1584142738080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1584142738541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584142738542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 20:38:58 2020 " "Processing started: Fri Mar 13 20:38:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584142738542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584142738542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fifo -c fifo " "Command: quartus_sta fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584142738542 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1584142738628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584142738841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1584142738885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1584142738885 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fifo.sdc " "Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1584142738987 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1584142738988 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_fifo CLK_fifo " "create_clock -period 1.000 -name CLK_fifo CLK_fifo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1584142738990 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1584142738990 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1584142738994 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1584142739003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1584142739011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.023 " "Worst-case setup slack is -2.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023      -379.107 CLK_fifo  " "   -2.023      -379.107 CLK_fifo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584142739014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK_fifo  " "    0.391         0.000 CLK_fifo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584142739016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1584142739019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1584142739021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -222.380 CLK_fifo  " "   -1.380      -222.380 CLK_fifo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584142739024 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1584142739065 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1584142739067 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1584142739084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.457 " "Worst-case setup slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457       -70.542 CLK_fifo  " "   -0.457       -70.542 CLK_fifo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584142739088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK_fifo  " "    0.215         0.000 CLK_fifo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584142739097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1584142739100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1584142739103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -222.380 CLK_fifo  " "   -1.380      -222.380 CLK_fifo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1584142739107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1584142739107 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1584142739225 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1584142739255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1584142739256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584142739356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 20:38:59 2020 " "Processing ended: Fri Mar 13 20:38:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584142739356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584142739356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584142739356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584142739356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584142740260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584142740260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 20:39:00 2020 " "Processing started: Fri Mar 13 20:39:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584142740260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584142740260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584142740260 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo.vo C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/simulation/modelsim/ simulation " "Generated file fifo.vo in folder \"C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/FIFO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1584142740714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584142740753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 20:39:00 2020 " "Processing ended: Fri Mar 13 20:39:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584142740753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584142740753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584142740753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584142740753 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584142741850 ""}
