#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1260b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123b160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1253860 .functor NOT 1, L_0x1289630, C4<0>, C4<0>, C4<0>;
L_0x1288e00 .functor XOR 5, L_0x1289260, L_0x1289390, C4<00000>, C4<00000>;
L_0x1289520 .functor XOR 5, L_0x1288e00, L_0x1289480, C4<00000>, C4<00000>;
v0x12856d0_0 .net *"_ivl_10", 4 0, L_0x1289480;  1 drivers
v0x12857d0_0 .net *"_ivl_12", 4 0, L_0x1289520;  1 drivers
v0x12858b0_0 .net *"_ivl_2", 4 0, L_0x12891c0;  1 drivers
v0x1285970_0 .net *"_ivl_4", 4 0, L_0x1289260;  1 drivers
v0x1285a50_0 .net *"_ivl_6", 4 0, L_0x1289390;  1 drivers
v0x1285b80_0 .net *"_ivl_8", 4 0, L_0x1288e00;  1 drivers
v0x1285c60_0 .var "clk", 0 0;
v0x1285d00_0 .var/2u "stats1", 159 0;
v0x1285dc0_0 .var/2u "strobe", 0 0;
v0x1285f10_0 .net "sum_dut", 4 0, L_0x1288e70;  1 drivers
v0x1285fd0_0 .net "sum_ref", 4 0, L_0x12866e0;  1 drivers
v0x1286070_0 .net "tb_match", 0 0, L_0x1289630;  1 drivers
v0x1286110_0 .net "tb_mismatch", 0 0, L_0x1253860;  1 drivers
v0x12861d0_0 .net "x", 3 0, v0x1281c00_0;  1 drivers
v0x1286290_0 .net "y", 3 0, v0x1281cc0_0;  1 drivers
L_0x12891c0 .concat [ 5 0 0 0], L_0x12866e0;
L_0x1289260 .concat [ 5 0 0 0], L_0x12866e0;
L_0x1289390 .concat [ 5 0 0 0], L_0x1288e70;
L_0x1289480 .concat [ 5 0 0 0], L_0x12866e0;
L_0x1289630 .cmp/eeq 5, L_0x12891c0, L_0x1289520;
S_0x125eb20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x123b160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x12454a0_0 .net *"_ivl_0", 4 0, L_0x12863d0;  1 drivers
L_0x7fa8e481a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125c240_0 .net *"_ivl_3", 0 0, L_0x7fa8e481a018;  1 drivers
v0x12487d0_0 .net *"_ivl_4", 4 0, L_0x1286560;  1 drivers
L_0x7fa8e481a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12457f0_0 .net *"_ivl_7", 0 0, L_0x7fa8e481a060;  1 drivers
v0x1281590_0 .net "sum", 4 0, L_0x12866e0;  alias, 1 drivers
v0x12816c0_0 .net "x", 3 0, v0x1281c00_0;  alias, 1 drivers
v0x12817a0_0 .net "y", 3 0, v0x1281cc0_0;  alias, 1 drivers
L_0x12863d0 .concat [ 4 1 0 0], v0x1281c00_0, L_0x7fa8e481a018;
L_0x1286560 .concat [ 4 1 0 0], v0x1281cc0_0, L_0x7fa8e481a060;
L_0x12866e0 .arith/sum 5, L_0x12863d0, L_0x1286560;
S_0x1281900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x123b160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1281b20_0 .net "clk", 0 0, v0x1285c60_0;  1 drivers
v0x1281c00_0 .var "x", 3 0;
v0x1281cc0_0 .var "y", 3 0;
E_0x124ec30/0 .event negedge, v0x1281b20_0;
E_0x124ec30/1 .event posedge, v0x1281b20_0;
E_0x124ec30 .event/or E_0x124ec30/0, E_0x124ec30/1;
S_0x1281da0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x123b160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1284f90_0 .net *"_ivl_45", 0 0, L_0x1289050;  1 drivers
v0x1285090_0 .net "carry", 3 0, L_0x1288cd0;  1 drivers
v0x1285170_0 .net "sum", 4 0, L_0x1288e70;  alias, 1 drivers
v0x1285230_0 .net "x", 3 0, v0x1281c00_0;  alias, 1 drivers
v0x12852f0_0 .net "y", 3 0, v0x1281cc0_0;  alias, 1 drivers
L_0x1286de0 .part v0x1281c00_0, 0, 1;
L_0x1286f10 .part v0x1281cc0_0, 0, 1;
L_0x1287640 .part v0x1281c00_0, 1, 1;
L_0x1287770 .part v0x1281cc0_0, 1, 1;
L_0x12878d0 .part L_0x1288cd0, 0, 1;
L_0x1287f70 .part v0x1281c00_0, 2, 1;
L_0x12880e0 .part v0x1281cc0_0, 2, 1;
L_0x1288210 .part L_0x1288cd0, 1, 1;
L_0x12888f0 .part v0x1281c00_0, 3, 1;
L_0x1288a20 .part v0x1281cc0_0, 3, 1;
L_0x1288c30 .part L_0x1288cd0, 2, 1;
L_0x1288cd0 .concat8 [ 1 1 1 1], L_0x1286cd0, L_0x1287530, L_0x1287e60, L_0x12887e0;
LS_0x1288e70_0_0 .concat8 [ 1 1 1 1], L_0x1286820, L_0x1287140, L_0x1287a70, L_0x1288400;
LS_0x1288e70_0_4 .concat8 [ 1 0 0 0], L_0x1289050;
L_0x1288e70 .concat8 [ 4 1 0 0], LS_0x1288e70_0_0, LS_0x1288e70_0_4;
L_0x1289050 .part L_0x1288cd0, 3, 1;
S_0x1281f80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x1281da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1262530 .functor XOR 1, L_0x1286de0, L_0x1286f10, C4<0>, C4<0>;
L_0x7fa8e481a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1286820 .functor XOR 1, L_0x1262530, L_0x7fa8e481a0a8, C4<0>, C4<0>;
L_0x12868e0 .functor AND 1, L_0x1286de0, L_0x1286f10, C4<1>, C4<1>;
L_0x1286a20 .functor AND 1, L_0x1286de0, L_0x7fa8e481a0a8, C4<1>, C4<1>;
L_0x1286b10 .functor OR 1, L_0x12868e0, L_0x1286a20, C4<0>, C4<0>;
L_0x1286c20 .functor AND 1, L_0x1286f10, L_0x7fa8e481a0a8, C4<1>, C4<1>;
L_0x1286cd0 .functor OR 1, L_0x1286b10, L_0x1286c20, C4<0>, C4<0>;
v0x1282210_0 .net *"_ivl_0", 0 0, L_0x1262530;  1 drivers
v0x1282310_0 .net *"_ivl_10", 0 0, L_0x1286c20;  1 drivers
v0x12823f0_0 .net *"_ivl_4", 0 0, L_0x12868e0;  1 drivers
v0x12824e0_0 .net *"_ivl_6", 0 0, L_0x1286a20;  1 drivers
v0x12825c0_0 .net *"_ivl_8", 0 0, L_0x1286b10;  1 drivers
v0x12826f0_0 .net "a", 0 0, L_0x1286de0;  1 drivers
v0x12827b0_0 .net "b", 0 0, L_0x1286f10;  1 drivers
v0x1282870_0 .net "cin", 0 0, L_0x7fa8e481a0a8;  1 drivers
v0x1282930_0 .net "cout", 0 0, L_0x1286cd0;  1 drivers
v0x12829f0_0 .net "sum", 0 0, L_0x1286820;  1 drivers
S_0x1282b50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x1281da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x12870d0 .functor XOR 1, L_0x1287640, L_0x1287770, C4<0>, C4<0>;
L_0x1287140 .functor XOR 1, L_0x12870d0, L_0x12878d0, C4<0>, C4<0>;
L_0x12871e0 .functor AND 1, L_0x1287640, L_0x1287770, C4<1>, C4<1>;
L_0x1287280 .functor AND 1, L_0x1287640, L_0x12878d0, C4<1>, C4<1>;
L_0x1287370 .functor OR 1, L_0x12871e0, L_0x1287280, C4<0>, C4<0>;
L_0x1287480 .functor AND 1, L_0x1287770, L_0x12878d0, C4<1>, C4<1>;
L_0x1287530 .functor OR 1, L_0x1287370, L_0x1287480, C4<0>, C4<0>;
v0x1282db0_0 .net *"_ivl_0", 0 0, L_0x12870d0;  1 drivers
v0x1282e90_0 .net *"_ivl_10", 0 0, L_0x1287480;  1 drivers
v0x1282f70_0 .net *"_ivl_4", 0 0, L_0x12871e0;  1 drivers
v0x1283060_0 .net *"_ivl_6", 0 0, L_0x1287280;  1 drivers
v0x1283140_0 .net *"_ivl_8", 0 0, L_0x1287370;  1 drivers
v0x1283270_0 .net "a", 0 0, L_0x1287640;  1 drivers
v0x1283330_0 .net "b", 0 0, L_0x1287770;  1 drivers
v0x12833f0_0 .net "cin", 0 0, L_0x12878d0;  1 drivers
v0x12834b0_0 .net "cout", 0 0, L_0x1287530;  1 drivers
v0x1283600_0 .net "sum", 0 0, L_0x1287140;  1 drivers
S_0x1283760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x1281da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1287a00 .functor XOR 1, L_0x1287f70, L_0x12880e0, C4<0>, C4<0>;
L_0x1287a70 .functor XOR 1, L_0x1287a00, L_0x1288210, C4<0>, C4<0>;
L_0x1287b10 .functor AND 1, L_0x1287f70, L_0x12880e0, C4<1>, C4<1>;
L_0x1287bb0 .functor AND 1, L_0x1287f70, L_0x1288210, C4<1>, C4<1>;
L_0x1287ca0 .functor OR 1, L_0x1287b10, L_0x1287bb0, C4<0>, C4<0>;
L_0x1287db0 .functor AND 1, L_0x12880e0, L_0x1288210, C4<1>, C4<1>;
L_0x1287e60 .functor OR 1, L_0x1287ca0, L_0x1287db0, C4<0>, C4<0>;
v0x12839d0_0 .net *"_ivl_0", 0 0, L_0x1287a00;  1 drivers
v0x1283ab0_0 .net *"_ivl_10", 0 0, L_0x1287db0;  1 drivers
v0x1283b90_0 .net *"_ivl_4", 0 0, L_0x1287b10;  1 drivers
v0x1283c80_0 .net *"_ivl_6", 0 0, L_0x1287bb0;  1 drivers
v0x1283d60_0 .net *"_ivl_8", 0 0, L_0x1287ca0;  1 drivers
v0x1283e90_0 .net "a", 0 0, L_0x1287f70;  1 drivers
v0x1283f50_0 .net "b", 0 0, L_0x12880e0;  1 drivers
v0x1284010_0 .net "cin", 0 0, L_0x1288210;  1 drivers
v0x12840d0_0 .net "cout", 0 0, L_0x1287e60;  1 drivers
v0x1284220_0 .net "sum", 0 0, L_0x1287a70;  1 drivers
S_0x1284380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x1281da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1288390 .functor XOR 1, L_0x12888f0, L_0x1288a20, C4<0>, C4<0>;
L_0x1288400 .functor XOR 1, L_0x1288390, L_0x1288c30, C4<0>, C4<0>;
L_0x1288470 .functor AND 1, L_0x12888f0, L_0x1288a20, C4<1>, C4<1>;
L_0x1288530 .functor AND 1, L_0x12888f0, L_0x1288c30, C4<1>, C4<1>;
L_0x1288620 .functor OR 1, L_0x1288470, L_0x1288530, C4<0>, C4<0>;
L_0x1288730 .functor AND 1, L_0x1288a20, L_0x1288c30, C4<1>, C4<1>;
L_0x12887e0 .functor OR 1, L_0x1288620, L_0x1288730, C4<0>, C4<0>;
v0x12845c0_0 .net *"_ivl_0", 0 0, L_0x1288390;  1 drivers
v0x12846c0_0 .net *"_ivl_10", 0 0, L_0x1288730;  1 drivers
v0x12847a0_0 .net *"_ivl_4", 0 0, L_0x1288470;  1 drivers
v0x1284890_0 .net *"_ivl_6", 0 0, L_0x1288530;  1 drivers
v0x1284970_0 .net *"_ivl_8", 0 0, L_0x1288620;  1 drivers
v0x1284aa0_0 .net "a", 0 0, L_0x12888f0;  1 drivers
v0x1284b60_0 .net "b", 0 0, L_0x1288a20;  1 drivers
v0x1284c20_0 .net "cin", 0 0, L_0x1288c30;  1 drivers
v0x1284ce0_0 .net "cout", 0 0, L_0x12887e0;  1 drivers
v0x1284e30_0 .net "sum", 0 0, L_0x1288400;  1 drivers
S_0x12854d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x123b160;
 .timescale -12 -12;
E_0x124f0e0 .event anyedge, v0x1285dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1285dc0_0;
    %nor/r;
    %assign/vec4 v0x1285dc0_0, 0;
    %wait E_0x124f0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1281900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x124ec30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1281cc0_0, 0;
    %assign/vec4 v0x1281c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x123b160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1285c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1285dc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x123b160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1285c60_0;
    %inv;
    %store/vec4 v0x1285c60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x123b160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1281b20_0, v0x1286110_0, v0x12861d0_0, v0x1286290_0, v0x1285fd0_0, v0x1285f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x123b160;
T_5 ;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x123b160;
T_6 ;
    %wait E_0x124ec30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1285d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1285d00_0, 4, 32;
    %load/vec4 v0x1286070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1285d00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1285d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1285d00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1285fd0_0;
    %load/vec4 v0x1285fd0_0;
    %load/vec4 v0x1285f10_0;
    %xor;
    %load/vec4 v0x1285fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1285d00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1285d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1285d00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response43/top_module.sv";
