/*
 * Copyright (C) 2015  RaphaÃ«l Poggi <poggi.raph@gmail.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Frrestore * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#include <board.h>
#include <errno.h>
#include <timer.h>
#include <stddef.h>
#include <arch/nvic.h>
#include <irq.h>

#include <mach/rcc-stm32.h>

static int stm32_timer_get_nvic_number(struct timer *timer)
{
	int nvic = 0;

	switch (timer->num) {
		case 2:
			nvic = TIM2_IRQn;
			break;
		case 3:
			nvic = TIM3_IRQn;
			break;
		case 4:
			nvic = TIM4_IRQn;
			break;
		case 5:
			nvic = TIM5_IRQn;
			break;

	};

	return nvic;
}

static void stm32_timer_isr(void *arg)
{
	TIM_TypeDef *tim = NULL;
	struct timer *timer = (struct timer *)arg;
	unsigned int irq = vector_current_irq();

	tim = (TIM_TypeDef *)timer->base_reg;

	tim->SR = ~TIM_SR_UIF;

	nvic_clear_interrupt(irq);
}

static int stm32_timer_init(struct timer *timer)
{
	int ret = 0;
	int irq_line = 0;
	unsigned int base_reg = 0;

	if (timer->num < 2 || timer->num > 5)
		return -EINVAL;

	switch (timer->num) {
		case 2:
			base_reg = TIM2_BASE;
			break;
		case 3:
			base_reg = TIM3_BASE;
			break;
		case 4:
			base_reg = TIM4_BASE;
			break;
		case 5:
			base_reg = TIM5_BASE;
			break;
	}

	timer->base_reg = base_reg;

	ret = stm32_rcc_enable_clk(timer->base_reg);
	if (ret < 0) {
		error_printk("cannot enable TIM%d clock\r\n", timer->num);
		return ret;
	}

	timer->rate = (APB1_PRES > 1) ? APB1_CLK * 2 : APB1_CLK;
	timer->prescaler = 0;

	irq_line = stm32_timer_get_nvic_number(timer);

	ret = irq_request(irq_line, &stm32_timer_isr, timer);
	if (ret < 0)
		error_printk("cannot request isr for irq line: %d\n", irq_line);

	return ret;
}

static short stm32_timer_find_best_pres(unsigned long parent_rate, unsigned long rate)
{
	unsigned short pres;
	unsigned short best_pres;
	unsigned short max_pres = 0xffff;
	unsigned int diff;
	unsigned int best_diff;
	unsigned long curr_rate;


	best_diff = parent_rate - rate;

	for (pres = 1; pres < max_pres; pres++) {
		curr_rate = parent_rate / pres;

		if (curr_rate < rate)
			diff = rate - curr_rate;
		else
			diff = curr_rate - rate;

		if (diff < best_diff) {
			best_pres = pres;
			best_diff = diff;
		}

		if (!best_diff || curr_rate < rate)
			break;
	}

	return best_pres;
}

static void stm32_timer_set_rate(struct timer *timer, unsigned long rate)
{
	TIM_TypeDef *tim = NULL;
	unsigned short pres;

	pres = stm32_timer_find_best_pres(timer->rate, rate);

	/* The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1) */
	pres -= 1;

	tim = (TIM_TypeDef *)timer->base_reg;

	tim->PSC = pres;
}

static void stm32_timer_set_counter(struct timer *timer, unsigned short counter)
{
	TIM_TypeDef *tim = NULL;

	tim = (TIM_TypeDef *)timer->base_reg;

	tim->ARR = counter;
}

static void stm32_timer_enable(struct timer *timer)
{
	TIM_TypeDef *tim = NULL;
	int nvic = stm32_timer_get_nvic_number(timer);

	tim = (TIM_TypeDef *)timer->base_reg;

	if (timer->one_pulse)
		tim->CR1 |= TIM_CR1_OPM;

	if (!timer->count_up)
		tim->CR1 |= TIM_CR1_DIR;
	else
		tim->CR1 &= ~TIM_CR1_DIR;

	/* and interrupt */
	tim->DIER |= TIM_DIER_UIE;

	/* finally, enable counter */
	tim->CR1 |= TIM_CR1_CEN | TIM_CR1_ARPE;

	nvic_enable_interrupt(nvic);
}

static void stm32_timer_disable(struct timer *timer)
{
	TIM_TypeDef *tim = NULL;
	int nvic = stm32_timer_get_nvic_number(timer);

	tim = (TIM_TypeDef *)timer->base_reg;

	tim->CR1 &= ~TIM_CR1_CEN;

	nvic_clear_interrupt(nvic);
	nvic_disable_interrupt(nvic);
}

static void stm32_timer_clear_it_flags(struct timer *timer, unsigned int flags)
{
	TIM_TypeDef *tim = NULL;

	tim = (TIM_TypeDef *)timer->base_reg;

	tim->SR &= ~flags;	
}

struct timer_operations tim_ops = {
	.init = stm32_timer_init,
	.set_rate = stm32_timer_set_rate,
	.set_counter = stm32_timer_set_counter,
	.enable = stm32_timer_enable,
	.disable = stm32_timer_disable,
	.clear_it_flags = stm32_timer_clear_it_flags,
};
