
002LED_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005980  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08005b10  08005b10  00006b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c94  08005c94  00007018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005c94  08005c94  00006c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c9c  08005c9c  00007018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c9c  08005c9c  00006c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ca0  08005ca0  00006ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08005ca4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007018  2**0
                  CONTENTS
 10 .bss          00014414  20000018  20000018  00007018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001442c  2001442c  00007018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011448  00000000  00000000  00007048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b2e  00000000  00000000  00018490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001148  00000000  00000000  0001afc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d45  00000000  00000000  0001c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022b8e  00000000  00000000  0001ce4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000137d5  00000000  00000000  0003f9db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d68cb  00000000  00000000  000531b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00129a7b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047c8  00000000  00000000  00129ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000d7  00000000  00000000  0012e288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005af8 	.word	0x08005af8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	08005af8 	.word	0x08005af8

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e58 	.word	0x20012e58

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b988 	b.w	800058c <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	468e      	mov	lr, r1
 800029c:	4604      	mov	r4, r0
 800029e:	4688      	mov	r8, r1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d14a      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d962      	bls.n	8000370 <__udivmoddi4+0xdc>
 80002aa:	fab2 f682 	clz	r6, r2
 80002ae:	b14e      	cbz	r6, 80002c4 <__udivmoddi4+0x30>
 80002b0:	f1c6 0320 	rsb	r3, r6, #32
 80002b4:	fa01 f806 	lsl.w	r8, r1, r6
 80002b8:	fa20 f303 	lsr.w	r3, r0, r3
 80002bc:	40b7      	lsls	r7, r6
 80002be:	ea43 0808 	orr.w	r8, r3, r8
 80002c2:	40b4      	lsls	r4, r6
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f fc87 	uxth.w	ip, r7
 80002cc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002d0:	0c23      	lsrs	r3, r4, #16
 80002d2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002da:	fb01 f20c 	mul.w	r2, r1, ip
 80002de:	429a      	cmp	r2, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x62>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002e8:	f080 80ea 	bcs.w	80004c0 <__udivmoddi4+0x22c>
 80002ec:	429a      	cmp	r2, r3
 80002ee:	f240 80e7 	bls.w	80004c0 <__udivmoddi4+0x22c>
 80002f2:	3902      	subs	r1, #2
 80002f4:	443b      	add	r3, r7
 80002f6:	1a9a      	subs	r2, r3, r2
 80002f8:	b2a3      	uxth	r3, r4
 80002fa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002fe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb00 fc0c 	mul.w	ip, r0, ip
 800030a:	459c      	cmp	ip, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x8e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f100 32ff 	add.w	r2, r0, #4294967295
 8000314:	f080 80d6 	bcs.w	80004c4 <__udivmoddi4+0x230>
 8000318:	459c      	cmp	ip, r3
 800031a:	f240 80d3 	bls.w	80004c4 <__udivmoddi4+0x230>
 800031e:	443b      	add	r3, r7
 8000320:	3802      	subs	r0, #2
 8000322:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000326:	eba3 030c 	sub.w	r3, r3, ip
 800032a:	2100      	movs	r1, #0
 800032c:	b11d      	cbz	r5, 8000336 <__udivmoddi4+0xa2>
 800032e:	40f3      	lsrs	r3, r6
 8000330:	2200      	movs	r2, #0
 8000332:	e9c5 3200 	strd	r3, r2, [r5]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d905      	bls.n	800034a <__udivmoddi4+0xb6>
 800033e:	b10d      	cbz	r5, 8000344 <__udivmoddi4+0xb0>
 8000340:	e9c5 0100 	strd	r0, r1, [r5]
 8000344:	2100      	movs	r1, #0
 8000346:	4608      	mov	r0, r1
 8000348:	e7f5      	b.n	8000336 <__udivmoddi4+0xa2>
 800034a:	fab3 f183 	clz	r1, r3
 800034e:	2900      	cmp	r1, #0
 8000350:	d146      	bne.n	80003e0 <__udivmoddi4+0x14c>
 8000352:	4573      	cmp	r3, lr
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0xc8>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 8105 	bhi.w	8000566 <__udivmoddi4+0x2d2>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000362:	2001      	movs	r0, #1
 8000364:	4690      	mov	r8, r2
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0e5      	beq.n	8000336 <__udivmoddi4+0xa2>
 800036a:	e9c5 4800 	strd	r4, r8, [r5]
 800036e:	e7e2      	b.n	8000336 <__udivmoddi4+0xa2>
 8000370:	2a00      	cmp	r2, #0
 8000372:	f000 8090 	beq.w	8000496 <__udivmoddi4+0x202>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	2e00      	cmp	r6, #0
 800037c:	f040 80a4 	bne.w	80004c8 <__udivmoddi4+0x234>
 8000380:	1a8a      	subs	r2, r1, r2
 8000382:	0c03      	lsrs	r3, r0, #16
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	b280      	uxth	r0, r0
 800038a:	b2bc      	uxth	r4, r7
 800038c:	2101      	movs	r1, #1
 800038e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000392:	fb0e 221c 	mls	r2, lr, ip, r2
 8000396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800039a:	fb04 f20c 	mul.w	r2, r4, ip
 800039e:	429a      	cmp	r2, r3
 80003a0:	d907      	bls.n	80003b2 <__udivmoddi4+0x11e>
 80003a2:	18fb      	adds	r3, r7, r3
 80003a4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x11c>
 80003aa:	429a      	cmp	r2, r3
 80003ac:	f200 80e0 	bhi.w	8000570 <__udivmoddi4+0x2dc>
 80003b0:	46c4      	mov	ip, r8
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003b8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003c0:	fb02 f404 	mul.w	r4, r2, r4
 80003c4:	429c      	cmp	r4, r3
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0x144>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ce:	d202      	bcs.n	80003d6 <__udivmoddi4+0x142>
 80003d0:	429c      	cmp	r4, r3
 80003d2:	f200 80ca 	bhi.w	800056a <__udivmoddi4+0x2d6>
 80003d6:	4602      	mov	r2, r0
 80003d8:	1b1b      	subs	r3, r3, r4
 80003da:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003de:	e7a5      	b.n	800032c <__udivmoddi4+0x98>
 80003e0:	f1c1 0620 	rsb	r6, r1, #32
 80003e4:	408b      	lsls	r3, r1
 80003e6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ea:	431f      	orrs	r7, r3
 80003ec:	fa0e f401 	lsl.w	r4, lr, r1
 80003f0:	fa20 f306 	lsr.w	r3, r0, r6
 80003f4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003f8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003fc:	4323      	orrs	r3, r4
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	fa1f fc87 	uxth.w	ip, r7
 8000406:	fbbe f0f9 	udiv	r0, lr, r9
 800040a:	0c1c      	lsrs	r4, r3, #16
 800040c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000410:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000414:	fb00 fe0c 	mul.w	lr, r0, ip
 8000418:	45a6      	cmp	lr, r4
 800041a:	fa02 f201 	lsl.w	r2, r2, r1
 800041e:	d909      	bls.n	8000434 <__udivmoddi4+0x1a0>
 8000420:	193c      	adds	r4, r7, r4
 8000422:	f100 3aff 	add.w	sl, r0, #4294967295
 8000426:	f080 809c 	bcs.w	8000562 <__udivmoddi4+0x2ce>
 800042a:	45a6      	cmp	lr, r4
 800042c:	f240 8099 	bls.w	8000562 <__udivmoddi4+0x2ce>
 8000430:	3802      	subs	r0, #2
 8000432:	443c      	add	r4, r7
 8000434:	eba4 040e 	sub.w	r4, r4, lr
 8000438:	fa1f fe83 	uxth.w	lr, r3
 800043c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000440:	fb09 4413 	mls	r4, r9, r3, r4
 8000444:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000448:	fb03 fc0c 	mul.w	ip, r3, ip
 800044c:	45a4      	cmp	ip, r4
 800044e:	d908      	bls.n	8000462 <__udivmoddi4+0x1ce>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f103 3eff 	add.w	lr, r3, #4294967295
 8000456:	f080 8082 	bcs.w	800055e <__udivmoddi4+0x2ca>
 800045a:	45a4      	cmp	ip, r4
 800045c:	d97f      	bls.n	800055e <__udivmoddi4+0x2ca>
 800045e:	3b02      	subs	r3, #2
 8000460:	443c      	add	r4, r7
 8000462:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000466:	eba4 040c 	sub.w	r4, r4, ip
 800046a:	fba0 ec02 	umull	lr, ip, r0, r2
 800046e:	4564      	cmp	r4, ip
 8000470:	4673      	mov	r3, lr
 8000472:	46e1      	mov	r9, ip
 8000474:	d362      	bcc.n	800053c <__udivmoddi4+0x2a8>
 8000476:	d05f      	beq.n	8000538 <__udivmoddi4+0x2a4>
 8000478:	b15d      	cbz	r5, 8000492 <__udivmoddi4+0x1fe>
 800047a:	ebb8 0203 	subs.w	r2, r8, r3
 800047e:	eb64 0409 	sbc.w	r4, r4, r9
 8000482:	fa04 f606 	lsl.w	r6, r4, r6
 8000486:	fa22 f301 	lsr.w	r3, r2, r1
 800048a:	431e      	orrs	r6, r3
 800048c:	40cc      	lsrs	r4, r1
 800048e:	e9c5 6400 	strd	r6, r4, [r5]
 8000492:	2100      	movs	r1, #0
 8000494:	e74f      	b.n	8000336 <__udivmoddi4+0xa2>
 8000496:	fbb1 fcf2 	udiv	ip, r1, r2
 800049a:	0c01      	lsrs	r1, r0, #16
 800049c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004a0:	b280      	uxth	r0, r0
 80004a2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004a6:	463b      	mov	r3, r7
 80004a8:	4638      	mov	r0, r7
 80004aa:	463c      	mov	r4, r7
 80004ac:	46b8      	mov	r8, r7
 80004ae:	46be      	mov	lr, r7
 80004b0:	2620      	movs	r6, #32
 80004b2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004b6:	eba2 0208 	sub.w	r2, r2, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e766      	b.n	800038e <__udivmoddi4+0xfa>
 80004c0:	4601      	mov	r1, r0
 80004c2:	e718      	b.n	80002f6 <__udivmoddi4+0x62>
 80004c4:	4610      	mov	r0, r2
 80004c6:	e72c      	b.n	8000322 <__udivmoddi4+0x8e>
 80004c8:	f1c6 0220 	rsb	r2, r6, #32
 80004cc:	fa2e f302 	lsr.w	r3, lr, r2
 80004d0:	40b7      	lsls	r7, r6
 80004d2:	40b1      	lsls	r1, r6
 80004d4:	fa20 f202 	lsr.w	r2, r0, r2
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	430a      	orrs	r2, r1
 80004de:	fbb3 f8fe 	udiv	r8, r3, lr
 80004e2:	b2bc      	uxth	r4, r7
 80004e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004e8:	0c11      	lsrs	r1, r2, #16
 80004ea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ee:	fb08 f904 	mul.w	r9, r8, r4
 80004f2:	40b0      	lsls	r0, r6
 80004f4:	4589      	cmp	r9, r1
 80004f6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004fa:	b280      	uxth	r0, r0
 80004fc:	d93e      	bls.n	800057c <__udivmoddi4+0x2e8>
 80004fe:	1879      	adds	r1, r7, r1
 8000500:	f108 3cff 	add.w	ip, r8, #4294967295
 8000504:	d201      	bcs.n	800050a <__udivmoddi4+0x276>
 8000506:	4589      	cmp	r9, r1
 8000508:	d81f      	bhi.n	800054a <__udivmoddi4+0x2b6>
 800050a:	eba1 0109 	sub.w	r1, r1, r9
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	b292      	uxth	r2, r2
 800051c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000520:	4542      	cmp	r2, r8
 8000522:	d229      	bcs.n	8000578 <__udivmoddi4+0x2e4>
 8000524:	18ba      	adds	r2, r7, r2
 8000526:	f109 31ff 	add.w	r1, r9, #4294967295
 800052a:	d2c4      	bcs.n	80004b6 <__udivmoddi4+0x222>
 800052c:	4542      	cmp	r2, r8
 800052e:	d2c2      	bcs.n	80004b6 <__udivmoddi4+0x222>
 8000530:	f1a9 0102 	sub.w	r1, r9, #2
 8000534:	443a      	add	r2, r7
 8000536:	e7be      	b.n	80004b6 <__udivmoddi4+0x222>
 8000538:	45f0      	cmp	r8, lr
 800053a:	d29d      	bcs.n	8000478 <__udivmoddi4+0x1e4>
 800053c:	ebbe 0302 	subs.w	r3, lr, r2
 8000540:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000544:	3801      	subs	r0, #1
 8000546:	46e1      	mov	r9, ip
 8000548:	e796      	b.n	8000478 <__udivmoddi4+0x1e4>
 800054a:	eba7 0909 	sub.w	r9, r7, r9
 800054e:	4449      	add	r1, r9
 8000550:	f1a8 0c02 	sub.w	ip, r8, #2
 8000554:	fbb1 f9fe 	udiv	r9, r1, lr
 8000558:	fb09 f804 	mul.w	r8, r9, r4
 800055c:	e7db      	b.n	8000516 <__udivmoddi4+0x282>
 800055e:	4673      	mov	r3, lr
 8000560:	e77f      	b.n	8000462 <__udivmoddi4+0x1ce>
 8000562:	4650      	mov	r0, sl
 8000564:	e766      	b.n	8000434 <__udivmoddi4+0x1a0>
 8000566:	4608      	mov	r0, r1
 8000568:	e6fd      	b.n	8000366 <__udivmoddi4+0xd2>
 800056a:	443b      	add	r3, r7
 800056c:	3a02      	subs	r2, #2
 800056e:	e733      	b.n	80003d8 <__udivmoddi4+0x144>
 8000570:	f1ac 0c02 	sub.w	ip, ip, #2
 8000574:	443b      	add	r3, r7
 8000576:	e71c      	b.n	80003b2 <__udivmoddi4+0x11e>
 8000578:	4649      	mov	r1, r9
 800057a:	e79c      	b.n	80004b6 <__udivmoddi4+0x222>
 800057c:	eba1 0109 	sub.w	r1, r1, r9
 8000580:	46c4      	mov	ip, r8
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	e7c4      	b.n	8000516 <__udivmoddi4+0x282>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b08a      	sub	sp, #40	@ 0x28
 8000594:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fbb9 	bl	8000d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f871 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f8d9 	bl	8000754 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_UART_init(500000); //for uart communucation
 80005a2:	482f      	ldr	r0, [pc, #188]	@ (8000660 <main+0xd0>)
 80005a4:	f003 f97a 	bl	800389c <SEGGER_UART_init>

  //CYCLCNT enable
  DWT_CTRL |= (1 << 0);
 80005a8:	4b2e      	ldr	r3, [pc, #184]	@ (8000664 <main+0xd4>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a2d      	ldr	r2, [pc, #180]	@ (8000664 <main+0xd4>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf(); //for uart communucation
 80005b4:	f002 ff9c 	bl	80034f0 <SEGGER_SYSVIEW_Conf>

  status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 2, &task1_handle);
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2302      	movs	r3, #2
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2300      	movs	r3, #0
 80005c4:	22c8      	movs	r2, #200	@ 0xc8
 80005c6:	4928      	ldr	r1, [pc, #160]	@ (8000668 <main+0xd8>)
 80005c8:	4828      	ldr	r0, [pc, #160]	@ (800066c <main+0xdc>)
 80005ca:	f001 fe84 	bl	80022d6 <xTaskCreate>
 80005ce:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d00b      	beq.n	80005ee <main+0x5e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005da:	f383 8811 	msr	BASEPRI, r3
 80005de:	f3bf 8f6f 	isb	sy
 80005e2:	f3bf 8f4f 	dsb	sy
 80005e6:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005e8:	bf00      	nop
 80005ea:	bf00      	nop
 80005ec:	e7fd      	b.n	80005ea <main+0x5a>

  status = xTaskCreate(led_red_handler, "LED_red_task", 200, NULL, 2, &task2_handle);
 80005ee:	f107 0308 	add.w	r3, r7, #8
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	2302      	movs	r3, #2
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2300      	movs	r3, #0
 80005fa:	22c8      	movs	r2, #200	@ 0xc8
 80005fc:	491c      	ldr	r1, [pc, #112]	@ (8000670 <main+0xe0>)
 80005fe:	481d      	ldr	r0, [pc, #116]	@ (8000674 <main+0xe4>)
 8000600:	f001 fe69 	bl	80022d6 <xTaskCreate>
 8000604:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000606:	69fb      	ldr	r3, [r7, #28]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d00b      	beq.n	8000624 <main+0x94>
        __asm volatile
 800060c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000610:	f383 8811 	msr	BASEPRI, r3
 8000614:	f3bf 8f6f 	isb	sy
 8000618:	f3bf 8f4f 	dsb	sy
 800061c:	617b      	str	r3, [r7, #20]
    }
 800061e:	bf00      	nop
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <main+0x90>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 2, &task3_handle);
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	2302      	movs	r3, #2
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2300      	movs	r3, #0
 800062e:	22c8      	movs	r2, #200	@ 0xc8
 8000630:	4911      	ldr	r1, [pc, #68]	@ (8000678 <main+0xe8>)
 8000632:	4812      	ldr	r0, [pc, #72]	@ (800067c <main+0xec>)
 8000634:	f001 fe4f 	bl	80022d6 <xTaskCreate>
 8000638:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d00b      	beq.n	8000658 <main+0xc8>
        __asm volatile
 8000640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000644:	f383 8811 	msr	BASEPRI, r3
 8000648:	f3bf 8f6f 	isb	sy
 800064c:	f3bf 8f4f 	dsb	sy
 8000650:	613b      	str	r3, [r7, #16]
    }
 8000652:	bf00      	nop
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <main+0xc4>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000658:	f001 ff94 	bl	8002584 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <main+0xcc>
 8000660:	0007a120 	.word	0x0007a120
 8000664:	e0001000 	.word	0xe0001000
 8000668:	08005b10 	.word	0x08005b10
 800066c:	08000a11 	.word	0x08000a11
 8000670:	08005b20 	.word	0x08005b20
 8000674:	08000a51 	.word	0x08000a51
 8000678:	08005b30 	.word	0x08005b30
 800067c:	08000a91 	.word	0x08000a91

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	@ 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	@ 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f005 f9f8 	bl	8005a84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b28      	ldr	r3, [pc, #160]	@ (800074c <SystemClock_Config+0xcc>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ac:	4a27      	ldr	r2, [pc, #156]	@ (800074c <SystemClock_Config+0xcc>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b4:	4b25      	ldr	r3, [pc, #148]	@ (800074c <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b22      	ldr	r3, [pc, #136]	@ (8000750 <SystemClock_Config+0xd0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a21      	ldr	r2, [pc, #132]	@ (8000750 <SystemClock_Config+0xd0>)
 80006ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000750 <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	2301      	movs	r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	2310      	movs	r3, #16
 80006e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ec:	2300      	movs	r3, #0
 80006ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006f0:	2308      	movs	r3, #8
 80006f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006f4:	23a8      	movs	r3, #168	@ 0xa8
 80006f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f8:	2302      	movs	r3, #2
 80006fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006fc:	2307      	movs	r3, #7
 80006fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 0320 	add.w	r3, r7, #32
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fe19 	bl	800133c <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000710:	f000 f9f0 	bl	8000af4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000714:	230f      	movs	r3, #15
 8000716:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000718:	2302      	movs	r3, #2
 800071a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000720:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2105      	movs	r1, #5
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f87a 	bl	800182c <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800073e:	f000 f9d9 	bl	8000af4 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	@ 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08c      	sub	sp, #48	@ 0x30
 8000758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075a:	f107 031c 	add.w	r3, r7, #28
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]
 8000768:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
 800076e:	4ba2      	ldr	r3, [pc, #648]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4aa1      	ldr	r2, [pc, #644]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000774:	f043 0310 	orr.w	r3, r3, #16
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
 800077a:	4b9f      	ldr	r3, [pc, #636]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	f003 0310 	and.w	r3, r3, #16
 8000782:	61bb      	str	r3, [r7, #24]
 8000784:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]
 800078a:	4b9b      	ldr	r3, [pc, #620]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a9a      	ldr	r2, [pc, #616]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000790:	f043 0304 	orr.w	r3, r3, #4
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
 8000796:	4b98      	ldr	r3, [pc, #608]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	f003 0304 	and.w	r3, r3, #4
 800079e:	617b      	str	r3, [r7, #20]
 80007a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	613b      	str	r3, [r7, #16]
 80007a6:	4b94      	ldr	r3, [pc, #592]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4a93      	ldr	r2, [pc, #588]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4b91      	ldr	r3, [pc, #580]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	4b8d      	ldr	r3, [pc, #564]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a8c      	ldr	r2, [pc, #560]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ce:	4b8a      	ldr	r3, [pc, #552]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	f003 0301 	and.w	r3, r3, #1
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	4b86      	ldr	r3, [pc, #536]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a85      	ldr	r2, [pc, #532]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b83      	ldr	r3, [pc, #524]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0302 	and.w	r3, r3, #2
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b7f      	ldr	r3, [pc, #508]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a7e      	ldr	r2, [pc, #504]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000800:	f043 0308 	orr.w	r3, r3, #8
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b7c      	ldr	r3, [pc, #496]	@ (80009f8 <MX_GPIO_Init+0x2a4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0308 	and.w	r3, r3, #8
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	2108      	movs	r1, #8
 8000816:	4879      	ldr	r0, [pc, #484]	@ (80009fc <MX_GPIO_Init+0x2a8>)
 8000818:	f000 fd5c 	bl	80012d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800081c:	2201      	movs	r2, #1
 800081e:	2101      	movs	r1, #1
 8000820:	4877      	ldr	r0, [pc, #476]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 8000822:	f000 fd57 	bl	80012d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000826:	2200      	movs	r2, #0
 8000828:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800082c:	4875      	ldr	r0, [pc, #468]	@ (8000a04 <MX_GPIO_Init+0x2b0>)
 800082e:	f000 fd51 	bl	80012d4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000832:	2308      	movs	r3, #8
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	486c      	ldr	r0, [pc, #432]	@ (80009fc <MX_GPIO_Init+0x2a8>)
 800084a:	f000 fba7 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800084e:	2301      	movs	r3, #1
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	2301      	movs	r3, #1
 8000854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800085e:	f107 031c 	add.w	r3, r7, #28
 8000862:	4619      	mov	r1, r3
 8000864:	4866      	ldr	r0, [pc, #408]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 8000866:	f000 fb99 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800086a:	2308      	movs	r3, #8
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000876:	2300      	movs	r3, #0
 8000878:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800087a:	2305      	movs	r3, #5
 800087c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4619      	mov	r1, r3
 8000884:	485e      	ldr	r0, [pc, #376]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 8000886:	f000 fb89 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800088a:	2301      	movs	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800088e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	4619      	mov	r1, r3
 800089e:	485a      	ldr	r0, [pc, #360]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 80008a0:	f000 fb7c 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008a4:	2310      	movs	r3, #16
 80008a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a8:	2302      	movs	r3, #2
 80008aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	2300      	movs	r3, #0
 80008ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b0:	2300      	movs	r3, #0
 80008b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008b4:	2306      	movs	r3, #6
 80008b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	4852      	ldr	r0, [pc, #328]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 80008c0:	f000 fb6c 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008c4:	23e0      	movs	r3, #224	@ 0xe0
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008d4:	2305      	movs	r3, #5
 80008d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	484a      	ldr	r0, [pc, #296]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 80008e0:	f000 fb5c 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008e4:	2304      	movs	r3, #4
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	4845      	ldr	r0, [pc, #276]	@ (8000a0c <MX_GPIO_Init+0x2b8>)
 80008f8:	f000 fb50 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800090e:	2305      	movs	r3, #5
 8000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	483c      	ldr	r0, [pc, #240]	@ (8000a0c <MX_GPIO_Init+0x2b8>)
 800091a:	f000 fb3f 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800091e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000922:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4833      	ldr	r0, [pc, #204]	@ (8000a04 <MX_GPIO_Init+0x2b0>)
 8000938:	f000 fb30 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800093c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800094e:	2306      	movs	r3, #6
 8000950:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	4829      	ldr	r0, [pc, #164]	@ (8000a00 <MX_GPIO_Init+0x2ac>)
 800095a:	f000 fb1f 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800095e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	4825      	ldr	r0, [pc, #148]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 8000974:	f000 fb12 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000978:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	2302      	movs	r3, #2
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800098a:	230a      	movs	r3, #10
 800098c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	f107 031c 	add.w	r3, r7, #28
 8000992:	4619      	mov	r1, r3
 8000994:	481c      	ldr	r0, [pc, #112]	@ (8000a08 <MX_GPIO_Init+0x2b4>)
 8000996:	f000 fb01 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800099a:	2320      	movs	r3, #32
 800099c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4815      	ldr	r0, [pc, #84]	@ (8000a04 <MX_GPIO_Init+0x2b0>)
 80009ae:	f000 faf5 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009b2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80009b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009b8:	2312      	movs	r3, #18
 80009ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c0:	2300      	movs	r3, #0
 80009c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009c4:	2304      	movs	r3, #4
 80009c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	480f      	ldr	r0, [pc, #60]	@ (8000a0c <MX_GPIO_Init+0x2b8>)
 80009d0:	f000 fae4 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009d4:	2302      	movs	r3, #2
 80009d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009d8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	4619      	mov	r1, r3
 80009e8:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_GPIO_Init+0x2a8>)
 80009ea:	f000 fad7 	bl	8000f9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ee:	bf00      	nop
 80009f0:	3730      	adds	r7, #48	@ 0x30
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40020800 	.word	0x40020800
 8000a04:	40020c00 	.word	0x40020c00
 8000a08:	40020000 	.word	0x40020000
 8000a0c:	40020400 	.word	0x40020400

08000a10 <led_green_handler>:

/* USER CODE BEGIN 4 */
static void led_green_handler(void* parameters){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 8000a18:	480a      	ldr	r0, [pc, #40]	@ (8000a44 <led_green_handler+0x34>)
 8000a1a:	f004 ff85 	bl	8005928 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a22:	4809      	ldr	r0, [pc, #36]	@ (8000a48 <led_green_handler+0x38>)
 8000a24:	f000 fc6f 	bl	8001306 <HAL_GPIO_TogglePin>
		HAL_Delay(1000); //this is blocking delay
 8000a28:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a2c:	f000 f9b0 	bl	8000d90 <HAL_Delay>
		taskYIELD();
 8000a30:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <led_green_handler+0x3c>)
 8000a32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	f3bf 8f4f 	dsb	sy
 8000a3c:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 8000a40:	bf00      	nop
 8000a42:	e7e9      	b.n	8000a18 <led_green_handler+0x8>
 8000a44:	08005b40 	.word	0x08005b40
 8000a48:	40020c00 	.word	0x40020c00
 8000a4c:	e000ed04 	.word	0xe000ed04

08000a50 <led_red_handler>:
		 * but we will replace this delay with FreeRTOS provided non blocking delays which we'll discuss later.
		 */
	}
}

static void led_red_handler(void* parameters){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a58:	480a      	ldr	r0, [pc, #40]	@ (8000a84 <led_red_handler+0x34>)
 8000a5a:	f004 ff65 	bl	8005928 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a5e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a62:	4809      	ldr	r0, [pc, #36]	@ (8000a88 <led_red_handler+0x38>)
 8000a64:	f000 fc4f 	bl	8001306 <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8000a68:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000a6c:	f000 f990 	bl	8000d90 <HAL_Delay>
		taskYIELD();
 8000a70:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <led_red_handler+0x3c>)
 8000a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	f3bf 8f4f 	dsb	sy
 8000a7c:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a80:	bf00      	nop
 8000a82:	e7e9      	b.n	8000a58 <led_red_handler+0x8>
 8000a84:	08005b54 	.word	0x08005b54
 8000a88:	40020c00 	.word	0x40020c00
 8000a8c:	e000ed04 	.word	0xe000ed04

08000a90 <led_orange_handler>:
	}
}

static void led_orange_handler(void* parameters){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
	while(1){
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000a98:	480a      	ldr	r0, [pc, #40]	@ (8000ac4 <led_orange_handler+0x34>)
 8000a9a:	f004 ff45 	bl	8005928 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aa2:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <led_orange_handler+0x38>)
 8000aa4:	f000 fc2f 	bl	8001306 <HAL_GPIO_TogglePin>
		HAL_Delay(400);
 8000aa8:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000aac:	f000 f970 	bl	8000d90 <HAL_Delay>
		taskYIELD();
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <led_orange_handler+0x3c>)
 8000ab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	f3bf 8f4f 	dsb	sy
 8000abc:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000ac0:	bf00      	nop
 8000ac2:	e7e9      	b.n	8000a98 <led_orange_handler+0x8>
 8000ac4:	08005b68 	.word	0x08005b68
 8000ac8:	40020c00 	.word	0x40020c00
 8000acc:	e000ed04 	.word	0xe000ed04

08000ad0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a04      	ldr	r2, [pc, #16]	@ (8000af0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d101      	bne.n	8000ae6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ae2:	f000 f935 	bl	8000d50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40000c00 	.word	0x40000c00

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <Error_Handler+0x8>

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b16:	4b0d      	ldr	r3, [pc, #52]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	4b09      	ldr	r3, [pc, #36]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2a:	4a08      	ldr	r2, [pc, #32]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b32:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000b3e:	f002 f915 	bl	8002d6c <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40023800 	.word	0x40023800

08000b50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08e      	sub	sp, #56	@ 0x38
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	4b33      	ldr	r3, [pc, #204]	@ (8000c34 <HAL_InitTick+0xe4>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b68:	4a32      	ldr	r2, [pc, #200]	@ (8000c34 <HAL_InitTick+0xe4>)
 8000b6a:	f043 0308 	orr.w	r3, r3, #8
 8000b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b70:	4b30      	ldr	r3, [pc, #192]	@ (8000c34 <HAL_InitTick+0xe4>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b74:	f003 0308 	and.w	r3, r3, #8
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b7c:	f107 0210 	add.w	r2, r7, #16
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	4611      	mov	r1, r2
 8000b86:	4618      	mov	r0, r3
 8000b88:	f001 f85c 	bl	8001c44 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b8c:	6a3b      	ldr	r3, [r7, #32]
 8000b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d103      	bne.n	8000b9e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b96:	f001 f841 	bl	8001c1c <HAL_RCC_GetPCLK1Freq>
 8000b9a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b9c:	e004      	b.n	8000ba8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b9e:	f001 f83d 	bl	8001c1c <HAL_RCC_GetPCLK1Freq>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000baa:	4a23      	ldr	r2, [pc, #140]	@ (8000c38 <HAL_InitTick+0xe8>)
 8000bac:	fba2 2303 	umull	r2, r3, r2, r3
 8000bb0:	0c9b      	lsrs	r3, r3, #18
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000bb6:	4b21      	ldr	r3, [pc, #132]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bb8:	4a21      	ldr	r2, [pc, #132]	@ (8000c40 <HAL_InitTick+0xf0>)
 8000bba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000bbc:	4b1f      	ldr	r3, [pc, #124]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bbe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bc2:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc8:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000bca:	4b1c      	ldr	r3, [pc, #112]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd6:	4b19      	ldr	r3, [pc, #100]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000bdc:	4817      	ldr	r0, [pc, #92]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bde:	f001 f863 	bl	8001ca8 <HAL_TIM_Base_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000be8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d11b      	bne.n	8000c28 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000bf0:	4812      	ldr	r0, [pc, #72]	@ (8000c3c <HAL_InitTick+0xec>)
 8000bf2:	f001 f8b3 	bl	8001d5c <HAL_TIM_Base_Start_IT>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000bfc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d111      	bne.n	8000c28 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000c04:	2032      	movs	r0, #50	@ 0x32
 8000c06:	f000 f9bb 	bl	8000f80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2b0f      	cmp	r3, #15
 8000c0e:	d808      	bhi.n	8000c22 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000c10:	2200      	movs	r2, #0
 8000c12:	6879      	ldr	r1, [r7, #4]
 8000c14:	2032      	movs	r0, #50	@ 0x32
 8000c16:	f000 f997 	bl	8000f48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c44 <HAL_InitTick+0xf4>)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6013      	str	r3, [r2, #0]
 8000c20:	e002      	b.n	8000c28 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3738      	adds	r7, #56	@ 0x38
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40023800 	.word	0x40023800
 8000c38:	431bde83 	.word	0x431bde83
 8000c3c:	20000034 	.word	0x20000034
 8000c40:	40000c00 	.word	0x40000c00
 8000c44:	20000004 	.word	0x20000004

08000c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <NMI_Handler+0x4>

08000c50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <HardFault_Handler+0x4>

08000c58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <MemManage_Handler+0x4>

08000c60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <BusFault_Handler+0x4>

08000c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <UsageFault_Handler+0x4>

08000c70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
	...

08000c80 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000c84:	4802      	ldr	r0, [pc, #8]	@ (8000c90 <TIM5_IRQHandler+0x10>)
 8000c86:	f001 f8d9 	bl	8001e3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000034 	.word	0x20000034

08000c94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <SystemInit+0x20>)
 8000c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c9e:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <SystemInit+0x20>)
 8000ca0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000cb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cf0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cbc:	f7ff ffea 	bl	8000c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cc0:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cc2:	490d      	ldr	r1, [pc, #52]	@ (8000cf8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000cfc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cc8:	e002      	b.n	8000cd0 <LoopCopyDataInit>

08000cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cce:	3304      	adds	r3, #4

08000cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd4:	d3f9      	bcc.n	8000cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8000d04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cdc:	e001      	b.n	8000ce2 <LoopFillZerobss>

08000cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce0:	3204      	adds	r2, #4

08000ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce4:	d3fb      	bcc.n	8000cde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ce6:	f004 fed5 	bl	8005a94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cea:	f7ff fc51 	bl	8000590 <main>
  bx  lr    
 8000cee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cf0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cf8:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000cfc:	08005ca4 	.word	0x08005ca4
  ldr r2, =_sbss
 8000d00:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000d04:	2001442c 	.word	0x2001442c

08000d08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d08:	e7fe      	b.n	8000d08 <ADC_IRQHandler>
	...

08000d0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d10:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <HAL_Init+0x40>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a0d      	ldr	r2, [pc, #52]	@ (8000d4c <HAL_Init+0x40>)
 8000d16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <HAL_Init+0x40>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a0a      	ldr	r2, [pc, #40]	@ (8000d4c <HAL_Init+0x40>)
 8000d22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d28:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <HAL_Init+0x40>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a07      	ldr	r2, [pc, #28]	@ (8000d4c <HAL_Init+0x40>)
 8000d2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d34:	2003      	movs	r0, #3
 8000d36:	f000 f8fc 	bl	8000f32 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f7ff ff08 	bl	8000b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d40:	f7ff fede 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40023c00 	.word	0x40023c00

08000d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d54:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <HAL_IncTick+0x20>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <HAL_IncTick+0x24>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4413      	add	r3, r2
 8000d60:	4a04      	ldr	r2, [pc, #16]	@ (8000d74 <HAL_IncTick+0x24>)
 8000d62:	6013      	str	r3, [r2, #0]
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008
 8000d74:	2000007c 	.word	0x2000007c

08000d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d7c:	4b03      	ldr	r3, [pc, #12]	@ (8000d8c <HAL_GetTick+0x14>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	2000007c 	.word	0x2000007c

08000d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d98:	f7ff ffee 	bl	8000d78 <HAL_GetTick>
 8000d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da8:	d005      	beq.n	8000db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000daa:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd4 <HAL_Delay+0x44>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	461a      	mov	r2, r3
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4413      	add	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000db6:	bf00      	nop
 8000db8:	f7ff ffde 	bl	8000d78 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d8f7      	bhi.n	8000db8 <HAL_Delay+0x28>
  {
  }
}
 8000dc8:	bf00      	nop
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008

08000dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000df4:	4013      	ands	r3, r2
 8000df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e0a:	4a04      	ldr	r2, [pc, #16]	@ (8000e1c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	60d3      	str	r3, [r2, #12]
}
 8000e10:	bf00      	nop
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e24:	4b04      	ldr	r3, [pc, #16]	@ (8000e38 <__NVIC_GetPriorityGrouping+0x18>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	f003 0307 	and.w	r3, r3, #7
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	db0b      	blt.n	8000e66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	f003 021f 	and.w	r2, r3, #31
 8000e54:	4907      	ldr	r1, [pc, #28]	@ (8000e74 <__NVIC_EnableIRQ+0x38>)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	095b      	lsrs	r3, r3, #5
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e66:	bf00      	nop
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	e000e100 	.word	0xe000e100

08000e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	db0a      	blt.n	8000ea2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	490c      	ldr	r1, [pc, #48]	@ (8000ec4 <__NVIC_SetPriority+0x4c>)
 8000e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e96:	0112      	lsls	r2, r2, #4
 8000e98:	b2d2      	uxtb	r2, r2
 8000e9a:	440b      	add	r3, r1
 8000e9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ea0:	e00a      	b.n	8000eb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	4908      	ldr	r1, [pc, #32]	@ (8000ec8 <__NVIC_SetPriority+0x50>)
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	f003 030f 	and.w	r3, r3, #15
 8000eae:	3b04      	subs	r3, #4
 8000eb0:	0112      	lsls	r2, r2, #4
 8000eb2:	b2d2      	uxtb	r2, r2
 8000eb4:	440b      	add	r3, r1
 8000eb6:	761a      	strb	r2, [r3, #24]
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000e100 	.word	0xe000e100
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b089      	sub	sp, #36	@ 0x24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	f003 0307 	and.w	r3, r3, #7
 8000ede:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	f1c3 0307 	rsb	r3, r3, #7
 8000ee6:	2b04      	cmp	r3, #4
 8000ee8:	bf28      	it	cs
 8000eea:	2304      	movcs	r3, #4
 8000eec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	3304      	adds	r3, #4
 8000ef2:	2b06      	cmp	r3, #6
 8000ef4:	d902      	bls.n	8000efc <NVIC_EncodePriority+0x30>
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	3b03      	subs	r3, #3
 8000efa:	e000      	b.n	8000efe <NVIC_EncodePriority+0x32>
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f00:	f04f 32ff 	mov.w	r2, #4294967295
 8000f04:	69bb      	ldr	r3, [r7, #24]
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	43da      	mvns	r2, r3
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	401a      	ands	r2, r3
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f14:	f04f 31ff 	mov.w	r1, #4294967295
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1e:	43d9      	mvns	r1, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f24:	4313      	orrs	r3, r2
         );
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3724      	adds	r7, #36	@ 0x24
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff ff4c 	bl	8000dd8 <__NVIC_SetPriorityGrouping>
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
 8000f54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f5a:	f7ff ff61 	bl	8000e20 <__NVIC_GetPriorityGrouping>
 8000f5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	68b9      	ldr	r1, [r7, #8]
 8000f64:	6978      	ldr	r0, [r7, #20]
 8000f66:	f7ff ffb1 	bl	8000ecc <NVIC_EncodePriority>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f70:	4611      	mov	r1, r2
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff ff80 	bl	8000e78 <__NVIC_SetPriority>
}
 8000f78:	bf00      	nop
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff ff54 	bl	8000e3c <__NVIC_EnableIRQ>
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b089      	sub	sp, #36	@ 0x24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000faa:	2300      	movs	r3, #0
 8000fac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61fb      	str	r3, [r7, #28]
 8000fb6:	e16b      	b.n	8001290 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fb8:	2201      	movs	r2, #1
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	f040 815a 	bne.w	800128a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f003 0303 	and.w	r3, r3, #3
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d005      	beq.n	8000fee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d130      	bne.n	8001050 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	43db      	mvns	r3, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4013      	ands	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	68da      	ldr	r2, [r3, #12]
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4313      	orrs	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001024:	2201      	movs	r2, #1
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	43db      	mvns	r3, r3
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	4013      	ands	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	091b      	lsrs	r3, r3, #4
 800103a:	f003 0201 	and.w	r2, r3, #1
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	4313      	orrs	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 0303 	and.w	r3, r3, #3
 8001058:	2b03      	cmp	r3, #3
 800105a:	d017      	beq.n	800108c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	2203      	movs	r2, #3
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	689a      	ldr	r2, [r3, #8]
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4313      	orrs	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f003 0303 	and.w	r3, r3, #3
 8001094:	2b02      	cmp	r3, #2
 8001096:	d123      	bne.n	80010e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	08da      	lsrs	r2, r3, #3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3208      	adds	r2, #8
 80010a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	f003 0307 	and.w	r3, r3, #7
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	220f      	movs	r2, #15
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	691a      	ldr	r2, [r3, #16]
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	08da      	lsrs	r2, r3, #3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	3208      	adds	r2, #8
 80010da:	69b9      	ldr	r1, [r7, #24]
 80010dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	2203      	movs	r2, #3
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4013      	ands	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 0203 	and.w	r2, r3, #3
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4313      	orrs	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800111c:	2b00      	cmp	r3, #0
 800111e:	f000 80b4 	beq.w	800128a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	4b60      	ldr	r3, [pc, #384]	@ (80012a8 <HAL_GPIO_Init+0x30c>)
 8001128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800112a:	4a5f      	ldr	r2, [pc, #380]	@ (80012a8 <HAL_GPIO_Init+0x30c>)
 800112c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001130:	6453      	str	r3, [r2, #68]	@ 0x44
 8001132:	4b5d      	ldr	r3, [pc, #372]	@ (80012a8 <HAL_GPIO_Init+0x30c>)
 8001134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800113e:	4a5b      	ldr	r2, [pc, #364]	@ (80012ac <HAL_GPIO_Init+0x310>)
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	089b      	lsrs	r3, r3, #2
 8001144:	3302      	adds	r3, #2
 8001146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800114a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	f003 0303 	and.w	r3, r3, #3
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	220f      	movs	r2, #15
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a52      	ldr	r2, [pc, #328]	@ (80012b0 <HAL_GPIO_Init+0x314>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d02b      	beq.n	80011c2 <HAL_GPIO_Init+0x226>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a51      	ldr	r2, [pc, #324]	@ (80012b4 <HAL_GPIO_Init+0x318>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d025      	beq.n	80011be <HAL_GPIO_Init+0x222>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a50      	ldr	r2, [pc, #320]	@ (80012b8 <HAL_GPIO_Init+0x31c>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d01f      	beq.n	80011ba <HAL_GPIO_Init+0x21e>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a4f      	ldr	r2, [pc, #316]	@ (80012bc <HAL_GPIO_Init+0x320>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d019      	beq.n	80011b6 <HAL_GPIO_Init+0x21a>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a4e      	ldr	r2, [pc, #312]	@ (80012c0 <HAL_GPIO_Init+0x324>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d013      	beq.n	80011b2 <HAL_GPIO_Init+0x216>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a4d      	ldr	r2, [pc, #308]	@ (80012c4 <HAL_GPIO_Init+0x328>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d00d      	beq.n	80011ae <HAL_GPIO_Init+0x212>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a4c      	ldr	r2, [pc, #304]	@ (80012c8 <HAL_GPIO_Init+0x32c>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d007      	beq.n	80011aa <HAL_GPIO_Init+0x20e>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a4b      	ldr	r2, [pc, #300]	@ (80012cc <HAL_GPIO_Init+0x330>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d101      	bne.n	80011a6 <HAL_GPIO_Init+0x20a>
 80011a2:	2307      	movs	r3, #7
 80011a4:	e00e      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011a6:	2308      	movs	r3, #8
 80011a8:	e00c      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011aa:	2306      	movs	r3, #6
 80011ac:	e00a      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011ae:	2305      	movs	r3, #5
 80011b0:	e008      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011b2:	2304      	movs	r3, #4
 80011b4:	e006      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011b6:	2303      	movs	r3, #3
 80011b8:	e004      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011ba:	2302      	movs	r3, #2
 80011bc:	e002      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <HAL_GPIO_Init+0x228>
 80011c2:	2300      	movs	r3, #0
 80011c4:	69fa      	ldr	r2, [r7, #28]
 80011c6:	f002 0203 	and.w	r2, r2, #3
 80011ca:	0092      	lsls	r2, r2, #2
 80011cc:	4093      	lsls	r3, r2
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011d4:	4935      	ldr	r1, [pc, #212]	@ (80012ac <HAL_GPIO_Init+0x310>)
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	089b      	lsrs	r3, r3, #2
 80011da:	3302      	adds	r3, #2
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011e2:	4b3b      	ldr	r3, [pc, #236]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	43db      	mvns	r3, r3
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	4013      	ands	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	4313      	orrs	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001206:	4a32      	ldr	r2, [pc, #200]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800120c:	4b30      	ldr	r3, [pc, #192]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d003      	beq.n	8001230 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001230:	4a27      	ldr	r2, [pc, #156]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001236:	4b26      	ldr	r3, [pc, #152]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	43db      	mvns	r3, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4013      	ands	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d003      	beq.n	800125a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	4313      	orrs	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800125a:	4a1d      	ldr	r2, [pc, #116]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001284:	4a12      	ldr	r2, [pc, #72]	@ (80012d0 <HAL_GPIO_Init+0x334>)
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3301      	adds	r3, #1
 800128e:	61fb      	str	r3, [r7, #28]
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	2b0f      	cmp	r3, #15
 8001294:	f67f ae90 	bls.w	8000fb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3724      	adds	r7, #36	@ 0x24
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40013800 	.word	0x40013800
 80012b0:	40020000 	.word	0x40020000
 80012b4:	40020400 	.word	0x40020400
 80012b8:	40020800 	.word	0x40020800
 80012bc:	40020c00 	.word	0x40020c00
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40021400 	.word	0x40021400
 80012c8:	40021800 	.word	0x40021800
 80012cc:	40021c00 	.word	0x40021c00
 80012d0:	40013c00 	.word	0x40013c00

080012d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	807b      	strh	r3, [r7, #2]
 80012e0:	4613      	mov	r3, r2
 80012e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012e4:	787b      	ldrb	r3, [r7, #1]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ea:	887a      	ldrh	r2, [r7, #2]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012f0:	e003      	b.n	80012fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012f2:	887b      	ldrh	r3, [r7, #2]
 80012f4:	041a      	lsls	r2, r3, #16
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	619a      	str	r2, [r3, #24]
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001306:	b480      	push	{r7}
 8001308:	b085      	sub	sp, #20
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	460b      	mov	r3, r1
 8001310:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001318:	887a      	ldrh	r2, [r7, #2]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4013      	ands	r3, r2
 800131e:	041a      	lsls	r2, r3, #16
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	43d9      	mvns	r1, r3
 8001324:	887b      	ldrh	r3, [r7, #2]
 8001326:	400b      	ands	r3, r1
 8001328:	431a      	orrs	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	619a      	str	r2, [r3, #24]
}
 800132e:	bf00      	nop
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
	...

0800133c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d101      	bne.n	800134e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e267      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	2b00      	cmp	r3, #0
 8001358:	d075      	beq.n	8001446 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800135a:	4b88      	ldr	r3, [pc, #544]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	2b04      	cmp	r3, #4
 8001364:	d00c      	beq.n	8001380 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001366:	4b85      	ldr	r3, [pc, #532]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800136e:	2b08      	cmp	r3, #8
 8001370:	d112      	bne.n	8001398 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001372:	4b82      	ldr	r3, [pc, #520]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800137a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800137e:	d10b      	bne.n	8001398 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001380:	4b7e      	ldr	r3, [pc, #504]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d05b      	beq.n	8001444 <HAL_RCC_OscConfig+0x108>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d157      	bne.n	8001444 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e242      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013a0:	d106      	bne.n	80013b0 <HAL_RCC_OscConfig+0x74>
 80013a2:	4b76      	ldr	r3, [pc, #472]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a75      	ldr	r2, [pc, #468]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	e01d      	b.n	80013ec <HAL_RCC_OscConfig+0xb0>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013b8:	d10c      	bne.n	80013d4 <HAL_RCC_OscConfig+0x98>
 80013ba:	4b70      	ldr	r3, [pc, #448]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a6f      	ldr	r2, [pc, #444]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013c4:	6013      	str	r3, [r2, #0]
 80013c6:	4b6d      	ldr	r3, [pc, #436]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a6c      	ldr	r2, [pc, #432]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	e00b      	b.n	80013ec <HAL_RCC_OscConfig+0xb0>
 80013d4:	4b69      	ldr	r3, [pc, #420]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a68      	ldr	r2, [pc, #416]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013de:	6013      	str	r3, [r2, #0]
 80013e0:	4b66      	ldr	r3, [pc, #408]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a65      	ldr	r2, [pc, #404]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80013e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d013      	beq.n	800141c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f4:	f7ff fcc0 	bl	8000d78 <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013fc:	f7ff fcbc 	bl	8000d78 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b64      	cmp	r3, #100	@ 0x64
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e207      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140e:	4b5b      	ldr	r3, [pc, #364]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0f0      	beq.n	80013fc <HAL_RCC_OscConfig+0xc0>
 800141a:	e014      	b.n	8001446 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141c:	f7ff fcac 	bl	8000d78 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001424:	f7ff fca8 	bl	8000d78 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b64      	cmp	r3, #100	@ 0x64
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e1f3      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001436:	4b51      	ldr	r3, [pc, #324]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1f0      	bne.n	8001424 <HAL_RCC_OscConfig+0xe8>
 8001442:	e000      	b.n	8001446 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001444:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d063      	beq.n	800151a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001452:	4b4a      	ldr	r3, [pc, #296]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f003 030c 	and.w	r3, r3, #12
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00b      	beq.n	8001476 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800145e:	4b47      	ldr	r3, [pc, #284]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001466:	2b08      	cmp	r3, #8
 8001468:	d11c      	bne.n	80014a4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800146a:	4b44      	ldr	r3, [pc, #272]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d116      	bne.n	80014a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001476:	4b41      	ldr	r3, [pc, #260]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d005      	beq.n	800148e <HAL_RCC_OscConfig+0x152>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	2b01      	cmp	r3, #1
 8001488:	d001      	beq.n	800148e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e1c7      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148e:	4b3b      	ldr	r3, [pc, #236]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	691b      	ldr	r3, [r3, #16]
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	4937      	ldr	r1, [pc, #220]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 800149e:	4313      	orrs	r3, r2
 80014a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014a2:	e03a      	b.n	800151a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d020      	beq.n	80014ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014ac:	4b34      	ldr	r3, [pc, #208]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b2:	f7ff fc61 	bl	8000d78 <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014ba:	f7ff fc5d 	bl	8000d78 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e1a8      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014cc:	4b2b      	ldr	r3, [pc, #172]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d0f0      	beq.n	80014ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d8:	4b28      	ldr	r3, [pc, #160]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	691b      	ldr	r3, [r3, #16]
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	4925      	ldr	r1, [pc, #148]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	600b      	str	r3, [r1, #0]
 80014ec:	e015      	b.n	800151a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ee:	4b24      	ldr	r3, [pc, #144]	@ (8001580 <HAL_RCC_OscConfig+0x244>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f4:	f7ff fc40 	bl	8000d78 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014fc:	f7ff fc3c 	bl	8000d78 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e187      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1f0      	bne.n	80014fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	2b00      	cmp	r3, #0
 8001524:	d036      	beq.n	8001594 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d016      	beq.n	800155c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800152e:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <HAL_RCC_OscConfig+0x248>)
 8001530:	2201      	movs	r2, #1
 8001532:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001534:	f7ff fc20 	bl	8000d78 <HAL_GetTick>
 8001538:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800153c:	f7ff fc1c 	bl	8000d78 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b02      	cmp	r3, #2
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e167      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800154e:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <HAL_RCC_OscConfig+0x240>)
 8001550:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	2b00      	cmp	r3, #0
 8001558:	d0f0      	beq.n	800153c <HAL_RCC_OscConfig+0x200>
 800155a:	e01b      	b.n	8001594 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800155c:	4b09      	ldr	r3, [pc, #36]	@ (8001584 <HAL_RCC_OscConfig+0x248>)
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001562:	f7ff fc09 	bl	8000d78 <HAL_GetTick>
 8001566:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001568:	e00e      	b.n	8001588 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800156a:	f7ff fc05 	bl	8000d78 <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d907      	bls.n	8001588 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e150      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
 800157c:	40023800 	.word	0x40023800
 8001580:	42470000 	.word	0x42470000
 8001584:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001588:	4b88      	ldr	r3, [pc, #544]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 800158a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1ea      	bne.n	800156a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0304 	and.w	r3, r3, #4
 800159c:	2b00      	cmp	r3, #0
 800159e:	f000 8097 	beq.w	80016d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015a2:	2300      	movs	r3, #0
 80015a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015a6:	4b81      	ldr	r3, [pc, #516]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d10f      	bne.n	80015d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	4b7d      	ldr	r3, [pc, #500]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	4a7c      	ldr	r2, [pc, #496]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015c2:	4b7a      	ldr	r3, [pc, #488]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ce:	2301      	movs	r3, #1
 80015d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d2:	4b77      	ldr	r3, [pc, #476]	@ (80017b0 <HAL_RCC_OscConfig+0x474>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d118      	bne.n	8001610 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015de:	4b74      	ldr	r3, [pc, #464]	@ (80017b0 <HAL_RCC_OscConfig+0x474>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a73      	ldr	r2, [pc, #460]	@ (80017b0 <HAL_RCC_OscConfig+0x474>)
 80015e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fbc5 	bl	8000d78 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015f2:	f7ff fbc1 	bl	8000d78 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e10c      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001604:	4b6a      	ldr	r3, [pc, #424]	@ (80017b0 <HAL_RCC_OscConfig+0x474>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0f0      	beq.n	80015f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d106      	bne.n	8001626 <HAL_RCC_OscConfig+0x2ea>
 8001618:	4b64      	ldr	r3, [pc, #400]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 800161a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800161c:	4a63      	ldr	r2, [pc, #396]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6713      	str	r3, [r2, #112]	@ 0x70
 8001624:	e01c      	b.n	8001660 <HAL_RCC_OscConfig+0x324>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	2b05      	cmp	r3, #5
 800162c:	d10c      	bne.n	8001648 <HAL_RCC_OscConfig+0x30c>
 800162e:	4b5f      	ldr	r3, [pc, #380]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001632:	4a5e      	ldr	r2, [pc, #376]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001634:	f043 0304 	orr.w	r3, r3, #4
 8001638:	6713      	str	r3, [r2, #112]	@ 0x70
 800163a:	4b5c      	ldr	r3, [pc, #368]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 800163c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800163e:	4a5b      	ldr	r2, [pc, #364]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	6713      	str	r3, [r2, #112]	@ 0x70
 8001646:	e00b      	b.n	8001660 <HAL_RCC_OscConfig+0x324>
 8001648:	4b58      	ldr	r3, [pc, #352]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 800164a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800164c:	4a57      	ldr	r2, [pc, #348]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 800164e:	f023 0301 	bic.w	r3, r3, #1
 8001652:	6713      	str	r3, [r2, #112]	@ 0x70
 8001654:	4b55      	ldr	r3, [pc, #340]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001658:	4a54      	ldr	r2, [pc, #336]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 800165a:	f023 0304 	bic.w	r3, r3, #4
 800165e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d015      	beq.n	8001694 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001668:	f7ff fb86 	bl	8000d78 <HAL_GetTick>
 800166c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800166e:	e00a      	b.n	8001686 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001670:	f7ff fb82 	bl	8000d78 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167e:	4293      	cmp	r3, r2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e0cb      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001686:	4b49      	ldr	r3, [pc, #292]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0ee      	beq.n	8001670 <HAL_RCC_OscConfig+0x334>
 8001692:	e014      	b.n	80016be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001694:	f7ff fb70 	bl	8000d78 <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800169a:	e00a      	b.n	80016b2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800169c:	f7ff fb6c 	bl	8000d78 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e0b5      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b2:	4b3e      	ldr	r3, [pc, #248]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80016b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1ee      	bne.n	800169c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016be:	7dfb      	ldrb	r3, [r7, #23]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d105      	bne.n	80016d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c4:	4b39      	ldr	r3, [pc, #228]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80016c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c8:	4a38      	ldr	r2, [pc, #224]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80016ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 80a1 	beq.w	800181c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016da:	4b34      	ldr	r3, [pc, #208]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f003 030c 	and.w	r3, r3, #12
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	d05c      	beq.n	80017a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d141      	bne.n	8001772 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ee:	4b31      	ldr	r3, [pc, #196]	@ (80017b4 <HAL_RCC_OscConfig+0x478>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f4:	f7ff fb40 	bl	8000d78 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fc:	f7ff fb3c 	bl	8000d78 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e087      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170e:	4b27      	ldr	r3, [pc, #156]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	69da      	ldr	r2, [r3, #28]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	431a      	orrs	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001728:	019b      	lsls	r3, r3, #6
 800172a:	431a      	orrs	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001730:	085b      	lsrs	r3, r3, #1
 8001732:	3b01      	subs	r3, #1
 8001734:	041b      	lsls	r3, r3, #16
 8001736:	431a      	orrs	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800173c:	061b      	lsls	r3, r3, #24
 800173e:	491b      	ldr	r1, [pc, #108]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001740:	4313      	orrs	r3, r2
 8001742:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001744:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <HAL_RCC_OscConfig+0x478>)
 8001746:	2201      	movs	r2, #1
 8001748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174a:	f7ff fb15 	bl	8000d78 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001752:	f7ff fb11 	bl	8000d78 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e05c      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001764:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f0      	beq.n	8001752 <HAL_RCC_OscConfig+0x416>
 8001770:	e054      	b.n	800181c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001772:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <HAL_RCC_OscConfig+0x478>)
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001778:	f7ff fafe 	bl	8000d78 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001780:	f7ff fafa 	bl	8000d78 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e045      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001792:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_RCC_OscConfig+0x470>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x444>
 800179e:	e03d      	b.n	800181c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d107      	bne.n	80017b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e038      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40007000 	.word	0x40007000
 80017b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <HAL_RCC_OscConfig+0x4ec>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d028      	beq.n	8001818 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d121      	bne.n	8001818 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017de:	429a      	cmp	r2, r3
 80017e0:	d11a      	bne.n	8001818 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017e8:	4013      	ands	r3, r2
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d111      	bne.n	8001818 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fe:	085b      	lsrs	r3, r3, #1
 8001800:	3b01      	subs	r3, #1
 8001802:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001804:	429a      	cmp	r2, r3
 8001806:	d107      	bne.n	8001818 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001812:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001814:	429a      	cmp	r2, r3
 8001816:	d001      	beq.n	800181c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e000      	b.n	800181e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40023800 	.word	0x40023800

0800182c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e0cc      	b.n	80019da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001840:	4b68      	ldr	r3, [pc, #416]	@ (80019e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	429a      	cmp	r2, r3
 800184c:	d90c      	bls.n	8001868 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184e:	4b65      	ldr	r3, [pc, #404]	@ (80019e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001850:	683a      	ldr	r2, [r7, #0]
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	4b63      	ldr	r3, [pc, #396]	@ (80019e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d001      	beq.n	8001868 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e0b8      	b.n	80019da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d020      	beq.n	80018b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001880:	4b59      	ldr	r3, [pc, #356]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	4a58      	ldr	r2, [pc, #352]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001886:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800188a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0308 	and.w	r3, r3, #8
 8001894:	2b00      	cmp	r3, #0
 8001896:	d005      	beq.n	80018a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001898:	4b53      	ldr	r3, [pc, #332]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	4a52      	ldr	r2, [pc, #328]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 800189e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a4:	4b50      	ldr	r3, [pc, #320]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	494d      	ldr	r1, [pc, #308]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d044      	beq.n	800194c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d107      	bne.n	80018da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ca:	4b47      	ldr	r3, [pc, #284]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d119      	bne.n	800190a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e07f      	b.n	80019da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d003      	beq.n	80018ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018e6:	2b03      	cmp	r3, #3
 80018e8:	d107      	bne.n	80018fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ea:	4b3f      	ldr	r3, [pc, #252]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d109      	bne.n	800190a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e06f      	b.n	80019da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018fa:	4b3b      	ldr	r3, [pc, #236]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e067      	b.n	80019da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800190a:	4b37      	ldr	r3, [pc, #220]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f023 0203 	bic.w	r2, r3, #3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	4934      	ldr	r1, [pc, #208]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001918:	4313      	orrs	r3, r2
 800191a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800191c:	f7ff fa2c 	bl	8000d78 <HAL_GetTick>
 8001920:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001922:	e00a      	b.n	800193a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001924:	f7ff fa28 	bl	8000d78 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001932:	4293      	cmp	r3, r2
 8001934:	d901      	bls.n	800193a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e04f      	b.n	80019da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800193a:	4b2b      	ldr	r3, [pc, #172]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f003 020c 	and.w	r2, r3, #12
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	429a      	cmp	r2, r3
 800194a:	d1eb      	bne.n	8001924 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800194c:	4b25      	ldr	r3, [pc, #148]	@ (80019e4 <HAL_RCC_ClockConfig+0x1b8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0307 	and.w	r3, r3, #7
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d20c      	bcs.n	8001974 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	4b22      	ldr	r3, [pc, #136]	@ (80019e4 <HAL_RCC_ClockConfig+0x1b8>)
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001962:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <HAL_RCC_ClockConfig+0x1b8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d001      	beq.n	8001974 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e032      	b.n	80019da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0304 	and.w	r3, r3, #4
 800197c:	2b00      	cmp	r3, #0
 800197e:	d008      	beq.n	8001992 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001980:	4b19      	ldr	r3, [pc, #100]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	4916      	ldr	r1, [pc, #88]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	4313      	orrs	r3, r2
 8001990:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0308 	and.w	r3, r3, #8
 800199a:	2b00      	cmp	r3, #0
 800199c:	d009      	beq.n	80019b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800199e:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	490e      	ldr	r1, [pc, #56]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80019ae:	4313      	orrs	r3, r2
 80019b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019b2:	f000 f821 	bl	80019f8 <HAL_RCC_GetSysClockFreq>
 80019b6:	4602      	mov	r2, r0
 80019b8:	4b0b      	ldr	r3, [pc, #44]	@ (80019e8 <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	091b      	lsrs	r3, r3, #4
 80019be:	f003 030f 	and.w	r3, r3, #15
 80019c2:	490a      	ldr	r1, [pc, #40]	@ (80019ec <HAL_RCC_ClockConfig+0x1c0>)
 80019c4:	5ccb      	ldrb	r3, [r1, r3]
 80019c6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ca:	4a09      	ldr	r2, [pc, #36]	@ (80019f0 <HAL_RCC_ClockConfig+0x1c4>)
 80019cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <HAL_RCC_ClockConfig+0x1c8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff f8bc 	bl	8000b50 <HAL_InitTick>

  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023c00 	.word	0x40023c00
 80019e8:	40023800 	.word	0x40023800
 80019ec:	08005c50 	.word	0x08005c50
 80019f0:	20000000 	.word	0x20000000
 80019f4:	20000004 	.word	0x20000004

080019f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019fc:	b094      	sub	sp, #80	@ 0x50
 80019fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a10:	4b79      	ldr	r3, [pc, #484]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 030c 	and.w	r3, r3, #12
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	d00d      	beq.n	8001a38 <HAL_RCC_GetSysClockFreq+0x40>
 8001a1c:	2b08      	cmp	r3, #8
 8001a1e:	f200 80e1 	bhi.w	8001be4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d002      	beq.n	8001a2c <HAL_RCC_GetSysClockFreq+0x34>
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	d003      	beq.n	8001a32 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a2a:	e0db      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a2c:	4b73      	ldr	r3, [pc, #460]	@ (8001bfc <HAL_RCC_GetSysClockFreq+0x204>)
 8001a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a30:	e0db      	b.n	8001bea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a32:	4b73      	ldr	r3, [pc, #460]	@ (8001c00 <HAL_RCC_GetSysClockFreq+0x208>)
 8001a34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a36:	e0d8      	b.n	8001bea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a38:	4b6f      	ldr	r3, [pc, #444]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a40:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a42:	4b6d      	ldr	r3, [pc, #436]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d063      	beq.n	8001b16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a4e:	4b6a      	ldr	r3, [pc, #424]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	099b      	lsrs	r3, r3, #6
 8001a54:	2200      	movs	r2, #0
 8001a56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a58:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a60:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a62:	2300      	movs	r3, #0
 8001a64:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a6a:	4622      	mov	r2, r4
 8001a6c:	462b      	mov	r3, r5
 8001a6e:	f04f 0000 	mov.w	r0, #0
 8001a72:	f04f 0100 	mov.w	r1, #0
 8001a76:	0159      	lsls	r1, r3, #5
 8001a78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a7c:	0150      	lsls	r0, r2, #5
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4621      	mov	r1, r4
 8001a84:	1a51      	subs	r1, r2, r1
 8001a86:	6139      	str	r1, [r7, #16]
 8001a88:	4629      	mov	r1, r5
 8001a8a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	f04f 0200 	mov.w	r2, #0
 8001a94:	f04f 0300 	mov.w	r3, #0
 8001a98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a9c:	4659      	mov	r1, fp
 8001a9e:	018b      	lsls	r3, r1, #6
 8001aa0:	4651      	mov	r1, sl
 8001aa2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001aa6:	4651      	mov	r1, sl
 8001aa8:	018a      	lsls	r2, r1, #6
 8001aaa:	4651      	mov	r1, sl
 8001aac:	ebb2 0801 	subs.w	r8, r2, r1
 8001ab0:	4659      	mov	r1, fp
 8001ab2:	eb63 0901 	sbc.w	r9, r3, r1
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	f04f 0300 	mov.w	r3, #0
 8001abe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ac2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ac6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001aca:	4690      	mov	r8, r2
 8001acc:	4699      	mov	r9, r3
 8001ace:	4623      	mov	r3, r4
 8001ad0:	eb18 0303 	adds.w	r3, r8, r3
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	462b      	mov	r3, r5
 8001ad8:	eb49 0303 	adc.w	r3, r9, r3
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001aea:	4629      	mov	r1, r5
 8001aec:	024b      	lsls	r3, r1, #9
 8001aee:	4621      	mov	r1, r4
 8001af0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001af4:	4621      	mov	r1, r4
 8001af6:	024a      	lsls	r2, r1, #9
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001afe:	2200      	movs	r2, #0
 8001b00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b08:	f7fe fbac 	bl	8000264 <__aeabi_uldivmod>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4613      	mov	r3, r2
 8001b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b14:	e058      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b16:	4b38      	ldr	r3, [pc, #224]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	099b      	lsrs	r3, r3, #6
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	4611      	mov	r1, r2
 8001b22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b26:	623b      	str	r3, [r7, #32]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b30:	4642      	mov	r2, r8
 8001b32:	464b      	mov	r3, r9
 8001b34:	f04f 0000 	mov.w	r0, #0
 8001b38:	f04f 0100 	mov.w	r1, #0
 8001b3c:	0159      	lsls	r1, r3, #5
 8001b3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b42:	0150      	lsls	r0, r2, #5
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4641      	mov	r1, r8
 8001b4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b4e:	4649      	mov	r1, r9
 8001b50:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b54:	f04f 0200 	mov.w	r2, #0
 8001b58:	f04f 0300 	mov.w	r3, #0
 8001b5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b68:	ebb2 040a 	subs.w	r4, r2, sl
 8001b6c:	eb63 050b 	sbc.w	r5, r3, fp
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	f04f 0300 	mov.w	r3, #0
 8001b78:	00eb      	lsls	r3, r5, #3
 8001b7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b7e:	00e2      	lsls	r2, r4, #3
 8001b80:	4614      	mov	r4, r2
 8001b82:	461d      	mov	r5, r3
 8001b84:	4643      	mov	r3, r8
 8001b86:	18e3      	adds	r3, r4, r3
 8001b88:	603b      	str	r3, [r7, #0]
 8001b8a:	464b      	mov	r3, r9
 8001b8c:	eb45 0303 	adc.w	r3, r5, r3
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	f04f 0200 	mov.w	r2, #0
 8001b96:	f04f 0300 	mov.w	r3, #0
 8001b9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b9e:	4629      	mov	r1, r5
 8001ba0:	028b      	lsls	r3, r1, #10
 8001ba2:	4621      	mov	r1, r4
 8001ba4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ba8:	4621      	mov	r1, r4
 8001baa:	028a      	lsls	r2, r1, #10
 8001bac:	4610      	mov	r0, r2
 8001bae:	4619      	mov	r1, r3
 8001bb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61bb      	str	r3, [r7, #24]
 8001bb6:	61fa      	str	r2, [r7, #28]
 8001bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bbc:	f7fe fb52 	bl	8000264 <__aeabi_uldivmod>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	0c1b      	lsrs	r3, r3, #16
 8001bce:	f003 0303 	and.w	r3, r3, #3
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001bd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001be2:	e002      	b.n	8001bea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <HAL_RCC_GetSysClockFreq+0x204>)
 8001be6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001be8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3750      	adds	r7, #80	@ 0x50
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	00f42400 	.word	0x00f42400
 8001c00:	007a1200 	.word	0x007a1200

08001c04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c08:	4b03      	ldr	r3, [pc, #12]	@ (8001c18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	20000000 	.word	0x20000000

08001c1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c20:	f7ff fff0 	bl	8001c04 <HAL_RCC_GetHCLKFreq>
 8001c24:	4602      	mov	r2, r0
 8001c26:	4b05      	ldr	r3, [pc, #20]	@ (8001c3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	0a9b      	lsrs	r3, r3, #10
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	4903      	ldr	r1, [pc, #12]	@ (8001c40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c32:	5ccb      	ldrb	r3, [r1, r3]
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	08005c60 	.word	0x08005c60

08001c44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	220f      	movs	r2, #15
 8001c52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c54:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f003 0203 	and.w	r2, r3, #3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <HAL_RCC_GetClockConfig+0x5c>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	08db      	lsrs	r3, r3, #3
 8001c7e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c86:	4b07      	ldr	r3, [pc, #28]	@ (8001ca4 <HAL_RCC_GetClockConfig+0x60>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0207 	and.w	r2, r3, #7
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	601a      	str	r2, [r3, #0]
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	40023c00 	.word	0x40023c00

08001ca8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e041      	b.n	8001d3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d106      	bne.n	8001cd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f839 	bl	8001d46 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	f000 f9c0 	bl	800206c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
	...

08001d5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d001      	beq.n	8001d74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e04e      	b.n	8001e12 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2202      	movs	r2, #2
 8001d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f042 0201 	orr.w	r2, r2, #1
 8001d8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a23      	ldr	r2, [pc, #140]	@ (8001e20 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d022      	beq.n	8001ddc <HAL_TIM_Base_Start_IT+0x80>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d9e:	d01d      	beq.n	8001ddc <HAL_TIM_Base_Start_IT+0x80>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e24 <HAL_TIM_Base_Start_IT+0xc8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d018      	beq.n	8001ddc <HAL_TIM_Base_Start_IT+0x80>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a1e      	ldr	r2, [pc, #120]	@ (8001e28 <HAL_TIM_Base_Start_IT+0xcc>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d013      	beq.n	8001ddc <HAL_TIM_Base_Start_IT+0x80>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a1c      	ldr	r2, [pc, #112]	@ (8001e2c <HAL_TIM_Base_Start_IT+0xd0>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d00e      	beq.n	8001ddc <HAL_TIM_Base_Start_IT+0x80>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a1b      	ldr	r2, [pc, #108]	@ (8001e30 <HAL_TIM_Base_Start_IT+0xd4>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d009      	beq.n	8001ddc <HAL_TIM_Base_Start_IT+0x80>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a19      	ldr	r2, [pc, #100]	@ (8001e34 <HAL_TIM_Base_Start_IT+0xd8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d004      	beq.n	8001ddc <HAL_TIM_Base_Start_IT+0x80>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a18      	ldr	r2, [pc, #96]	@ (8001e38 <HAL_TIM_Base_Start_IT+0xdc>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d111      	bne.n	8001e00 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2b06      	cmp	r3, #6
 8001dec:	d010      	beq.n	8001e10 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0201 	orr.w	r2, r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dfe:	e007      	b.n	8001e10 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f042 0201 	orr.w	r2, r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40010000 	.word	0x40010000
 8001e24:	40000400 	.word	0x40000400
 8001e28:	40000800 	.word	0x40000800
 8001e2c:	40000c00 	.word	0x40000c00
 8001e30:	40010400 	.word	0x40010400
 8001e34:	40014000 	.word	0x40014000
 8001e38:	40001800 	.word	0x40001800

08001e3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d020      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d01b      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f06f 0202 	mvn.w	r2, #2
 8001e70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f8d2 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001e8c:	e005      	b.n	8001e9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f8c4 	bl	800201c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f8d5 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d020      	beq.n	8001eec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d01b      	beq.n	8001eec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f06f 0204 	mvn.w	r2, #4
 8001ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f8ac 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001ed8:	e005      	b.n	8001ee6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f89e 	bl	800201c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f000 f8af 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	f003 0308 	and.w	r3, r3, #8
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d020      	beq.n	8001f38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f003 0308 	and.w	r3, r3, #8
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d01b      	beq.n	8001f38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0208 	mvn.w	r2, #8
 8001f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f886 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001f24:	e005      	b.n	8001f32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f878 	bl	800201c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f889 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f003 0310 	and.w	r3, r3, #16
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d020      	beq.n	8001f84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f003 0310 	and.w	r3, r3, #16
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d01b      	beq.n	8001f84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0210 	mvn.w	r2, #16
 8001f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2208      	movs	r2, #8
 8001f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f860 	bl	8002030 <HAL_TIM_IC_CaptureCallback>
 8001f70:	e005      	b.n	8001f7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f852 	bl	800201c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f863 	bl	8002044 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00c      	beq.n	8001fa8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d007      	beq.n	8001fa8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f06f 0201 	mvn.w	r2, #1
 8001fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7fe fd94 	bl	8000ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00c      	beq.n	8001fcc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d007      	beq.n	8001fcc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 f900 	bl	80021cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d00c      	beq.n	8001ff0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d007      	beq.n	8001ff0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f834 	bl	8002058 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	f003 0320 	and.w	r3, r3, #32
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00c      	beq.n	8002014 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f003 0320 	and.w	r3, r3, #32
 8002000:	2b00      	cmp	r3, #0
 8002002:	d007      	beq.n	8002014 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f06f 0220 	mvn.w	r2, #32
 800200c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 f8d2 	bl	80021b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002014:	bf00      	nop
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a43      	ldr	r2, [pc, #268]	@ (800218c <TIM_Base_SetConfig+0x120>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d013      	beq.n	80020ac <TIM_Base_SetConfig+0x40>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800208a:	d00f      	beq.n	80020ac <TIM_Base_SetConfig+0x40>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a40      	ldr	r2, [pc, #256]	@ (8002190 <TIM_Base_SetConfig+0x124>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d00b      	beq.n	80020ac <TIM_Base_SetConfig+0x40>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a3f      	ldr	r2, [pc, #252]	@ (8002194 <TIM_Base_SetConfig+0x128>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d007      	beq.n	80020ac <TIM_Base_SetConfig+0x40>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a3e      	ldr	r2, [pc, #248]	@ (8002198 <TIM_Base_SetConfig+0x12c>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d003      	beq.n	80020ac <TIM_Base_SetConfig+0x40>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a3d      	ldr	r2, [pc, #244]	@ (800219c <TIM_Base_SetConfig+0x130>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d108      	bne.n	80020be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a32      	ldr	r2, [pc, #200]	@ (800218c <TIM_Base_SetConfig+0x120>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d02b      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020cc:	d027      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a2f      	ldr	r2, [pc, #188]	@ (8002190 <TIM_Base_SetConfig+0x124>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d023      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002194 <TIM_Base_SetConfig+0x128>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d01f      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a2d      	ldr	r2, [pc, #180]	@ (8002198 <TIM_Base_SetConfig+0x12c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d01b      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a2c      	ldr	r2, [pc, #176]	@ (800219c <TIM_Base_SetConfig+0x130>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d017      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a2b      	ldr	r2, [pc, #172]	@ (80021a0 <TIM_Base_SetConfig+0x134>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d013      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a2a      	ldr	r2, [pc, #168]	@ (80021a4 <TIM_Base_SetConfig+0x138>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d00f      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a29      	ldr	r2, [pc, #164]	@ (80021a8 <TIM_Base_SetConfig+0x13c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d00b      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a28      	ldr	r2, [pc, #160]	@ (80021ac <TIM_Base_SetConfig+0x140>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d007      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a27      	ldr	r2, [pc, #156]	@ (80021b0 <TIM_Base_SetConfig+0x144>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d003      	beq.n	800211e <TIM_Base_SetConfig+0xb2>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a26      	ldr	r2, [pc, #152]	@ (80021b4 <TIM_Base_SetConfig+0x148>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d108      	bne.n	8002130 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	4313      	orrs	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a0e      	ldr	r2, [pc, #56]	@ (800218c <TIM_Base_SetConfig+0x120>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d003      	beq.n	800215e <TIM_Base_SetConfig+0xf2>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a10      	ldr	r2, [pc, #64]	@ (800219c <TIM_Base_SetConfig+0x130>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d103      	bne.n	8002166 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	691a      	ldr	r2, [r3, #16]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f043 0204 	orr.w	r2, r3, #4
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2201      	movs	r2, #1
 8002176:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	601a      	str	r2, [r3, #0]
}
 800217e:	bf00      	nop
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40010000 	.word	0x40010000
 8002190:	40000400 	.word	0x40000400
 8002194:	40000800 	.word	0x40000800
 8002198:	40000c00 	.word	0x40000c00
 800219c:	40010400 	.word	0x40010400
 80021a0:	40014000 	.word	0x40014000
 80021a4:	40014400 	.word	0x40014400
 80021a8:	40014800 	.word	0x40014800
 80021ac:	40001800 	.word	0x40001800
 80021b0:	40001c00 	.word	0x40001c00
 80021b4:	40002000 	.word	0x40002000

080021b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f103 0208 	add.w	r2, r3, #8
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f04f 32ff 	mov.w	r2, #4294967295
 80021f8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f103 0208 	add.w	r2, r3, #8
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f103 0208 	add.w	r2, r3, #8
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800223a:	b480      	push	{r7}
 800223c:	b085      	sub	sp, #20
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
 8002242:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	1c5a      	adds	r2, r3, #1
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	601a      	str	r2, [r3, #0]
}
 8002276:	bf00      	nop
 8002278:	3714      	adds	r7, #20
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002282:	b480      	push	{r7}
 8002284:	b085      	sub	sp, #20
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	6892      	ldr	r2, [r2, #8]
 8002298:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	6852      	ldr	r2, [r2, #4]
 80022a2:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d103      	bne.n	80022b6 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689a      	ldr	r2, [r3, #8]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	1e5a      	subs	r2, r3, #1
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b08c      	sub	sp, #48	@ 0x30
 80022da:	af04      	add	r7, sp, #16
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	603b      	str	r3, [r7, #0]
 80022e2:	4613      	mov	r3, r2
 80022e4:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 fef0 	bl	80030d0 <pvPortMalloc>
 80022f0:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d00e      	beq.n	8002316 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80022f8:	2058      	movs	r0, #88	@ 0x58
 80022fa:	f000 fee9 	bl	80030d0 <pvPortMalloc>
 80022fe:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	631a      	str	r2, [r3, #48]	@ 0x30
 800230c:	e005      	b.n	800231a <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800230e:	6978      	ldr	r0, [r7, #20]
 8002310:	f000 ffc0 	bl	8003294 <vPortFree>
 8002314:	e001      	b.n	800231a <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d013      	beq.n	8002348 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002320:	88fa      	ldrh	r2, [r7, #6]
 8002322:	2300      	movs	r3, #0
 8002324:	9303      	str	r3, [sp, #12]
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	9302      	str	r3, [sp, #8]
 800232a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	68b9      	ldr	r1, [r7, #8]
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 f80e 	bl	8002358 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800233c:	69f8      	ldr	r0, [r7, #28]
 800233e:	f000 f8a3 	bl	8002488 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002342:	2301      	movs	r3, #1
 8002344:	61bb      	str	r3, [r7, #24]
 8002346:	e002      	b.n	800234e <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002348:	f04f 33ff 	mov.w	r3, #4294967295
 800234c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800234e:	69bb      	ldr	r3, [r7, #24]
    }
 8002350:	4618      	mov	r0, r3
 8002352:	3720      	adds	r7, #32
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
 8002364:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002368:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	461a      	mov	r2, r3
 8002370:	21a5      	movs	r1, #165	@ 0xa5
 8002372:	f003 fb87 	bl	8005a84 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002378:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002380:	3b01      	subs	r3, #1
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	f023 0307 	bic.w	r3, r3, #7
 800238e:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00b      	beq.n	80023b2 <prvInitialiseNewTask+0x5a>
        __asm volatile
 800239a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800239e:	f383 8811 	msr	BASEPRI, r3
 80023a2:	f3bf 8f6f 	isb	sy
 80023a6:	f3bf 8f4f 	dsb	sy
 80023aa:	617b      	str	r3, [r7, #20]
    }
 80023ac:	bf00      	nop
 80023ae:	bf00      	nop
 80023b0:	e7fd      	b.n	80023ae <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d01f      	beq.n	80023f8 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80023b8:	2300      	movs	r3, #0
 80023ba:	61fb      	str	r3, [r7, #28]
 80023bc:	e012      	b.n	80023e4 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	4413      	add	r3, r2
 80023c4:	7819      	ldrb	r1, [r3, #0]
 80023c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	4413      	add	r3, r2
 80023cc:	3334      	adds	r3, #52	@ 0x34
 80023ce:	460a      	mov	r2, r1
 80023d0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	4413      	add	r3, r2
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d006      	beq.n	80023ec <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	3301      	adds	r3, #1
 80023e2:	61fb      	str	r3, [r7, #28]
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	2b09      	cmp	r3, #9
 80023e8:	d9e9      	bls.n	80023be <prvInitialiseNewTask+0x66>
 80023ea:	e000      	b.n	80023ee <prvInitialiseNewTask+0x96>
            {
                break;
 80023ec:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80023ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80023f6:	e003      	b.n	8002400 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80023f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002402:	2b04      	cmp	r3, #4
 8002404:	d901      	bls.n	800240a <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002406:	2304      	movs	r3, #4
 8002408:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800240a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800240c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800240e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002412:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002414:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002418:	2200      	movs	r2, #0
 800241a:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800241c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800241e:	3304      	adds	r3, #4
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fefd 	bl	8002220 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002428:	3318      	adds	r3, #24
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fef8 	bl	8002220 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002434:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002438:	f1c3 0205 	rsb	r2, r3, #5
 800243c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800243e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002444:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002448:	3350      	adds	r3, #80	@ 0x50
 800244a:	2204      	movs	r2, #4
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f003 fb18 	bl	8005a84 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002456:	3354      	adds	r3, #84	@ 0x54
 8002458:	2201      	movs	r2, #1
 800245a:	2100      	movs	r1, #0
 800245c:	4618      	mov	r0, r3
 800245e:	f003 fb11 	bl	8005a84 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	68f9      	ldr	r1, [r7, #12]
 8002466:	69b8      	ldr	r0, [r7, #24]
 8002468:	f000 fb4c 	bl	8002b04 <pxPortInitialiseStack>
 800246c:	4602      	mov	r2, r0
 800246e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002470:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002474:	2b00      	cmp	r3, #0
 8002476:	d002      	beq.n	800247e <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800247a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800247c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800247e:	bf00      	nop
 8002480:	3720      	adds	r7, #32
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002488:	b5b0      	push	{r4, r5, r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af02      	add	r7, sp, #8
 800248e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002490:	f000 fcec 	bl	8002e6c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002494:	4b35      	ldr	r3, [pc, #212]	@ (800256c <prvAddNewTaskToReadyList+0xe4>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	3301      	adds	r3, #1
 800249a:	4a34      	ldr	r2, [pc, #208]	@ (800256c <prvAddNewTaskToReadyList+0xe4>)
 800249c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800249e:	4b34      	ldr	r3, [pc, #208]	@ (8002570 <prvAddNewTaskToReadyList+0xe8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d109      	bne.n	80024ba <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80024a6:	4a32      	ldr	r2, [pc, #200]	@ (8002570 <prvAddNewTaskToReadyList+0xe8>)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80024ac:	4b2f      	ldr	r3, [pc, #188]	@ (800256c <prvAddNewTaskToReadyList+0xe4>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d110      	bne.n	80024d6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80024b4:	f000 fa8c 	bl	80029d0 <prvInitialiseTaskLists>
 80024b8:	e00d      	b.n	80024d6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80024ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002574 <prvAddNewTaskToReadyList+0xec>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d109      	bne.n	80024d6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80024c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002570 <prvAddNewTaskToReadyList+0xe8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d802      	bhi.n	80024d6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80024d0:	4a27      	ldr	r2, [pc, #156]	@ (8002570 <prvAddNewTaskToReadyList+0xe8>)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80024d6:	4b28      	ldr	r3, [pc, #160]	@ (8002578 <prvAddNewTaskToReadyList+0xf0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	3301      	adds	r3, #1
 80024dc:	4a26      	ldr	r2, [pc, #152]	@ (8002578 <prvAddNewTaskToReadyList+0xf0>)
 80024de:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80024e0:	4b25      	ldr	r3, [pc, #148]	@ (8002578 <prvAddNewTaskToReadyList+0xf0>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d016      	beq.n	800251c <prvAddNewTaskToReadyList+0x94>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f003 f877 	bl	80055e4 <SEGGER_SYSVIEW_OnTaskCreate>
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	461d      	mov	r5, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	461c      	mov	r4, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	1ae3      	subs	r3, r4, r3
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	462b      	mov	r3, r5
 8002518:	f001 f88c 	bl	8003634 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4618      	mov	r0, r3
 8002520:	f003 f8e4 	bl	80056ec <SEGGER_SYSVIEW_OnTaskStartReady>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002528:	2201      	movs	r2, #1
 800252a:	409a      	lsls	r2, r3
 800252c:	4b13      	ldr	r3, [pc, #76]	@ (800257c <prvAddNewTaskToReadyList+0xf4>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4313      	orrs	r3, r2
 8002532:	4a12      	ldr	r2, [pc, #72]	@ (800257c <prvAddNewTaskToReadyList+0xf4>)
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800253a:	4613      	mov	r3, r2
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4a0f      	ldr	r2, [pc, #60]	@ (8002580 <prvAddNewTaskToReadyList+0xf8>)
 8002544:	441a      	add	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3304      	adds	r3, #4
 800254a:	4619      	mov	r1, r3
 800254c:	4610      	mov	r0, r2
 800254e:	f7ff fe74 	bl	800223a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002552:	f000 fcbd 	bl	8002ed0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002556:	4b07      	ldr	r3, [pc, #28]	@ (8002574 <prvAddNewTaskToReadyList+0xec>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800255e:	4b04      	ldr	r3, [pc, #16]	@ (8002570 <prvAddNewTaskToReadyList+0xe8>)
 8002560:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bdb0      	pop	{r4, r5, r7, pc}
 800256a:	bf00      	nop
 800256c:	20000158 	.word	0x20000158
 8002570:	20000080 	.word	0x20000080
 8002574:	20000164 	.word	0x20000164
 8002578:	20000174 	.word	0x20000174
 800257c:	20000160 	.word	0x20000160
 8002580:	20000084 	.word	0x20000084

08002584 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800258a:	4b24      	ldr	r3, [pc, #144]	@ (800261c <vTaskStartScheduler+0x98>)
 800258c:	9301      	str	r3, [sp, #4]
 800258e:	2300      	movs	r3, #0
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	2300      	movs	r3, #0
 8002594:	2282      	movs	r2, #130	@ 0x82
 8002596:	4922      	ldr	r1, [pc, #136]	@ (8002620 <vTaskStartScheduler+0x9c>)
 8002598:	4822      	ldr	r0, [pc, #136]	@ (8002624 <vTaskStartScheduler+0xa0>)
 800259a:	f7ff fe9c 	bl	80022d6 <xTaskCreate>
 800259e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d124      	bne.n	80025f0 <vTaskStartScheduler+0x6c>
        __asm volatile
 80025a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025aa:	f383 8811 	msr	BASEPRI, r3
 80025ae:	f3bf 8f6f 	isb	sy
 80025b2:	f3bf 8f4f 	dsb	sy
 80025b6:	60bb      	str	r3, [r7, #8]
    }
 80025b8:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80025ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002628 <vTaskStartScheduler+0xa4>)
 80025bc:	f04f 32ff 	mov.w	r2, #4294967295
 80025c0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80025c2:	4b1a      	ldr	r3, [pc, #104]	@ (800262c <vTaskStartScheduler+0xa8>)
 80025c4:	2201      	movs	r2, #1
 80025c6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80025c8:	4b19      	ldr	r3, [pc, #100]	@ (8002630 <vTaskStartScheduler+0xac>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80025ce:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <vTaskStartScheduler+0xb0>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	4b12      	ldr	r3, [pc, #72]	@ (800261c <vTaskStartScheduler+0x98>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d102      	bne.n	80025e0 <vTaskStartScheduler+0x5c>
 80025da:	f002 ffe7 	bl	80055ac <SEGGER_SYSVIEW_OnIdle>
 80025de:	e004      	b.n	80025ea <vTaskStartScheduler+0x66>
 80025e0:	4b14      	ldr	r3, [pc, #80]	@ (8002634 <vTaskStartScheduler+0xb0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f003 f83f 	bl	8005668 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80025ea:	f000 fb1b 	bl	8002c24 <xPortStartScheduler>
 80025ee:	e00f      	b.n	8002610 <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f6:	d10b      	bne.n	8002610 <vTaskStartScheduler+0x8c>
        __asm volatile
 80025f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025fc:	f383 8811 	msr	BASEPRI, r3
 8002600:	f3bf 8f6f 	isb	sy
 8002604:	f3bf 8f4f 	dsb	sy
 8002608:	607b      	str	r3, [r7, #4]
    }
 800260a:	bf00      	nop
 800260c:	bf00      	nop
 800260e:	e7fd      	b.n	800260c <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002610:	4b09      	ldr	r3, [pc, #36]	@ (8002638 <vTaskStartScheduler+0xb4>)
 8002612:	681b      	ldr	r3, [r3, #0]
}
 8002614:	bf00      	nop
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	2000017c 	.word	0x2000017c
 8002620:	08005b7c 	.word	0x08005b7c
 8002624:	080029ad 	.word	0x080029ad
 8002628:	20000178 	.word	0x20000178
 800262c:	20000164 	.word	0x20000164
 8002630:	2000015c 	.word	0x2000015c
 8002634:	20000080 	.word	0x20000080
 8002638:	08005c68 	.word	0x08005c68

0800263c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002640:	4b04      	ldr	r3, [pc, #16]	@ (8002654 <vTaskSuspendAll+0x18>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	3301      	adds	r3, #1
 8002646:	4a03      	ldr	r2, [pc, #12]	@ (8002654 <vTaskSuspendAll+0x18>)
 8002648:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800264a:	bf00      	nop
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	20000180 	.word	0x20000180

08002658 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002662:	2300      	movs	r3, #0
 8002664:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002666:	4b3e      	ldr	r3, [pc, #248]	@ (8002760 <xTaskResumeAll+0x108>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10b      	bne.n	8002686 <xTaskResumeAll+0x2e>
        __asm volatile
 800266e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002672:	f383 8811 	msr	BASEPRI, r3
 8002676:	f3bf 8f6f 	isb	sy
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	603b      	str	r3, [r7, #0]
    }
 8002680:	bf00      	nop
 8002682:	bf00      	nop
 8002684:	e7fd      	b.n	8002682 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002686:	f000 fbf1 	bl	8002e6c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800268a:	4b35      	ldr	r3, [pc, #212]	@ (8002760 <xTaskResumeAll+0x108>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	3b01      	subs	r3, #1
 8002690:	4a33      	ldr	r2, [pc, #204]	@ (8002760 <xTaskResumeAll+0x108>)
 8002692:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002694:	4b32      	ldr	r3, [pc, #200]	@ (8002760 <xTaskResumeAll+0x108>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d159      	bne.n	8002750 <xTaskResumeAll+0xf8>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800269c:	4b31      	ldr	r3, [pc, #196]	@ (8002764 <xTaskResumeAll+0x10c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d055      	beq.n	8002750 <xTaskResumeAll+0xf8>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80026a4:	e032      	b.n	800270c <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026a6:	4b30      	ldr	r3, [pc, #192]	@ (8002768 <xTaskResumeAll+0x110>)
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	3318      	adds	r3, #24
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff fde5 	bl	8002282 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	3304      	adds	r3, #4
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff fde0 	bl	8002282 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f003 f811 	bl	80056ec <SEGGER_SYSVIEW_OnTaskStartReady>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ce:	2201      	movs	r2, #1
 80026d0:	409a      	lsls	r2, r3
 80026d2:	4b26      	ldr	r3, [pc, #152]	@ (800276c <xTaskResumeAll+0x114>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	4a24      	ldr	r2, [pc, #144]	@ (800276c <xTaskResumeAll+0x114>)
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4a21      	ldr	r2, [pc, #132]	@ (8002770 <xTaskResumeAll+0x118>)
 80026ea:	441a      	add	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	3304      	adds	r3, #4
 80026f0:	4619      	mov	r1, r3
 80026f2:	4610      	mov	r0, r2
 80026f4:	f7ff fda1 	bl	800223a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002774 <xTaskResumeAll+0x11c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002702:	429a      	cmp	r2, r3
 8002704:	d302      	bcc.n	800270c <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 8002706:	4b1c      	ldr	r3, [pc, #112]	@ (8002778 <xTaskResumeAll+0x120>)
 8002708:	2201      	movs	r2, #1
 800270a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800270c:	4b16      	ldr	r3, [pc, #88]	@ (8002768 <xTaskResumeAll+0x110>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1c8      	bne.n	80026a6 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800271a:	f000 f9d7 	bl	8002acc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800271e:	4b17      	ldr	r3, [pc, #92]	@ (800277c <xTaskResumeAll+0x124>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d010      	beq.n	800274c <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800272a:	f000 f83b 	bl	80027a4 <xTaskIncrementTick>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 8002734:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <xTaskResumeAll+0x120>)
 8002736:	2201      	movs	r2, #1
 8002738:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	3b01      	subs	r3, #1
 800273e:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f1      	bne.n	800272a <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 8002746:	4b0d      	ldr	r3, [pc, #52]	@ (800277c <xTaskResumeAll+0x124>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800274c:	4b0a      	ldr	r3, [pc, #40]	@ (8002778 <xTaskResumeAll+0x120>)
 800274e:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002750:	f000 fbbe 	bl	8002ed0 <vPortExitCritical>

    return xAlreadyYielded;
 8002754:	687b      	ldr	r3, [r7, #4]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000180 	.word	0x20000180
 8002764:	20000158 	.word	0x20000158
 8002768:	20000118 	.word	0x20000118
 800276c:	20000160 	.word	0x20000160
 8002770:	20000084 	.word	0x20000084
 8002774:	20000080 	.word	0x20000080
 8002778:	2000016c 	.word	0x2000016c
 800277c:	20000168 	.word	0x20000168

08002780 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002786:	f000 fc61 	bl	800304c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800278a:	2300      	movs	r3, #0
 800278c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800278e:	4b04      	ldr	r3, [pc, #16]	@ (80027a0 <xTaskGetTickCountFromISR+0x20>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002794:	683b      	ldr	r3, [r7, #0]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	2000015c 	.word	0x2000015c

080027a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80027ae:	4b41      	ldr	r3, [pc, #260]	@ (80028b4 <xTaskIncrementTick+0x110>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d174      	bne.n	80028a0 <xTaskIncrementTick+0xfc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80027b6:	4b40      	ldr	r3, [pc, #256]	@ (80028b8 <xTaskIncrementTick+0x114>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	3301      	adds	r3, #1
 80027bc:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80027be:	4a3e      	ldr	r2, [pc, #248]	@ (80028b8 <xTaskIncrementTick+0x114>)
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d121      	bne.n	800280e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80027ca:	4b3c      	ldr	r3, [pc, #240]	@ (80028bc <xTaskIncrementTick+0x118>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00b      	beq.n	80027ec <xTaskIncrementTick+0x48>
        __asm volatile
 80027d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027d8:	f383 8811 	msr	BASEPRI, r3
 80027dc:	f3bf 8f6f 	isb	sy
 80027e0:	f3bf 8f4f 	dsb	sy
 80027e4:	603b      	str	r3, [r7, #0]
    }
 80027e6:	bf00      	nop
 80027e8:	bf00      	nop
 80027ea:	e7fd      	b.n	80027e8 <xTaskIncrementTick+0x44>
 80027ec:	4b33      	ldr	r3, [pc, #204]	@ (80028bc <xTaskIncrementTick+0x118>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	60fb      	str	r3, [r7, #12]
 80027f2:	4b33      	ldr	r3, [pc, #204]	@ (80028c0 <xTaskIncrementTick+0x11c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a31      	ldr	r2, [pc, #196]	@ (80028bc <xTaskIncrementTick+0x118>)
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	4a31      	ldr	r2, [pc, #196]	@ (80028c0 <xTaskIncrementTick+0x11c>)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	4b30      	ldr	r3, [pc, #192]	@ (80028c4 <xTaskIncrementTick+0x120>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	3301      	adds	r3, #1
 8002806:	4a2f      	ldr	r2, [pc, #188]	@ (80028c4 <xTaskIncrementTick+0x120>)
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	f000 f95f 	bl	8002acc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800280e:	4b2e      	ldr	r3, [pc, #184]	@ (80028c8 <xTaskIncrementTick+0x124>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	429a      	cmp	r2, r3
 8002816:	d348      	bcc.n	80028aa <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002818:	4b28      	ldr	r3, [pc, #160]	@ (80028bc <xTaskIncrementTick+0x118>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d104      	bne.n	800282c <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002822:	4b29      	ldr	r3, [pc, #164]	@ (80028c8 <xTaskIncrementTick+0x124>)
 8002824:	f04f 32ff 	mov.w	r2, #4294967295
 8002828:	601a      	str	r2, [r3, #0]
                    break;
 800282a:	e03e      	b.n	80028aa <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800282c:	4b23      	ldr	r3, [pc, #140]	@ (80028bc <xTaskIncrementTick+0x118>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	429a      	cmp	r2, r3
 8002842:	d203      	bcs.n	800284c <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002844:	4a20      	ldr	r2, [pc, #128]	@ (80028c8 <xTaskIncrementTick+0x124>)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800284a:	e02e      	b.n	80028aa <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	3304      	adds	r3, #4
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff fd16 	bl	8002282 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800285a:	2b00      	cmp	r3, #0
 800285c:	d004      	beq.n	8002868 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	3318      	adds	r3, #24
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff fd0d 	bl	8002282 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	4618      	mov	r0, r3
 800286c:	f002 ff3e 	bl	80056ec <SEGGER_SYSVIEW_OnTaskStartReady>
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002874:	2201      	movs	r2, #1
 8002876:	409a      	lsls	r2, r3
 8002878:	4b14      	ldr	r3, [pc, #80]	@ (80028cc <xTaskIncrementTick+0x128>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4313      	orrs	r3, r2
 800287e:	4a13      	ldr	r2, [pc, #76]	@ (80028cc <xTaskIncrementTick+0x128>)
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002886:	4613      	mov	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4a10      	ldr	r2, [pc, #64]	@ (80028d0 <xTaskIncrementTick+0x12c>)
 8002890:	441a      	add	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	3304      	adds	r3, #4
 8002896:	4619      	mov	r1, r3
 8002898:	4610      	mov	r0, r2
 800289a:	f7ff fcce 	bl	800223a <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800289e:	e7bb      	b.n	8002818 <xTaskIncrementTick+0x74>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <xTaskIncrementTick+0x130>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	3301      	adds	r3, #1
 80028a6:	4a0b      	ldr	r2, [pc, #44]	@ (80028d4 <xTaskIncrementTick+0x130>)
 80028a8:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80028aa:	697b      	ldr	r3, [r7, #20]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3718      	adds	r7, #24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20000180 	.word	0x20000180
 80028b8:	2000015c 	.word	0x2000015c
 80028bc:	20000110 	.word	0x20000110
 80028c0:	20000114 	.word	0x20000114
 80028c4:	20000170 	.word	0x20000170
 80028c8:	20000178 	.word	0x20000178
 80028cc:	20000160 	.word	0x20000160
 80028d0:	20000084 	.word	0x20000084
 80028d4:	20000168 	.word	0x20000168

080028d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80028de:	4b2d      	ldr	r3, [pc, #180]	@ (8002994 <vTaskSwitchContext+0xbc>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80028e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002998 <vTaskSwitchContext+0xc0>)
 80028e8:	2201      	movs	r2, #1
 80028ea:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80028ec:	e04e      	b.n	800298c <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 80028ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002998 <vTaskSwitchContext+0xc0>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028f4:	4b29      	ldr	r3, [pc, #164]	@ (800299c <vTaskSwitchContext+0xc4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	fab3 f383 	clz	r3, r3
 8002900:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002902:	7afb      	ldrb	r3, [r7, #11]
 8002904:	f1c3 031f 	rsb	r3, r3, #31
 8002908:	617b      	str	r3, [r7, #20]
 800290a:	4925      	ldr	r1, [pc, #148]	@ (80029a0 <vTaskSwitchContext+0xc8>)
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	4613      	mov	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	4413      	add	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	440b      	add	r3, r1
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10b      	bne.n	8002936 <vTaskSwitchContext+0x5e>
        __asm volatile
 800291e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002922:	f383 8811 	msr	BASEPRI, r3
 8002926:	f3bf 8f6f 	isb	sy
 800292a:	f3bf 8f4f 	dsb	sy
 800292e:	607b      	str	r3, [r7, #4]
    }
 8002930:	bf00      	nop
 8002932:	bf00      	nop
 8002934:	e7fd      	b.n	8002932 <vTaskSwitchContext+0x5a>
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	4613      	mov	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	4413      	add	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4a17      	ldr	r2, [pc, #92]	@ (80029a0 <vTaskSwitchContext+0xc8>)
 8002942:	4413      	add	r3, r2
 8002944:	613b      	str	r3, [r7, #16]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	605a      	str	r2, [r3, #4]
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	3308      	adds	r3, #8
 8002958:	429a      	cmp	r2, r3
 800295a:	d104      	bne.n	8002966 <vTaskSwitchContext+0x8e>
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	605a      	str	r2, [r3, #4]
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	4a0d      	ldr	r2, [pc, #52]	@ (80029a4 <vTaskSwitchContext+0xcc>)
 800296e:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002970:	4b0c      	ldr	r3, [pc, #48]	@ (80029a4 <vTaskSwitchContext+0xcc>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b0c      	ldr	r3, [pc, #48]	@ (80029a8 <vTaskSwitchContext+0xd0>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	429a      	cmp	r2, r3
 800297a:	d102      	bne.n	8002982 <vTaskSwitchContext+0xaa>
 800297c:	f002 fe16 	bl	80055ac <SEGGER_SYSVIEW_OnIdle>
}
 8002980:	e004      	b.n	800298c <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8002982:	4b08      	ldr	r3, [pc, #32]	@ (80029a4 <vTaskSwitchContext+0xcc>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f002 fe6e 	bl	8005668 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800298c:	bf00      	nop
 800298e:	3718      	adds	r7, #24
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000180 	.word	0x20000180
 8002998:	2000016c 	.word	0x2000016c
 800299c:	20000160 	.word	0x20000160
 80029a0:	20000084 	.word	0x20000084
 80029a4:	20000080 	.word	0x20000080
 80029a8:	2000017c 	.word	0x2000017c

080029ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80029b4:	f000 f84c 	bl	8002a50 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 80029b8:	4b04      	ldr	r3, [pc, #16]	@ (80029cc <prvIdleTask+0x20>)
 80029ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	f3bf 8f4f 	dsb	sy
 80029c4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80029c8:	bf00      	nop
 80029ca:	e7f3      	b.n	80029b4 <prvIdleTask+0x8>
 80029cc:	e000ed04 	.word	0xe000ed04

080029d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029d6:	2300      	movs	r3, #0
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	e00c      	b.n	80029f6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4a12      	ldr	r2, [pc, #72]	@ (8002a30 <prvInitialiseTaskLists+0x60>)
 80029e8:	4413      	add	r3, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff fbf8 	bl	80021e0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3301      	adds	r3, #1
 80029f4:	607b      	str	r3, [r7, #4]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d9ef      	bls.n	80029dc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80029fc:	480d      	ldr	r0, [pc, #52]	@ (8002a34 <prvInitialiseTaskLists+0x64>)
 80029fe:	f7ff fbef 	bl	80021e0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002a02:	480d      	ldr	r0, [pc, #52]	@ (8002a38 <prvInitialiseTaskLists+0x68>)
 8002a04:	f7ff fbec 	bl	80021e0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002a08:	480c      	ldr	r0, [pc, #48]	@ (8002a3c <prvInitialiseTaskLists+0x6c>)
 8002a0a:	f7ff fbe9 	bl	80021e0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002a0e:	480c      	ldr	r0, [pc, #48]	@ (8002a40 <prvInitialiseTaskLists+0x70>)
 8002a10:	f7ff fbe6 	bl	80021e0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002a14:	480b      	ldr	r0, [pc, #44]	@ (8002a44 <prvInitialiseTaskLists+0x74>)
 8002a16:	f7ff fbe3 	bl	80021e0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <prvInitialiseTaskLists+0x78>)
 8002a1c:	4a05      	ldr	r2, [pc, #20]	@ (8002a34 <prvInitialiseTaskLists+0x64>)
 8002a1e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a20:	4b0a      	ldr	r3, [pc, #40]	@ (8002a4c <prvInitialiseTaskLists+0x7c>)
 8002a22:	4a05      	ldr	r2, [pc, #20]	@ (8002a38 <prvInitialiseTaskLists+0x68>)
 8002a24:	601a      	str	r2, [r3, #0]
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000084 	.word	0x20000084
 8002a34:	200000e8 	.word	0x200000e8
 8002a38:	200000fc 	.word	0x200000fc
 8002a3c:	20000118 	.word	0x20000118
 8002a40:	2000012c 	.word	0x2000012c
 8002a44:	20000144 	.word	0x20000144
 8002a48:	20000110 	.word	0x20000110
 8002a4c:	20000114 	.word	0x20000114

08002a50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a56:	e019      	b.n	8002a8c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002a58:	f000 fa08 	bl	8002e6c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a5c:	4b10      	ldr	r3, [pc, #64]	@ (8002aa0 <prvCheckTasksWaitingTermination+0x50>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3304      	adds	r3, #4
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff fc0a 	bl	8002282 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <prvCheckTasksWaitingTermination+0x54>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	4a0b      	ldr	r2, [pc, #44]	@ (8002aa4 <prvCheckTasksWaitingTermination+0x54>)
 8002a76:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002a78:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <prvCheckTasksWaitingTermination+0x58>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa8 <prvCheckTasksWaitingTermination+0x58>)
 8002a80:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002a82:	f000 fa25 	bl	8002ed0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f810 	bl	8002aac <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a8c:	4b06      	ldr	r3, [pc, #24]	@ (8002aa8 <prvCheckTasksWaitingTermination+0x58>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1e1      	bne.n	8002a58 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002a94:	bf00      	nop
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	2000012c 	.word	0x2000012c
 8002aa4:	20000158 	.word	0x20000158
 8002aa8:	20000140 	.word	0x20000140

08002aac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f000 fbeb 	bl	8003294 <vPortFree>
                vPortFree( pxTCB );
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 fbe8 	bl	8003294 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8002afc <prvResetNextTaskUnblockTime+0x30>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d104      	bne.n	8002ae4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002ada:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <prvResetNextTaskUnblockTime+0x34>)
 8002adc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ae0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002ae2:	e005      	b.n	8002af0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002ae4:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <prvResetNextTaskUnblockTime+0x30>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a04      	ldr	r2, [pc, #16]	@ (8002b00 <prvResetNextTaskUnblockTime+0x34>)
 8002aee:	6013      	str	r3, [r2, #0]
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	20000110 	.word	0x20000110
 8002b00:	20000178 	.word	0x20000178

08002b04 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	3b04      	subs	r3, #4
 8002b14:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b1c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	3b04      	subs	r3, #4
 8002b22:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	f023 0201 	bic.w	r2, r3, #1
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3b04      	subs	r3, #4
 8002b32:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002b34:	4a0c      	ldr	r2, [pc, #48]	@ (8002b68 <pxPortInitialiseStack+0x64>)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	3b14      	subs	r3, #20
 8002b3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	3b04      	subs	r3, #4
 8002b4a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f06f 0202 	mvn.w	r2, #2
 8002b52:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	3b20      	subs	r3, #32
 8002b58:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	08002b6d 	.word	0x08002b6d

08002b6c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002b72:	2300      	movs	r3, #0
 8002b74:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002b76:	4b13      	ldr	r3, [pc, #76]	@ (8002bc4 <prvTaskExitError+0x58>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7e:	d00b      	beq.n	8002b98 <prvTaskExitError+0x2c>
        __asm volatile
 8002b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b84:	f383 8811 	msr	BASEPRI, r3
 8002b88:	f3bf 8f6f 	isb	sy
 8002b8c:	f3bf 8f4f 	dsb	sy
 8002b90:	60fb      	str	r3, [r7, #12]
    }
 8002b92:	bf00      	nop
 8002b94:	bf00      	nop
 8002b96:	e7fd      	b.n	8002b94 <prvTaskExitError+0x28>
        __asm volatile
 8002b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b9c:	f383 8811 	msr	BASEPRI, r3
 8002ba0:	f3bf 8f6f 	isb	sy
 8002ba4:	f3bf 8f4f 	dsb	sy
 8002ba8:	60bb      	str	r3, [r7, #8]
    }
 8002baa:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002bac:	bf00      	nop
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0fc      	beq.n	8002bae <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	3714      	adds	r7, #20
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	2000000c 	.word	0x2000000c
	...

08002bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002bd0:	4b07      	ldr	r3, [pc, #28]	@ (8002bf0 <pxCurrentTCBConst2>)
 8002bd2:	6819      	ldr	r1, [r3, #0]
 8002bd4:	6808      	ldr	r0, [r1, #0]
 8002bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bda:	f380 8809 	msr	PSP, r0
 8002bde:	f3bf 8f6f 	isb	sy
 8002be2:	f04f 0000 	mov.w	r0, #0
 8002be6:	f380 8811 	msr	BASEPRI, r0
 8002bea:	4770      	bx	lr
 8002bec:	f3af 8000 	nop.w

08002bf0 <pxCurrentTCBConst2>:
 8002bf0:	20000080 	.word	0x20000080
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop

08002bf8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002bf8:	4808      	ldr	r0, [pc, #32]	@ (8002c1c <prvPortStartFirstTask+0x24>)
 8002bfa:	6800      	ldr	r0, [r0, #0]
 8002bfc:	6800      	ldr	r0, [r0, #0]
 8002bfe:	f380 8808 	msr	MSP, r0
 8002c02:	f04f 0000 	mov.w	r0, #0
 8002c06:	f380 8814 	msr	CONTROL, r0
 8002c0a:	b662      	cpsie	i
 8002c0c:	b661      	cpsie	f
 8002c0e:	f3bf 8f4f 	dsb	sy
 8002c12:	f3bf 8f6f 	isb	sy
 8002c16:	df00      	svc	0
 8002c18:	bf00      	nop
 8002c1a:	0000      	.short	0x0000
 8002c1c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002c20:	bf00      	nop
 8002c22:	bf00      	nop

08002c24 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c2a:	4b47      	ldr	r3, [pc, #284]	@ (8002d48 <xPortStartScheduler+0x124>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a47      	ldr	r2, [pc, #284]	@ (8002d4c <xPortStartScheduler+0x128>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d10b      	bne.n	8002c4c <xPortStartScheduler+0x28>
        __asm volatile
 8002c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	60fb      	str	r3, [r7, #12]
    }
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d48 <xPortStartScheduler+0x124>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a3f      	ldr	r2, [pc, #252]	@ (8002d50 <xPortStartScheduler+0x12c>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d10b      	bne.n	8002c6e <xPortStartScheduler+0x4a>
        __asm volatile
 8002c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c5a:	f383 8811 	msr	BASEPRI, r3
 8002c5e:	f3bf 8f6f 	isb	sy
 8002c62:	f3bf 8f4f 	dsb	sy
 8002c66:	613b      	str	r3, [r7, #16]
    }
 8002c68:	bf00      	nop
 8002c6a:	bf00      	nop
 8002c6c:	e7fd      	b.n	8002c6a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002c6e:	4b39      	ldr	r3, [pc, #228]	@ (8002d54 <xPortStartScheduler+0x130>)
 8002c70:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	22ff      	movs	r2, #255	@ 0xff
 8002c7e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c90:	b2da      	uxtb	r2, r3
 8002c92:	4b31      	ldr	r3, [pc, #196]	@ (8002d58 <xPortStartScheduler+0x134>)
 8002c94:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002c96:	4b31      	ldr	r3, [pc, #196]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002c98:	2207      	movs	r2, #7
 8002c9a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002c9c:	e009      	b.n	8002cb2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	4a2d      	ldr	r2, [pc, #180]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002ca6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002ca8:	78fb      	ldrb	r3, [r7, #3]
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cba:	2b80      	cmp	r3, #128	@ 0x80
 8002cbc:	d0ef      	beq.n	8002c9e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002cbe:	4b27      	ldr	r3, [pc, #156]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f1c3 0307 	rsb	r3, r3, #7
 8002cc6:	2b04      	cmp	r3, #4
 8002cc8:	d00b      	beq.n	8002ce2 <xPortStartScheduler+0xbe>
        __asm volatile
 8002cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cce:	f383 8811 	msr	BASEPRI, r3
 8002cd2:	f3bf 8f6f 	isb	sy
 8002cd6:	f3bf 8f4f 	dsb	sy
 8002cda:	60bb      	str	r3, [r7, #8]
    }
 8002cdc:	bf00      	nop
 8002cde:	bf00      	nop
 8002ce0:	e7fd      	b.n	8002cde <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	021b      	lsls	r3, r3, #8
 8002ce8:	4a1c      	ldr	r2, [pc, #112]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002cea:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002cec:	4b1b      	ldr	r3, [pc, #108]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002cf4:	4a19      	ldr	r2, [pc, #100]	@ (8002d5c <xPortStartScheduler+0x138>)
 8002cf6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	b2da      	uxtb	r2, r3
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002d00:	4b17      	ldr	r3, [pc, #92]	@ (8002d60 <xPortStartScheduler+0x13c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <xPortStartScheduler+0x13c>)
 8002d06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d0a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002d0c:	4b14      	ldr	r3, [pc, #80]	@ (8002d60 <xPortStartScheduler+0x13c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a13      	ldr	r2, [pc, #76]	@ (8002d60 <xPortStartScheduler+0x13c>)
 8002d12:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002d16:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002d18:	f000 f968 	bl	8002fec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002d1c:	4b11      	ldr	r3, [pc, #68]	@ (8002d64 <xPortStartScheduler+0x140>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002d22:	f000 f987 	bl	8003034 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002d26:	4b10      	ldr	r3, [pc, #64]	@ (8002d68 <xPortStartScheduler+0x144>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a0f      	ldr	r2, [pc, #60]	@ (8002d68 <xPortStartScheduler+0x144>)
 8002d2c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002d30:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002d32:	f7ff ff61 	bl	8002bf8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002d36:	f7ff fdcf 	bl	80028d8 <vTaskSwitchContext>
    prvTaskExitError();
 8002d3a:	f7ff ff17 	bl	8002b6c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	e000ed00 	.word	0xe000ed00
 8002d4c:	410fc271 	.word	0x410fc271
 8002d50:	410fc270 	.word	0x410fc270
 8002d54:	e000e400 	.word	0xe000e400
 8002d58:	20000184 	.word	0x20000184
 8002d5c:	20000188 	.word	0x20000188
 8002d60:	e000ed20 	.word	0xe000ed20
 8002d64:	2000000c 	.word	0x2000000c
 8002d68:	e000ef34 	.word	0xe000ef34

08002d6c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002d72:	4b38      	ldr	r3, [pc, #224]	@ (8002e54 <vInitPrioGroupValue+0xe8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a38      	ldr	r2, [pc, #224]	@ (8002e58 <vInitPrioGroupValue+0xec>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d10b      	bne.n	8002d94 <vInitPrioGroupValue+0x28>
        __asm volatile
 8002d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d80:	f383 8811 	msr	BASEPRI, r3
 8002d84:	f3bf 8f6f 	isb	sy
 8002d88:	f3bf 8f4f 	dsb	sy
 8002d8c:	60fb      	str	r3, [r7, #12]
    }
 8002d8e:	bf00      	nop
 8002d90:	bf00      	nop
 8002d92:	e7fd      	b.n	8002d90 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002d94:	4b2f      	ldr	r3, [pc, #188]	@ (8002e54 <vInitPrioGroupValue+0xe8>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a30      	ldr	r2, [pc, #192]	@ (8002e5c <vInitPrioGroupValue+0xf0>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10b      	bne.n	8002db6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 8002d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da2:	f383 8811 	msr	BASEPRI, r3
 8002da6:	f3bf 8f6f 	isb	sy
 8002daa:	f3bf 8f4f 	dsb	sy
 8002dae:	613b      	str	r3, [r7, #16]
    }
 8002db0:	bf00      	nop
 8002db2:	bf00      	nop
 8002db4:	e7fd      	b.n	8002db2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002db6:	4b2a      	ldr	r3, [pc, #168]	@ (8002e60 <vInitPrioGroupValue+0xf4>)
 8002db8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	22ff      	movs	r2, #255	@ 0xff
 8002dc6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002dd0:	78fb      	ldrb	r3, [r7, #3]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	4b22      	ldr	r3, [pc, #136]	@ (8002e64 <vInitPrioGroupValue+0xf8>)
 8002ddc:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002dde:	4b22      	ldr	r3, [pc, #136]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002de0:	2207      	movs	r2, #7
 8002de2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002de4:	e009      	b.n	8002dfa <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002de6:	4b20      	ldr	r3, [pc, #128]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	4a1e      	ldr	r2, [pc, #120]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002dee:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002dfa:	78fb      	ldrb	r3, [r7, #3]
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e02:	2b80      	cmp	r3, #128	@ 0x80
 8002e04:	d0ef      	beq.n	8002de6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002e06:	4b18      	ldr	r3, [pc, #96]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f1c3 0307 	rsb	r3, r3, #7
 8002e0e:	2b04      	cmp	r3, #4
 8002e10:	d00b      	beq.n	8002e2a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8002e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e16:	f383 8811 	msr	BASEPRI, r3
 8002e1a:	f3bf 8f6f 	isb	sy
 8002e1e:	f3bf 8f4f 	dsb	sy
 8002e22:	60bb      	str	r3, [r7, #8]
    }
 8002e24:	bf00      	nop
 8002e26:	bf00      	nop
 8002e28:	e7fd      	b.n	8002e26 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	021b      	lsls	r3, r3, #8
 8002e30:	4a0d      	ldr	r2, [pc, #52]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002e32:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002e34:	4b0c      	ldr	r3, [pc, #48]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e68 <vInitPrioGroupValue+0xfc>)
 8002e3e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8002e48:	bf00      	nop
 8002e4a:	371c      	adds	r7, #28
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	e000ed00 	.word	0xe000ed00
 8002e58:	410fc271 	.word	0x410fc271
 8002e5c:	410fc270 	.word	0x410fc270
 8002e60:	e000e400 	.word	0xe000e400
 8002e64:	20000184 	.word	0x20000184
 8002e68:	20000188 	.word	0x20000188

08002e6c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
        __asm volatile
 8002e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e76:	f383 8811 	msr	BASEPRI, r3
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	f3bf 8f4f 	dsb	sy
 8002e82:	607b      	str	r3, [r7, #4]
    }
 8002e84:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002e86:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <vPortEnterCritical+0x5c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	4a0e      	ldr	r2, [pc, #56]	@ (8002ec8 <vPortEnterCritical+0x5c>)
 8002e8e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002e90:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <vPortEnterCritical+0x5c>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d110      	bne.n	8002eba <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002e98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <vPortEnterCritical+0x60>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00b      	beq.n	8002eba <vPortEnterCritical+0x4e>
        __asm volatile
 8002ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ea6:	f383 8811 	msr	BASEPRI, r3
 8002eaa:	f3bf 8f6f 	isb	sy
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	603b      	str	r3, [r7, #0]
    }
 8002eb4:	bf00      	nop
 8002eb6:	bf00      	nop
 8002eb8:	e7fd      	b.n	8002eb6 <vPortEnterCritical+0x4a>
    }
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	2000000c 	.word	0x2000000c
 8002ecc:	e000ed04 	.word	0xe000ed04

08002ed0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002ed6:	4b12      	ldr	r3, [pc, #72]	@ (8002f20 <vPortExitCritical+0x50>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10b      	bne.n	8002ef6 <vPortExitCritical+0x26>
        __asm volatile
 8002ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ee2:	f383 8811 	msr	BASEPRI, r3
 8002ee6:	f3bf 8f6f 	isb	sy
 8002eea:	f3bf 8f4f 	dsb	sy
 8002eee:	607b      	str	r3, [r7, #4]
    }
 8002ef0:	bf00      	nop
 8002ef2:	bf00      	nop
 8002ef4:	e7fd      	b.n	8002ef2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8002f20 <vPortExitCritical+0x50>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	4a08      	ldr	r2, [pc, #32]	@ (8002f20 <vPortExitCritical+0x50>)
 8002efe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002f00:	4b07      	ldr	r3, [pc, #28]	@ (8002f20 <vPortExitCritical+0x50>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d105      	bne.n	8002f14 <vPortExitCritical+0x44>
 8002f08:	2300      	movs	r3, #0
 8002f0a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002f12:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	2000000c 	.word	0x2000000c
	...

08002f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002f30:	f3ef 8009 	mrs	r0, PSP
 8002f34:	f3bf 8f6f 	isb	sy
 8002f38:	4b15      	ldr	r3, [pc, #84]	@ (8002f90 <pxCurrentTCBConst>)
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	f01e 0f10 	tst.w	lr, #16
 8002f40:	bf08      	it	eq
 8002f42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002f46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f4a:	6010      	str	r0, [r2, #0]
 8002f4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002f50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002f54:	f380 8811 	msr	BASEPRI, r0
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	f3bf 8f6f 	isb	sy
 8002f60:	f7ff fcba 	bl	80028d8 <vTaskSwitchContext>
 8002f64:	f04f 0000 	mov.w	r0, #0
 8002f68:	f380 8811 	msr	BASEPRI, r0
 8002f6c:	bc09      	pop	{r0, r3}
 8002f6e:	6819      	ldr	r1, [r3, #0]
 8002f70:	6808      	ldr	r0, [r1, #0]
 8002f72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f76:	f01e 0f10 	tst.w	lr, #16
 8002f7a:	bf08      	it	eq
 8002f7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002f80:	f380 8809 	msr	PSP, r0
 8002f84:	f3bf 8f6f 	isb	sy
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	f3af 8000 	nop.w

08002f90 <pxCurrentTCBConst>:
 8002f90:	20000080 	.word	0x20000080
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop

08002f98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
        __asm volatile
 8002f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa2:	f383 8811 	msr	BASEPRI, r3
 8002fa6:	f3bf 8f6f 	isb	sy
 8002faa:	f3bf 8f4f 	dsb	sy
 8002fae:	607b      	str	r3, [r7, #4]
    }
 8002fb0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8002fb2:	f002 fa81 	bl	80054b8 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002fb6:	f7ff fbf5 	bl	80027a4 <xTaskIncrementTick>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d006      	beq.n	8002fce <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8002fc0:	f002 fad8 	bl	8005574 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002fc4:	4b08      	ldr	r3, [pc, #32]	@ (8002fe8 <SysTick_Handler+0x50>)
 8002fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	e001      	b.n	8002fd2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 8002fce:	f002 fab5 	bl	800553c <SEGGER_SYSVIEW_RecordExitISR>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	f383 8811 	msr	BASEPRI, r3
    }
 8002fdc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 8002fde:	bf00      	nop
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	e000ed04 	.word	0xe000ed04

08002fec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <vPortSetupTimerInterrupt+0x34>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8003024 <vPortSetupTimerInterrupt+0x38>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8003028 <vPortSetupTimerInterrupt+0x3c>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a0a      	ldr	r2, [pc, #40]	@ (800302c <vPortSetupTimerInterrupt+0x40>)
 8003002:	fba2 2303 	umull	r2, r3, r2, r3
 8003006:	099b      	lsrs	r3, r3, #6
 8003008:	4a09      	ldr	r2, [pc, #36]	@ (8003030 <vPortSetupTimerInterrupt+0x44>)
 800300a:	3b01      	subs	r3, #1
 800300c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800300e:	4b04      	ldr	r3, [pc, #16]	@ (8003020 <vPortSetupTimerInterrupt+0x34>)
 8003010:	2207      	movs	r2, #7
 8003012:	601a      	str	r2, [r3, #0]
}
 8003014:	bf00      	nop
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	e000e010 	.word	0xe000e010
 8003024:	e000e018 	.word	0xe000e018
 8003028:	20000000 	.word	0x20000000
 800302c:	10624dd3 	.word	0x10624dd3
 8003030:	e000e014 	.word	0xe000e014

08003034 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003034:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003044 <vPortEnableVFP+0x10>
 8003038:	6801      	ldr	r1, [r0, #0]
 800303a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800303e:	6001      	str	r1, [r0, #0]
 8003040:	4770      	bx	lr
 8003042:	0000      	.short	0x0000
 8003044:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003048:	bf00      	nop
 800304a:	bf00      	nop

0800304c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003052:	f3ef 8305 	mrs	r3, IPSR
 8003056:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2b0f      	cmp	r3, #15
 800305c:	d915      	bls.n	800308a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800305e:	4a18      	ldr	r2, [pc, #96]	@ (80030c0 <vPortValidateInterruptPriority+0x74>)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	4413      	add	r3, r2
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003068:	4b16      	ldr	r3, [pc, #88]	@ (80030c4 <vPortValidateInterruptPriority+0x78>)
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	7afa      	ldrb	r2, [r7, #11]
 800306e:	429a      	cmp	r2, r3
 8003070:	d20b      	bcs.n	800308a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8003072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003076:	f383 8811 	msr	BASEPRI, r3
 800307a:	f3bf 8f6f 	isb	sy
 800307e:	f3bf 8f4f 	dsb	sy
 8003082:	607b      	str	r3, [r7, #4]
    }
 8003084:	bf00      	nop
 8003086:	bf00      	nop
 8003088:	e7fd      	b.n	8003086 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800308a:	4b0f      	ldr	r3, [pc, #60]	@ (80030c8 <vPortValidateInterruptPriority+0x7c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003092:	4b0e      	ldr	r3, [pc, #56]	@ (80030cc <vPortValidateInterruptPriority+0x80>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d90b      	bls.n	80030b2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800309a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800309e:	f383 8811 	msr	BASEPRI, r3
 80030a2:	f3bf 8f6f 	isb	sy
 80030a6:	f3bf 8f4f 	dsb	sy
 80030aa:	603b      	str	r3, [r7, #0]
    }
 80030ac:	bf00      	nop
 80030ae:	bf00      	nop
 80030b0:	e7fd      	b.n	80030ae <vPortValidateInterruptPriority+0x62>
    }
 80030b2:	bf00      	nop
 80030b4:	3714      	adds	r7, #20
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	e000e3f0 	.word	0xe000e3f0
 80030c4:	20000184 	.word	0x20000184
 80030c8:	e000ed0c 	.word	0xe000ed0c
 80030cc:	20000188 	.word	0x20000188

080030d0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08a      	sub	sp, #40	@ 0x28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80030dc:	f7ff faae 	bl	800263c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80030e0:	4b66      	ldr	r3, [pc, #408]	@ (800327c <pvPortMalloc+0x1ac>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80030e8:	f000 f938 	bl	800335c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80030ec:	4b64      	ldr	r3, [pc, #400]	@ (8003280 <pvPortMalloc+0x1b0>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4013      	ands	r3, r2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f040 80a9 	bne.w	800324c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d02e      	beq.n	800315e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003100:	2208      	movs	r2, #8
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	429a      	cmp	r2, r3
 800310a:	d228      	bcs.n	800315e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800310c:	2208      	movs	r2, #8
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4413      	add	r3, r2
 8003112:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	2b00      	cmp	r3, #0
 800311c:	d022      	beq.n	8003164 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f023 0307 	bic.w	r3, r3, #7
 8003124:	3308      	adds	r3, #8
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	429a      	cmp	r2, r3
 800312a:	d215      	bcs.n	8003158 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f023 0307 	bic.w	r3, r3, #7
 8003132:	3308      	adds	r3, #8
 8003134:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f003 0307 	and.w	r3, r3, #7
 800313c:	2b00      	cmp	r3, #0
 800313e:	d011      	beq.n	8003164 <pvPortMalloc+0x94>
        __asm volatile
 8003140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003144:	f383 8811 	msr	BASEPRI, r3
 8003148:	f3bf 8f6f 	isb	sy
 800314c:	f3bf 8f4f 	dsb	sy
 8003150:	617b      	str	r3, [r7, #20]
    }
 8003152:	bf00      	nop
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003158:	2300      	movs	r3, #0
 800315a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800315c:	e002      	b.n	8003164 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800315e:	2300      	movs	r3, #0
 8003160:	607b      	str	r3, [r7, #4]
 8003162:	e000      	b.n	8003166 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003164:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d06f      	beq.n	800324c <pvPortMalloc+0x17c>
 800316c:	4b45      	ldr	r3, [pc, #276]	@ (8003284 <pvPortMalloc+0x1b4>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	429a      	cmp	r2, r3
 8003174:	d86a      	bhi.n	800324c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003176:	4b44      	ldr	r3, [pc, #272]	@ (8003288 <pvPortMalloc+0x1b8>)
 8003178:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800317a:	4b43      	ldr	r3, [pc, #268]	@ (8003288 <pvPortMalloc+0x1b8>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003180:	e004      	b.n	800318c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8003182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003184:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800318c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	429a      	cmp	r2, r3
 8003194:	d903      	bls.n	800319e <pvPortMalloc+0xce>
 8003196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f1      	bne.n	8003182 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800319e:	4b37      	ldr	r3, [pc, #220]	@ (800327c <pvPortMalloc+0x1ac>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d051      	beq.n	800324c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2208      	movs	r2, #8
 80031ae:	4413      	add	r3, r2
 80031b0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80031b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80031ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	1ad2      	subs	r2, r2, r3
 80031c2:	2308      	movs	r3, #8
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d920      	bls.n	800320c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80031ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4413      	add	r3, r2
 80031d0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	f003 0307 	and.w	r3, r3, #7
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00b      	beq.n	80031f4 <pvPortMalloc+0x124>
        __asm volatile
 80031dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031e0:	f383 8811 	msr	BASEPRI, r3
 80031e4:	f3bf 8f6f 	isb	sy
 80031e8:	f3bf 8f4f 	dsb	sy
 80031ec:	613b      	str	r3, [r7, #16]
    }
 80031ee:	bf00      	nop
 80031f0:	bf00      	nop
 80031f2:	e7fd      	b.n	80031f0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80031f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	1ad2      	subs	r2, r2, r3
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003206:	69b8      	ldr	r0, [r7, #24]
 8003208:	f000 f90a 	bl	8003420 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800320c:	4b1d      	ldr	r3, [pc, #116]	@ (8003284 <pvPortMalloc+0x1b4>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	4a1b      	ldr	r2, [pc, #108]	@ (8003284 <pvPortMalloc+0x1b4>)
 8003218:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800321a:	4b1a      	ldr	r3, [pc, #104]	@ (8003284 <pvPortMalloc+0x1b4>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	4b1b      	ldr	r3, [pc, #108]	@ (800328c <pvPortMalloc+0x1bc>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	429a      	cmp	r2, r3
 8003224:	d203      	bcs.n	800322e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003226:	4b17      	ldr	r3, [pc, #92]	@ (8003284 <pvPortMalloc+0x1b4>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a18      	ldr	r2, [pc, #96]	@ (800328c <pvPortMalloc+0x1bc>)
 800322c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	4b13      	ldr	r3, [pc, #76]	@ (8003280 <pvPortMalloc+0x1b0>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	431a      	orrs	r2, r3
 8003238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800323c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323e:	2200      	movs	r2, #0
 8003240:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003242:	4b13      	ldr	r3, [pc, #76]	@ (8003290 <pvPortMalloc+0x1c0>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	3301      	adds	r3, #1
 8003248:	4a11      	ldr	r2, [pc, #68]	@ (8003290 <pvPortMalloc+0x1c0>)
 800324a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800324c:	f7ff fa04 	bl	8002658 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	f003 0307 	and.w	r3, r3, #7
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00b      	beq.n	8003272 <pvPortMalloc+0x1a2>
        __asm volatile
 800325a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800325e:	f383 8811 	msr	BASEPRI, r3
 8003262:	f3bf 8f6f 	isb	sy
 8003266:	f3bf 8f4f 	dsb	sy
 800326a:	60fb      	str	r3, [r7, #12]
    }
 800326c:	bf00      	nop
 800326e:	bf00      	nop
 8003270:	e7fd      	b.n	800326e <pvPortMalloc+0x19e>
    return pvReturn;
 8003272:	69fb      	ldr	r3, [r7, #28]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3728      	adds	r7, #40	@ 0x28
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	20012d94 	.word	0x20012d94
 8003280:	20012da8 	.word	0x20012da8
 8003284:	20012d98 	.word	0x20012d98
 8003288:	20012d8c 	.word	0x20012d8c
 800328c:	20012d9c 	.word	0x20012d9c
 8003290:	20012da0 	.word	0x20012da0

08003294 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d04f      	beq.n	8003346 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80032a6:	2308      	movs	r3, #8
 80032a8:	425b      	negs	r3, r3
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4413      	add	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	4b25      	ldr	r3, [pc, #148]	@ (8003350 <vPortFree+0xbc>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4013      	ands	r3, r2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10b      	bne.n	80032da <vPortFree+0x46>
        __asm volatile
 80032c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c6:	f383 8811 	msr	BASEPRI, r3
 80032ca:	f3bf 8f6f 	isb	sy
 80032ce:	f3bf 8f4f 	dsb	sy
 80032d2:	60fb      	str	r3, [r7, #12]
    }
 80032d4:	bf00      	nop
 80032d6:	bf00      	nop
 80032d8:	e7fd      	b.n	80032d6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00b      	beq.n	80032fa <vPortFree+0x66>
        __asm volatile
 80032e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032e6:	f383 8811 	msr	BASEPRI, r3
 80032ea:	f3bf 8f6f 	isb	sy
 80032ee:	f3bf 8f4f 	dsb	sy
 80032f2:	60bb      	str	r3, [r7, #8]
    }
 80032f4:	bf00      	nop
 80032f6:	bf00      	nop
 80032f8:	e7fd      	b.n	80032f6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	4b14      	ldr	r3, [pc, #80]	@ (8003350 <vPortFree+0xbc>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4013      	ands	r3, r2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d01e      	beq.n	8003346 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d11a      	bne.n	8003346 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	4b0e      	ldr	r3, [pc, #56]	@ (8003350 <vPortFree+0xbc>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	43db      	mvns	r3, r3
 800331a:	401a      	ands	r2, r3
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003320:	f7ff f98c 	bl	800263c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <vPortFree+0xc0>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4413      	add	r3, r2
 800332e:	4a09      	ldr	r2, [pc, #36]	@ (8003354 <vPortFree+0xc0>)
 8003330:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003332:	6938      	ldr	r0, [r7, #16]
 8003334:	f000 f874 	bl	8003420 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003338:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <vPortFree+0xc4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	3301      	adds	r3, #1
 800333e:	4a06      	ldr	r2, [pc, #24]	@ (8003358 <vPortFree+0xc4>)
 8003340:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003342:	f7ff f989 	bl	8002658 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003346:	bf00      	nop
 8003348:	3718      	adds	r7, #24
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	20012da8 	.word	0x20012da8
 8003354:	20012d98 	.word	0x20012d98
 8003358:	20012da4 	.word	0x20012da4

0800335c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003362:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003366:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003368:	4b27      	ldr	r3, [pc, #156]	@ (8003408 <prvHeapInit+0xac>)
 800336a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00c      	beq.n	8003390 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	3307      	adds	r3, #7
 800337a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0307 	bic.w	r3, r3, #7
 8003382:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	4a1f      	ldr	r2, [pc, #124]	@ (8003408 <prvHeapInit+0xac>)
 800338c:	4413      	add	r3, r2
 800338e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003394:	4a1d      	ldr	r2, [pc, #116]	@ (800340c <prvHeapInit+0xb0>)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800339a:	4b1c      	ldr	r3, [pc, #112]	@ (800340c <prvHeapInit+0xb0>)
 800339c:	2200      	movs	r2, #0
 800339e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68ba      	ldr	r2, [r7, #8]
 80033a4:	4413      	add	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80033a8:	2208      	movs	r2, #8
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1a9b      	subs	r3, r3, r2
 80033ae:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f023 0307 	bic.w	r3, r3, #7
 80033b6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4a15      	ldr	r2, [pc, #84]	@ (8003410 <prvHeapInit+0xb4>)
 80033bc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80033be:	4b14      	ldr	r3, [pc, #80]	@ (8003410 <prvHeapInit+0xb4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2200      	movs	r2, #0
 80033c4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80033c6:	4b12      	ldr	r3, [pc, #72]	@ (8003410 <prvHeapInit+0xb4>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2200      	movs	r2, #0
 80033cc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	1ad2      	subs	r2, r2, r3
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80033dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003410 <prvHeapInit+0xb4>)
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003414 <prvHeapInit+0xb8>)
 80033ea:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	4a09      	ldr	r2, [pc, #36]	@ (8003418 <prvHeapInit+0xbc>)
 80033f2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <prvHeapInit+0xc0>)
 80033f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80033fa:	601a      	str	r2, [r3, #0]
}
 80033fc:	bf00      	nop
 80033fe:	3714      	adds	r7, #20
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	2000018c 	.word	0x2000018c
 800340c:	20012d8c 	.word	0x20012d8c
 8003410:	20012d94 	.word	0x20012d94
 8003414:	20012d9c 	.word	0x20012d9c
 8003418:	20012d98 	.word	0x20012d98
 800341c:	20012da8 	.word	0x20012da8

08003420 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003428:	4b28      	ldr	r3, [pc, #160]	@ (80034cc <prvInsertBlockIntoFreeList+0xac>)
 800342a:	60fb      	str	r3, [r7, #12]
 800342c:	e002      	b.n	8003434 <prvInsertBlockIntoFreeList+0x14>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	60fb      	str	r3, [r7, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	429a      	cmp	r2, r3
 800343c:	d8f7      	bhi.n	800342e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	4413      	add	r3, r2
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	429a      	cmp	r2, r3
 800344e:	d108      	bne.n	8003462 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	441a      	add	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	441a      	add	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	d118      	bne.n	80034a8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	4b15      	ldr	r3, [pc, #84]	@ (80034d0 <prvInsertBlockIntoFreeList+0xb0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d00d      	beq.n	800349e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	441a      	add	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	e008      	b.n	80034b0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800349e:	4b0c      	ldr	r3, [pc, #48]	@ (80034d0 <prvInsertBlockIntoFreeList+0xb0>)
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	e003      	b.n	80034b0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d002      	beq.n	80034be <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	20012d8c 	.word	0x20012d8c
 80034d0:	20012d94 	.word	0x20012d94

080034d4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80034d8:	4803      	ldr	r0, [pc, #12]	@ (80034e8 <_cbSendSystemDesc+0x14>)
 80034da:	f001 ff97 	bl	800540c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80034de:	4803      	ldr	r0, [pc, #12]	@ (80034ec <_cbSendSystemDesc+0x18>)
 80034e0:	f001 ff94 	bl	800540c <SEGGER_SYSVIEW_SendSysDesc>
}
 80034e4:	bf00      	nop
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	08005b84 	.word	0x08005b84
 80034ec:	08005bc8 	.word	0x08005bc8

080034f0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80034f4:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <SEGGER_SYSVIEW_Conf+0x20>)
 80034f6:	6818      	ldr	r0, [r3, #0]
 80034f8:	4b05      	ldr	r3, [pc, #20]	@ (8003510 <SEGGER_SYSVIEW_Conf+0x20>)
 80034fa:	6819      	ldr	r1, [r3, #0]
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <SEGGER_SYSVIEW_Conf+0x24>)
 80034fe:	4a06      	ldr	r2, [pc, #24]	@ (8003518 <SEGGER_SYSVIEW_Conf+0x28>)
 8003500:	f001 fc08 	bl	8004d14 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003504:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003508:	f001 fc48 	bl	8004d9c <SEGGER_SYSVIEW_SetRAMBase>
}
 800350c:	bf00      	nop
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20000000 	.word	0x20000000
 8003514:	080034d5 	.word	0x080034d5
 8003518:	08005c6c 	.word	0x08005c6c

0800351c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800351c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800351e:	b085      	sub	sp, #20
 8003520:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003522:	2300      	movs	r3, #0
 8003524:	607b      	str	r3, [r7, #4]
 8003526:	e033      	b.n	8003590 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8003528:	491e      	ldr	r1, [pc, #120]	@ (80035a4 <_cbSendTaskList+0x88>)
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	6818      	ldr	r0, [r3, #0]
 8003538:	491a      	ldr	r1, [pc, #104]	@ (80035a4 <_cbSendTaskList+0x88>)
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	3304      	adds	r3, #4
 8003548:	6819      	ldr	r1, [r3, #0]
 800354a:	4c16      	ldr	r4, [pc, #88]	@ (80035a4 <_cbSendTaskList+0x88>)
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4423      	add	r3, r4
 8003558:	3308      	adds	r3, #8
 800355a:	681c      	ldr	r4, [r3, #0]
 800355c:	4d11      	ldr	r5, [pc, #68]	@ (80035a4 <_cbSendTaskList+0x88>)
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	4413      	add	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	442b      	add	r3, r5
 800356a:	330c      	adds	r3, #12
 800356c:	681d      	ldr	r5, [r3, #0]
 800356e:	4e0d      	ldr	r6, [pc, #52]	@ (80035a4 <_cbSendTaskList+0x88>)
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	4613      	mov	r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	4413      	add	r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	4433      	add	r3, r6
 800357c:	3310      	adds	r3, #16
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	462b      	mov	r3, r5
 8003584:	4622      	mov	r2, r4
 8003586:	f000 f8bd 	bl	8003704 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3301      	adds	r3, #1
 800358e:	607b      	str	r3, [r7, #4]
 8003590:	4b05      	ldr	r3, [pc, #20]	@ (80035a8 <_cbSendTaskList+0x8c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	429a      	cmp	r2, r3
 8003598:	d3c6      	bcc.n	8003528 <_cbSendTaskList+0xc>
  }
}
 800359a:	bf00      	nop
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035a4:	20012dac 	.word	0x20012dac
 80035a8:	20012e4c 	.word	0x20012e4c

080035ac <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80035ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80035b4:	f7ff f8e4 	bl	8002780 <xTaskGetTickCountFromISR>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2200      	movs	r2, #0
 80035bc:	469a      	mov	sl, r3
 80035be:	4693      	mov	fp, r2
 80035c0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80035c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80035c8:	4602      	mov	r2, r0
 80035ca:	460b      	mov	r3, r1
 80035cc:	f04f 0a00 	mov.w	sl, #0
 80035d0:	f04f 0b00 	mov.w	fp, #0
 80035d4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80035d8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80035dc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80035e0:	4652      	mov	r2, sl
 80035e2:	465b      	mov	r3, fp
 80035e4:	1a14      	subs	r4, r2, r0
 80035e6:	eb63 0501 	sbc.w	r5, r3, r1
 80035ea:	f04f 0200 	mov.w	r2, #0
 80035ee:	f04f 0300 	mov.w	r3, #0
 80035f2:	00ab      	lsls	r3, r5, #2
 80035f4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80035f8:	00a2      	lsls	r2, r4, #2
 80035fa:	4614      	mov	r4, r2
 80035fc:	461d      	mov	r5, r3
 80035fe:	eb14 0800 	adds.w	r8, r4, r0
 8003602:	eb45 0901 	adc.w	r9, r5, r1
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003612:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003616:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800361a:	4690      	mov	r8, r2
 800361c:	4699      	mov	r9, r3
 800361e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003622:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8003626:	4610      	mov	r0, r2
 8003628:	4619      	mov	r1, r3
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003634 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af02      	add	r7, sp, #8
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
 8003640:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003642:	2205      	movs	r2, #5
 8003644:	492b      	ldr	r1, [pc, #172]	@ (80036f4 <SYSVIEW_AddTask+0xc0>)
 8003646:	68b8      	ldr	r0, [r7, #8]
 8003648:	f002 fa0c 	bl	8005a64 <memcmp>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d04b      	beq.n	80036ea <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003652:	4b29      	ldr	r3, [pc, #164]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2b07      	cmp	r3, #7
 8003658:	d903      	bls.n	8003662 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800365a:	4828      	ldr	r0, [pc, #160]	@ (80036fc <SYSVIEW_AddTask+0xc8>)
 800365c:	f002 f978 	bl	8005950 <SEGGER_SYSVIEW_Warn>
    return;
 8003660:	e044      	b.n	80036ec <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003662:	4b25      	ldr	r3, [pc, #148]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	4926      	ldr	r1, [pc, #152]	@ (8003700 <SYSVIEW_AddTask+0xcc>)
 8003668:	4613      	mov	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003676:	4b20      	ldr	r3, [pc, #128]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	4921      	ldr	r1, [pc, #132]	@ (8003700 <SYSVIEW_AddTask+0xcc>)
 800367c:	4613      	mov	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4413      	add	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	440b      	add	r3, r1
 8003686:	3304      	adds	r3, #4
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800368c:	4b1a      	ldr	r3, [pc, #104]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	491b      	ldr	r1, [pc, #108]	@ (8003700 <SYSVIEW_AddTask+0xcc>)
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	3308      	adds	r3, #8
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80036a2:	4b15      	ldr	r3, [pc, #84]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	4916      	ldr	r1, [pc, #88]	@ (8003700 <SYSVIEW_AddTask+0xcc>)
 80036a8:	4613      	mov	r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	330c      	adds	r3, #12
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80036b8:	4b0f      	ldr	r3, [pc, #60]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4910      	ldr	r1, [pc, #64]	@ (8003700 <SYSVIEW_AddTask+0xcc>)
 80036be:	4613      	mov	r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	4413      	add	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	3310      	adds	r3, #16
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80036ce:	4b0a      	ldr	r3, [pc, #40]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3301      	adds	r3, #1
 80036d4:	4a08      	ldr	r2, [pc, #32]	@ (80036f8 <SYSVIEW_AddTask+0xc4>)
 80036d6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	68b9      	ldr	r1, [r7, #8]
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f000 f80e 	bl	8003704 <SYSVIEW_SendTaskInfo>
 80036e8:	e000      	b.n	80036ec <SYSVIEW_AddTask+0xb8>
    return;
 80036ea:	bf00      	nop

}
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	08005bd8 	.word	0x08005bd8
 80036f8:	20012e4c 	.word	0x20012e4c
 80036fc:	08005be0 	.word	0x08005be0
 8003700:	20012dac 	.word	0x20012dac

08003704 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003704:	b580      	push	{r7, lr}
 8003706:	b08a      	sub	sp, #40	@ 0x28
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
 8003710:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003712:	f107 0314 	add.w	r3, r7, #20
 8003716:	2214      	movs	r2, #20
 8003718:	2100      	movs	r1, #0
 800371a:	4618      	mov	r0, r3
 800371c:	f002 f9b2 	bl	8005a84 <memset>
  TaskInfo.TaskID     = TaskID;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003732:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003734:	f107 0314 	add.w	r3, r7, #20
 8003738:	4618      	mov	r0, r3
 800373a:	f001 fd6f 	bl	800521c <SEGGER_SYSVIEW_SendTaskInfo>
}
 800373e:	bf00      	nop
 8003740:	3728      	adds	r7, #40	@ 0x28
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <__NVIC_EnableIRQ>:
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003756:	2b00      	cmp	r3, #0
 8003758:	db0b      	blt.n	8003772 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800375a:	79fb      	ldrb	r3, [r7, #7]
 800375c:	f003 021f 	and.w	r2, r3, #31
 8003760:	4907      	ldr	r1, [pc, #28]	@ (8003780 <__NVIC_EnableIRQ+0x38>)
 8003762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003766:	095b      	lsrs	r3, r3, #5
 8003768:	2001      	movs	r0, #1
 800376a:	fa00 f202 	lsl.w	r2, r0, r2
 800376e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003772:	bf00      	nop
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	e000e100 	.word	0xe000e100

08003784 <__NVIC_SetPriority>:
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	4603      	mov	r3, r0
 800378c:	6039      	str	r1, [r7, #0]
 800378e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003794:	2b00      	cmp	r3, #0
 8003796:	db0a      	blt.n	80037ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	b2da      	uxtb	r2, r3
 800379c:	490c      	ldr	r1, [pc, #48]	@ (80037d0 <__NVIC_SetPriority+0x4c>)
 800379e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a2:	0112      	lsls	r2, r2, #4
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	440b      	add	r3, r1
 80037a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80037ac:	e00a      	b.n	80037c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	4908      	ldr	r1, [pc, #32]	@ (80037d4 <__NVIC_SetPriority+0x50>)
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	3b04      	subs	r3, #4
 80037bc:	0112      	lsls	r2, r2, #4
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	440b      	add	r3, r1
 80037c2:	761a      	strb	r2, [r3, #24]
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	e000e100 	.word	0xe000e100
 80037d4:	e000ed00 	.word	0xe000ed00

080037d8 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 80037de:	f002 f913 	bl	8005a08 <SEGGER_SYSVIEW_IsStarted>
 80037e2:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 80037ea:	f001 fb9b 	bl	8004f24 <SEGGER_SYSVIEW_Start>
  }
}
 80037ee:	bf00      	nop
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
	...

080037f8 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8003802:	4b0c      	ldr	r3, [pc, #48]	@ (8003834 <_cbOnUARTRx+0x3c>)
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	2b03      	cmp	r3, #3
 8003808:	d806      	bhi.n	8003818 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 800380a:	4b0a      	ldr	r3, [pc, #40]	@ (8003834 <_cbOnUARTRx+0x3c>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	3301      	adds	r3, #1
 8003810:	b2da      	uxtb	r2, r3
 8003812:	4b08      	ldr	r3, [pc, #32]	@ (8003834 <_cbOnUARTRx+0x3c>)
 8003814:	701a      	strb	r2, [r3, #0]
    goto Done;
 8003816:	e009      	b.n	800382c <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8003818:	f7ff ffde 	bl	80037d8 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 800381c:	4b05      	ldr	r3, [pc, #20]	@ (8003834 <_cbOnUARTRx+0x3c>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	4618      	mov	r0, r3
 8003822:	1dfb      	adds	r3, r7, #7
 8003824:	2201      	movs	r2, #1
 8003826:	4619      	mov	r1, r3
 8003828:	f000 fb9a 	bl	8003f60 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 800382c:	bf00      	nop
}
 800382e:	3708      	adds	r7, #8
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	20000010 	.word	0x20000010

08003838 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003840:	4b14      	ldr	r3, [pc, #80]	@ (8003894 <_cbOnUARTTx+0x5c>)
 8003842:	785b      	ldrb	r3, [r3, #1]
 8003844:	2b03      	cmp	r3, #3
 8003846:	d80f      	bhi.n	8003868 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8003848:	4b12      	ldr	r3, [pc, #72]	@ (8003894 <_cbOnUARTTx+0x5c>)
 800384a:	785b      	ldrb	r3, [r3, #1]
 800384c:	461a      	mov	r2, r3
 800384e:	4b12      	ldr	r3, [pc, #72]	@ (8003898 <_cbOnUARTTx+0x60>)
 8003850:	5c9a      	ldrb	r2, [r3, r2]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8003856:	4b0f      	ldr	r3, [pc, #60]	@ (8003894 <_cbOnUARTTx+0x5c>)
 8003858:	785b      	ldrb	r3, [r3, #1]
 800385a:	3301      	adds	r3, #1
 800385c:	b2da      	uxtb	r2, r3
 800385e:	4b0d      	ldr	r3, [pc, #52]	@ (8003894 <_cbOnUARTTx+0x5c>)
 8003860:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003862:	2301      	movs	r3, #1
 8003864:	60fb      	str	r3, [r7, #12]
    goto Done;
 8003866:	e00f      	b.n	8003888 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8003868:	4b0a      	ldr	r3, [pc, #40]	@ (8003894 <_cbOnUARTTx+0x5c>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4618      	mov	r0, r3
 8003872:	f000 fa19 	bl	8003ca8 <SEGGER_RTT_ReadUpBufferNoLock>
 8003876:	4603      	mov	r3, r0
 8003878:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	da02      	bge.n	8003886 <_cbOnUARTTx+0x4e>
    r = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	e000      	b.n	8003888 <_cbOnUARTTx+0x50>
  }
Done:
 8003886:	bf00      	nop
  return r;
 8003888:	68fb      	ldr	r3, [r7, #12]
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	20000010 	.word	0x20000010
 8003898:	08005c74 	.word	0x08005c74

0800389c <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 80038a4:	4a04      	ldr	r2, [pc, #16]	@ (80038b8 <SEGGER_UART_init+0x1c>)
 80038a6:	4905      	ldr	r1, [pc, #20]	@ (80038bc <SEGGER_UART_init+0x20>)
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f863 	bl	8003974 <HIF_UART_Init>
}
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	080037f9 	.word	0x080037f9
 80038bc:	08003839 	.word	0x08003839

080038c0 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 80038c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003940 <USART2_IRQHandler+0x80>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f003 0320 	and.w	r3, r3, #32
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d011      	beq.n	80038fa <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 80038d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003944 <USART2_IRQHandler+0x84>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f003 030b 	and.w	r3, r3, #11
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d108      	bne.n	80038fa <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 80038e8:	4b17      	ldr	r3, [pc, #92]	@ (8003948 <USART2_IRQHandler+0x88>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d004      	beq.n	80038fa <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80038f0:	4b15      	ldr	r3, [pc, #84]	@ (8003948 <USART2_IRQHandler+0x88>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	79fa      	ldrb	r2, [r7, #7]
 80038f6:	4610      	mov	r0, r2
 80038f8:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003900:	2b00      	cmp	r3, #0
 8003902:	d01a      	beq.n	800393a <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8003904:	4b11      	ldr	r3, [pc, #68]	@ (800394c <USART2_IRQHandler+0x8c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d015      	beq.n	8003938 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 800390c:	4b0f      	ldr	r3, [pc, #60]	@ (800394c <USART2_IRQHandler+0x8c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	1dfa      	adds	r2, r7, #7
 8003912:	4610      	mov	r0, r2
 8003914:	4798      	blx	r3
 8003916:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d106      	bne.n	800392c <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 800391e:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <USART2_IRQHandler+0x90>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a0b      	ldr	r2, [pc, #44]	@ (8003950 <USART2_IRQHandler+0x90>)
 8003924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003928:	6013      	str	r3, [r2, #0]
 800392a:	e006      	b.n	800393a <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 800392c:	4b04      	ldr	r3, [pc, #16]	@ (8003940 <USART2_IRQHandler+0x80>)
 800392e:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003930:	79fa      	ldrb	r2, [r7, #7]
 8003932:	4b04      	ldr	r3, [pc, #16]	@ (8003944 <USART2_IRQHandler+0x84>)
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	e000      	b.n	800393a <USART2_IRQHandler+0x7a>
      return;
 8003938:	bf00      	nop
    }
  }
}
 800393a:	3710      	adds	r7, #16
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40004400 	.word	0x40004400
 8003944:	40004404 	.word	0x40004404
 8003948:	20012e50 	.word	0x20012e50
 800394c:	20012e54 	.word	0x20012e54
 8003950:	4000440c 	.word	0x4000440c

08003954 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003958:	4b05      	ldr	r3, [pc, #20]	@ (8003970 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a04      	ldr	r2, [pc, #16]	@ (8003970 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800395e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003962:	6013      	str	r3, [r2, #0]
}
 8003964:	bf00      	nop
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	4000440c 	.word	0x4000440c

08003974 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003980:	4b2e      	ldr	r3, [pc, #184]	@ (8003a3c <HIF_UART_Init+0xc8>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a2d      	ldr	r2, [pc, #180]	@ (8003a3c <HIF_UART_Init+0xc8>)
 8003986:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800398a:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 800398c:	4b2c      	ldr	r3, [pc, #176]	@ (8003a40 <HIF_UART_Init+0xcc>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a2b      	ldr	r2, [pc, #172]	@ (8003a40 <HIF_UART_Init+0xcc>)
 8003992:	f043 0301 	orr.w	r3, r3, #1
 8003996:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003998:	4b2a      	ldr	r3, [pc, #168]	@ (8003a44 <HIF_UART_Init+0xd0>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80039a4:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80039ac:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 80039ae:	4a25      	ldr	r2, [pc, #148]	@ (8003a44 <HIF_UART_Init+0xd0>)
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 80039b4:	4b24      	ldr	r3, [pc, #144]	@ (8003a48 <HIF_UART_Init+0xd4>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039c0:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80039c8:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 80039ca:	4a1f      	ldr	r2, [pc, #124]	@ (8003a48 <HIF_UART_Init+0xd4>)
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 80039d0:	4b1e      	ldr	r3, [pc, #120]	@ (8003a4c <HIF_UART_Init+0xd8>)
 80039d2:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 80039d6:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 80039d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a50 <HIF_UART_Init+0xdc>)
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 80039de:	4b1d      	ldr	r3, [pc, #116]	@ (8003a54 <HIF_UART_Init+0xe0>)
 80039e0:	2280      	movs	r2, #128	@ 0x80
 80039e2:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 80039ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003a58 <HIF_UART_Init+0xe4>)
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f2:	3301      	adds	r3, #1
 80039f4:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a02:	d302      	bcc.n	8003a0a <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8003a04:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8003a08:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d004      	beq.n	8003a1a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	011b      	lsls	r3, r3, #4
 8003a14:	4a11      	ldr	r2, [pc, #68]	@ (8003a5c <HIF_UART_Init+0xe8>)
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8003a1a:	4a11      	ldr	r2, [pc, #68]	@ (8003a60 <HIF_UART_Init+0xec>)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003a20:	4a10      	ldr	r2, [pc, #64]	@ (8003a64 <HIF_UART_Init+0xf0>)
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003a26:	2106      	movs	r1, #6
 8003a28:	2026      	movs	r0, #38	@ 0x26
 8003a2a:	f7ff feab 	bl	8003784 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003a2e:	2026      	movs	r0, #38	@ 0x26
 8003a30:	f7ff fe8a 	bl	8003748 <__NVIC_EnableIRQ>
}
 8003a34:	bf00      	nop
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40023840 	.word	0x40023840
 8003a40:	40023830 	.word	0x40023830
 8003a44:	40020020 	.word	0x40020020
 8003a48:	40020000 	.word	0x40020000
 8003a4c:	4000440c 	.word	0x4000440c
 8003a50:	40004410 	.word	0x40004410
 8003a54:	40004414 	.word	0x40004414
 8003a58:	0501bd00 	.word	0x0501bd00
 8003a5c:	40004408 	.word	0x40004408
 8003a60:	20012e50 	.word	0x20012e50
 8003a64:	20012e54 	.word	0x20012e54

08003a68 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003a6e:	4b24      	ldr	r3, [pc, #144]	@ (8003b00 <_DoInit+0x98>)
 8003a70:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2203      	movs	r2, #3
 8003a76:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a20      	ldr	r2, [pc, #128]	@ (8003b04 <_DoInit+0x9c>)
 8003a82:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a20      	ldr	r2, [pc, #128]	@ (8003b08 <_DoInit+0xa0>)
 8003a88:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a90:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a17      	ldr	r2, [pc, #92]	@ (8003b04 <_DoInit+0x9c>)
 8003aa8:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a17      	ldr	r2, [pc, #92]	@ (8003b0c <_DoInit+0xa4>)
 8003aae:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3307      	adds	r3, #7
 8003acc:	4a10      	ldr	r2, [pc, #64]	@ (8003b10 <_DoInit+0xa8>)
 8003ace:	6810      	ldr	r0, [r2, #0]
 8003ad0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003ad2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a0e      	ldr	r2, [pc, #56]	@ (8003b14 <_DoInit+0xac>)
 8003ada:	6810      	ldr	r0, [r2, #0]
 8003adc:	6018      	str	r0, [r3, #0]
 8003ade:	8891      	ldrh	r1, [r2, #4]
 8003ae0:	7992      	ldrb	r2, [r2, #6]
 8003ae2:	8099      	strh	r1, [r3, #4]
 8003ae4:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003ae6:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2220      	movs	r2, #32
 8003aee:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003af0:	f3bf 8f5f 	dmb	sy
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	20012e58 	.word	0x20012e58
 8003b04:	08005c30 	.word	0x08005c30
 8003b08:	20012f00 	.word	0x20012f00
 8003b0c:	20013300 	.word	0x20013300
 8003b10:	08005c3c 	.word	0x08005c3c
 8003b14:	08005c40 	.word	0x08005c40

08003b18 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b08a      	sub	sp, #40	@ 0x28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003b24:	2300      	movs	r3, #0
 8003b26:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d905      	bls.n	8003b48 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	3b01      	subs	r3, #1
 8003b44:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b46:	e007      	b.n	8003b58 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	69b9      	ldr	r1, [r7, #24]
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	1acb      	subs	r3, r1, r3
 8003b52:	4413      	add	r3, r2
 8003b54:	3b01      	subs	r3, #1
 8003b56:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b62:	4293      	cmp	r3, r2
 8003b64:	bf28      	it	cs
 8003b66:	4613      	movcs	r3, r2
 8003b68:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	bf28      	it	cs
 8003b72:	4613      	movcs	r3, r2
 8003b74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	685a      	ldr	r2, [r3, #4]
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b82:	68b9      	ldr	r1, [r7, #8]
 8003b84:	6978      	ldr	r0, [r7, #20]
 8003b86:	f001 ffa9 	bl	8005adc <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003b8a:	6a3a      	ldr	r2, [r7, #32]
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8e:	4413      	add	r3, r2
 8003b90:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b96:	4413      	add	r3, r2
 8003b98:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003ba2:	69fa      	ldr	r2, [r7, #28]
 8003ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba6:	4413      	add	r3, r2
 8003ba8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	69fa      	ldr	r2, [r7, #28]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d101      	bne.n	8003bb8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003bb8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	69fa      	ldr	r2, [r7, #28]
 8003bc0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1b2      	bne.n	8003b2e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003bc8:	6a3b      	ldr	r3, [r7, #32]
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3728      	adds	r7, #40	@ 0x28
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b088      	sub	sp, #32
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	60f8      	str	r0, [r7, #12]
 8003bda:	60b9      	str	r1, [r7, #8]
 8003bdc:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d911      	bls.n	8003c1a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	68b9      	ldr	r1, [r7, #8]
 8003c04:	6938      	ldr	r0, [r7, #16]
 8003c06:	f001 ff69 	bl	8005adc <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003c0a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	441a      	add	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003c18:	e01f      	b.n	8003c5a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	4413      	add	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	68b9      	ldr	r1, [r7, #8]
 8003c2c:	6938      	ldr	r0, [r7, #16]
 8003c2e:	f001 ff55 	bl	8005adc <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	4413      	add	r3, r2
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	6938      	ldr	r0, [r7, #16]
 8003c4c:	f001 ff46 	bl	8005adc <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003c50:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	60da      	str	r2, [r3, #12]
}
 8003c5a:	bf00      	nop
 8003c5c:	3720      	adds	r7, #32
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003c62:	b480      	push	{r7}
 8003c64:	b087      	sub	sp, #28
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d808      	bhi.n	8003c90 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689a      	ldr	r2, [r3, #8]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	1ad2      	subs	r2, r2, r3
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	4413      	add	r3, r2
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	e004      	b.n	8003c9a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	3b01      	subs	r3, #1
 8003c98:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003c9a:	697b      	ldr	r3, [r7, #20]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	371c      	adds	r7, #28
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08c      	sub	sp, #48	@ 0x30
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8003db0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003cb6:	623b      	str	r3, [r7, #32]
 8003cb8:	6a3b      	ldr	r3, [r7, #32]
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003cc2:	f7ff fed1 	bl	8003a68 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	1c5a      	adds	r2, r3, #1
 8003cca:	4613      	mov	r3, r2
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	4413      	add	r3, r2
 8003cd0:	00db      	lsls	r3, r3, #3
 8003cd2:	4a37      	ldr	r2, [pc, #220]	@ (8003db0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003cd4:	4413      	add	r3, r2
 8003cd6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003cec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d92b      	bls.n	8003d4c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4293      	cmp	r3, r2
 8003d04:	bf28      	it	cs
 8003d06:	4613      	movcs	r3, r2
 8003d08:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d10:	4413      	add	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	6939      	ldr	r1, [r7, #16]
 8003d18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d1a:	f001 fedf 	bl	8005adc <memcpy>
    NumBytesRead += NumBytesRem;
 8003d1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	4413      	add	r3, r2
 8003d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d101      	bne.n	8003d4c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	bf28      	it	cs
 8003d5c:	4613      	movcs	r3, r2
 8003d5e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d019      	beq.n	8003d9a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d6c:	4413      	add	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	6939      	ldr	r1, [r7, #16]
 8003d74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d76:	f001 feb1 	bl	8005adc <memcpy>
    NumBytesRead += NumBytesRem;
 8003d7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	4413      	add	r3, r2
 8003d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	4413      	add	r3, r2
 8003d88:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	4413      	add	r3, r2
 8003d98:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8003d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003da4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3730      	adds	r7, #48	@ 0x30
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	20012e58 	.word	0x20012e58

08003db4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b08c      	sub	sp, #48	@ 0x30
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003dc0:	4b3e      	ldr	r3, [pc, #248]	@ (8003ebc <SEGGER_RTT_ReadNoLock+0x108>)
 8003dc2:	623b      	str	r3, [r7, #32]
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <SEGGER_RTT_ReadNoLock+0x1e>
 8003dce:	f7ff fe4b 	bl	8003a68 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	005b      	lsls	r3, r3, #1
 8003dd8:	4413      	add	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	3360      	adds	r3, #96	@ 0x60
 8003dde:	4a37      	ldr	r2, [pc, #220]	@ (8003ebc <SEGGER_RTT_ReadNoLock+0x108>)
 8003de0:	4413      	add	r3, r2
 8003de2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003df4:	2300      	movs	r3, #0
 8003df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003df8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d92b      	bls.n	8003e58 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	689a      	ldr	r2, [r3, #8]
 8003e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	bf28      	it	cs
 8003e12:	4613      	movcs	r3, r2
 8003e14:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e1c:	4413      	add	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	6939      	ldr	r1, [r7, #16]
 8003e24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e26:	f001 fe59 	bl	8005adc <memcpy>
    NumBytesRead += NumBytesRem;
 8003e2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	4413      	add	r3, r2
 8003e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	4413      	add	r3, r2
 8003e38:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003e42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	4413      	add	r3, r2
 8003e48:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d101      	bne.n	8003e58 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003e54:	2300      	movs	r3, #0
 8003e56:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4293      	cmp	r3, r2
 8003e66:	bf28      	it	cs
 8003e68:	4613      	movcs	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d019      	beq.n	8003ea6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e78:	4413      	add	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	6939      	ldr	r1, [r7, #16]
 8003e80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e82:	f001 fe2b 	bl	8005adc <memcpy>
    NumBytesRead += NumBytesRem;
 8003e86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003e8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	4413      	add	r3, r2
 8003e94:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003e9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8003ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003eb0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3730      	adds	r7, #48	@ 0x30
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	20012e58 	.word	0x20012e58

08003ec0 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	4413      	add	r3, r2
 8003ed8:	00db      	lsls	r3, r3, #3
 8003eda:	3360      	adds	r3, #96	@ 0x60
 8003edc:	4a1f      	ldr	r2, [pc, #124]	@ (8003f5c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8003ede:	4413      	add	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d029      	beq.n	8003f3e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d82e      	bhi.n	8003f4c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d002      	beq.n	8003ef8 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d013      	beq.n	8003f1e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8003ef6:	e029      	b.n	8003f4c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003ef8:	6978      	ldr	r0, [r7, #20]
 8003efa:	f7ff feb2 	bl	8003c62 <_GetAvailWriteSpace>
 8003efe:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d202      	bcs.n	8003f0e <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003f0c:	e021      	b.n	8003f52 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	69b9      	ldr	r1, [r7, #24]
 8003f16:	6978      	ldr	r0, [r7, #20]
 8003f18:	f7ff fe5b 	bl	8003bd2 <_WriteNoCheck>
    break;
 8003f1c:	e019      	b.n	8003f52 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003f1e:	6978      	ldr	r0, [r7, #20]
 8003f20:	f7ff fe9f 	bl	8003c62 <_GetAvailWriteSpace>
 8003f24:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	bf28      	it	cs
 8003f2e:	4613      	movcs	r3, r2
 8003f30:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003f32:	69fa      	ldr	r2, [r7, #28]
 8003f34:	69b9      	ldr	r1, [r7, #24]
 8003f36:	6978      	ldr	r0, [r7, #20]
 8003f38:	f7ff fe4b 	bl	8003bd2 <_WriteNoCheck>
    break;
 8003f3c:	e009      	b.n	8003f52 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	69b9      	ldr	r1, [r7, #24]
 8003f42:	6978      	ldr	r0, [r7, #20]
 8003f44:	f7ff fde8 	bl	8003b18 <_WriteBlocking>
 8003f48:	61f8      	str	r0, [r7, #28]
    break;
 8003f4a:	e002      	b.n	8003f52 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	61fb      	str	r3, [r7, #28]
    break;
 8003f50:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003f52:	69fb      	ldr	r3, [r7, #28]
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3720      	adds	r7, #32
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	20012e58 	.word	0x20012e58

08003f60 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8003f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8003fa8 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8003f6e:	61fb      	str	r3, [r7, #28]
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <SEGGER_RTT_WriteDownBuffer+0x1e>
 8003f7a:	f7ff fd75 	bl	8003a68 <_DoInit>
  SEGGER_RTT_LOCK();
 8003f7e:	f3ef 8311 	mrs	r3, BASEPRI
 8003f82:	f04f 0120 	mov.w	r1, #32
 8003f86:	f381 8811 	msr	BASEPRI, r1
 8003f8a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	68b9      	ldr	r1, [r7, #8]
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f7ff ff95 	bl	8003ec0 <SEGGER_RTT_WriteDownBufferNoLock>
 8003f96:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8003f9e:	697b      	ldr	r3, [r7, #20]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3720      	adds	r7, #32
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	20012e58 	.word	0x20012e58

08003fac <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
 8003fb8:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8003fba:	4b3d      	ldr	r3, [pc, #244]	@ (80040b0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003fbc:	61bb      	str	r3, [r7, #24]
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <SEGGER_RTT_AllocUpBuffer+0x20>
 8003fc8:	f7ff fd4e 	bl	8003a68 <_DoInit>
  SEGGER_RTT_LOCK();
 8003fcc:	f3ef 8311 	mrs	r3, BASEPRI
 8003fd0:	f04f 0120 	mov.w	r1, #32
 8003fd4:	f381 8811 	msr	BASEPRI, r1
 8003fd8:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003fda:	4b35      	ldr	r3, [pc, #212]	@ (80040b0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003fdc:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8003fe2:	6939      	ldr	r1, [r7, #16]
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	1c5a      	adds	r2, r3, #1
 8003fe8:	4613      	mov	r3, r2
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	4413      	add	r3, r2
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	440b      	add	r3, r1
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d008      	beq.n	800400c <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	691b      	ldr	r3, [r3, #16]
 8004004:	69fa      	ldr	r2, [r7, #28]
 8004006:	429a      	cmp	r2, r3
 8004008:	dbeb      	blt.n	8003fe2 <SEGGER_RTT_AllocUpBuffer+0x36>
 800400a:	e000      	b.n	800400e <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800400c:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	69fa      	ldr	r2, [r7, #28]
 8004014:	429a      	cmp	r2, r3
 8004016:	da3f      	bge.n	8004098 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004018:	6939      	ldr	r1, [r7, #16]
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	1c5a      	adds	r2, r3, #1
 800401e:	4613      	mov	r3, r2
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	4413      	add	r3, r2
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	440b      	add	r3, r1
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800402c:	6939      	ldr	r1, [r7, #16]
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	1c5a      	adds	r2, r3, #1
 8004032:	4613      	mov	r3, r2
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	4413      	add	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	440b      	add	r3, r1
 800403c:	3304      	adds	r3, #4
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004042:	6939      	ldr	r1, [r7, #16]
 8004044:	69fa      	ldr	r2, [r7, #28]
 8004046:	4613      	mov	r3, r2
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	4413      	add	r3, r2
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	440b      	add	r3, r1
 8004050:	3320      	adds	r3, #32
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004056:	6939      	ldr	r1, [r7, #16]
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	4613      	mov	r3, r2
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	4413      	add	r3, r2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	440b      	add	r3, r1
 8004064:	3328      	adds	r3, #40	@ 0x28
 8004066:	2200      	movs	r2, #0
 8004068:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800406a:	6939      	ldr	r1, [r7, #16]
 800406c:	69fa      	ldr	r2, [r7, #28]
 800406e:	4613      	mov	r3, r2
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	4413      	add	r3, r2
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	440b      	add	r3, r1
 8004078:	3324      	adds	r3, #36	@ 0x24
 800407a:	2200      	movs	r2, #0
 800407c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800407e:	6939      	ldr	r1, [r7, #16]
 8004080:	69fa      	ldr	r2, [r7, #28]
 8004082:	4613      	mov	r3, r2
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	4413      	add	r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	440b      	add	r3, r1
 800408c:	332c      	adds	r3, #44	@ 0x2c
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004092:	f3bf 8f5f 	dmb	sy
 8004096:	e002      	b.n	800409e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004098:	f04f 33ff 	mov.w	r3, #4294967295
 800409c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80040a4:	69fb      	ldr	r3, [r7, #28]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3720      	adds	r7, #32
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	20012e58 	.word	0x20012e58

080040b4 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b088      	sub	sp, #32
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
 80040c0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80040c2:	4b33      	ldr	r3, [pc, #204]	@ (8004190 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80040c4:	61bb      	str	r3, [r7, #24]
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d101      	bne.n	80040d4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80040d0:	f7ff fcca 	bl	8003a68 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80040d4:	4b2e      	ldr	r3, [pc, #184]	@ (8004190 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80040d6:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	461a      	mov	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d24d      	bcs.n	8004180 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80040e4:	f3ef 8311 	mrs	r3, BASEPRI
 80040e8:	f04f 0120 	mov.w	r1, #32
 80040ec:	f381 8811 	msr	BASEPRI, r1
 80040f0:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d031      	beq.n	800415c <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80040f8:	6979      	ldr	r1, [r7, #20]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4613      	mov	r3, r2
 80040fe:	005b      	lsls	r3, r3, #1
 8004100:	4413      	add	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	440b      	add	r3, r1
 8004106:	3360      	adds	r3, #96	@ 0x60
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 800410c:	6979      	ldr	r1, [r7, #20]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	4613      	mov	r3, r2
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	4413      	add	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	440b      	add	r3, r1
 800411a:	3364      	adds	r3, #100	@ 0x64
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004120:	6979      	ldr	r1, [r7, #20]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4613      	mov	r3, r2
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	4413      	add	r3, r2
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	440b      	add	r3, r1
 800412e:	3368      	adds	r3, #104	@ 0x68
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004134:	6979      	ldr	r1, [r7, #20]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	4613      	mov	r3, r2
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	4413      	add	r3, r2
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	440b      	add	r3, r1
 8004142:	3370      	adds	r3, #112	@ 0x70
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004148:	6979      	ldr	r1, [r7, #20]
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	4613      	mov	r3, r2
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	4413      	add	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	440b      	add	r3, r1
 8004156:	336c      	adds	r3, #108	@ 0x6c
 8004158:	2200      	movs	r2, #0
 800415a:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 800415c:	6979      	ldr	r1, [r7, #20]
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	4613      	mov	r3, r2
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	4413      	add	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	440b      	add	r3, r1
 800416a:	3374      	adds	r3, #116	@ 0x74
 800416c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800416e:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004170:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800417a:	2300      	movs	r3, #0
 800417c:	61fb      	str	r3, [r7, #28]
 800417e:	e002      	b.n	8004186 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004180:	f04f 33ff 	mov.w	r3, #4294967295
 8004184:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004186:	69fb      	ldr	r3, [r7, #28]
}
 8004188:	4618      	mov	r0, r3
 800418a:	3720      	adds	r7, #32
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	20012e58 	.word	0x20012e58

08004194 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80041a4:	e002      	b.n	80041ac <_EncodeStr+0x18>
    Len++;
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	3301      	adds	r3, #1
 80041aa:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	4413      	add	r3, r2
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f6      	bne.n	80041a6 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d901      	bls.n	80041c4 <_EncodeStr+0x30>
    Len = Limit;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	2bfe      	cmp	r3, #254	@ 0xfe
 80041c8:	d806      	bhi.n	80041d8 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	60fa      	str	r2, [r7, #12]
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	b2d2      	uxtb	r2, r2
 80041d4:	701a      	strb	r2, [r3, #0]
 80041d6:	e011      	b.n	80041fc <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	1c5a      	adds	r2, r3, #1
 80041dc:	60fa      	str	r2, [r7, #12]
 80041de:	22ff      	movs	r2, #255	@ 0xff
 80041e0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	60fa      	str	r2, [r7, #12]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	b2d2      	uxtb	r2, r2
 80041ec:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	0a19      	lsrs	r1, r3, #8
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	60fa      	str	r2, [r7, #12]
 80041f8:	b2ca      	uxtb	r2, r1
 80041fa:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004200:	e00a      	b.n	8004218 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	1c53      	adds	r3, r2, #1
 8004206:	60bb      	str	r3, [r7, #8]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	1c59      	adds	r1, r3, #1
 800420c:	60f9      	str	r1, [r7, #12]
 800420e:	7812      	ldrb	r2, [r2, #0]
 8004210:	701a      	strb	r2, [r3, #0]
    n++;
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	3301      	adds	r3, #1
 8004216:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	429a      	cmp	r2, r3
 800421e:	d3f0      	bcc.n	8004202 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004220:	68fb      	ldr	r3, [r7, #12]
}
 8004222:	4618      	mov	r0, r3
 8004224:	371c      	adds	r7, #28
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	3304      	adds	r3, #4
}
 800423a:	4618      	mov	r0, r3
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
	...

08004248 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800424e:	4b35      	ldr	r3, [pc, #212]	@ (8004324 <_HandleIncomingPacket+0xdc>)
 8004250:	7e1b      	ldrb	r3, [r3, #24]
 8004252:	4618      	mov	r0, r3
 8004254:	1cfb      	adds	r3, r7, #3
 8004256:	2201      	movs	r2, #1
 8004258:	4619      	mov	r1, r3
 800425a:	f7ff fdab 	bl	8003db4 <SEGGER_RTT_ReadNoLock>
 800425e:	4603      	mov	r3, r0
 8004260:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	dd59      	ble.n	800431c <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8004268:	78fb      	ldrb	r3, [r7, #3]
 800426a:	2b80      	cmp	r3, #128	@ 0x80
 800426c:	d032      	beq.n	80042d4 <_HandleIncomingPacket+0x8c>
 800426e:	2b80      	cmp	r3, #128	@ 0x80
 8004270:	dc42      	bgt.n	80042f8 <_HandleIncomingPacket+0xb0>
 8004272:	2b07      	cmp	r3, #7
 8004274:	dc16      	bgt.n	80042a4 <_HandleIncomingPacket+0x5c>
 8004276:	2b00      	cmp	r3, #0
 8004278:	dd3e      	ble.n	80042f8 <_HandleIncomingPacket+0xb0>
 800427a:	3b01      	subs	r3, #1
 800427c:	2b06      	cmp	r3, #6
 800427e:	d83b      	bhi.n	80042f8 <_HandleIncomingPacket+0xb0>
 8004280:	a201      	add	r2, pc, #4	@ (adr r2, 8004288 <_HandleIncomingPacket+0x40>)
 8004282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004286:	bf00      	nop
 8004288:	080042ab 	.word	0x080042ab
 800428c:	080042b1 	.word	0x080042b1
 8004290:	080042b7 	.word	0x080042b7
 8004294:	080042bd 	.word	0x080042bd
 8004298:	080042c3 	.word	0x080042c3
 800429c:	080042c9 	.word	0x080042c9
 80042a0:	080042cf 	.word	0x080042cf
 80042a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80042a6:	d034      	beq.n	8004312 <_HandleIncomingPacket+0xca>
 80042a8:	e026      	b.n	80042f8 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80042aa:	f000 fe3b 	bl	8004f24 <SEGGER_SYSVIEW_Start>
      break;
 80042ae:	e035      	b.n	800431c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80042b0:	f000 fef4 	bl	800509c <SEGGER_SYSVIEW_Stop>
      break;
 80042b4:	e032      	b.n	800431c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80042b6:	f001 f8cd 	bl	8005454 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80042ba:	e02f      	b.n	800431c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80042bc:	f001 f892 	bl	80053e4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80042c0:	e02c      	b.n	800431c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80042c2:	f000 ff11 	bl	80050e8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80042c6:	e029      	b.n	800431c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80042c8:	f001 faf0 	bl	80058ac <SEGGER_SYSVIEW_SendNumModules>
      break;
 80042cc:	e026      	b.n	800431c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80042ce:	f001 facf 	bl	8005870 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80042d2:	e023      	b.n	800431c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80042d4:	4b13      	ldr	r3, [pc, #76]	@ (8004324 <_HandleIncomingPacket+0xdc>)
 80042d6:	7e1b      	ldrb	r3, [r3, #24]
 80042d8:	4618      	mov	r0, r3
 80042da:	1cfb      	adds	r3, r7, #3
 80042dc:	2201      	movs	r2, #1
 80042de:	4619      	mov	r1, r3
 80042e0:	f7ff fd68 	bl	8003db4 <SEGGER_RTT_ReadNoLock>
 80042e4:	4603      	mov	r3, r0
 80042e6:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	dd13      	ble.n	8004316 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80042ee:	78fb      	ldrb	r3, [r7, #3]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f001 fa3d 	bl	8005770 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80042f6:	e00e      	b.n	8004316 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80042f8:	78fb      	ldrb	r3, [r7, #3]
 80042fa:	b25b      	sxtb	r3, r3
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	da0c      	bge.n	800431a <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004300:	4b08      	ldr	r3, [pc, #32]	@ (8004324 <_HandleIncomingPacket+0xdc>)
 8004302:	7e1b      	ldrb	r3, [r3, #24]
 8004304:	4618      	mov	r0, r3
 8004306:	1cfb      	adds	r3, r7, #3
 8004308:	2201      	movs	r2, #1
 800430a:	4619      	mov	r1, r3
 800430c:	f7ff fd52 	bl	8003db4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004310:	e003      	b.n	800431a <_HandleIncomingPacket+0xd2>
      break;
 8004312:	bf00      	nop
 8004314:	e002      	b.n	800431c <_HandleIncomingPacket+0xd4>
      break;
 8004316:	bf00      	nop
 8004318:	e000      	b.n	800431c <_HandleIncomingPacket+0xd4>
      break;
 800431a:	bf00      	nop
    }
  }
}
 800431c:	bf00      	nop
 800431e:	3708      	adds	r7, #8
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	20014318 	.word	0x20014318

08004328 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004328:	b580      	push	{r7, lr}
 800432a:	b08c      	sub	sp, #48	@ 0x30
 800432c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800432e:	2301      	movs	r3, #1
 8004330:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004332:	1d3b      	adds	r3, r7, #4
 8004334:	3301      	adds	r3, #1
 8004336:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800433c:	4b32      	ldr	r3, [pc, #200]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004342:	e00b      	b.n	800435c <_TrySendOverflowPacket+0x34>
 8004344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004346:	b2da      	uxtb	r2, r3
 8004348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800434a:	1c59      	adds	r1, r3, #1
 800434c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800434e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	701a      	strb	r2, [r3, #0]
 8004356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004358:	09db      	lsrs	r3, r3, #7
 800435a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800435c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004360:	d8f0      	bhi.n	8004344 <_TrySendOverflowPacket+0x1c>
 8004362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004368:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	701a      	strb	r2, [r3, #0]
 800436e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004370:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004372:	4b26      	ldr	r3, [pc, #152]	@ (800440c <_TrySendOverflowPacket+0xe4>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004378:	4b23      	ldr	r3, [pc, #140]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	627b      	str	r3, [r7, #36]	@ 0x24
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	623b      	str	r3, [r7, #32]
 800438a:	e00b      	b.n	80043a4 <_TrySendOverflowPacket+0x7c>
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	b2da      	uxtb	r2, r3
 8004390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004392:	1c59      	adds	r1, r3, #1
 8004394:	6279      	str	r1, [r7, #36]	@ 0x24
 8004396:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800439a:	b2d2      	uxtb	r2, r2
 800439c:	701a      	strb	r2, [r3, #0]
 800439e:	6a3b      	ldr	r3, [r7, #32]
 80043a0:	09db      	lsrs	r3, r3, #7
 80043a2:	623b      	str	r3, [r7, #32]
 80043a4:	6a3b      	ldr	r3, [r7, #32]
 80043a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80043a8:	d8f0      	bhi.n	800438c <_TrySendOverflowPacket+0x64>
 80043aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80043b0:	6a3a      	ldr	r2, [r7, #32]
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	701a      	strb	r2, [r3, #0]
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80043ba:	4b13      	ldr	r3, [pc, #76]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 80043bc:	785b      	ldrb	r3, [r3, #1]
 80043be:	4618      	mov	r0, r3
 80043c0:	1d3b      	adds	r3, r7, #4
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	461a      	mov	r2, r3
 80043c8:	1d3b      	adds	r3, r7, #4
 80043ca:	4619      	mov	r1, r3
 80043cc:	f7fb ff00 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80043d0:	4603      	mov	r3, r0
 80043d2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 80043d4:	f7ff fabe 	bl	8003954 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d009      	beq.n	80043f2 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80043de:	4a0a      	ldr	r2, [pc, #40]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80043e4:	4b08      	ldr	r3, [pc, #32]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	4b06      	ldr	r3, [pc, #24]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 80043ee:	701a      	strb	r2, [r3, #0]
 80043f0:	e004      	b.n	80043fc <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80043f2:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	3301      	adds	r3, #1
 80043f8:	4a03      	ldr	r2, [pc, #12]	@ (8004408 <_TrySendOverflowPacket+0xe0>)
 80043fa:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80043fc:	693b      	ldr	r3, [r7, #16]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3730      	adds	r7, #48	@ 0x30
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	20014318 	.word	0x20014318
 800440c:	e0001004 	.word	0xe0001004

08004410 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004410:	b580      	push	{r7, lr}
 8004412:	b08a      	sub	sp, #40	@ 0x28
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800441c:	4b6d      	ldr	r3, [pc, #436]	@ (80045d4 <_SendPacket+0x1c4>)
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d010      	beq.n	8004446 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004424:	4b6b      	ldr	r3, [pc, #428]	@ (80045d4 <_SendPacket+0x1c4>)
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 80a5 	beq.w	8004578 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800442e:	4b69      	ldr	r3, [pc, #420]	@ (80045d4 <_SendPacket+0x1c4>)
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	2b02      	cmp	r3, #2
 8004434:	d109      	bne.n	800444a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004436:	f7ff ff77 	bl	8004328 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800443a:	4b66      	ldr	r3, [pc, #408]	@ (80045d4 <_SendPacket+0x1c4>)
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	2b01      	cmp	r3, #1
 8004440:	f040 809c 	bne.w	800457c <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8004444:	e001      	b.n	800444a <_SendPacket+0x3a>
    goto Send;
 8004446:	bf00      	nop
 8004448:	e000      	b.n	800444c <_SendPacket+0x3c>
Send:
 800444a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b1f      	cmp	r3, #31
 8004450:	d809      	bhi.n	8004466 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004452:	4b60      	ldr	r3, [pc, #384]	@ (80045d4 <_SendPacket+0x1c4>)
 8004454:	69da      	ldr	r2, [r3, #28]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	fa22 f303 	lsr.w	r3, r2, r3
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	f040 808d 	bne.w	8004580 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b17      	cmp	r3, #23
 800446a:	d807      	bhi.n	800447c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	3b01      	subs	r3, #1
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	b2da      	uxtb	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	701a      	strb	r2, [r3, #0]
 800447a:	e03d      	b.n	80044f8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	2b7f      	cmp	r3, #127	@ 0x7f
 8004488:	d912      	bls.n	80044b0 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	09da      	lsrs	r2, r3, #7
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	3b01      	subs	r3, #1
 8004492:	60fb      	str	r3, [r7, #12]
 8004494:	b2d2      	uxtb	r2, r2
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	3a01      	subs	r2, #1
 80044a2:	60fa      	str	r2, [r7, #12]
 80044a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	701a      	strb	r2, [r3, #0]
 80044ae:	e006      	b.n	80044be <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	60fb      	str	r3, [r7, #12]
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80044c2:	d912      	bls.n	80044ea <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	09da      	lsrs	r2, r3, #7
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	3a01      	subs	r2, #1
 80044dc:	60fa      	str	r2, [r7, #12]
 80044de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	701a      	strb	r2, [r3, #0]
 80044e8:	e006      	b.n	80044f8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	3b01      	subs	r3, #1
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80044f8:	4b37      	ldr	r3, [pc, #220]	@ (80045d8 <_SendPacket+0x1c8>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80044fe:	4b35      	ldr	r3, [pc, #212]	@ (80045d4 <_SendPacket+0x1c4>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	69ba      	ldr	r2, [r7, #24]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	627b      	str	r3, [r7, #36]	@ 0x24
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	623b      	str	r3, [r7, #32]
 8004510:	e00b      	b.n	800452a <_SendPacket+0x11a>
 8004512:	6a3b      	ldr	r3, [r7, #32]
 8004514:	b2da      	uxtb	r2, r3
 8004516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004518:	1c59      	adds	r1, r3, #1
 800451a:	6279      	str	r1, [r7, #36]	@ 0x24
 800451c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004520:	b2d2      	uxtb	r2, r2
 8004522:	701a      	strb	r2, [r3, #0]
 8004524:	6a3b      	ldr	r3, [r7, #32]
 8004526:	09db      	lsrs	r3, r3, #7
 8004528:	623b      	str	r3, [r7, #32]
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	2b7f      	cmp	r3, #127	@ 0x7f
 800452e:	d8f0      	bhi.n	8004512 <_SendPacket+0x102>
 8004530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	627a      	str	r2, [r7, #36]	@ 0x24
 8004536:	6a3a      	ldr	r2, [r7, #32]
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	701a      	strb	r2, [r3, #0]
 800453c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004540:	4b24      	ldr	r3, [pc, #144]	@ (80045d4 <_SendPacket+0x1c4>)
 8004542:	785b      	ldrb	r3, [r3, #1]
 8004544:	4618      	mov	r0, r3
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	461a      	mov	r2, r3
 800454e:	68f9      	ldr	r1, [r7, #12]
 8004550:	f7fb fe3e 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004554:	4603      	mov	r3, r0
 8004556:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004558:	f7ff f9fc 	bl	8003954 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004562:	4a1c      	ldr	r2, [pc, #112]	@ (80045d4 <_SendPacket+0x1c4>)
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	60d3      	str	r3, [r2, #12]
 8004568:	e00b      	b.n	8004582 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800456a:	4b1a      	ldr	r3, [pc, #104]	@ (80045d4 <_SendPacket+0x1c4>)
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	3301      	adds	r3, #1
 8004570:	b2da      	uxtb	r2, r3
 8004572:	4b18      	ldr	r3, [pc, #96]	@ (80045d4 <_SendPacket+0x1c4>)
 8004574:	701a      	strb	r2, [r3, #0]
 8004576:	e004      	b.n	8004582 <_SendPacket+0x172>
    goto SendDone;
 8004578:	bf00      	nop
 800457a:	e002      	b.n	8004582 <_SendPacket+0x172>
      goto SendDone;
 800457c:	bf00      	nop
 800457e:	e000      	b.n	8004582 <_SendPacket+0x172>
      goto SendDone;
 8004580:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004582:	4b14      	ldr	r3, [pc, #80]	@ (80045d4 <_SendPacket+0x1c4>)
 8004584:	7e1b      	ldrb	r3, [r3, #24]
 8004586:	4619      	mov	r1, r3
 8004588:	4a14      	ldr	r2, [pc, #80]	@ (80045dc <_SendPacket+0x1cc>)
 800458a:	460b      	mov	r3, r1
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	440b      	add	r3, r1
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	4413      	add	r3, r2
 8004594:	336c      	adds	r3, #108	@ 0x6c
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	4b0e      	ldr	r3, [pc, #56]	@ (80045d4 <_SendPacket+0x1c4>)
 800459a:	7e1b      	ldrb	r3, [r3, #24]
 800459c:	4618      	mov	r0, r3
 800459e:	490f      	ldr	r1, [pc, #60]	@ (80045dc <_SendPacket+0x1cc>)
 80045a0:	4603      	mov	r3, r0
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	4403      	add	r3, r0
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	440b      	add	r3, r1
 80045aa:	3370      	adds	r3, #112	@ 0x70
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d00b      	beq.n	80045ca <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80045b2:	4b08      	ldr	r3, [pc, #32]	@ (80045d4 <_SendPacket+0x1c4>)
 80045b4:	789b      	ldrb	r3, [r3, #2]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d107      	bne.n	80045ca <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80045ba:	4b06      	ldr	r3, [pc, #24]	@ (80045d4 <_SendPacket+0x1c4>)
 80045bc:	2201      	movs	r2, #1
 80045be:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80045c0:	f7ff fe42 	bl	8004248 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80045c4:	4b03      	ldr	r3, [pc, #12]	@ (80045d4 <_SendPacket+0x1c4>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80045ca:	bf00      	nop
 80045cc:	3728      	adds	r7, #40	@ 0x28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20014318 	.word	0x20014318
 80045d8:	e0001004 	.word	0xe0001004
 80045dc:	20012e58 	.word	0x20012e58

080045e0 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b08a      	sub	sp, #40	@ 0x28
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	3301      	adds	r3, #1
 80045f6:	2b80      	cmp	r3, #128	@ 0x80
 80045f8:	d80a      	bhi.n	8004610 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	1c59      	adds	r1, r3, #1
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6051      	str	r1, [r2, #4]
 8004604:	78fa      	ldrb	r2, [r7, #3]
 8004606:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	1c5a      	adds	r2, r3, #1
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	2b80      	cmp	r3, #128	@ 0x80
 8004616:	d15a      	bne.n	80046ce <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	691a      	ldr	r2, [r3, #16]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	627b      	str	r3, [r7, #36]	@ 0x24
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	623b      	str	r3, [r7, #32]
 8004638:	e00b      	b.n	8004652 <_StoreChar+0x72>
 800463a:	6a3b      	ldr	r3, [r7, #32]
 800463c:	b2da      	uxtb	r2, r3
 800463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004640:	1c59      	adds	r1, r3, #1
 8004642:	6279      	str	r1, [r7, #36]	@ 0x24
 8004644:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004648:	b2d2      	uxtb	r2, r2
 800464a:	701a      	strb	r2, [r3, #0]
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	09db      	lsrs	r3, r3, #7
 8004650:	623b      	str	r3, [r7, #32]
 8004652:	6a3b      	ldr	r3, [r7, #32]
 8004654:	2b7f      	cmp	r3, #127	@ 0x7f
 8004656:	d8f0      	bhi.n	800463a <_StoreChar+0x5a>
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465a:	1c5a      	adds	r2, r3, #1
 800465c:	627a      	str	r2, [r7, #36]	@ 0x24
 800465e:	6a3a      	ldr	r2, [r7, #32]
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	701a      	strb	r2, [r3, #0]
 8004664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004666:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	61fb      	str	r3, [r7, #28]
 800466c:	2300      	movs	r3, #0
 800466e:	61bb      	str	r3, [r7, #24]
 8004670:	e00b      	b.n	800468a <_StoreChar+0xaa>
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	b2da      	uxtb	r2, r3
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	1c59      	adds	r1, r3, #1
 800467a:	61f9      	str	r1, [r7, #28]
 800467c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004680:	b2d2      	uxtb	r2, r2
 8004682:	701a      	strb	r2, [r3, #0]
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	09db      	lsrs	r3, r3, #7
 8004688:	61bb      	str	r3, [r7, #24]
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	2b7f      	cmp	r3, #127	@ 0x7f
 800468e:	d8f0      	bhi.n	8004672 <_StoreChar+0x92>
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	61fa      	str	r2, [r7, #28]
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	b2d2      	uxtb	r2, r2
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	221a      	movs	r2, #26
 80046a6:	6939      	ldr	r1, [r7, #16]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f7ff feb1 	bl	8004410 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff fdbb 	bl	800422e <_PreparePacket>
 80046b8:	4602      	mov	r2, r0
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	611a      	str	r2, [r3, #16]
  }
}
 80046ce:	bf00      	nop
 80046d0:	3728      	adds	r7, #40	@ 0x28
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
	...

080046d8 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80046d8:	b580      	push	{r7, lr}
 80046da:	b08a      	sub	sp, #40	@ 0x28
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80046ea:	2301      	movs	r3, #1
 80046ec:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80046ee:	2301      	movs	r3, #1
 80046f0:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80046f2:	e007      	b.n	8004704 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80046f4:	6a3a      	ldr	r2, [r7, #32]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046fc:	623b      	str	r3, [r7, #32]
    Width++;
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3301      	adds	r3, #1
 8004702:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8004704:	6a3a      	ldr	r2, [r7, #32]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	429a      	cmp	r2, r3
 800470a:	d2f3      	bcs.n	80046f4 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	429a      	cmp	r2, r3
 8004712:	d901      	bls.n	8004718 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8004718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b00      	cmp	r3, #0
 8004720:	d000      	beq.n	8004724 <_PrintUnsigned+0x4c>
 8004722:	e01f      	b.n	8004764 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 8004724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004726:	2b00      	cmp	r3, #0
 8004728:	d01c      	beq.n	8004764 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800472a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d005      	beq.n	8004740 <_PrintUnsigned+0x68>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d102      	bne.n	8004740 <_PrintUnsigned+0x68>
        c = '0';
 800473a:	2330      	movs	r3, #48	@ 0x30
 800473c:	76fb      	strb	r3, [r7, #27]
 800473e:	e001      	b.n	8004744 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 8004740:	2320      	movs	r3, #32
 8004742:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004744:	e007      	b.n	8004756 <_PrintUnsigned+0x7e>
        FieldWidth--;
 8004746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004748:	3b01      	subs	r3, #1
 800474a:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 800474c:	7efb      	ldrb	r3, [r7, #27]
 800474e:	4619      	mov	r1, r3
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f7ff ff45 	bl	80045e0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <_PrintUnsigned+0x8c>
 800475c:	69fa      	ldr	r2, [r7, #28]
 800475e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004760:	429a      	cmp	r2, r3
 8004762:	d3f0      	bcc.n	8004746 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d903      	bls.n	8004772 <_PrintUnsigned+0x9a>
      NumDigits--;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	3b01      	subs	r3, #1
 800476e:	603b      	str	r3, [r7, #0]
 8004770:	e009      	b.n	8004786 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004776:	fbb2 f3f3 	udiv	r3, r2, r3
 800477a:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	429a      	cmp	r2, r3
 8004782:	d200      	bcs.n	8004786 <_PrintUnsigned+0xae>
        break;
 8004784:	e005      	b.n	8004792 <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	fb02 f303 	mul.w	r3, r2, r3
 800478e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8004790:	e7e8      	b.n	8004764 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	fbb2 f3f3 	udiv	r3, r2, r3
 800479a:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047a0:	fb02 f303 	mul.w	r3, r2, r3
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80047aa:	4a15      	ldr	r2, [pc, #84]	@ (8004800 <_PrintUnsigned+0x128>)
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	4413      	add	r3, r2
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	4619      	mov	r1, r3
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f7ff ff13 	bl	80045e0 <_StoreChar>
    Digit /= Base;
 80047ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c2:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1e3      	bne.n	8004792 <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 80047ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d011      	beq.n	80047f8 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 80047d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00e      	beq.n	80047f8 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80047da:	e006      	b.n	80047ea <_PrintUnsigned+0x112>
        FieldWidth--;
 80047dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047de:	3b01      	subs	r3, #1
 80047e0:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 80047e2:	2120      	movs	r1, #32
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f7ff fefb 	bl	80045e0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80047ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d003      	beq.n	80047f8 <_PrintUnsigned+0x120>
 80047f0:	69fa      	ldr	r2, [r7, #28]
 80047f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d3f1      	bcc.n	80047dc <_PrintUnsigned+0x104>
      }
    }
  }
}
 80047f8:	bf00      	nop
 80047fa:	3728      	adds	r7, #40	@ 0x28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	08005c84 	.word	0x08005c84

08004804 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004804:	b580      	push	{r7, lr}
 8004806:	b088      	sub	sp, #32
 8004808:	af02      	add	r7, sp, #8
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
 8004810:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	bfb8      	it	lt
 8004818:	425b      	neglt	r3, r3
 800481a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 800481c:	2301      	movs	r3, #1
 800481e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004820:	e007      	b.n	8004832 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	fb92 f3f3 	sdiv	r3, r2, r3
 800482a:	613b      	str	r3, [r7, #16]
    Width++;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	3301      	adds	r3, #1
 8004830:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	429a      	cmp	r2, r3
 8004838:	daf3      	bge.n	8004822 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	429a      	cmp	r2, r3
 8004840:	d901      	bls.n	8004846 <_PrintInt+0x42>
    Width = NumDigits;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00a      	beq.n	8004862 <_PrintInt+0x5e>
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	2b00      	cmp	r3, #0
 8004850:	db04      	blt.n	800485c <_PrintInt+0x58>
 8004852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004854:	f003 0304 	and.w	r3, r3, #4
 8004858:	2b00      	cmp	r3, #0
 800485a:	d002      	beq.n	8004862 <_PrintInt+0x5e>
    FieldWidth--;
 800485c:	6a3b      	ldr	r3, [r7, #32]
 800485e:	3b01      	subs	r3, #1
 8004860:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <_PrintInt+0x6e>
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d016      	beq.n	80048a0 <_PrintInt+0x9c>
 8004872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b00      	cmp	r3, #0
 800487a:	d111      	bne.n	80048a0 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00e      	beq.n	80048a0 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004882:	e006      	b.n	8004892 <_PrintInt+0x8e>
        FieldWidth--;
 8004884:	6a3b      	ldr	r3, [r7, #32]
 8004886:	3b01      	subs	r3, #1
 8004888:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800488a:	2120      	movs	r1, #32
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f7ff fea7 	bl	80045e0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <_PrintInt+0x9c>
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	429a      	cmp	r2, r3
 800489e:	d3f1      	bcc.n	8004884 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	da07      	bge.n	80048b6 <_PrintInt+0xb2>
    v = -v;
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	425b      	negs	r3, r3
 80048aa:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80048ac:	212d      	movs	r1, #45	@ 0x2d
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f7ff fe96 	bl	80045e0 <_StoreChar>
 80048b4:	e008      	b.n	80048c8 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 80048c0:	212b      	movs	r1, #43	@ 0x2b
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f7ff fe8c 	bl	80045e0 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d019      	beq.n	8004906 <_PrintInt+0x102>
 80048d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d114      	bne.n	8004906 <_PrintInt+0x102>
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d111      	bne.n	8004906 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00e      	beq.n	8004906 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80048e8:	e006      	b.n	80048f8 <_PrintInt+0xf4>
        FieldWidth--;
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	3b01      	subs	r3, #1
 80048ee:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 80048f0:	2130      	movs	r1, #48	@ 0x30
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f7ff fe74 	bl	80045e0 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80048f8:	6a3b      	ldr	r3, [r7, #32]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d003      	beq.n	8004906 <_PrintInt+0x102>
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	429a      	cmp	r2, r3
 8004904:	d3f1      	bcc.n	80048ea <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8004906:	68b9      	ldr	r1, [r7, #8]
 8004908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490a:	9301      	str	r3, [sp, #4]
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f7ff fedf 	bl	80046d8 <_PrintUnsigned>
}
 800491a:	bf00      	nop
 800491c:	3718      	adds	r7, #24
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8004924:	b580      	push	{r7, lr}
 8004926:	b098      	sub	sp, #96	@ 0x60
 8004928:	af02      	add	r7, sp, #8
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004930:	f3ef 8311 	mrs	r3, BASEPRI
 8004934:	f04f 0120 	mov.w	r1, #32
 8004938:	f381 8811 	msr	BASEPRI, r1
 800493c:	633b      	str	r3, [r7, #48]	@ 0x30
 800493e:	48b7      	ldr	r0, [pc, #732]	@ (8004c1c <_VPrintTarget+0x2f8>)
 8004940:	f7ff fc75 	bl	800422e <_PreparePacket>
 8004944:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8004946:	4bb5      	ldr	r3, [pc, #724]	@ (8004c1c <_VPrintTarget+0x2f8>)
 8004948:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 800494a:	2300      	movs	r3, #0
 800494c:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 800494e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004950:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	3301      	adds	r3, #1
 8004956:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	3301      	adds	r3, #1
 8004968:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 800496a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 8183 	beq.w	8004c7a <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8004974:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004978:	2b25      	cmp	r3, #37	@ 0x25
 800497a:	f040 8170 	bne.w	8004c5e <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800497e:	2300      	movs	r3, #0
 8004980:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 8004982:	2301      	movs	r3, #1
 8004984:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 800498e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004992:	3b23      	subs	r3, #35	@ 0x23
 8004994:	2b0d      	cmp	r3, #13
 8004996:	d83f      	bhi.n	8004a18 <_VPrintTarget+0xf4>
 8004998:	a201      	add	r2, pc, #4	@ (adr r2, 80049a0 <_VPrintTarget+0x7c>)
 800499a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800499e:	bf00      	nop
 80049a0:	08004a09 	.word	0x08004a09
 80049a4:	08004a19 	.word	0x08004a19
 80049a8:	08004a19 	.word	0x08004a19
 80049ac:	08004a19 	.word	0x08004a19
 80049b0:	08004a19 	.word	0x08004a19
 80049b4:	08004a19 	.word	0x08004a19
 80049b8:	08004a19 	.word	0x08004a19
 80049bc:	08004a19 	.word	0x08004a19
 80049c0:	080049f9 	.word	0x080049f9
 80049c4:	08004a19 	.word	0x08004a19
 80049c8:	080049d9 	.word	0x080049d9
 80049cc:	08004a19 	.word	0x08004a19
 80049d0:	08004a19 	.word	0x08004a19
 80049d4:	080049e9 	.word	0x080049e9
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80049d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049da:	f043 0301 	orr.w	r3, r3, #1
 80049de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	3301      	adds	r3, #1
 80049e4:	60fb      	str	r3, [r7, #12]
 80049e6:	e01a      	b.n	8004a1e <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80049e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049ea:	f043 0302 	orr.w	r3, r3, #2
 80049ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	3301      	adds	r3, #1
 80049f4:	60fb      	str	r3, [r7, #12]
 80049f6:	e012      	b.n	8004a1e <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80049f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049fa:	f043 0304 	orr.w	r3, r3, #4
 80049fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	3301      	adds	r3, #1
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	e00a      	b.n	8004a1e <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8004a08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a0a:	f043 0308 	orr.w	r3, r3, #8
 8004a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	3301      	adds	r3, #1
 8004a14:	60fb      	str	r3, [r7, #12]
 8004a16:	e002      	b.n	8004a1e <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a1c:	bf00      	nop
        }
      } while (v);
 8004a1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1b0      	bne.n	8004986 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8004a24:	2300      	movs	r3, #0
 8004a26:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 8004a30:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a34:	2b2f      	cmp	r3, #47	@ 0x2f
 8004a36:	d912      	bls.n	8004a5e <_VPrintTarget+0x13a>
 8004a38:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a3c:	2b39      	cmp	r3, #57	@ 0x39
 8004a3e:	d80e      	bhi.n	8004a5e <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	3301      	adds	r3, #1
 8004a44:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8004a46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a48:	4613      	mov	r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4413      	add	r3, r2
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	461a      	mov	r2, r3
 8004a52:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a56:	4413      	add	r3, r2
 8004a58:	3b30      	subs	r3, #48	@ 0x30
 8004a5a:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8004a5c:	e7e4      	b.n	8004a28 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8004a6a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a6e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a70:	d11d      	bne.n	8004aae <_VPrintTarget+0x18a>
        sFormat++;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	3301      	adds	r3, #1
 8004a76:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8004a80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a84:	2b2f      	cmp	r3, #47	@ 0x2f
 8004a86:	d912      	bls.n	8004aae <_VPrintTarget+0x18a>
 8004a88:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004a8c:	2b39      	cmp	r3, #57	@ 0x39
 8004a8e:	d80e      	bhi.n	8004aae <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	3301      	adds	r3, #1
 8004a94:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8004a96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a98:	4613      	mov	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	4413      	add	r3, r2
 8004a9e:	005b      	lsls	r3, r3, #1
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004aa6:	4413      	add	r3, r2
 8004aa8:	3b30      	subs	r3, #48	@ 0x30
 8004aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 8004aac:	e7e4      	b.n	8004a78 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8004ab6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004aba:	2b6c      	cmp	r3, #108	@ 0x6c
 8004abc:	d003      	beq.n	8004ac6 <_VPrintTarget+0x1a2>
 8004abe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ac2:	2b68      	cmp	r3, #104	@ 0x68
 8004ac4:	d107      	bne.n	8004ad6 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004ad4:	e7ef      	b.n	8004ab6 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8004ad6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ada:	2b25      	cmp	r3, #37	@ 0x25
 8004adc:	f000 80b3 	beq.w	8004c46 <_VPrintTarget+0x322>
 8004ae0:	2b25      	cmp	r3, #37	@ 0x25
 8004ae2:	f2c0 80b7 	blt.w	8004c54 <_VPrintTarget+0x330>
 8004ae6:	2b78      	cmp	r3, #120	@ 0x78
 8004ae8:	f300 80b4 	bgt.w	8004c54 <_VPrintTarget+0x330>
 8004aec:	2b58      	cmp	r3, #88	@ 0x58
 8004aee:	f2c0 80b1 	blt.w	8004c54 <_VPrintTarget+0x330>
 8004af2:	3b58      	subs	r3, #88	@ 0x58
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	f200 80ad 	bhi.w	8004c54 <_VPrintTarget+0x330>
 8004afa:	a201      	add	r2, pc, #4	@ (adr r2, 8004b00 <_VPrintTarget+0x1dc>)
 8004afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b00:	08004bf7 	.word	0x08004bf7
 8004b04:	08004c55 	.word	0x08004c55
 8004b08:	08004c55 	.word	0x08004c55
 8004b0c:	08004c55 	.word	0x08004c55
 8004b10:	08004c55 	.word	0x08004c55
 8004b14:	08004c55 	.word	0x08004c55
 8004b18:	08004c55 	.word	0x08004c55
 8004b1c:	08004c55 	.word	0x08004c55
 8004b20:	08004c55 	.word	0x08004c55
 8004b24:	08004c55 	.word	0x08004c55
 8004b28:	08004c55 	.word	0x08004c55
 8004b2c:	08004b85 	.word	0x08004b85
 8004b30:	08004bab 	.word	0x08004bab
 8004b34:	08004c55 	.word	0x08004c55
 8004b38:	08004c55 	.word	0x08004c55
 8004b3c:	08004c55 	.word	0x08004c55
 8004b40:	08004c55 	.word	0x08004c55
 8004b44:	08004c55 	.word	0x08004c55
 8004b48:	08004c55 	.word	0x08004c55
 8004b4c:	08004c55 	.word	0x08004c55
 8004b50:	08004c55 	.word	0x08004c55
 8004b54:	08004c55 	.word	0x08004c55
 8004b58:	08004c55 	.word	0x08004c55
 8004b5c:	08004c55 	.word	0x08004c55
 8004b60:	08004c21 	.word	0x08004c21
 8004b64:	08004c55 	.word	0x08004c55
 8004b68:	08004c55 	.word	0x08004c55
 8004b6c:	08004c55 	.word	0x08004c55
 8004b70:	08004c55 	.word	0x08004c55
 8004b74:	08004bd1 	.word	0x08004bd1
 8004b78:	08004c55 	.word	0x08004c55
 8004b7c:	08004c55 	.word	0x08004c55
 8004b80:	08004bf7 	.word	0x08004bf7
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	1d19      	adds	r1, r3, #4
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6011      	str	r1, [r2, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8004b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 8004b98:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004b9c:	f107 0314 	add.w	r3, r7, #20
 8004ba0:	4611      	mov	r1, r2
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7ff fd1c 	bl	80045e0 <_StoreChar>
        break;
 8004ba8:	e055      	b.n	8004c56 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	1d19      	adds	r1, r3, #4
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	6011      	str	r1, [r2, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004bb8:	f107 0014 	add.w	r0, r7, #20
 8004bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bbe:	9301      	str	r3, [sp, #4]
 8004bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bc6:	220a      	movs	r2, #10
 8004bc8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004bca:	f7ff fe1b 	bl	8004804 <_PrintInt>
        break;
 8004bce:	e042      	b.n	8004c56 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	1d19      	adds	r1, r3, #4
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	6011      	str	r1, [r2, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004bde:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004be0:	f107 0014 	add.w	r0, r7, #20
 8004be4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004be6:	9301      	str	r3, [sp, #4]
 8004be8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bee:	220a      	movs	r2, #10
 8004bf0:	f7ff fd72 	bl	80046d8 <_PrintUnsigned>
        break;
 8004bf4:	e02f      	b.n	8004c56 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	1d19      	adds	r1, r3, #4
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	6011      	str	r1, [r2, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004c04:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004c06:	f107 0014 	add.w	r0, r7, #20
 8004c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c0c:	9301      	str	r3, [sp, #4]
 8004c0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c14:	2210      	movs	r2, #16
 8004c16:	f7ff fd5f 	bl	80046d8 <_PrintUnsigned>
        break;
 8004c1a:	e01c      	b.n	8004c56 <_VPrintTarget+0x332>
 8004c1c:	20014348 	.word	0x20014348
      case 'p':
        v = va_arg(*pParamList, int);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	1d19      	adds	r1, r3, #4
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6011      	str	r1, [r2, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8004c2e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004c30:	f107 0014 	add.w	r0, r7, #20
 8004c34:	2300      	movs	r3, #0
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	2308      	movs	r3, #8
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	2308      	movs	r3, #8
 8004c3e:	2210      	movs	r2, #16
 8004c40:	f7ff fd4a 	bl	80046d8 <_PrintUnsigned>
        break;
 8004c44:	e007      	b.n	8004c56 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004c46:	f107 0314 	add.w	r3, r7, #20
 8004c4a:	2125      	movs	r1, #37	@ 0x25
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff fcc7 	bl	80045e0 <_StoreChar>
        break;
 8004c52:	e000      	b.n	8004c56 <_VPrintTarget+0x332>
      default:
        break;
 8004c54:	bf00      	nop
      }
      sFormat++;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	60fb      	str	r3, [r7, #12]
 8004c5c:	e007      	b.n	8004c6e <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8004c5e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8004c62:	f107 0314 	add.w	r3, r7, #20
 8004c66:	4611      	mov	r1, r2
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff fcb9 	bl	80045e0 <_StoreChar>
    }
  } while (*sFormat);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f47f ae72 	bne.w	800495c <_VPrintTarget+0x38>
 8004c78:	e000      	b.n	8004c7c <_VPrintTarget+0x358>
      break;
 8004c7a:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d041      	beq.n	8004d06 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8004c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	b2d2      	uxtb	r2, r2
 8004c88:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c92:	e00b      	b.n	8004cac <_VPrintTarget+0x388>
 8004c94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c9a:	1c59      	adds	r1, r3, #1
 8004c9c:	6439      	str	r1, [r7, #64]	@ 0x40
 8004c9e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]
 8004ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca8:	09db      	lsrs	r3, r3, #7
 8004caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cae:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cb0:	d8f0      	bhi.n	8004c94 <_VPrintTarget+0x370>
 8004cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004cb8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]
 8004cbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cc0:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cca:	e00b      	b.n	8004ce4 <_VPrintTarget+0x3c0>
 8004ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd2:	1c59      	adds	r1, r3, #1
 8004cd4:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004cd6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	701a      	strb	r2, [r3, #0]
 8004cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce0:	09db      	lsrs	r3, r3, #7
 8004ce2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ce8:	d8f0      	bhi.n	8004ccc <_VPrintTarget+0x3a8>
 8004cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004cf0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004cf2:	b2d2      	uxtb	r2, r2
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf8:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	69b9      	ldr	r1, [r7, #24]
 8004cfe:	221a      	movs	r2, #26
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7ff fb85 	bl	8004410 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8004d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d08:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8004d0c:	bf00      	nop
 8004d0e:	3758      	adds	r7, #88	@ 0x58
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
 8004d20:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004d22:	2300      	movs	r3, #0
 8004d24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004d28:	4917      	ldr	r1, [pc, #92]	@ (8004d88 <SEGGER_SYSVIEW_Init+0x74>)
 8004d2a:	4818      	ldr	r0, [pc, #96]	@ (8004d8c <SEGGER_SYSVIEW_Init+0x78>)
 8004d2c:	f7ff f93e 	bl	8003fac <SEGGER_RTT_AllocUpBuffer>
 8004d30:	4603      	mov	r3, r0
 8004d32:	b2da      	uxtb	r2, r3
 8004d34:	4b16      	ldr	r3, [pc, #88]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d36:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004d38:	4b15      	ldr	r3, [pc, #84]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d3a:	785a      	ldrb	r2, [r3, #1]
 8004d3c:	4b14      	ldr	r3, [pc, #80]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d3e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004d40:	4b13      	ldr	r3, [pc, #76]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d42:	7e1b      	ldrb	r3, [r3, #24]
 8004d44:	4618      	mov	r0, r3
 8004d46:	2300      	movs	r3, #0
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	2308      	movs	r3, #8
 8004d4c:	4a11      	ldr	r2, [pc, #68]	@ (8004d94 <SEGGER_SYSVIEW_Init+0x80>)
 8004d4e:	490f      	ldr	r1, [pc, #60]	@ (8004d8c <SEGGER_SYSVIEW_Init+0x78>)
 8004d50:	f7ff f9b0 	bl	80040b4 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004d54:	4b0e      	ldr	r3, [pc, #56]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d98 <SEGGER_SYSVIEW_Init+0x84>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a0c      	ldr	r2, [pc, #48]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d60:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004d62:	4a0b      	ldr	r2, [pc, #44]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004d68:	4a09      	ldr	r2, [pc, #36]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004d6e:	4a08      	ldr	r2, [pc, #32]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004d74:	4a06      	ldr	r2, [pc, #24]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004d7a:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004d80:	bf00      	nop
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	20013310 	.word	0x20013310
 8004d8c:	08005c48 	.word	0x08005c48
 8004d90:	20014318 	.word	0x20014318
 8004d94:	20014310 	.word	0x20014310
 8004d98:	e0001004 	.word	0xe0001004

08004d9c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004da4:	4a04      	ldr	r2, [pc, #16]	@ (8004db8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6113      	str	r3, [r2, #16]
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	20014318 	.word	0x20014318

08004dbc <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004dc4:	f3ef 8311 	mrs	r3, BASEPRI
 8004dc8:	f04f 0120 	mov.w	r1, #32
 8004dcc:	f381 8811 	msr	BASEPRI, r1
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	4808      	ldr	r0, [pc, #32]	@ (8004df4 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004dd4:	f7ff fa2b 	bl	800422e <_PreparePacket>
 8004dd8:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	68b8      	ldr	r0, [r7, #8]
 8004de0:	f7ff fb16 	bl	8004410 <_SendPacket>
  RECORD_END();
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f383 8811 	msr	BASEPRI, r3
}
 8004dea:	bf00      	nop
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20014348 	.word	0x20014348

08004df8 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b088      	sub	sp, #32
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004e02:	f3ef 8311 	mrs	r3, BASEPRI
 8004e06:	f04f 0120 	mov.w	r1, #32
 8004e0a:	f381 8811 	msr	BASEPRI, r1
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	4816      	ldr	r0, [pc, #88]	@ (8004e6c <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004e12:	f7ff fa0c 	bl	800422e <_PreparePacket>
 8004e16:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	61fb      	str	r3, [r7, #28]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	61bb      	str	r3, [r7, #24]
 8004e24:	e00b      	b.n	8004e3e <SEGGER_SYSVIEW_RecordU32+0x46>
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	b2da      	uxtb	r2, r3
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	1c59      	adds	r1, r3, #1
 8004e2e:	61f9      	str	r1, [r7, #28]
 8004e30:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e34:	b2d2      	uxtb	r2, r2
 8004e36:	701a      	strb	r2, [r3, #0]
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	09db      	lsrs	r3, r3, #7
 8004e3c:	61bb      	str	r3, [r7, #24]
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e42:	d8f0      	bhi.n	8004e26 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	61fa      	str	r2, [r7, #28]
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	b2d2      	uxtb	r2, r2
 8004e4e:	701a      	strb	r2, [r3, #0]
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	68f9      	ldr	r1, [r7, #12]
 8004e58:	6938      	ldr	r0, [r7, #16]
 8004e5a:	f7ff fad9 	bl	8004410 <_SendPacket>
  RECORD_END();
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	f383 8811 	msr	BASEPRI, r3
}
 8004e64:	bf00      	nop
 8004e66:	3720      	adds	r7, #32
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	20014348 	.word	0x20014348

08004e70 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08c      	sub	sp, #48	@ 0x30
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004e7c:	f3ef 8311 	mrs	r3, BASEPRI
 8004e80:	f04f 0120 	mov.w	r1, #32
 8004e84:	f381 8811 	msr	BASEPRI, r1
 8004e88:	61fb      	str	r3, [r7, #28]
 8004e8a:	4825      	ldr	r0, [pc, #148]	@ (8004f20 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004e8c:	f7ff f9cf 	bl	800422e <_PreparePacket>
 8004e90:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e9e:	e00b      	b.n	8004eb8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea2:	b2da      	uxtb	r2, r3
 8004ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ea6:	1c59      	adds	r1, r3, #1
 8004ea8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004eaa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004eae:	b2d2      	uxtb	r2, r2
 8004eb0:	701a      	strb	r2, [r3, #0]
 8004eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eb4:	09db      	lsrs	r3, r3, #7
 8004eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eba:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ebc:	d8f0      	bhi.n	8004ea0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec0:	1c5a      	adds	r2, r3, #1
 8004ec2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ec4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ec6:	b2d2      	uxtb	r2, r2
 8004ec8:	701a      	strb	r2, [r3, #0]
 8004eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ecc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	623b      	str	r3, [r7, #32]
 8004ed6:	e00b      	b.n	8004ef0 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004ed8:	6a3b      	ldr	r3, [r7, #32]
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ede:	1c59      	adds	r1, r3, #1
 8004ee0:	6279      	str	r1, [r7, #36]	@ 0x24
 8004ee2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	701a      	strb	r2, [r3, #0]
 8004eea:	6a3b      	ldr	r3, [r7, #32]
 8004eec:	09db      	lsrs	r3, r3, #7
 8004eee:	623b      	str	r3, [r7, #32]
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ef4:	d8f0      	bhi.n	8004ed8 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	627a      	str	r2, [r7, #36]	@ 0x24
 8004efc:	6a3a      	ldr	r2, [r7, #32]
 8004efe:	b2d2      	uxtb	r2, r2
 8004f00:	701a      	strb	r2, [r3, #0]
 8004f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f04:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	6979      	ldr	r1, [r7, #20]
 8004f0a:	69b8      	ldr	r0, [r7, #24]
 8004f0c:	f7ff fa80 	bl	8004410 <_SendPacket>
  RECORD_END();
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	f383 8811 	msr	BASEPRI, r3
}
 8004f16:	bf00      	nop
 8004f18:	3730      	adds	r7, #48	@ 0x30
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20014348 	.word	0x20014348

08004f24 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b08c      	sub	sp, #48	@ 0x30
 8004f28:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004f2a:	4b59      	ldr	r3, [pc, #356]	@ (8005090 <SEGGER_SYSVIEW_Start+0x16c>)
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004f30:	f3ef 8311 	mrs	r3, BASEPRI
 8004f34:	f04f 0120 	mov.w	r1, #32
 8004f38:	f381 8811 	msr	BASEPRI, r1
 8004f3c:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004f3e:	4b54      	ldr	r3, [pc, #336]	@ (8005090 <SEGGER_SYSVIEW_Start+0x16c>)
 8004f40:	785b      	ldrb	r3, [r3, #1]
 8004f42:	220a      	movs	r2, #10
 8004f44:	4953      	ldr	r1, [pc, #332]	@ (8005094 <SEGGER_SYSVIEW_Start+0x170>)
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fb f942 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8004f52:	f7fe fcff 	bl	8003954 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004f56:	200a      	movs	r0, #10
 8004f58:	f7ff ff30 	bl	8004dbc <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004f5c:	f3ef 8311 	mrs	r3, BASEPRI
 8004f60:	f04f 0120 	mov.w	r1, #32
 8004f64:	f381 8811 	msr	BASEPRI, r1
 8004f68:	60bb      	str	r3, [r7, #8]
 8004f6a:	484b      	ldr	r0, [pc, #300]	@ (8005098 <SEGGER_SYSVIEW_Start+0x174>)
 8004f6c:	f7ff f95f 	bl	800422e <_PreparePacket>
 8004f70:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f7a:	4b45      	ldr	r3, [pc, #276]	@ (8005090 <SEGGER_SYSVIEW_Start+0x16c>)
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f80:	e00b      	b.n	8004f9a <SEGGER_SYSVIEW_Start+0x76>
 8004f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f88:	1c59      	adds	r1, r3, #1
 8004f8a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004f8c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f90:	b2d2      	uxtb	r2, r2
 8004f92:	701a      	strb	r2, [r3, #0]
 8004f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f96:	09db      	lsrs	r3, r3, #7
 8004f98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8004f9e:	d8f0      	bhi.n	8004f82 <SEGGER_SYSVIEW_Start+0x5e>
 8004fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa2:	1c5a      	adds	r2, r3, #1
 8004fa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fa6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fa8:	b2d2      	uxtb	r2, r2
 8004faa:	701a      	strb	r2, [r3, #0]
 8004fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fae:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb4:	4b36      	ldr	r3, [pc, #216]	@ (8005090 <SEGGER_SYSVIEW_Start+0x16c>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	623b      	str	r3, [r7, #32]
 8004fba:	e00b      	b.n	8004fd4 <SEGGER_SYSVIEW_Start+0xb0>
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc2:	1c59      	adds	r1, r3, #1
 8004fc4:	6279      	str	r1, [r7, #36]	@ 0x24
 8004fc6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]
 8004fce:	6a3b      	ldr	r3, [r7, #32]
 8004fd0:	09db      	lsrs	r3, r3, #7
 8004fd2:	623b      	str	r3, [r7, #32]
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fd8:	d8f0      	bhi.n	8004fbc <SEGGER_SYSVIEW_Start+0x98>
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fe0:	6a3a      	ldr	r2, [r7, #32]
 8004fe2:	b2d2      	uxtb	r2, r2
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	61fb      	str	r3, [r7, #28]
 8004fee:	4b28      	ldr	r3, [pc, #160]	@ (8005090 <SEGGER_SYSVIEW_Start+0x16c>)
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	61bb      	str	r3, [r7, #24]
 8004ff4:	e00b      	b.n	800500e <SEGGER_SYSVIEW_Start+0xea>
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	b2da      	uxtb	r2, r3
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	1c59      	adds	r1, r3, #1
 8004ffe:	61f9      	str	r1, [r7, #28]
 8005000:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005004:	b2d2      	uxtb	r2, r2
 8005006:	701a      	strb	r2, [r3, #0]
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	09db      	lsrs	r3, r3, #7
 800500c:	61bb      	str	r3, [r7, #24]
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	2b7f      	cmp	r3, #127	@ 0x7f
 8005012:	d8f0      	bhi.n	8004ff6 <SEGGER_SYSVIEW_Start+0xd2>
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	1c5a      	adds	r2, r3, #1
 8005018:	61fa      	str	r2, [r7, #28]
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	b2d2      	uxtb	r2, r2
 800501e:	701a      	strb	r2, [r3, #0]
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	2300      	movs	r3, #0
 800502a:	613b      	str	r3, [r7, #16]
 800502c:	e00b      	b.n	8005046 <SEGGER_SYSVIEW_Start+0x122>
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	b2da      	uxtb	r2, r3
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	1c59      	adds	r1, r3, #1
 8005036:	6179      	str	r1, [r7, #20]
 8005038:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800503c:	b2d2      	uxtb	r2, r2
 800503e:	701a      	strb	r2, [r3, #0]
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	09db      	lsrs	r3, r3, #7
 8005044:	613b      	str	r3, [r7, #16]
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	2b7f      	cmp	r3, #127	@ 0x7f
 800504a:	d8f0      	bhi.n	800502e <SEGGER_SYSVIEW_Start+0x10a>
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	617a      	str	r2, [r7, #20]
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	b2d2      	uxtb	r2, r2
 8005056:	701a      	strb	r2, [r3, #0]
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800505c:	2218      	movs	r2, #24
 800505e:	6839      	ldr	r1, [r7, #0]
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f7ff f9d5 	bl	8004410 <_SendPacket>
      RECORD_END();
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800506c:	4b08      	ldr	r3, [pc, #32]	@ (8005090 <SEGGER_SYSVIEW_Start+0x16c>)
 800506e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005070:	2b00      	cmp	r3, #0
 8005072:	d002      	beq.n	800507a <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005074:	4b06      	ldr	r3, [pc, #24]	@ (8005090 <SEGGER_SYSVIEW_Start+0x16c>)
 8005076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005078:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800507a:	f000 f9eb 	bl	8005454 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800507e:	f000 f9b1 	bl	80053e4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005082:	f000 fc13 	bl	80058ac <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005086:	bf00      	nop
 8005088:	3730      	adds	r7, #48	@ 0x30
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	20014318 	.word	0x20014318
 8005094:	08005c78 	.word	0x08005c78
 8005098:	20014348 	.word	0x20014348

0800509c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80050a2:	f3ef 8311 	mrs	r3, BASEPRI
 80050a6:	f04f 0120 	mov.w	r1, #32
 80050aa:	f381 8811 	msr	BASEPRI, r1
 80050ae:	607b      	str	r3, [r7, #4]
 80050b0:	480b      	ldr	r0, [pc, #44]	@ (80050e0 <SEGGER_SYSVIEW_Stop+0x44>)
 80050b2:	f7ff f8bc 	bl	800422e <_PreparePacket>
 80050b6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80050b8:	4b0a      	ldr	r3, [pc, #40]	@ (80050e4 <SEGGER_SYSVIEW_Stop+0x48>)
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d007      	beq.n	80050d0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80050c0:	220b      	movs	r2, #11
 80050c2:	6839      	ldr	r1, [r7, #0]
 80050c4:	6838      	ldr	r0, [r7, #0]
 80050c6:	f7ff f9a3 	bl	8004410 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80050ca:	4b06      	ldr	r3, [pc, #24]	@ (80050e4 <SEGGER_SYSVIEW_Stop+0x48>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f383 8811 	msr	BASEPRI, r3
}
 80050d6:	bf00      	nop
 80050d8:	3708      	adds	r7, #8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	20014348 	.word	0x20014348
 80050e4:	20014318 	.word	0x20014318

080050e8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b08c      	sub	sp, #48	@ 0x30
 80050ec:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80050ee:	f3ef 8311 	mrs	r3, BASEPRI
 80050f2:	f04f 0120 	mov.w	r1, #32
 80050f6:	f381 8811 	msr	BASEPRI, r1
 80050fa:	60fb      	str	r3, [r7, #12]
 80050fc:	4845      	ldr	r0, [pc, #276]	@ (8005214 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80050fe:	f7ff f896 	bl	800422e <_PreparePacket>
 8005102:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800510c:	4b42      	ldr	r3, [pc, #264]	@ (8005218 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005112:	e00b      	b.n	800512c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	b2da      	uxtb	r2, r3
 8005118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800511a:	1c59      	adds	r1, r3, #1
 800511c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800511e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	701a      	strb	r2, [r3, #0]
 8005126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005128:	09db      	lsrs	r3, r3, #7
 800512a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800512c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005130:	d8f0      	bhi.n	8005114 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005134:	1c5a      	adds	r2, r3, #1
 8005136:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005138:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	701a      	strb	r2, [r3, #0]
 800513e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005140:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24
 8005146:	4b34      	ldr	r3, [pc, #208]	@ (8005218 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	623b      	str	r3, [r7, #32]
 800514c:	e00b      	b.n	8005166 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	b2da      	uxtb	r2, r3
 8005152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005154:	1c59      	adds	r1, r3, #1
 8005156:	6279      	str	r1, [r7, #36]	@ 0x24
 8005158:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	09db      	lsrs	r3, r3, #7
 8005164:	623b      	str	r3, [r7, #32]
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	2b7f      	cmp	r3, #127	@ 0x7f
 800516a:	d8f0      	bhi.n	800514e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800516c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	627a      	str	r2, [r7, #36]	@ 0x24
 8005172:	6a3a      	ldr	r2, [r7, #32]
 8005174:	b2d2      	uxtb	r2, r2
 8005176:	701a      	strb	r2, [r3, #0]
 8005178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	61fb      	str	r3, [r7, #28]
 8005180:	4b25      	ldr	r3, [pc, #148]	@ (8005218 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	61bb      	str	r3, [r7, #24]
 8005186:	e00b      	b.n	80051a0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005188:	69bb      	ldr	r3, [r7, #24]
 800518a:	b2da      	uxtb	r2, r3
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	1c59      	adds	r1, r3, #1
 8005190:	61f9      	str	r1, [r7, #28]
 8005192:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	701a      	strb	r2, [r3, #0]
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	09db      	lsrs	r3, r3, #7
 800519e:	61bb      	str	r3, [r7, #24]
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80051a4:	d8f0      	bhi.n	8005188 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	1c5a      	adds	r2, r3, #1
 80051aa:	61fa      	str	r2, [r7, #28]
 80051ac:	69ba      	ldr	r2, [r7, #24]
 80051ae:	b2d2      	uxtb	r2, r2
 80051b0:	701a      	strb	r2, [r3, #0]
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	2300      	movs	r3, #0
 80051bc:	613b      	str	r3, [r7, #16]
 80051be:	e00b      	b.n	80051d8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	1c59      	adds	r1, r3, #1
 80051c8:	6179      	str	r1, [r7, #20]
 80051ca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051ce:	b2d2      	uxtb	r2, r2
 80051d0:	701a      	strb	r2, [r3, #0]
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	09db      	lsrs	r3, r3, #7
 80051d6:	613b      	str	r3, [r7, #16]
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	2b7f      	cmp	r3, #127	@ 0x7f
 80051dc:	d8f0      	bhi.n	80051c0 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	617a      	str	r2, [r7, #20]
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80051ee:	2218      	movs	r2, #24
 80051f0:	6879      	ldr	r1, [r7, #4]
 80051f2:	68b8      	ldr	r0, [r7, #8]
 80051f4:	f7ff f90c 	bl	8004410 <_SendPacket>
  RECORD_END();
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80051fe:	4b06      	ldr	r3, [pc, #24]	@ (8005218 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005206:	4b04      	ldr	r3, [pc, #16]	@ (8005218 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520a:	4798      	blx	r3
  }
}
 800520c:	bf00      	nop
 800520e:	3730      	adds	r7, #48	@ 0x30
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	20014348 	.word	0x20014348
 8005218:	20014318 	.word	0x20014318

0800521c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800521c:	b580      	push	{r7, lr}
 800521e:	b092      	sub	sp, #72	@ 0x48
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005224:	f3ef 8311 	mrs	r3, BASEPRI
 8005228:	f04f 0120 	mov.w	r1, #32
 800522c:	f381 8811 	msr	BASEPRI, r1
 8005230:	617b      	str	r3, [r7, #20]
 8005232:	486a      	ldr	r0, [pc, #424]	@ (80053dc <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005234:	f7fe fffb 	bl	800422e <_PreparePacket>
 8005238:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	647b      	str	r3, [r7, #68]	@ 0x44
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	4b66      	ldr	r3, [pc, #408]	@ (80053e0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	643b      	str	r3, [r7, #64]	@ 0x40
 800524e:	e00b      	b.n	8005268 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005252:	b2da      	uxtb	r2, r3
 8005254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005256:	1c59      	adds	r1, r3, #1
 8005258:	6479      	str	r1, [r7, #68]	@ 0x44
 800525a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	701a      	strb	r2, [r3, #0]
 8005262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005264:	09db      	lsrs	r3, r3, #7
 8005266:	643b      	str	r3, [r7, #64]	@ 0x40
 8005268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800526a:	2b7f      	cmp	r3, #127	@ 0x7f
 800526c:	d8f0      	bhi.n	8005250 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800526e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005270:	1c5a      	adds	r2, r3, #1
 8005272:	647a      	str	r2, [r7, #68]	@ 0x44
 8005274:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	701a      	strb	r2, [r3, #0]
 800527a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800527c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005288:	e00b      	b.n	80052a2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800528a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800528c:	b2da      	uxtb	r2, r3
 800528e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005290:	1c59      	adds	r1, r3, #1
 8005292:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005294:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005298:	b2d2      	uxtb	r2, r2
 800529a:	701a      	strb	r2, [r3, #0]
 800529c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800529e:	09db      	lsrs	r3, r3, #7
 80052a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80052a6:	d8f0      	bhi.n	800528a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80052a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052aa:	1c5a      	adds	r2, r3, #1
 80052ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80052ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80052b0:	b2d2      	uxtb	r2, r2
 80052b2:	701a      	strb	r2, [r3, #0]
 80052b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	2220      	movs	r2, #32
 80052be:	4619      	mov	r1, r3
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f7fe ff67 	bl	8004194 <_EncodeStr>
 80052c6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80052c8:	2209      	movs	r2, #9
 80052ca:	68f9      	ldr	r1, [r7, #12]
 80052cc:	6938      	ldr	r0, [r7, #16]
 80052ce:	f7ff f89f 	bl	8004410 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	4b40      	ldr	r3, [pc, #256]	@ (80053e0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80052e6:	e00b      	b.n	8005300 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80052e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ee:	1c59      	adds	r1, r3, #1
 80052f0:	6379      	str	r1, [r7, #52]	@ 0x34
 80052f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	701a      	strb	r2, [r3, #0]
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	09db      	lsrs	r3, r3, #7
 80052fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8005300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005302:	2b7f      	cmp	r3, #127	@ 0x7f
 8005304:	d8f0      	bhi.n	80052e8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	637a      	str	r2, [r7, #52]	@ 0x34
 800530c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800530e:	b2d2      	uxtb	r2, r2
 8005310:	701a      	strb	r2, [r3, #0]
 8005312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005314:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005320:	e00b      	b.n	800533a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005324:	b2da      	uxtb	r2, r3
 8005326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005328:	1c59      	adds	r1, r3, #1
 800532a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800532c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005330:	b2d2      	uxtb	r2, r2
 8005332:	701a      	strb	r2, [r3, #0]
 8005334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005336:	09db      	lsrs	r3, r3, #7
 8005338:	62bb      	str	r3, [r7, #40]	@ 0x28
 800533a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800533c:	2b7f      	cmp	r3, #127	@ 0x7f
 800533e:	d8f0      	bhi.n	8005322 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005342:	1c5a      	adds	r2, r3, #1
 8005344:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005346:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	701a      	strb	r2, [r3, #0]
 800534c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	627b      	str	r3, [r7, #36]	@ 0x24
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	623b      	str	r3, [r7, #32]
 800535a:	e00b      	b.n	8005374 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	b2da      	uxtb	r2, r3
 8005360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005362:	1c59      	adds	r1, r3, #1
 8005364:	6279      	str	r1, [r7, #36]	@ 0x24
 8005366:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	701a      	strb	r2, [r3, #0]
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	09db      	lsrs	r3, r3, #7
 8005372:	623b      	str	r3, [r7, #32]
 8005374:	6a3b      	ldr	r3, [r7, #32]
 8005376:	2b7f      	cmp	r3, #127	@ 0x7f
 8005378:	d8f0      	bhi.n	800535c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	1c5a      	adds	r2, r3, #1
 800537e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005380:	6a3a      	ldr	r2, [r7, #32]
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	701a      	strb	r2, [r3, #0]
 8005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005388:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	61fb      	str	r3, [r7, #28]
 800538e:	2300      	movs	r3, #0
 8005390:	61bb      	str	r3, [r7, #24]
 8005392:	e00b      	b.n	80053ac <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	b2da      	uxtb	r2, r3
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	1c59      	adds	r1, r3, #1
 800539c:	61f9      	str	r1, [r7, #28]
 800539e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80053a2:	b2d2      	uxtb	r2, r2
 80053a4:	701a      	strb	r2, [r3, #0]
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	09db      	lsrs	r3, r3, #7
 80053aa:	61bb      	str	r3, [r7, #24]
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80053b0:	d8f0      	bhi.n	8005394 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	61fa      	str	r2, [r7, #28]
 80053b8:	69ba      	ldr	r2, [r7, #24]
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80053c2:	2215      	movs	r2, #21
 80053c4:	68f9      	ldr	r1, [r7, #12]
 80053c6:	6938      	ldr	r0, [r7, #16]
 80053c8:	f7ff f822 	bl	8004410 <_SendPacket>
  RECORD_END();
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f383 8811 	msr	BASEPRI, r3
}
 80053d2:	bf00      	nop
 80053d4:	3748      	adds	r7, #72	@ 0x48
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	20014348 	.word	0x20014348
 80053e0:	20014318 	.word	0x20014318

080053e4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80053e8:	4b07      	ldr	r3, [pc, #28]	@ (8005408 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80053ea:	6a1b      	ldr	r3, [r3, #32]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d008      	beq.n	8005402 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80053f0:	4b05      	ldr	r3, [pc, #20]	@ (8005408 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80053fa:	4b03      	ldr	r3, [pc, #12]	@ (8005408 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	4798      	blx	r3
  }
}
 8005402:	bf00      	nop
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20014318 	.word	0x20014318

0800540c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005414:	f3ef 8311 	mrs	r3, BASEPRI
 8005418:	f04f 0120 	mov.w	r1, #32
 800541c:	f381 8811 	msr	BASEPRI, r1
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	480b      	ldr	r0, [pc, #44]	@ (8005450 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8005424:	f7fe ff03 	bl	800422e <_PreparePacket>
 8005428:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800542a:	2280      	movs	r2, #128	@ 0x80
 800542c:	6879      	ldr	r1, [r7, #4]
 800542e:	6938      	ldr	r0, [r7, #16]
 8005430:	f7fe feb0 	bl	8004194 <_EncodeStr>
 8005434:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8005436:	220e      	movs	r2, #14
 8005438:	68f9      	ldr	r1, [r7, #12]
 800543a:	6938      	ldr	r0, [r7, #16]
 800543c:	f7fe ffe8 	bl	8004410 <_SendPacket>
  RECORD_END();
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	f383 8811 	msr	BASEPRI, r3
}
 8005446:	bf00      	nop
 8005448:	3718      	adds	r7, #24
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	20014348 	.word	0x20014348

08005454 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005454:	b590      	push	{r4, r7, lr}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800545a:	4b15      	ldr	r3, [pc, #84]	@ (80054b0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d01a      	beq.n	8005498 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8005462:	4b13      	ldr	r3, [pc, #76]	@ (80054b0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d015      	beq.n	8005498 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800546c:	4b10      	ldr	r3, [pc, #64]	@ (80054b0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4798      	blx	r3
 8005474:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005478:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800547a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	000a      	movs	r2, r1
 8005488:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800548a:	4613      	mov	r3, r2
 800548c:	461a      	mov	r2, r3
 800548e:	4621      	mov	r1, r4
 8005490:	200d      	movs	r0, #13
 8005492:	f7ff fced 	bl	8004e70 <SEGGER_SYSVIEW_RecordU32x2>
 8005496:	e006      	b.n	80054a6 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005498:	4b06      	ldr	r3, [pc, #24]	@ (80054b4 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4619      	mov	r1, r3
 800549e:	200c      	movs	r0, #12
 80054a0:	f7ff fcaa 	bl	8004df8 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80054a4:	bf00      	nop
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd90      	pop	{r4, r7, pc}
 80054ae:	bf00      	nop
 80054b0:	20014318 	.word	0x20014318
 80054b4:	e0001004 	.word	0xe0001004

080054b8 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80054be:	f3ef 8311 	mrs	r3, BASEPRI
 80054c2:	f04f 0120 	mov.w	r1, #32
 80054c6:	f381 8811 	msr	BASEPRI, r1
 80054ca:	60fb      	str	r3, [r7, #12]
 80054cc:	4819      	ldr	r0, [pc, #100]	@ (8005534 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80054ce:	f7fe feae 	bl	800422e <_PreparePacket>
 80054d2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80054d8:	4b17      	ldr	r3, [pc, #92]	@ (8005538 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054e0:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	617b      	str	r3, [r7, #20]
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	613b      	str	r3, [r7, #16]
 80054ea:	e00b      	b.n	8005504 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	b2da      	uxtb	r2, r3
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	1c59      	adds	r1, r3, #1
 80054f4:	6179      	str	r1, [r7, #20]
 80054f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	701a      	strb	r2, [r3, #0]
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	09db      	lsrs	r3, r3, #7
 8005502:	613b      	str	r3, [r7, #16]
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	2b7f      	cmp	r3, #127	@ 0x7f
 8005508:	d8f0      	bhi.n	80054ec <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	617a      	str	r2, [r7, #20]
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	b2d2      	uxtb	r2, r2
 8005514:	701a      	strb	r2, [r3, #0]
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800551a:	2202      	movs	r2, #2
 800551c:	6879      	ldr	r1, [r7, #4]
 800551e:	68b8      	ldr	r0, [r7, #8]
 8005520:	f7fe ff76 	bl	8004410 <_SendPacket>
  RECORD_END();
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f383 8811 	msr	BASEPRI, r3
}
 800552a:	bf00      	nop
 800552c:	3718      	adds	r7, #24
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	20014348 	.word	0x20014348
 8005538:	e000ed04 	.word	0xe000ed04

0800553c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005542:	f3ef 8311 	mrs	r3, BASEPRI
 8005546:	f04f 0120 	mov.w	r1, #32
 800554a:	f381 8811 	msr	BASEPRI, r1
 800554e:	607b      	str	r3, [r7, #4]
 8005550:	4807      	ldr	r0, [pc, #28]	@ (8005570 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005552:	f7fe fe6c 	bl	800422e <_PreparePacket>
 8005556:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005558:	2203      	movs	r2, #3
 800555a:	6839      	ldr	r1, [r7, #0]
 800555c:	6838      	ldr	r0, [r7, #0]
 800555e:	f7fe ff57 	bl	8004410 <_SendPacket>
  RECORD_END();
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f383 8811 	msr	BASEPRI, r3
}
 8005568:	bf00      	nop
 800556a:	3708      	adds	r7, #8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	20014348 	.word	0x20014348

08005574 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800557a:	f3ef 8311 	mrs	r3, BASEPRI
 800557e:	f04f 0120 	mov.w	r1, #32
 8005582:	f381 8811 	msr	BASEPRI, r1
 8005586:	607b      	str	r3, [r7, #4]
 8005588:	4807      	ldr	r0, [pc, #28]	@ (80055a8 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800558a:	f7fe fe50 	bl	800422e <_PreparePacket>
 800558e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005590:	2212      	movs	r2, #18
 8005592:	6839      	ldr	r1, [r7, #0]
 8005594:	6838      	ldr	r0, [r7, #0]
 8005596:	f7fe ff3b 	bl	8004410 <_SendPacket>
  RECORD_END();
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f383 8811 	msr	BASEPRI, r3
}
 80055a0:	bf00      	nop
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	20014348 	.word	0x20014348

080055ac <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80055b2:	f3ef 8311 	mrs	r3, BASEPRI
 80055b6:	f04f 0120 	mov.w	r1, #32
 80055ba:	f381 8811 	msr	BASEPRI, r1
 80055be:	607b      	str	r3, [r7, #4]
 80055c0:	4807      	ldr	r0, [pc, #28]	@ (80055e0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 80055c2:	f7fe fe34 	bl	800422e <_PreparePacket>
 80055c6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80055c8:	2211      	movs	r2, #17
 80055ca:	6839      	ldr	r1, [r7, #0]
 80055cc:	6838      	ldr	r0, [r7, #0]
 80055ce:	f7fe ff1f 	bl	8004410 <_SendPacket>
  RECORD_END();
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f383 8811 	msr	BASEPRI, r3
}
 80055d8:	bf00      	nop
 80055da:	3708      	adds	r7, #8
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	20014348 	.word	0x20014348

080055e4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b088      	sub	sp, #32
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80055ec:	f3ef 8311 	mrs	r3, BASEPRI
 80055f0:	f04f 0120 	mov.w	r1, #32
 80055f4:	f381 8811 	msr	BASEPRI, r1
 80055f8:	617b      	str	r3, [r7, #20]
 80055fa:	4819      	ldr	r0, [pc, #100]	@ (8005660 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80055fc:	f7fe fe17 	bl	800422e <_PreparePacket>
 8005600:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005606:	4b17      	ldr	r3, [pc, #92]	@ (8005664 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	61fb      	str	r3, [r7, #28]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	61bb      	str	r3, [r7, #24]
 8005618:	e00b      	b.n	8005632 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	b2da      	uxtb	r2, r3
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	1c59      	adds	r1, r3, #1
 8005622:	61f9      	str	r1, [r7, #28]
 8005624:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005628:	b2d2      	uxtb	r2, r2
 800562a:	701a      	strb	r2, [r3, #0]
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	09db      	lsrs	r3, r3, #7
 8005630:	61bb      	str	r3, [r7, #24]
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	2b7f      	cmp	r3, #127	@ 0x7f
 8005636:	d8f0      	bhi.n	800561a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005638:	69fb      	ldr	r3, [r7, #28]
 800563a:	1c5a      	adds	r2, r3, #1
 800563c:	61fa      	str	r2, [r7, #28]
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	701a      	strb	r2, [r3, #0]
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005648:	2208      	movs	r2, #8
 800564a:	68f9      	ldr	r1, [r7, #12]
 800564c:	6938      	ldr	r0, [r7, #16]
 800564e:	f7fe fedf 	bl	8004410 <_SendPacket>
  RECORD_END();
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f383 8811 	msr	BASEPRI, r3
}
 8005658:	bf00      	nop
 800565a:	3720      	adds	r7, #32
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20014348 	.word	0x20014348
 8005664:	20014318 	.word	0x20014318

08005668 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005670:	f3ef 8311 	mrs	r3, BASEPRI
 8005674:	f04f 0120 	mov.w	r1, #32
 8005678:	f381 8811 	msr	BASEPRI, r1
 800567c:	617b      	str	r3, [r7, #20]
 800567e:	4819      	ldr	r0, [pc, #100]	@ (80056e4 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005680:	f7fe fdd5 	bl	800422e <_PreparePacket>
 8005684:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800568a:	4b17      	ldr	r3, [pc, #92]	@ (80056e8 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	61fb      	str	r3, [r7, #28]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	61bb      	str	r3, [r7, #24]
 800569c:	e00b      	b.n	80056b6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	1c59      	adds	r1, r3, #1
 80056a6:	61f9      	str	r1, [r7, #28]
 80056a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80056ac:	b2d2      	uxtb	r2, r2
 80056ae:	701a      	strb	r2, [r3, #0]
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	09db      	lsrs	r3, r3, #7
 80056b4:	61bb      	str	r3, [r7, #24]
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80056ba:	d8f0      	bhi.n	800569e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	1c5a      	adds	r2, r3, #1
 80056c0:	61fa      	str	r2, [r7, #28]
 80056c2:	69ba      	ldr	r2, [r7, #24]
 80056c4:	b2d2      	uxtb	r2, r2
 80056c6:	701a      	strb	r2, [r3, #0]
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80056cc:	2204      	movs	r2, #4
 80056ce:	68f9      	ldr	r1, [r7, #12]
 80056d0:	6938      	ldr	r0, [r7, #16]
 80056d2:	f7fe fe9d 	bl	8004410 <_SendPacket>
  RECORD_END();
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f383 8811 	msr	BASEPRI, r3
}
 80056dc:	bf00      	nop
 80056de:	3720      	adds	r7, #32
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	20014348 	.word	0x20014348
 80056e8:	20014318 	.word	0x20014318

080056ec <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b088      	sub	sp, #32
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80056f4:	f3ef 8311 	mrs	r3, BASEPRI
 80056f8:	f04f 0120 	mov.w	r1, #32
 80056fc:	f381 8811 	msr	BASEPRI, r1
 8005700:	617b      	str	r3, [r7, #20]
 8005702:	4819      	ldr	r0, [pc, #100]	@ (8005768 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005704:	f7fe fd93 	bl	800422e <_PreparePacket>
 8005708:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800570e:	4b17      	ldr	r3, [pc, #92]	@ (800576c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	61fb      	str	r3, [r7, #28]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	61bb      	str	r3, [r7, #24]
 8005720:	e00b      	b.n	800573a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	b2da      	uxtb	r2, r3
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	1c59      	adds	r1, r3, #1
 800572a:	61f9      	str	r1, [r7, #28]
 800572c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005730:	b2d2      	uxtb	r2, r2
 8005732:	701a      	strb	r2, [r3, #0]
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	09db      	lsrs	r3, r3, #7
 8005738:	61bb      	str	r3, [r7, #24]
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	2b7f      	cmp	r3, #127	@ 0x7f
 800573e:	d8f0      	bhi.n	8005722 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	61fa      	str	r2, [r7, #28]
 8005746:	69ba      	ldr	r2, [r7, #24]
 8005748:	b2d2      	uxtb	r2, r2
 800574a:	701a      	strb	r2, [r3, #0]
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005750:	2206      	movs	r2, #6
 8005752:	68f9      	ldr	r1, [r7, #12]
 8005754:	6938      	ldr	r0, [r7, #16]
 8005756:	f7fe fe5b 	bl	8004410 <_SendPacket>
  RECORD_END();
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f383 8811 	msr	BASEPRI, r3
}
 8005760:	bf00      	nop
 8005762:	3720      	adds	r7, #32
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	20014348 	.word	0x20014348
 800576c:	20014318 	.word	0x20014318

08005770 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005770:	b580      	push	{r7, lr}
 8005772:	b08c      	sub	sp, #48	@ 0x30
 8005774:	af00      	add	r7, sp, #0
 8005776:	4603      	mov	r3, r0
 8005778:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800577a:	4b3b      	ldr	r3, [pc, #236]	@ (8005868 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d06d      	beq.n	800585e <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005782:	4b39      	ldr	r3, [pc, #228]	@ (8005868 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005788:	2300      	movs	r3, #0
 800578a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800578c:	e008      	b.n	80057a0 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800578e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8005794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005796:	2b00      	cmp	r3, #0
 8005798:	d007      	beq.n	80057aa <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800579a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579c:	3301      	adds	r3, #1
 800579e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057a0:	79fb      	ldrb	r3, [r7, #7]
 80057a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d3f2      	bcc.n	800578e <SEGGER_SYSVIEW_SendModule+0x1e>
 80057a8:	e000      	b.n	80057ac <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80057aa:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80057ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d055      	beq.n	800585e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80057b2:	f3ef 8311 	mrs	r3, BASEPRI
 80057b6:	f04f 0120 	mov.w	r1, #32
 80057ba:	f381 8811 	msr	BASEPRI, r1
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	482a      	ldr	r0, [pc, #168]	@ (800586c <SEGGER_SYSVIEW_SendModule+0xfc>)
 80057c2:	f7fe fd34 	bl	800422e <_PreparePacket>
 80057c6:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80057d0:	79fb      	ldrb	r3, [r7, #7]
 80057d2:	623b      	str	r3, [r7, #32]
 80057d4:	e00b      	b.n	80057ee <SEGGER_SYSVIEW_SendModule+0x7e>
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	1c59      	adds	r1, r3, #1
 80057de:	6279      	str	r1, [r7, #36]	@ 0x24
 80057e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80057e4:	b2d2      	uxtb	r2, r2
 80057e6:	701a      	strb	r2, [r3, #0]
 80057e8:	6a3b      	ldr	r3, [r7, #32]
 80057ea:	09db      	lsrs	r3, r3, #7
 80057ec:	623b      	str	r3, [r7, #32]
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80057f2:	d8f0      	bhi.n	80057d6 <SEGGER_SYSVIEW_SendModule+0x66>
 80057f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f6:	1c5a      	adds	r2, r3, #1
 80057f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80057fa:	6a3a      	ldr	r2, [r7, #32]
 80057fc:	b2d2      	uxtb	r2, r2
 80057fe:	701a      	strb	r2, [r3, #0]
 8005800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005802:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	61fb      	str	r3, [r7, #28]
 8005808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	61bb      	str	r3, [r7, #24]
 800580e:	e00b      	b.n	8005828 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	b2da      	uxtb	r2, r3
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	1c59      	adds	r1, r3, #1
 8005818:	61f9      	str	r1, [r7, #28]
 800581a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	701a      	strb	r2, [r3, #0]
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	09db      	lsrs	r3, r3, #7
 8005826:	61bb      	str	r3, [r7, #24]
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	2b7f      	cmp	r3, #127	@ 0x7f
 800582c:	d8f0      	bhi.n	8005810 <SEGGER_SYSVIEW_SendModule+0xa0>
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	61fa      	str	r2, [r7, #28]
 8005834:	69ba      	ldr	r2, [r7, #24]
 8005836:	b2d2      	uxtb	r2, r2
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800583e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2280      	movs	r2, #128	@ 0x80
 8005844:	4619      	mov	r1, r3
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f7fe fca4 	bl	8004194 <_EncodeStr>
 800584c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800584e:	2216      	movs	r2, #22
 8005850:	68f9      	ldr	r1, [r7, #12]
 8005852:	6938      	ldr	r0, [r7, #16]
 8005854:	f7fe fddc 	bl	8004410 <_SendPacket>
      RECORD_END();
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800585e:	bf00      	nop
 8005860:	3730      	adds	r7, #48	@ 0x30
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	20014340 	.word	0x20014340
 800586c:	20014348 	.word	0x20014348

08005870 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005876:	4b0c      	ldr	r3, [pc, #48]	@ (80058a8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00f      	beq.n	800589e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800587e:	4b0a      	ldr	r3, [pc, #40]	@ (80058a8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d002      	beq.n	8005892 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1f2      	bne.n	8005884 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800589e:	bf00      	nop
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	20014340 	.word	0x20014340

080058ac <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80058b2:	f3ef 8311 	mrs	r3, BASEPRI
 80058b6:	f04f 0120 	mov.w	r1, #32
 80058ba:	f381 8811 	msr	BASEPRI, r1
 80058be:	60fb      	str	r3, [r7, #12]
 80058c0:	4817      	ldr	r0, [pc, #92]	@ (8005920 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80058c2:	f7fe fcb4 	bl	800422e <_PreparePacket>
 80058c6:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	4b14      	ldr	r3, [pc, #80]	@ (8005924 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	613b      	str	r3, [r7, #16]
 80058d6:	e00b      	b.n	80058f0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	b2da      	uxtb	r2, r3
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	1c59      	adds	r1, r3, #1
 80058e0:	6179      	str	r1, [r7, #20]
 80058e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	09db      	lsrs	r3, r3, #7
 80058ee:	613b      	str	r3, [r7, #16]
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80058f4:	d8f0      	bhi.n	80058d8 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	617a      	str	r2, [r7, #20]
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	b2d2      	uxtb	r2, r2
 8005900:	701a      	strb	r2, [r3, #0]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005906:	221b      	movs	r2, #27
 8005908:	6879      	ldr	r1, [r7, #4]
 800590a:	68b8      	ldr	r0, [r7, #8]
 800590c:	f7fe fd80 	bl	8004410 <_SendPacket>
  RECORD_END();
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f383 8811 	msr	BASEPRI, r3
}
 8005916:	bf00      	nop
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	20014348 	.word	0x20014348
 8005924:	20014344 	.word	0x20014344

08005928 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8005928:	b40f      	push	{r0, r1, r2, r3}
 800592a:	b580      	push	{r7, lr}
 800592c:	b082      	sub	sp, #8
 800592e:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8005930:	f107 0314 	add.w	r3, r7, #20
 8005934:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8005936:	1d3b      	adds	r3, r7, #4
 8005938:	461a      	mov	r2, r3
 800593a:	2100      	movs	r1, #0
 800593c:	6938      	ldr	r0, [r7, #16]
 800593e:	f7fe fff1 	bl	8004924 <_VPrintTarget>
  va_end(ParamList);
}
 8005942:	bf00      	nop
 8005944:	3708      	adds	r7, #8
 8005946:	46bd      	mov	sp, r7
 8005948:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800594c:	b004      	add	sp, #16
 800594e:	4770      	bx	lr

08005950 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005950:	b580      	push	{r7, lr}
 8005952:	b08a      	sub	sp, #40	@ 0x28
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005958:	f3ef 8311 	mrs	r3, BASEPRI
 800595c:	f04f 0120 	mov.w	r1, #32
 8005960:	f381 8811 	msr	BASEPRI, r1
 8005964:	617b      	str	r3, [r7, #20]
 8005966:	4827      	ldr	r0, [pc, #156]	@ (8005a04 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005968:	f7fe fc61 	bl	800422e <_PreparePacket>
 800596c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800596e:	2280      	movs	r2, #128	@ 0x80
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	6938      	ldr	r0, [r7, #16]
 8005974:	f7fe fc0e 	bl	8004194 <_EncodeStr>
 8005978:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24
 800597e:	2301      	movs	r3, #1
 8005980:	623b      	str	r3, [r7, #32]
 8005982:	e00b      	b.n	800599c <SEGGER_SYSVIEW_Warn+0x4c>
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	b2da      	uxtb	r2, r3
 8005988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598a:	1c59      	adds	r1, r3, #1
 800598c:	6279      	str	r1, [r7, #36]	@ 0x24
 800598e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005992:	b2d2      	uxtb	r2, r2
 8005994:	701a      	strb	r2, [r3, #0]
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	09db      	lsrs	r3, r3, #7
 800599a:	623b      	str	r3, [r7, #32]
 800599c:	6a3b      	ldr	r3, [r7, #32]
 800599e:	2b7f      	cmp	r3, #127	@ 0x7f
 80059a0:	d8f0      	bhi.n	8005984 <SEGGER_SYSVIEW_Warn+0x34>
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	627a      	str	r2, [r7, #36]	@ 0x24
 80059a8:	6a3a      	ldr	r2, [r7, #32]
 80059aa:	b2d2      	uxtb	r2, r2
 80059ac:	701a      	strb	r2, [r3, #0]
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	61fb      	str	r3, [r7, #28]
 80059b6:	2300      	movs	r3, #0
 80059b8:	61bb      	str	r3, [r7, #24]
 80059ba:	e00b      	b.n	80059d4 <SEGGER_SYSVIEW_Warn+0x84>
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	b2da      	uxtb	r2, r3
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	1c59      	adds	r1, r3, #1
 80059c4:	61f9      	str	r1, [r7, #28]
 80059c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80059ca:	b2d2      	uxtb	r2, r2
 80059cc:	701a      	strb	r2, [r3, #0]
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	09db      	lsrs	r3, r3, #7
 80059d2:	61bb      	str	r3, [r7, #24]
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80059d8:	d8f0      	bhi.n	80059bc <SEGGER_SYSVIEW_Warn+0x6c>
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	1c5a      	adds	r2, r3, #1
 80059de:	61fa      	str	r2, [r7, #28]
 80059e0:	69ba      	ldr	r2, [r7, #24]
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	701a      	strb	r2, [r3, #0]
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80059ea:	221a      	movs	r2, #26
 80059ec:	68f9      	ldr	r1, [r7, #12]
 80059ee:	6938      	ldr	r0, [r7, #16]
 80059f0:	f7fe fd0e 	bl	8004410 <_SendPacket>
  RECORD_END();
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f383 8811 	msr	BASEPRI, r3
}
 80059fa:	bf00      	nop
 80059fc:	3728      	adds	r7, #40	@ 0x28
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	20014348 	.word	0x20014348

08005a08 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005a0c:	4b13      	ldr	r3, [pc, #76]	@ (8005a5c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005a0e:	7e1b      	ldrb	r3, [r3, #24]
 8005a10:	4619      	mov	r1, r3
 8005a12:	4a13      	ldr	r2, [pc, #76]	@ (8005a60 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005a14:	460b      	mov	r3, r1
 8005a16:	005b      	lsls	r3, r3, #1
 8005a18:	440b      	add	r3, r1
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	4413      	add	r3, r2
 8005a1e:	336c      	adds	r3, #108	@ 0x6c
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	4b0e      	ldr	r3, [pc, #56]	@ (8005a5c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005a24:	7e1b      	ldrb	r3, [r3, #24]
 8005a26:	4618      	mov	r0, r3
 8005a28:	490d      	ldr	r1, [pc, #52]	@ (8005a60 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	4403      	add	r3, r0
 8005a30:	00db      	lsls	r3, r3, #3
 8005a32:	440b      	add	r3, r1
 8005a34:	3370      	adds	r3, #112	@ 0x70
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d00b      	beq.n	8005a54 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005a3c:	4b07      	ldr	r3, [pc, #28]	@ (8005a5c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005a3e:	789b      	ldrb	r3, [r3, #2]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d107      	bne.n	8005a54 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005a44:	4b05      	ldr	r3, [pc, #20]	@ (8005a5c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005a46:	2201      	movs	r2, #1
 8005a48:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005a4a:	f7fe fbfd 	bl	8004248 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005a4e:	4b03      	ldr	r3, [pc, #12]	@ (8005a5c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8005a54:	4b01      	ldr	r3, [pc, #4]	@ (8005a5c <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005a56:	781b      	ldrb	r3, [r3, #0]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	20014318 	.word	0x20014318
 8005a60:	20012e58 	.word	0x20012e58

08005a64 <memcmp>:
 8005a64:	b510      	push	{r4, lr}
 8005a66:	3901      	subs	r1, #1
 8005a68:	4402      	add	r2, r0
 8005a6a:	4290      	cmp	r0, r2
 8005a6c:	d101      	bne.n	8005a72 <memcmp+0xe>
 8005a6e:	2000      	movs	r0, #0
 8005a70:	e005      	b.n	8005a7e <memcmp+0x1a>
 8005a72:	7803      	ldrb	r3, [r0, #0]
 8005a74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005a78:	42a3      	cmp	r3, r4
 8005a7a:	d001      	beq.n	8005a80 <memcmp+0x1c>
 8005a7c:	1b18      	subs	r0, r3, r4
 8005a7e:	bd10      	pop	{r4, pc}
 8005a80:	3001      	adds	r0, #1
 8005a82:	e7f2      	b.n	8005a6a <memcmp+0x6>

08005a84 <memset>:
 8005a84:	4402      	add	r2, r0
 8005a86:	4603      	mov	r3, r0
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d100      	bne.n	8005a8e <memset+0xa>
 8005a8c:	4770      	bx	lr
 8005a8e:	f803 1b01 	strb.w	r1, [r3], #1
 8005a92:	e7f9      	b.n	8005a88 <memset+0x4>

08005a94 <__libc_init_array>:
 8005a94:	b570      	push	{r4, r5, r6, lr}
 8005a96:	4d0d      	ldr	r5, [pc, #52]	@ (8005acc <__libc_init_array+0x38>)
 8005a98:	4c0d      	ldr	r4, [pc, #52]	@ (8005ad0 <__libc_init_array+0x3c>)
 8005a9a:	1b64      	subs	r4, r4, r5
 8005a9c:	10a4      	asrs	r4, r4, #2
 8005a9e:	2600      	movs	r6, #0
 8005aa0:	42a6      	cmp	r6, r4
 8005aa2:	d109      	bne.n	8005ab8 <__libc_init_array+0x24>
 8005aa4:	4d0b      	ldr	r5, [pc, #44]	@ (8005ad4 <__libc_init_array+0x40>)
 8005aa6:	4c0c      	ldr	r4, [pc, #48]	@ (8005ad8 <__libc_init_array+0x44>)
 8005aa8:	f000 f826 	bl	8005af8 <_init>
 8005aac:	1b64      	subs	r4, r4, r5
 8005aae:	10a4      	asrs	r4, r4, #2
 8005ab0:	2600      	movs	r6, #0
 8005ab2:	42a6      	cmp	r6, r4
 8005ab4:	d105      	bne.n	8005ac2 <__libc_init_array+0x2e>
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005abc:	4798      	blx	r3
 8005abe:	3601      	adds	r6, #1
 8005ac0:	e7ee      	b.n	8005aa0 <__libc_init_array+0xc>
 8005ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ac6:	4798      	blx	r3
 8005ac8:	3601      	adds	r6, #1
 8005aca:	e7f2      	b.n	8005ab2 <__libc_init_array+0x1e>
 8005acc:	08005c9c 	.word	0x08005c9c
 8005ad0:	08005c9c 	.word	0x08005c9c
 8005ad4:	08005c9c 	.word	0x08005c9c
 8005ad8:	08005ca0 	.word	0x08005ca0

08005adc <memcpy>:
 8005adc:	440a      	add	r2, r1
 8005ade:	4291      	cmp	r1, r2
 8005ae0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ae4:	d100      	bne.n	8005ae8 <memcpy+0xc>
 8005ae6:	4770      	bx	lr
 8005ae8:	b510      	push	{r4, lr}
 8005aea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005aee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005af2:	4291      	cmp	r1, r2
 8005af4:	d1f9      	bne.n	8005aea <memcpy+0xe>
 8005af6:	bd10      	pop	{r4, pc}

08005af8 <_init>:
 8005af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afa:	bf00      	nop
 8005afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005afe:	bc08      	pop	{r3}
 8005b00:	469e      	mov	lr, r3
 8005b02:	4770      	bx	lr

08005b04 <_fini>:
 8005b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b06:	bf00      	nop
 8005b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b0a:	bc08      	pop	{r3}
 8005b0c:	469e      	mov	lr, r3
 8005b0e:	4770      	bx	lr
