0.6
2018.3
Dec  7 2018
00:33:28
E:/arch/my_files/SSC_CS145/project_files/projects/lab05/lab05.srcs/sources_1/new/Shift.v,1622535131,verilog,,E:/arch/my_files/SSC_CS145/project_files/projects/lab05/lab05.srcs/sim_1/imports/new/DataMemory_tb.v,,Shift,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sim_1/imports/new/DataMemory_tb.v,1621994822,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sim_1/new/Top_tb.v,,DataMemory_tb,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sim_1/new/Top_tb.v,1622539656,verilog,,,,Top_tb,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/ALU.v,1622533029,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1622533435,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/Ctr.v,1622540846,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/InstMemory.v,,Ctr,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/DataMemory.v,1624365157,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sim_1/imports/new/DataMemory_tb.v,,DataMemory,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/Registers.v,1621990051,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/Signext.v,,Registers,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/Signext.v,1621394882,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Top.v,,Signext,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/InstMemory.v,1621999587,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Mux32.v,,InstMemory,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Mux32.v,1621999735,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Mux5.v,,Mux32,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Mux5.v,1621999812,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/Registers.v,,Mux5,,,,,,,,
E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Top.v,1622002431,verilog,,E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/DataMemory.v,,Top,,,,,,,,
