strict digraph  {
"0 /nncf_model_input" [id=0, label="nncf_model_input_#0", scope="", style=filled, type=nncf_model_input];
"1 AsymmetricQuantizer/asymmetric_quantize" [color=green, id=1, label="AFQ_[B:8 M:A SGN:S PC:N]_#1_G1", scope=AsymmetricQuantizer, style=filled, type=asymmetric_quantize];
"2 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=2, label="WFQ_[B:8 M:S SGN:S PC:Y]_#2_G1", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d" [color=lightblue, id=3, label="conv2d_k3x3_PAD_#3", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]", style=filled, type=conv2d];
"4 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU" [id=4, label="RELU_#4", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]", style=filled, type=RELU];
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize" [color=red, id=5, label="AFQ_[B:4 M:S SGN:U PC:N]_#5_G2", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=6, label="WFQ_[B:4 M:S SGN:S PC:Y]_#6_G2", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d" [color=lightblue, id=7, label="conv2d_k3x3_PAD_#7", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]", style=filled, type=conv2d];
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU" [id=8, label="RELU_#8", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]", style=filled, type=RELU];
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=9, label="AFQ_[B:8 M:A SGN:S PC:N]_#9_G3", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d" [id=10, label="max_pool2d_#10", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]", style=filled, type=max_pool2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=11, label="WFQ_[B:8 M:S SGN:S PC:Y]_#11_G3", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d" [color=lightblue, id=12, label="conv2d_k3x3_PAD_#12", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]", style=filled, type=conv2d];
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU" [id=13, label="RELU_#13", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]", style=filled, type=RELU];
"14 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize" [color=red, id=14, label="AFQ_[B:4 M:S SGN:U PC:N]_#14_G4", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=15, label="WFQ_[B:4 M:S SGN:S PC:Y]_#15_G4", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d" [color=lightblue, id=16, label="conv2d_k3x3_PAD_#16", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]", style=filled, type=conv2d];
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU" [id=17, label="RELU_#17", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]", style=filled, type=RELU];
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize" [color=red, id=18, label="AFQ_[B:4 M:S SGN:U PC:N]_#18_G5", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"19 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d" [id=19, label="max_pool2d_#19", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]", style=filled, type=max_pool2d];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=20, label="WFQ_[B:4 M:S SGN:S PC:Y]_#20_G5", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d" [color=lightblue, id=21, label="conv2d_k3x3_PAD_#21", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]", style=filled, type=conv2d];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU" [id=22, label="RELU_#22", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]", style=filled, type=RELU];
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=23, label="AFQ_[B:8 M:A SGN:S PC:N]_#23_G6", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=24, label="WFQ_[B:8 M:S SGN:S PC:Y]_#24_G6", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d" [color=lightblue, id=25, label="conv2d_k3x3_PAD_#25", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]", style=filled, type=conv2d];
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU" [id=26, label="RELU_#26", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]", style=filled, type=RELU];
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize" [color=red, id=27, label="AFQ_[B:4 M:S SGN:U PC:N]_#27_G7", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=28, label="WFQ_[B:4 M:S SGN:S PC:Y]_#28_G7", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d" [color=lightblue, id=29, label="conv2d_k3x3_PAD_#29", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]", style=filled, type=conv2d];
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU" [id=30, label="RELU_#30", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]", style=filled, type=RELU];
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" [color=red, id=31, label="AFQ_[B:4 M:S SGN:U PC:N]_#31_G8", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"32 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d" [id=32, label="max_pool2d_#32", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]", style=filled, type=max_pool2d];
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=33, label="WFQ_[B:4 M:S SGN:S PC:Y]_#33_G8", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d" [color=lightblue, id=34, label="conv2d_k3x3_PAD_#34", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]", style=filled, type=conv2d];
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU" [id=35, label="RELU_#35", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]", style=filled, type=RELU];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize" [color=red, id=36, label="AFQ_[B:4 M:S SGN:U PC:N]_#36_G9", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=37, label="WFQ_[B:4 M:S SGN:S PC:Y]_#37_G9", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d" [color=lightblue, id=38, label="conv2d_k3x3_PAD_#38", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]", style=filled, type=conv2d];
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU" [id=39, label="RELU_#39", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]", style=filled, type=RELU];
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize" [color=red, id=40, label="AFQ_[B:4 M:S SGN:U PC:N]_#40_G10", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=41, label="WFQ_[B:4 M:S SGN:S PC:Y]_#41_G10", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d" [color=lightblue, id=42, label="conv2d_k3x3_PAD_#42", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]", style=filled, type=conv2d];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU" [id=43, label="RELU_#43", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]", style=filled, type=RELU];
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=44, label="AFQ_[B:8 M:A SGN:S PC:N]_#44_G27", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"45 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d" [id=45, label="max_pool2d_#45", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]", style=filled, type=max_pool2d];
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=46, label="WFQ_[B:4 M:S SGN:S PC:Y]_#46_G27", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d" [color=lightblue, id=47, label="conv2d_k3x3_PAD_#47", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]", style=filled, type=conv2d];
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU" [id=48, label="RELU_#48", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]", style=filled, type=RELU];
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize" [color=red, id=49, label="AFQ_[B:4 M:S SGN:U PC:N]_#49_G11", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=50, label="WFQ_[B:4 M:S SGN:S PC:Y]_#50_G11", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d" [color=lightblue, id=51, label="conv2d_k3x3_PAD_#51", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]", style=filled, type=conv2d];
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU" [id=52, label="RELU_#52", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]", style=filled, type=RELU];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize" [color=red, id=53, label="AFQ_[B:4 M:S SGN:U PC:N]_#53_G12", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=54, label="WFQ_[B:4 M:S SGN:S PC:Y]_#54_G12", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d" [color=lightblue, id=55, label="conv2d_k3x3_PAD_#55", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]", style=filled, type=conv2d];
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU" [id=56, label="RELU_#56", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]", style=filled, type=RELU];
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=57, label="AFQ_[B:8 M:A SGN:S PC:N]_#57_G13", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"58 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d" [id=58, label="max_pool2d_#58", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]", style=filled, type=max_pool2d];
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=59, label="WFQ_[B:8 M:S SGN:S PC:Y]_#59_G13", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d" [color=lightblue, id=60, label="conv2d_k3x3_PAD_#60", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]", style=filled, type=conv2d];
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" [id=61, label="RELU_#61", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]", style=filled, type=RELU];
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=62, label="AFQ_[B:8 M:A SGN:S PC:N]_#62_G14", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=63, label="WFQ_[B:8 M:S SGN:S PC:Y]_#63_G14", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d" [color=lightblue, id=64, label="conv2d_k1x1_PAD_#64", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]", style=filled, type=conv2d];
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU" [id=65, label="RELU_#65", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]", style=filled, type=RELU];
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" [color=red, id=66, label="AFQ_[B:4 M:S SGN:U PC:N]_#66_G21", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"67 SSD_VGG/NNCFUserL2Norm[L2Norm]/div" [id=67, label="div_#67", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=div];
"68 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize" [color=red, id=68, label="AFQ_[B:4 M:S SGN:U PC:N]_#68_G0", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"69 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul__" [id=69, label="__rmul___#69", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=__rmul__];
"70 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=70, label="AFQ_[B:8 M:A SGN:S PC:N]_#70_G20", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"71 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=71, label="WFQ_[B:4 M:S SGN:S PC:Y]_#71_G21", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"72 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d" [color=lightblue, id=72, label="conv2d_k1x1_#72", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]", style=filled, type=conv2d];
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU" [id=73, label="RELU_#73", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[1]", style=filled, type=RELU];
"74 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=74, label="AFQ_[B:8 M:A SGN:S PC:N]_#74_G15", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"75 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=75, label="WFQ_[B:8 M:S SGN:S PC:Y]_#75_G15", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"76 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d" [color=lightblue, id=76, label="conv2d_k1x1_PAD_#76", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]", style=filled, type=conv2d];
"77 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU" [id=77, label="RELU_#77", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[3]", style=filled, type=RELU];
"78 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" [color=red, id=78, label="AFQ_[B:4 M:S SGN:U PC:N]_#78_G22", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"79 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=79, label="WFQ_[B:8 M:S SGN:S PC:Y]_#79_G22", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"80 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d" [color=lightblue, id=80, label="conv2d_k1x1_#80", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]", style=filled, type=conv2d];
"81 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" [id=81, label="RELU_#81", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[5]", style=filled, type=RELU];
"82 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize" [color=red, id=82, label="AFQ_[B:4 M:S SGN:U PC:N]_#82_G16", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=83, label="WFQ_[B:4 M:S SGN:S PC:Y]_#83_G16", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d" [color=lightblue, id=84, label="conv2d_k1x1_PAD_#84", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]", style=filled, type=conv2d];
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU" [id=85, label="RELU_#85", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[7]", style=filled, type=RELU];
"86 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" [color=red, id=86, label="AFQ_[B:4 M:S SGN:U PC:N]_#86_G23", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=87, label="WFQ_[B:8 M:S SGN:S PC:Y]_#87_G23", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d" [color=lightblue, id=88, label="conv2d_k1x1_#88", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]", style=filled, type=conv2d];
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU" [id=89, label="RELU_#89", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[9]", style=filled, type=RELU];
"90 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize" [color=red, id=90, label="AFQ_[B:4 M:S SGN:U PC:N]_#90_G17", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=91, label="WFQ_[B:4 M:S SGN:S PC:Y]_#91_G17", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d" [color=lightblue, id=92, label="conv2d_k1x1_PAD_#92", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]", style=filled, type=conv2d];
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" [id=93, label="RELU_#93", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[11]", style=filled, type=RELU];
"94 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" [color=red, id=94, label="AFQ_[B:4 M:S SGN:U PC:N]_#94_G24", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=95, label="WFQ_[B:4 M:S SGN:S PC:Y]_#95_G24", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d" [color=lightblue, id=96, label="conv2d_k1x1_#96", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]", style=filled, type=conv2d];
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU" [id=97, label="RELU_#97", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[13]", style=filled, type=RELU];
"98 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=98, label="AFQ_[B:8 M:A SGN:S PC:N]_#98_G18", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=99, label="WFQ_[B:8 M:S SGN:S PC:Y]_#99_G18", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d" [color=lightblue, id=100, label="conv2d_k1x1_PAD_#100", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]", style=filled, type=conv2d];
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU" [id=101, label="RELU_#101", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[15]", style=filled, type=RELU];
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" [color=red, id=102, label="AFQ_[B:4 M:S SGN:U PC:N]_#102_G25", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=103, label="WFQ_[B:4 M:S SGN:S PC:Y]_#103_G25", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d" [color=lightblue, id=104, label="conv2d_k1x1_#104", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]", style=filled, type=conv2d];
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" [id=105, label="RELU_#105", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[17]", style=filled, type=RELU];
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize" [color=red, id=106, label="AFQ_[B:4 M:S SGN:U PC:N]_#106_G19", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=107, label="WFQ_[B:4 M:S SGN:S PC:Y]_#107_G19", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d" [color=lightblue, id=108, label="conv2d_k4x4_PAD_#108", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]", style=filled, type=conv2d];
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU" [id=109, label="RELU_#109", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[19]", style=filled, type=RELU];
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize" [color=red, id=110, label="AFQ_[B:4 M:S SGN:U PC:N]_#110_G26", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"111 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=111, label="WFQ_[B:8 M:S SGN:S PC:Y]_#111_G20", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"112 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=112, label="conv2d_k3x3_PAD_#112", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]", style=filled, type=conv2d];
"113 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=113, label="WFQ_[B:8 M:S SGN:S PC:Y]_#113_G20", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"114 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=114, label="conv2d_k3x3_PAD_#114", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]", style=filled, type=conv2d];
"115 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=115, label="WFQ_[B:4 M:S SGN:S PC:Y]_#115_G21", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=116, label="conv2d_k3x3_PAD_#116", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]", style=filled, type=conv2d];
"117 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=117, label="WFQ_[B:4 M:S SGN:S PC:Y]_#117_G21", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=118, label="conv2d_k3x3_PAD_#118", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]", style=filled, type=conv2d];
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=119, label="WFQ_[B:4 M:S SGN:S PC:Y]_#119_G22", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=120, label="conv2d_k3x3_PAD_#120", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]", style=filled, type=conv2d];
"121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=121, label="WFQ_[B:4 M:S SGN:S PC:Y]_#121_G22", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=122, label="conv2d_k3x3_PAD_#122", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]", style=filled, type=conv2d];
"123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=123, label="WFQ_[B:4 M:S SGN:S PC:Y]_#123_G23", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=124, label="conv2d_k3x3_PAD_#124", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]", style=filled, type=conv2d];
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=125, label="WFQ_[B:8 M:S SGN:S PC:Y]_#125_G23", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=126, label="conv2d_k3x3_PAD_#126", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]", style=filled, type=conv2d];
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=127, label="WFQ_[B:8 M:S SGN:S PC:Y]_#127_G24", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=128, label="conv2d_k3x3_PAD_#128", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]", style=filled, type=conv2d];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=129, label="WFQ_[B:4 M:S SGN:S PC:Y]_#129_G24", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=130, label="conv2d_k3x3_PAD_#130", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]", style=filled, type=conv2d];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=131, label="WFQ_[B:4 M:S SGN:S PC:Y]_#131_G25", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=132, label="conv2d_k3x3_PAD_#132", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]", style=filled, type=conv2d];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=133, label="WFQ_[B:8 M:S SGN:S PC:Y]_#133_G25", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=134, label="conv2d_k3x3_PAD_#134", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]", style=filled, type=conv2d];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=135, label="WFQ_[B:8 M:S SGN:S PC:Y]_#135_G26", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=136, label="conv2d_k3x3_PAD_#136", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]", style=filled, type=conv2d];
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=137, label="WFQ_[B:4 M:S SGN:S PC:Y]_#137_G26", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=138, label="conv2d_k3x3_PAD_#138", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]", style=filled, type=conv2d];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/cat" [id=139, label="cat_#139", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=cat];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/cat" [id=140, label="cat_#140", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=cat];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/softmax" [id=141, label="softmax_#141", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=softmax];
"142 /nncf_model_output" [id=142, label="nncf_model_output_#142", scope="", style=filled, type=nncf_model_output];
"143 /nncf_model_output" [id=143, label="nncf_model_output_#143", scope="", style=filled, type=nncf_model_output];
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"0 /nncf_model_input" -> "1 AsymmetricQuantizer/asymmetric_quantize";
"1 AsymmetricQuantizer/asymmetric_quantize" -> "3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d";
"2 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d";
"3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d" -> "4 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU";
"4 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU" -> "5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize";
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize" -> "7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d";
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d";
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d" -> "8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU";
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU" -> "9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize";
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize" -> "10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d";
"10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d" -> "12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d";
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d";
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d" -> "13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU";
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU" -> "14 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize";
"14 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d" -> "17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU";
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU" -> "18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize";
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize" -> "19 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d";
"19 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU" -> "23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize";
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d";
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d" -> "26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU";
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU" -> "27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize";
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize" -> "29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d";
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d";
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d" -> "30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU";
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU" -> "31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize";
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "32 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d";
"32 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d";
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d" -> "35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU";
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize";
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d";
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d";
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d" -> "39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU";
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU" -> "40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize";
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d" -> "43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU";
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU" -> "44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize";
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize" -> "45 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d";
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize" -> "67 SSD_VGG/NNCFUserL2Norm[L2Norm]/div";
"45 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d" -> "47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d";
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d";
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d" -> "48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU";
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU" -> "49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d";
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d" -> "52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU";
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU" -> "53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize";
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize" -> "55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d";
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d";
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d" -> "56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU";
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU" -> "57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize";
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize" -> "58 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d";
"58 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d";
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d";
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d" -> "61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU";
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" -> "62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize";
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d";
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d" -> "65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU";
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU" -> "66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" -> "72 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" -> "116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" -> "118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"67 SSD_VGG/NNCFUserL2Norm[L2Norm]/div" -> "68 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize";
"68 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize" -> "69 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul__";
"69 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul__" -> "70 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize";
"70 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" -> "112 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d";
"70 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" -> "114 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d";
"71 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "72 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d";
"72 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d" -> "73 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU";
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU" -> "74 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize";
"74 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize" -> "76 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d";
"75 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "76 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d";
"76 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d" -> "77 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU";
"77 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU" -> "78 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize";
"78 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" -> "80 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d";
"78 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" -> "120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"78 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" -> "122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"79 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "80 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d";
"80 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d" -> "81 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU";
"81 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" -> "82 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize";
"82 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize" -> "84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d";
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d";
"84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d" -> "85 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU";
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU" -> "86 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize";
"86 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" -> "88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d";
"86 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" -> "124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"86 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d";
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d";
"88 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d" -> "89 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU";
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU" -> "90 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize";
"90 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize" -> "92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d";
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d";
"92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d" -> "93 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" -> "94 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize";
"94 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" -> "96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d";
"94 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" -> "128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d";
"94 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d";
"96 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d" -> "97 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU" -> "98 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize";
"98 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d";
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d" -> "101 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU" -> "102 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d";
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d";
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d" -> "105 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU";
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" -> "106 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize";
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d";
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d" -> "109 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU";
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU" -> "110 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize";
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d";
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d";
"111 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "112 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d";
"112 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"113 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "114 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d";
"114 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"115 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"117 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d";
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d";
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d";
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d" -> "140 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/cat" -> "142 /nncf_model_output";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/cat" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/softmax";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/cat" -> "143 /nncf_model_output";
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_apad" -> "7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_apad" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_apad" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d";
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_apad" -> "29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_apad" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d";
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_apad" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_apad" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_apad" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d";
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_apad" -> "55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d";
"84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_apad" -> "84 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d";
"92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_apad" -> "92 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_apad" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d";
"116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_apad" -> "116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_apad" -> "118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_apad" -> "120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_apad" -> "122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_apad" -> "124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_apad" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_apad" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_apad" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d";
}
