{"Daehyun Kim": [["Leveraging cache coherence in active memory systems", ["Daehyun Kim", "Mainak Chaudhuri", "Mark Heinrich"], "https://doi.org/10.1145/514191.514196", "ics", 2002]], "Jaewook Shin": [["The architecture of the DIVA processing-in-memory chip", ["Jeffrey T. Draper", "Jacqueline Chame", "Mary W. Hall", "Craig S. Steele", "Tim Barrett", "Jeff LaCoss", "John J. Granacki", "Jaewook Shin", "Chun Chen", "Chang Woo Kang", "Ihn Kim Gokhan"], "https://doi.org/10.1145/514191.514197", "ics", 2002]], "Chang Woo Kang": [["The architecture of the DIVA processing-in-memory chip", ["Jeffrey T. Draper", "Jacqueline Chame", "Mary W. Hall", "Craig S. Steele", "Tim Barrett", "Jeff LaCoss", "John J. Granacki", "Jaewook Shin", "Chun Chen", "Chang Woo Kang", "Ihn Kim Gokhan"], "https://doi.org/10.1145/514191.514197", "ics", 2002]], "Sung-Eun Choi": [["A network-failure-tolerant message-passing system for terascale clusters", ["Richard L. Graham", "Sung-Eun Choi", "David J. Daniel", "Nehal N. Desai", "Ronald Minnich", "Craig Edward Rasmussen", "L. Dean Risinger", "Mitchel W. Sukalski"], "https://doi.org/10.1145/514191.514205", "ics", 2002]], "Han-Saem Yun": [["Optimal software pipelining of loops with control flows", ["Han-Saem Yun", "Jihong Kim", "Soo-Mook Moon"], "https://doi.org/10.1145/514191.514210", "ics", 2002]], "Jihong Kim": [["Optimal software pipelining of loops with control flows", ["Han-Saem Yun", "Jihong Kim", "Soo-Mook Moon"], "https://doi.org/10.1145/514191.514210", "ics", 2002]], "Soo-Mook Moon": [["Optimal software pipelining of loops with control flows", ["Han-Saem Yun", "Jihong Kim", "Soo-Mook Moon"], "https://doi.org/10.1145/514191.514210", "ics", 2002]], "Jonghyun Lee": [["Active buffering plus compressed migration: an integrated solution to parallel simulations' data transport needs", ["Jonghyun Lee", "Xiaosong Ma", "Marianne Winslett", "Shengke Yu"], "https://doi.org/10.1145/514191.514215", "ics", 2002]]}