# Project of the Digital Logic Design course

VHDL project for the Digital Logic Design course. The aim was to implement a Finite State Machine able to equalize a black and white image with 256 levels.
