

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Fri Mar 21 12:03:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.815 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       64|       64|  0.640 us|  0.640 us|   44|   44|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |       62|       62|        27|          4|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 4, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../activation.cpp:89]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../activation.cpp:87]   --->   Operation 31 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%softmax_input_load_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %softmax_input_load_reload"   --->   Operation 32 'read' 'softmax_input_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln87 = store i64 0, i64 %sum" [../activation.cpp:87]   --->   Operation 33 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln89 = store i4 0, i4 %i" [../activation.cpp:89]   --->   Operation 34 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../activation.cpp:89]   --->   Operation 36 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp_eq  i4 %i_1, i4 10" [../activation.cpp:89]   --->   Operation 37 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%i_2 = add i4 %i_1, i4 1" [../activation.cpp:89]   --->   Operation 38 'add' 'i_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc.split, void %for.body35.preheader.exitStub" [../activation.cpp:89]   --->   Operation 39 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %i_1" [../activation.cpp:89]   --->   Operation 40 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%softmax_input_addr = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln89" [../activation.cpp:97]   --->   Operation 41 'getelementptr' 'softmax_input_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%softmax_input_load = load i4 %softmax_input_addr" [../activation.cpp:97]   --->   Operation 42 'load' 'softmax_input_load' <Predicate = (!icmp_ln89)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln89 = store i4 %i_2, i4 %i" [../activation.cpp:89]   --->   Operation 43 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.70>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i64 %softmax_input_load_reload_read" [../activation.cpp:83]   --->   Operation 44 'bitcast' 'bitcast_ln83' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.79ns)   --->   "%softmax_input_load = load i4 %softmax_input_addr" [../activation.cpp:97]   --->   Operation 45 'load' 'softmax_input_load' <Predicate = (!icmp_ln89)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln97 = bitcast i64 %softmax_input_load" [../activation.cpp:97]   --->   Operation 46 'bitcast' 'bitcast_ln97' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 47 [5/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 47 'dsub' 'sub' <Predicate = (!icmp_ln89)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 48 [4/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 48 'dsub' 'sub' <Predicate = (!icmp_ln89)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [3/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 49 'dsub' 'sub' <Predicate = (!icmp_ln89)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 50 [2/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 50 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 51 [1/5] (6.91ns)   --->   "%sub = dsub i64 %bitcast_ln97, i64 %bitcast_ln83" [../activation.cpp:97]   --->   Operation 51 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.02>
ST_7 : Operation 52 [15/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 52 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.02>
ST_8 : Operation 53 [14/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 53 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.02>
ST_9 : Operation 54 [13/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 54 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.02>
ST_10 : Operation 55 [12/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 55 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.02>
ST_11 : Operation 56 [11/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 56 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.02>
ST_12 : Operation 57 [10/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 57 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.02>
ST_13 : Operation 58 [9/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 58 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.02>
ST_14 : Operation 59 [8/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 59 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.02>
ST_15 : Operation 60 [7/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 60 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.02>
ST_16 : Operation 61 [6/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 61 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.02>
ST_17 : Operation 62 [5/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 62 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.02>
ST_18 : Operation 63 [4/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 63 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.02>
ST_19 : Operation 64 [3/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 64 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.02>
ST_20 : Operation 65 [2/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 65 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.81>
ST_21 : Operation 66 [1/15] (7.02ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %sub" [../activation.cpp:97]   --->   Operation 66 'dexp' 'tmp' <Predicate = true> <Delay = 7.02> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 67 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln89" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:97]   --->   Operation 67 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 68 [1/1] (0.79ns)   --->   "%store_ln97 = store i64 %tmp, i4 %agg_result_0_addr" [../activation.cpp:97]   --->   Operation 68 'store' 'store_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../activation.cpp:99]   --->   Operation 69 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [5/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 70 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 80 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 80 'load' 'sum_load_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.48>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 71 [4/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 71 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 72 [3/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 72 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 73 [2/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 73 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.40>
ST_27 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../activation.cpp:89]   --->   Operation 74 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../activation.cpp:89]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../activation.cpp:89]   --->   Operation 76 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 77 [1/5] (6.91ns)   --->   "%dc = dadd i64 %sum_load, i64 %tmp" [../activation.cpp:99]   --->   Operation 77 'dadd' 'dc' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln87 = store i64 %dc, i64 %sum" [../activation.cpp:87]   --->   Operation 78 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_27 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc" [../activation.cpp:89]   --->   Operation 79 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ softmax_input_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ softmax_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                              (alloca           ) [ 0100000000000000000000000000]
sum                            (alloca           ) [ 0111111111111111111111111111]
softmax_input_load_reload_read (read             ) [ 0010000000000000000000000000]
store_ln87                     (store            ) [ 0000000000000000000000000000]
store_ln89                     (store            ) [ 0000000000000000000000000000]
br_ln0                         (br               ) [ 0000000000000000000000000000]
i_1                            (load             ) [ 0000000000000000000000000000]
icmp_ln89                      (icmp             ) [ 0111111111111111111111110000]
i_2                            (add              ) [ 0000000000000000000000000000]
br_ln89                        (br               ) [ 0000000000000000000000000000]
zext_ln89                      (zext             ) [ 0111111111111111111111000000]
softmax_input_addr             (getelementptr    ) [ 0010000000000000000000000000]
store_ln89                     (store            ) [ 0000000000000000000000000000]
bitcast_ln83                   (bitcast          ) [ 0111111000000000000000000000]
softmax_input_load             (load             ) [ 0000000000000000000000000000]
bitcast_ln97                   (bitcast          ) [ 0111111000000000000000000000]
sub                            (dsub             ) [ 0111100111111111111111000000]
tmp                            (dexp             ) [ 0111100000000000000000111111]
agg_result_0_addr              (getelementptr    ) [ 0000000000000000000000000000]
store_ln97                     (store            ) [ 0000000000000000000000000000]
sum_load                       (load             ) [ 0111100000000000000000001111]
specpipeline_ln89              (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln89         (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln89              (specloopname     ) [ 0000000000000000000000000000]
dc                             (dadd             ) [ 0000000000000000000000000000]
store_ln87                     (store            ) [ 0000000000000000000000000000]
br_ln89                        (br               ) [ 0000000000000000000000000000]
sum_load_1                     (load             ) [ 0000000000000000000000000000]
write_ln0                      (write            ) [ 0000000000000000000000000000]
ret_ln0                        (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="softmax_input_load_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input_load_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="softmax_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sum_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="softmax_input_load_reload_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="softmax_input_load_reload_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="64" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/23 "/>
</bind>
</comp>

<comp id="63" class="1004" name="softmax_input_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_input_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_input_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="agg_result_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="20"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/21 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln97_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/21 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/2 dc/23 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="1"/>
<pin id="96" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln87_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln89_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_1_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln89_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln89_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln89_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bitcast_ln83_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bitcast_ln97_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln97/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sum_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="22"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/23 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln87_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="26"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/27 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sum_load_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="22"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/23 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="163" class="1005" name="sum_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="171" class="1005" name="softmax_input_load_reload_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="softmax_input_load_reload_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="icmp_ln89_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="180" class="1005" name="zext_ln89_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="20"/>
<pin id="182" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="185" class="1005" name="softmax_input_addr_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="softmax_input_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="bitcast_ln83_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln83 "/>
</bind>
</comp>

<comp id="195" class="1005" name="bitcast_ln97_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln97 "/>
</bind>
</comp>

<comp id="200" class="1005" name="sub_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="2"/>
<pin id="207" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="210" class="1005" name="sum_load_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="97"><net_src comp="93" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="109" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="133"><net_src comp="118" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="141"><net_src comp="70" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="151"><net_src comp="89" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="159"><net_src comp="42" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="166"><net_src comp="46" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="174"><net_src comp="50" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="179"><net_src comp="112" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="124" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="188"><net_src comp="63" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="193"><net_src comp="134" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="198"><net_src comp="138" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="203"><net_src comp="89" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="208"><net_src comp="93" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="213"><net_src comp="143" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {21 }
	Port: sum_out | {23 }
 - Input state : 
	Port: softmax<10>_Pipeline_VITIS_LOOP_89_1 : softmax_input_load_reload | {1 }
	Port: softmax<10>_Pipeline_VITIS_LOOP_89_1 : softmax_input | {1 2 }
  - Chain level:
	State 1
		store_ln87 : 1
		store_ln89 : 1
		i_1 : 1
		icmp_ln89 : 2
		i_2 : 2
		br_ln89 : 3
		zext_ln89 : 2
		softmax_input_addr : 3
		softmax_input_load : 4
		store_ln89 : 3
	State 2
		bitcast_ln97 : 1
		sub : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln97 : 1
	State 22
	State 23
		dc : 1
		write_ln0 : 1
	State 24
	State 25
	State 26
	State 27
		store_ln87 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   dexp   |                 grp_fu_93                 |    26   |   1219  |   2593  |
|----------|-------------------------------------------|---------|---------|---------|
|   dadd   |                 grp_fu_89                 |    3    |   445   |   781   |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln89_fu_112             |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|    add   |                 i_2_fu_118                |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|   read   | softmax_input_load_reload_read_read_fu_50 |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   write  |           write_ln0_write_fu_56           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   zext   |              zext_ln89_fu_124             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    29   |   1664  |   3398  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|         bitcast_ln83_reg_190         |   64   |
|         bitcast_ln97_reg_195         |   64   |
|               i_reg_156              |    4   |
|           icmp_ln89_reg_176          |    1   |
|      softmax_input_addr_reg_185      |    4   |
|softmax_input_load_reload_read_reg_171|   64   |
|              sub_reg_200             |   64   |
|           sum_load_reg_210           |   64   |
|              sum_reg_163             |   64   |
|              tmp_reg_205             |   64   |
|           zext_ln89_reg_180          |   64   |
+--------------------------------------+--------+
|                 Total                |   521  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_89    |  p0  |   4  |  64  |   256  ||    0    ||    20   |
|     grp_fu_89    |  p1  |   3  |  64  |   192  ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   456  ||  1.641  ||    0    ||    43   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1664  |  3398  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   43   |
|  Register |    -   |    -   |   521  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    1   |  2185  |  3441  |
+-----------+--------+--------+--------+--------+
