

## ğŸ“‹ Requirement of AES-256


- **Clock frequency**: 100MHz

- **Power**: < 500mW

- **RAM**: 10kB


### ğŸ”’ Chá»©c nÄƒng MÃ£ hÃ³a (Encryption)

- **Input**: plaintext 128 bit + key 256 bit

- **Output**: ciphertext 128 bit

- **Má»¥c Ä‘Ã­ch**: DÃ¹ng Ä‘á»ƒ mÃ£ hÃ³a dá»¯ liá»‡uâ€¢	RAM : 10kB



### ğŸ”“ Chá»©c nÄƒng Giáº£i mÃ£ (Decryption)

- **Input**: ciphertext 128 bit + key 256 bit

- **Output**: plaintext 128 bit

- **Má»¥c Ä‘Ã­ch**: KhÃ´i phá»¥c dá»¯ liá»‡u gá»‘c

### ğŸ”‘ Key Expansion

- **Input**: key 256 bit gá»‘c
- **Output**: 15 round key (128 bit) = 60 words

- **Má»¥c Ä‘Ã­ch**: DÃ¹ng Ä‘á»ƒ táº¡o khÃ³a (round key) cho tá»«ng vÃ²ng tá»« key gá»‘c


### ğŸ”„ State Transformation (4 phÃ©p biáº¿n Ä‘á»•i)

#### 1. SubBytes

- **Chá»©c nÄƒng**: Sá»­ dá»¥ng báº£ng S-box thay tháº¿ byte

- **Input**: State 4Ã—4 bytes

- **Output**: State 4Ã—4 bytes

#### 2. Shift Rows

- **Chá»©c nÄƒng**: Dá»‹ch trÃ¡i Ä‘á»‘i vá»›i mÃ£ hÃ³a vÃ  dá»‹ch pháº£i Ä‘á»‘i vá»›i giáº£i mÃ£

- **Chi tiáº¿t**:

  - Row 0: khÃ´ng dá»‹ch
  - Row 1: dá»‹ch 1 byte
  - Row 2: dá»‹ch 2 byte
  - Row 3: dá»‹ch 3 byte

#### 3. MixColumns

- **Chá»©c nÄƒng**: DÃ¹ng Ä‘á»ƒ trá»™n dá»¯ liá»‡u cÃ¡c cá»™t

- **Input**:Ma tráº­n State (4 Ã— 4)

- **Output**: Ma tráº­n State (4 Ã— 4)

- **PhÆ°Æ¡ng phÃ¡p**: NhÃ¢n vá»›i ma tráº­n cá»‘ Ä‘á»‹nh trong GF(2^8)


#### 4. AddRoundKey

- **Chá»©c nÄƒng**: XOR state vá»›i round key tÃ¹y theo tá»«ng vÃ²ng	

- **Input**: State + round key

- **Output**: State| **RAM Usage** | 10 kB |



### ğŸ” Cáº¥u trÃºc Round

#### ğŸ“¤ Encryption (14 vÃ²ng)

- **Round 0**: AddRoundKey

- **Round 1â†’13**: ShiftRows â†’ SubByte â†’ MixColumns â†’ AddRoundKey

- **Round 14**: ShiftRows â†’ SubByte â†’ AddRoundKey


#### ğŸ“¥ Decryption (14 vÃ²ng)

- **Round 14**: AddRoundKey

- **Round 13â†’1**: InvShiftRows â†’ InvSubByte â†’ AddRoundKey â†’ InvMixColumns

- **Round 0**: InvShiftRows â†’ InvSubByte â†’ AddRoundKey



### ğŸ“¦ CÃ¡c chá»©c nÄƒng bá»• sung


#### Padding

- **Má»¥c Ä‘Ã­ch**: ThÃªm padding cho data Ä‘á»ƒ Ä‘á»§ block size Ä‘á»ƒ thá»±c hiá»‡n mÃ£ hÃ³a


#### Unpadding

- **Má»¥c Ä‘Ã­ch**: XÃ³a padding sau khi mÃ£ hÃ³a Ä‘á»ƒ láº¥y láº¡i data gá»‘c



#### NhÃ¢n ma tráº­n cá»‘ Ä‘á»‹nh### 

- **Má»¥c Ä‘Ã­ch**: Sá»­ dá»¥ng trong bÆ°á»›c MixColumns vÃ  InvMixColumns

---



## ğŸ“Š Báº£ng tra cá»©u AES-256

### ğŸ”¢ Báº£ng S-box (AES-256)

Báº£ng S-box dÃ¹ng cho phÃ©p biáº¿n Ä‘á»•i SubBytes trong quÃ¡ trÃ¬nh mÃ£ hÃ³a:

```
     | 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F
-----+------------------------------------------------
0x00 | 63 7C 77 7B F2 6B 6F C5 30 01 67 2B FE D7 AB 76
0x10 | CA 82 C9 7D FA 59 47 F0 AD D4 A2 AF 9C A4 72 C0
0x20 | B7 FD 93 26 36 3F F7 CC 34 A5 E5 F1 71 D8 31 15
0x30 | 04 C7 23 C3 18 96 05 9A 07 12 80 E2 EB 27 B2 75
0x40 | 09 83 2C 1A 1B 6E 5A A0 52 3B D6 B3 29 E3 2F 84
0x50 | 53 D1 00 ED 20 FC B1 5B 6A CB BE 39 4A 4C 58 CF
0x60 | D0 EF AA FB 43 4D 33 85 45 F9 02 7F 50 3C 9F A8
0x70 | 51 A3 40 8F 92 9D 38 F5 BC B6 DA 21 10 FF F3 D2
0x80 | CD 0C 13 EC 5F 97 44 17 C4 A7 7E 3D 64 5D 19 73
0x90 | 60 81 4F DC 22 2A 90 88 46 EE B8 14 DE 5E 0B DB
0xA0 | E0 32 3A 0A 49 06 24 5C C2 D3 AC 62 91 95 E4 79
0xB0 | E7 C8 37 6D 8D D5 4E A9 6C 56 F4 EA 65 7A AE 08
0xC0 | BA 78 25 2E 1C A6 B4 C6 E8 DD 74 1F 4B BD 8B 8A
0xD0 | 70 3E B5 66 48 03 F6 0E 61 35 57 B9 86 C1 1D 9E
0xE0 | E1 F8 98 11 69 D9 8E 94 9B 1E 87 E9 CE 55 28 DF
0xF0 | 8C A1 89 0D BF E6 42 68 41 99 2D 0F B0 54 BB 16
```

**CÃ¡ch sá»­ dá»¥ng**: Äá»ƒ thay tháº¿ byte `xy`, tra cá»©u giÃ¡ trá»‹ táº¡i hÃ ng `0xx0` vÃ  cá»™t `0xy`.
- VÃ­ dá»¥: S-box[0x53] = 0xED (hÃ ng 0x50, cá»™t 0x03)

### ğŸ”„ Báº£ng S-box ngÆ°á»£c (Inverse S-box AES-256)

Báº£ng S-box ngÆ°á»£c dÃ¹ng cho phÃ©p biáº¿n Ä‘á»•i InvSubBytes trong quÃ¡ trÃ¬nh giáº£i mÃ£:

```
     | 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F
-----+------------------------------------------------
0x00 | 52 09 6A D5 30 36 A5 38 BF 40 A3 9E 81 F3 D7 FB
0x10 | 7C E3 39 82 9B 2F FF 87 34 8E 43 44 C4 DE E9 CB
0x20 | 54 7B 94 32 A6 C2 23 3D EE 4C 95 0B 42 FA C3 4E
0x30 | 08 2E A1 66 28 D9 24 B2 76 5B A2 49 6D 8B D1 25
0x40 | 72 F8 F6 64 86 68 98 16 D4 A4 5C CC 5D 65 B6 92
0x50 | 6C 70 48 50 FD ED B9 DA 5E 15 46 57 A7 8D 9D 84
0x60 | 90 D8 AB 00 8C BC D3 0A F7 E4 58 05 B8 B3 45 06
0x70 | D0 2C 1E 8F CA 3F 0F 02 C1 AF BD 03 01 13 8A 6B
0x80 | 3A 91 11 41 4F 67 DC EA 97 F2 CF CE F0 B4 E6 73
0x90 | 96 AC 74 22 E7 AD 35 85 E2 F9 37 E8 1C 75 DF 6E
0xA0 | 47 F1 1A 71 1D 29 C5 89 6F B7 62 0E AA 18 BE 1B
0xB0 | FC 56 3E 4B C6 D2 79 20 9A DB C0 FE 78 CD 5A F4
0xC0 | 1F DD A8 33 88 07 C7 31 B1 12 10 59 27 80 EC 5F
0xD0 | 60 51 7F A9 19 B5 4A 0D 2D E5 7A 9F 93 C9 9C EF
0xE0 | A0 E0 3B 4D AE 2A F5 B0 C8 EB BB 3C 83 53 99 61
0xF0 | 17 2B 04 7E BA 77 D6 26 E1 69 14 63 55 21 0C 7D
```

**CÃ¡ch sá»­ dá»¥ng**: Äá»ƒ thay tháº¿ ngÆ°á»£c byte `xy`, tra cá»©u giÃ¡ trá»‹ táº¡i hÃ ng `0xx0` vÃ  cá»™t `0xy`.
- VÃ­ dá»¥: InvS-box[0xED] = 0x53 (hÃ ng 0xE0, cá»™t 0x0D)

### ğŸ”‘ Báº£ng Rcon (Round Constant - AES-256)

Báº£ng Rcon dÃ¹ng cho quÃ¡ trÃ¬nh Key Expansion (má»Ÿ rá»™ng khÃ³a):

```
Round | Rcon[i] (hex) | Rcon[i] (binary)
------+---------------+------------------
  1   | 01 00 00 00   | 00000001 00000000 00000000 00000000
  2   | 02 00 00 00   | 00000010 00000000 00000000 00000000
  3   | 04 00 00 00   | 00000100 00000000 00000000 00000000
  4   | 08 00 00 00   | 00001000 00000000 00000000 00000000
  5   | 10 00 00 00   | 00010000 00000000 00000000 00000000
  6   | 20 00 00 00   | 00100000 00000000 00000000 00000000
  7   | 40 00 00 00   | 01000000 00000000 00000000 00000000
  8   | 80 00 00 00   | 10000000 00000000 00000000 00000000
  9   | 1B 00 00 00   | 00011011 00000000 00000000 00000000
 10   | 36 00 00 00   | 00110110 00000000 00000000 00000000
 11   | 6C 00 00 00   | 01101100 00000000 00000000 00000000
 12   | D8 00 00 00   | 11011000 00000000 00000000 00000000
 13   | AB 00 00 00   | 10101011 00000000 00000000 00000000
 14   | 4D 00 00 00   | 01001101 00000000 00000000 00000000
```

**LÆ°u Ã½**:
- Rcon chá»‰ sá»­ dá»¥ng byte Ä‘áº§u tiÃªn (3 byte cÃ²n láº¡i luÃ´n lÃ  00)
- AES-256 sá»­ dá»¥ng 14 giÃ¡ trá»‹ Rcon (tá»« round 1 Ä‘áº¿n 14)
- CÃ´ng thá»©c: Rcon[i] = x^(i-1) trong GF(2^8), vá»›i x = 0x02
- Khi x^i >= 0x100, thá»±c hiá»‡n XOR vá»›i 0x11B (polynomial báº¥t kháº£ quy)

---


## ğŸ—ï¸ SÆ¡ Ä‘á»“ khá»‘i AES-256 Core

### Block Diagram - AES-256 Core

```
                plaintext_i[127:0] â† Plaintext input (128 bits)
                         â”‚
                         â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚                      â”‚
key_i[255:0] â”€â”¤                      â”‚â”€â”€â†’ ciphertext_o[127:0]
              â”‚                      â”‚
   start_i â”€â”€â”€â”¤                      â”‚â”€â”€â†’ valid_o
              â”‚     AES-256 Core     â”‚
   mode_i â”€â”€â”€â”€â”¤                      â”‚â”€â”€â†’ busy_o
              â”‚                      â”‚
      clk â”€â”€â”€â”€â”¤                      â”‚
              â”‚                      â”‚
    rst_n â”€â”€â”€â”€â”¤                      â”‚
              â”‚                      â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### MÃ´ táº£ cÃ¡c tÃ­n hiá»‡u:

#### Input Signals (TÃ­n hiá»‡u Ä‘áº§u vÃ o):
- **plaintext_i[127:0]**: Dá»¯ liá»‡u plaintext Ä‘áº§u vÃ o (128 bits)
- **key_i[255:0]**: KhÃ³a mÃ£ hÃ³a (256 bits)
- **start_i**: TÃ­n hiá»‡u báº¯t Ä‘áº§u quÃ¡ trÃ¬nh mÃ£ hÃ³a/giáº£i mÃ£
- **mode_i**: Cháº¿ Ä‘á»™ hoáº¡t Ä‘á»™ng (0 = Encryption, 1 = Decryption)
- **clk**: Clock há»‡ thá»‘ng (100 MHz)
- **rst_n**: Reset tÃ­ch cá»±c má»©c tháº¥p (active-low reset)

#### Output Signals (TÃ­n hiá»‡u Ä‘áº§u ra):
- **ciphertext_o[127:0]**: Dá»¯ liá»‡u ciphertext Ä‘áº§u ra (128 bits)
- **valid_o**: TÃ­n hiá»‡u bÃ¡o dá»¯ liá»‡u Ä‘áº§u ra há»£p lá»‡
- **busy_o**: TÃ­n hiá»‡u bÃ¡o core Ä‘ang xá»­ lÃ½

---

## ğŸ”§ Parameters (ThÃ´ng sá»‘ thiáº¿t káº¿)

| No | Name | Value | Description |
|----|------|-------|-------------|
| 1 | P_CLK_FREQ | 100_000_000 | Táº§n sá»‘ clock = 100 MHz (máº·c Ä‘á»‹nh) |
| 2 | P_DATA_WIDTH | 128 | Äá»™ rá»™ng data block = 128 bits (plaintext/ciphertext) |
| 3 | P_KEY_WIDTH | 256 | Äá»™ rá»™ng master key = 256 bits (AES-256) |
| 4 | P_NUM_ROUNDS | 14 | Sá»‘ vÃ²ng mÃ£ hÃ³a/giáº£i mÃ£ |
| 5 | P_NUM_ROUND_KEYS | 15 | Tá»•ng sá»‘ round keys = rounds + 1 |
| 6 | P_ROUND_KEY_WIDTH | 128 | Äá»™ rá»™ng má»—i round key = 128 bits |
| 7 | P_KEY_WORDS | 60 | Tá»•ng sá»‘ words trong key expansion (w[0] Ä‘áº¿n w[59]) |
| 8 | P_STATE_SIZE | 16 | KÃ­ch thÆ°á»›c state matrix = 16 bytes (ma tráº­n 4Ã—4) |
| 9 | P_SBOX_SIZE | 256 | KÃ­ch thÆ°á»›c báº£ng S-box = 256 entries |
| 10 | P_RCON_SIZE | 14 | KÃ­ch thÆ°á»›c báº£ng round constant cho key expansion |

---

## ğŸ”Œ Interface Specification (Chi tiáº¿t giao diá»‡n)

### Báº£ng mÃ´ táº£ cÃ¡c Port

| Port Name | I/O | Bitwidth | Clock Domain | Active Type | Active Level | Description |
|-----------|-----|----------|--------------|-------------|--------------|-------------|
| **clk** | Input | 1 | - | Edge | Positive Edge | TÃ­n hiá»‡u clock há»‡ thá»‘ng cho cÃ¡c hoáº¡t Ä‘á»™ng Ä‘á»“ng bá»™ |
| **rst_n** | Input | 1 | - | Level | Low | TÃ­n hiá»‡u reset báº¥t Ä‘á»“ng bá»™ (active low) |
| **plaintext_i** | Input | 128 | clk | Level | High | 128-bit dá»¯ liá»‡u Ä‘áº§u vÃ o. **Cháº¿ Ä‘á»™ mÃ£ hÃ³a**: plaintext gá»‘c. **Cháº¿ Ä‘á»™ giáº£i mÃ£**: ciphertext Ä‘Ã£ mÃ£ hÃ³a |
| **key_i** | Input | 256 | clk | Level | High | 256-bit master key cho mÃ£ hÃ³a/giáº£i mÃ£. CÃ¹ng má»™t key cho cáº£ hai cháº¿ Ä‘á»™ |
| **start_i** | Input | 1 | clk | Edge | Positive Edge | TÃ­n hiá»‡u báº¯t Ä‘áº§u. Cáº¡nh dÆ°Æ¡ng cá»§a tÃ­n hiá»‡u nÃ y sáº½ kÃ­ch hoáº¡t quÃ¡ trÃ¬nh mÃ£ hÃ³a hoáº·c giáº£i mÃ£ |
| **mode_i** | Input | 1 | clk | Level | High | Chá»n cháº¿ Ä‘á»™ hoáº¡t Ä‘á»™ng. **0 = Encryption**, **1 = Decryption** |
| **ciphertext_o** | Output | 128 | clk | Level | High | 128-bit dá»¯ liá»‡u Ä‘áº§u ra. **Cháº¿ Ä‘á»™ mÃ£ hÃ³a**: ciphertext Ä‘Ã£ mÃ£ hÃ³a. **Cháº¿ Ä‘á»™ giáº£i mÃ£**: plaintext Ä‘Ã£ khÃ´i phá»¥c |
| **valid_o** | Output | 1 | clk | Level | High | TÃ­n hiá»‡u dá»¯ liá»‡u há»£p lá»‡. Má»©c cao cho biáº¿t dá»¯ liá»‡u Ä‘áº§u ra Ä‘Ã£ sáºµn sÃ ng vÃ  há»£p lá»‡ |
| **busy_o** | Output | 1 | clk | Level | High | TÃ­n hiá»‡u tráº¡ng thÃ¡i báº­n. Má»©c cao cho biáº¿t core Ä‘ang xá»­ lÃ½. Má»©c tháº¥p cho biáº¿t sáºµn sÃ ng nháº­n input má»›i |

### ğŸ“Š Tá»•ng káº¿t Interface

**Tá»•ng sá»‘ Port: 9 ports (6 Inputs + 3 Outputs)**

#### Input Ports (6 ports):
- **Control & Clock**: clk, rst_n, start_i (3 ports)
- **Configuration**: mode_i (1 port)
- **Data Input**: plaintext_i[127:0], key_i[255:0] (2 ports)

#### Output Ports (3 ports):
- **Data Output**: ciphertext_o[127:0] (1 port)
- **Status Signals**: valid_o, busy_o (2 ports)

### ğŸ”„ Ãnh xáº¡ Port theo Mode

| Mode | Input Port | Input Type | Output Port | Output Type |
|------|------------|------------|-------------|-------------|
| **Encryption** (mode_i=0) | plaintext_i[127:0] | Plaintext gá»‘c | ciphertext_o[127:0] | Ciphertext Ä‘Ã£ mÃ£ hÃ³a |
| **Decryption** (mode_i=1) | plaintext_i[127:0] | Ciphertext Ä‘Ã£ mÃ£ hÃ³a | ciphertext_o[127:0] | Plaintext Ä‘Ã£ khÃ´i phá»¥c |

**âš ï¸ LÆ°u Ã½ quan trá»ng:**
- Cáº£ hai mode Ä‘á»u sá»­ dá»¥ng **cÃ¹ng cÃ¡c port váº­t lÃ½** (plaintext_i vÃ  ciphertext_o)
- TÃªn port pháº£n Ã¡nh quy Æ°á»›c cá»§a cháº¿ Ä‘á»™ mÃ£ hÃ³a
- Trong hardware: Sá»­ dá»¥ng `mode_i` Ä‘á»ƒ Ä‘iá»u khiá»ƒn multiplexing datapath
- `key_i[255:0]` lÃ  **cÃ¹ng má»™t key** cho cáº£ mÃ£ hÃ³a vÃ  giáº£i mÃ£
- QuÃ¡ trÃ¬nh key expansion **giá»‘ng há»‡t nhau** cho cáº£ hai mode
- Chá»‰ **thá»© tá»± sá»­ dá»¥ng round key** khÃ¡c nhau (thuáº­n vs nghá»‹ch)

---

## â±ï¸ Timing Diagram - Overall System (Biá»ƒu Ä‘á»“ thá»i gian há»‡ thá»‘ng)

### ğŸ“Š AES-256 Overall System Timing Diagram - All 9 Ports (Continuous)

Biá»ƒu Ä‘á»“ dÆ°á»›i Ä‘Ã¢y mÃ´ táº£ hoáº¡t Ä‘á»™ng thá»i gian cá»§a toÃ n bá»™ há»‡ thá»‘ng AES-256 vá»›i **9 ports** (6 inputs + 3 outputs) cho cáº£ hai cháº¿ Ä‘á»™ **Encryption** vÃ  **Decryption**:

![AES-256 Overall System Timing Diagram](https://github.com/thaovicano123/AES/blob/main/bieudo.jpg?raw=true)

*HÃ¬nh: Timing diagram hoÃ n chá»‰nh hiá»ƒn thá»‹ táº¥t cáº£ 9 ports trong má»™t biá»ƒu Ä‘á»“ liÃªn tá»¥c*

### ğŸ” PhÃ¢n tÃ­ch Timing Diagram

#### **Encryption Mode (BÃªn trÃ¡i - mode_i = 0)**

| Cycle | clk | rst_n | start_i | mode_i | plaintext_i | key_i | busy_o | ciphertext_o | valid_o | MÃ´ táº£ |
|-------|-----|-------|---------|--------|-------------|-------|--------|--------------|---------|-------|
| 0 | â¬†ï¸ | **0** | 0 | 0 | Invalid | Invalid | 0 | Invalid | 0 | **Reset active** |
| 1 | â¬†ï¸ | **1** | 0 | 0 | Invalid | Invalid | 0 | Invalid | 0 | **Release reset** |
| 2 | â¬†ï¸ | 1 | **1** | 0 | **Valid** | **Valid** | 0 | Invalid | 0 | **Start + Input valid** |
| 3 | â¬†ï¸ | 1 | **0** | 0 | Valid | Valid | **1** | Invalid | 0 | **Processing begins** |
| 4-20 | â¬†ï¸ | 1 | 0 | 0 | Valid | Valid | **1** | Invalid | 0 | **Processing (18 cycles)** |
| 21 | â¬†ï¸ | 1 | 0 | 0 | Valid | Valid | **0** | **Valid** | **1** | **Output ready** |
| 22 | â¬†ï¸ | 1 | 0 | 0 | **Invalid** | **Invalid** | 0 | Valid | 1 | **Input drops** |
| 23-24 | â¬†ï¸ | 1 | 0 | 0 | Invalid | Invalid | 0 | Valid | 1 | **Output remains** |

#### **Decryption Mode (BÃªn pháº£i - mode_i = 1)**

| Cycle | clk | rst_n | start_i | mode_i | plaintext_i | key_i | busy_o | ciphertext_o | valid_o | MÃ´ táº£ |
|-------|-----|-------|---------|--------|-------------|-------|--------|--------------|---------|-------|
| 0 | â¬†ï¸ | **0** | 0 | 1 | Invalid | Invalid | 0 | Invalid | 0 | **Reset active** |
| 1 | â¬†ï¸ | **1** | 0 | 1 | Invalid | Invalid | 0 | Invalid | 0 | **Release reset** |
| 2 | â¬†ï¸ | 1 | **1** | 1 | **Valid (Cipher)** | **Valid** | 0 | Invalid | 0 | **Start + Cipher input** |
| 3 | â¬†ï¸ | 1 | **0** | 1 | Valid | Valid | **1** | Invalid | 0 | **Processing begins** |
| 4-20 | â¬†ï¸ | 1 | 0 | 1 | Valid | Valid | **1** | Invalid | 0 | **Processing (18 cycles)** |
| 21 | â¬†ï¸ | 1 | 0 | 1 | Valid | Valid | **0** | **Valid (Plain)** | **1** | **Plaintext recovered** |
| 22 | â¬†ï¸ | 1 | 0 | 1 | **Invalid** | **Invalid** | 0 | Valid | 1 | **Input drops** |
| 23-24 | â¬†ï¸ | 1 | 0 | 1 | Invalid | Invalid | 0 | Valid | 1 | **Output remains** |

### ğŸ“Œ CÃ¡c Ä‘áº·c Ä‘iá»ƒm chÃ­nh

#### 1. **Latency (Äá»™ trá»… xá»­ lÃ½)**
```
Start to Output Ready: 18 clock cycles
â”œâ”€ Cycle 2: start_i = 1 (trigger)
â”œâ”€ Cycle 3-20: Processing (14 rounds)
â””â”€ Cycle 21: valid_o = 1 (output ready)
```

#### 2. **Input Signals Behavior**
- **plaintext_i & key_i**: 
  - Valid tá»« **cycle 2 â†’ cycle 21** (20 cycles)
  - Drop xuá»‘ng **Invalid (0)** táº¡i **cycle 22**
  - Tiáº¿t kiá»‡m nÄƒng lÆ°á»£ng sau khi processing hoÃ n táº¥t

#### 3. **Control Signals**
- **rst_n**: Active LOW táº¡i cycle 0, sau Ä‘Ã³ giá»¯ HIGH
- **start_i**: 1-cycle pulse (HIGH táº¡i cycle 2-3)
- **mode_i**: 
  - `0` = Encryption (bÃªn trÃ¡i)
  - `1` = Decryption (bÃªn pháº£i)

#### 4. **Output Signals**
- **busy_o**: HIGH tá»« cycle 3-20 (18 cycles processing)
- **valid_o**: HIGH tá»« cycle 21-23 (3 cycles)
- **ciphertext_o**: Valid tá»« cycle 21-24

#### 5. **Port Reuse (TÃ¡i sá»­ dá»¥ng ports)**

| Mode | plaintext_i carries | ciphertext_o outputs |
|------|---------------------|----------------------|
| **Encryption** | Original Plaintext | Encrypted Ciphertext |
| **Decryption** | Encrypted Ciphertext | Recovered Plaintext |

### ğŸ¯ Design Highlights

1. **âœ… Deterministic Latency**: LuÃ´n 18 cycles cho cáº£ encryption vÃ  decryption
2. **âœ… Symmetric Operation**: Cáº£ hai modes cÃ³ timing giá»‘ng há»‡t nhau
3. **âœ… Same Key Usage**: Sá»­ dá»¥ng cÃ¹ng má»™t key cho cáº£ mÃ£ hÃ³a vÃ  giáº£i mÃ£
4. **âœ… Power Efficient**: Input signals drop vá» 0 khi khÃ´ng cáº§n thiáº¿t
5. **âœ… Pipeline Ready**: CÃ³ thá»ƒ báº¯t Ä‘áº§u operation má»›i ngay sau valid_o
6. **âœ… Simple Interface**: Chá»‰ 9 ports cho toÃ n bá»™ há»‡ thá»‘ng

### ğŸ’¡ Timing Specifications

| Parameter | Value | Description |
|-----------|-------|-------------|
| **Clock Frequency** | 100 MHz | Táº§n sá»‘ hoáº¡t Ä‘á»™ng |
| **Clock Period** | 10 ns | Chu ká»³ clock |
| **Latency** | 18 cycles = 180 ns | Tá»« start Ä‘áº¿n output valid |
| **Throughput** | ~5.56 M blocks/sec | 128 bits / 180 ns |
| **Processing Time** | 18 cycles | 14 rounds + overhead |
| **Input Setup Time** | 1 cycle | Cycle 2 |
| **Output Hold Time** | 3 cycles | Cycle 21-23 |

### ğŸ“ CÃ¡ch Ä‘á»c Timing Diagram

1. **Trá»¥c ngang (X-axis)**: Clock cycles (0 â†’ 50)
2. **Trá»¥c dá»c (Y-axis)**: 9 signals (tá»« trÃªn xuá»‘ng)
   - `clk`: System clock
   - `rst_n`: Reset signal
   - `start_i`: Start trigger
   - `mode_i`: Mode selection
   - `plaintext_i[127:0]`: 128-bit input data
   - `key_i[255:0]`: 256-bit key
   - `busy_o`: Processing status
   - `ciphertext_o[127:0]`: 128-bit output data
   - `valid_o`: Output valid flag

3. **MÃ u sáº¯c**:
   - ğŸ”µ **Xanh dÆ°Æ¡ng**: Clock signal
   - ğŸ”´ **Äá»**: Reset signal (active LOW)
   - ğŸŸ  **Cam**: Start trigger
   - ğŸŸ¤ **NÃ¢u**: Mode selection
   - ğŸŸ¢ **Xanh lÃ¡**: Data signals
   - ğŸŸ£ **TÃ­m**: Status signals

4. **VÃ¹ng highlights**:
   - ğŸŸ¡ **VÃ ng nháº¡t**: Processing region (Encryption)
   - ğŸ”µ **Xanh nháº¡t**: Processing region (Decryption)



