//
// Written by Synplify Premier 
// Product Version "O-2018.09-SP1"
// Program "Synplify Premier", Mapper "maprc, Build 4745R"
// Fri May 19 09:56:36 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v "
// file 1 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v "
// file 2 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v "
// file 3 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v "
// file 4 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v "
// file 5 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv "
// file 6 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v "
// file 7 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v "
// file 8 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v "
// file 9 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v "
// file 10 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v "
// file 11 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v "
// file 12 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v "
// file 13 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v "
// file 14 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh "
// file 15 "\/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv "
// file 16 "\/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv "
// file 17 "\/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv "
// file 18 "\/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv "
// file 19 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/nlconst.dat "

// VQM4.1+ 
module fifo_192_300_10s (
  instruction_read_c_180,
  instruction_read_c_181,
  instruction_read_c_182,
  instruction_read_c_183,
  instruction_read_c_184,
  instruction_read_c_185,
  instruction_read_c_186,
  instruction_read_c_187,
  instruction_read_c_188,
  instruction_read_c_189,
  instruction_read_c_190,
  instruction_read_c_191,
  instruction_read_c_160,
  instruction_read_c_161,
  instruction_read_c_162,
  instruction_read_c_163,
  instruction_read_c_164,
  instruction_read_c_165,
  instruction_read_c_166,
  instruction_read_c_167,
  instruction_read_c_168,
  instruction_read_c_169,
  instruction_read_c_170,
  instruction_read_c_171,
  instruction_read_c_172,
  instruction_read_c_173,
  instruction_read_c_174,
  instruction_read_c_175,
  instruction_read_c_176,
  instruction_read_c_177,
  instruction_read_c_178,
  instruction_read_c_179,
  instruction_read_c_140,
  instruction_read_c_141,
  instruction_read_c_142,
  instruction_read_c_143,
  instruction_read_c_144,
  instruction_read_c_145,
  instruction_read_c_146,
  instruction_read_c_147,
  instruction_read_c_148,
  instruction_read_c_149,
  instruction_read_c_150,
  instruction_read_c_151,
  instruction_read_c_152,
  instruction_read_c_153,
  instruction_read_c_154,
  instruction_read_c_155,
  instruction_read_c_156,
  instruction_read_c_157,
  instruction_read_c_158,
  instruction_read_c_159,
  instruction_read_c_120,
  instruction_read_c_121,
  instruction_read_c_122,
  instruction_read_c_123,
  instruction_read_c_124,
  instruction_read_c_125,
  instruction_read_c_126,
  instruction_read_c_127,
  instruction_read_c_128,
  instruction_read_c_129,
  instruction_read_c_130,
  instruction_read_c_131,
  instruction_read_c_132,
  instruction_read_c_133,
  instruction_read_c_134,
  instruction_read_c_135,
  instruction_read_c_136,
  instruction_read_c_137,
  instruction_read_c_138,
  instruction_read_c_139,
  instruction_read_c_100,
  instruction_read_c_101,
  instruction_read_c_102,
  instruction_read_c_103,
  instruction_read_c_104,
  instruction_read_c_105,
  instruction_read_c_106,
  instruction_read_c_107,
  instruction_read_c_108,
  instruction_read_c_109,
  instruction_read_c_110,
  instruction_read_c_111,
  instruction_read_c_112,
  instruction_read_c_113,
  instruction_read_c_114,
  instruction_read_c_115,
  instruction_read_c_116,
  instruction_read_c_117,
  instruction_read_c_118,
  instruction_read_c_119,
  instruction_read_c_80,
  instruction_read_c_81,
  instruction_read_c_82,
  instruction_read_c_83,
  instruction_read_c_84,
  instruction_read_c_85,
  instruction_read_c_86,
  instruction_read_c_87,
  instruction_read_c_88,
  instruction_read_c_89,
  instruction_read_c_90,
  instruction_read_c_91,
  instruction_read_c_92,
  instruction_read_c_93,
  instruction_read_c_94,
  instruction_read_c_95,
  instruction_read_c_96,
  instruction_read_c_97,
  instruction_read_c_98,
  instruction_read_c_99,
  instruction_read_c_60,
  instruction_read_c_61,
  instruction_read_c_62,
  instruction_read_c_63,
  instruction_read_c_64,
  instruction_read_c_65,
  instruction_read_c_66,
  instruction_read_c_67,
  instruction_read_c_68,
  instruction_read_c_69,
  instruction_read_c_70,
  instruction_read_c_71,
  instruction_read_c_72,
  instruction_read_c_73,
  instruction_read_c_74,
  instruction_read_c_75,
  instruction_read_c_76,
  instruction_read_c_77,
  instruction_read_c_78,
  instruction_read_c_79,
  instruction_read_c_40,
  instruction_read_c_41,
  instruction_read_c_42,
  instruction_read_c_43,
  instruction_read_c_44,
  instruction_read_c_45,
  instruction_read_c_46,
  instruction_read_c_47,
  instruction_read_c_48,
  instruction_read_c_49,
  instruction_read_c_50,
  instruction_read_c_51,
  instruction_read_c_52,
  instruction_read_c_53,
  instruction_read_c_54,
  instruction_read_c_55,
  instruction_read_c_56,
  instruction_read_c_57,
  instruction_read_c_58,
  instruction_read_c_59,
  instruction_read_c_20,
  instruction_read_c_21,
  instruction_read_c_22,
  instruction_read_c_23,
  instruction_read_c_24,
  instruction_read_c_25,
  instruction_read_c_26,
  instruction_read_c_27,
  instruction_read_c_28,
  instruction_read_c_29,
  instruction_read_c_30,
  instruction_read_c_31,
  instruction_read_c_32,
  instruction_read_c_33,
  instruction_read_c_34,
  instruction_read_c_35,
  instruction_read_c_36,
  instruction_read_c_37,
  instruction_read_c_38,
  instruction_read_c_39,
  instruction_read_c_0,
  instruction_read_c_1,
  instruction_read_c_2,
  instruction_read_c_3,
  instruction_read_c_4,
  instruction_read_c_5,
  instruction_read_c_6,
  instruction_read_c_7,
  instruction_read_c_8,
  instruction_read_c_9,
  instruction_read_c_10,
  instruction_read_c_11,
  instruction_read_c_12,
  instruction_read_c_13,
  instruction_read_c_14,
  instruction_read_c_15,
  instruction_read_c_16,
  instruction_read_c_17,
  instruction_read_c_18,
  instruction_read_c_19,
  ray_in_c_180,
  ray_in_c_181,
  ray_in_c_182,
  ray_in_c_183,
  ray_in_c_184,
  ray_in_c_185,
  ray_in_c_186,
  ray_in_c_187,
  ray_in_c_188,
  ray_in_c_189,
  ray_in_c_190,
  ray_in_c_191,
  ray_in_c_160,
  ray_in_c_161,
  ray_in_c_162,
  ray_in_c_163,
  ray_in_c_164,
  ray_in_c_165,
  ray_in_c_166,
  ray_in_c_167,
  ray_in_c_168,
  ray_in_c_169,
  ray_in_c_170,
  ray_in_c_171,
  ray_in_c_172,
  ray_in_c_173,
  ray_in_c_174,
  ray_in_c_175,
  ray_in_c_176,
  ray_in_c_177,
  ray_in_c_178,
  ray_in_c_179,
  ray_in_c_140,
  ray_in_c_141,
  ray_in_c_142,
  ray_in_c_143,
  ray_in_c_144,
  ray_in_c_145,
  ray_in_c_146,
  ray_in_c_147,
  ray_in_c_148,
  ray_in_c_149,
  ray_in_c_150,
  ray_in_c_151,
  ray_in_c_152,
  ray_in_c_153,
  ray_in_c_154,
  ray_in_c_155,
  ray_in_c_156,
  ray_in_c_157,
  ray_in_c_158,
  ray_in_c_159,
  ray_in_c_120,
  ray_in_c_121,
  ray_in_c_122,
  ray_in_c_123,
  ray_in_c_124,
  ray_in_c_125,
  ray_in_c_126,
  ray_in_c_127,
  ray_in_c_128,
  ray_in_c_129,
  ray_in_c_130,
  ray_in_c_131,
  ray_in_c_132,
  ray_in_c_133,
  ray_in_c_134,
  ray_in_c_135,
  ray_in_c_136,
  ray_in_c_137,
  ray_in_c_138,
  ray_in_c_139,
  ray_in_c_100,
  ray_in_c_101,
  ray_in_c_102,
  ray_in_c_103,
  ray_in_c_104,
  ray_in_c_105,
  ray_in_c_106,
  ray_in_c_107,
  ray_in_c_108,
  ray_in_c_109,
  ray_in_c_110,
  ray_in_c_111,
  ray_in_c_112,
  ray_in_c_113,
  ray_in_c_114,
  ray_in_c_115,
  ray_in_c_116,
  ray_in_c_117,
  ray_in_c_118,
  ray_in_c_119,
  ray_in_c_80,
  ray_in_c_81,
  ray_in_c_82,
  ray_in_c_83,
  ray_in_c_84,
  ray_in_c_85,
  ray_in_c_86,
  ray_in_c_87,
  ray_in_c_88,
  ray_in_c_89,
  ray_in_c_90,
  ray_in_c_91,
  ray_in_c_92,
  ray_in_c_93,
  ray_in_c_94,
  ray_in_c_95,
  ray_in_c_96,
  ray_in_c_97,
  ray_in_c_98,
  ray_in_c_99,
  ray_in_c_60,
  ray_in_c_61,
  ray_in_c_62,
  ray_in_c_63,
  ray_in_c_64,
  ray_in_c_65,
  ray_in_c_66,
  ray_in_c_67,
  ray_in_c_68,
  ray_in_c_69,
  ray_in_c_70,
  ray_in_c_71,
  ray_in_c_72,
  ray_in_c_73,
  ray_in_c_74,
  ray_in_c_75,
  ray_in_c_76,
  ray_in_c_77,
  ray_in_c_78,
  ray_in_c_79,
  ray_in_c_40,
  ray_in_c_41,
  ray_in_c_42,
  ray_in_c_43,
  ray_in_c_44,
  ray_in_c_45,
  ray_in_c_46,
  ray_in_c_47,
  ray_in_c_48,
  ray_in_c_49,
  ray_in_c_50,
  ray_in_c_51,
  ray_in_c_52,
  ray_in_c_53,
  ray_in_c_54,
  ray_in_c_55,
  ray_in_c_56,
  ray_in_c_57,
  ray_in_c_58,
  ray_in_c_59,
  ray_in_c_20,
  ray_in_c_21,
  ray_in_c_22,
  ray_in_c_23,
  ray_in_c_24,
  ray_in_c_25,
  ray_in_c_26,
  ray_in_c_27,
  ray_in_c_28,
  ray_in_c_29,
  ray_in_c_30,
  ray_in_c_31,
  ray_in_c_32,
  ray_in_c_33,
  ray_in_c_34,
  ray_in_c_35,
  ray_in_c_36,
  ray_in_c_37,
  ray_in_c_38,
  ray_in_c_39,
  ray_in_c_0,
  ray_in_c_1,
  ray_in_c_2,
  ray_in_c_3,
  ray_in_c_4,
  ray_in_c_5,
  ray_in_c_6,
  ray_in_c_7,
  ray_in_c_8,
  ray_in_c_9,
  ray_in_c_10,
  ray_in_c_11,
  ray_in_c_12,
  ray_in_c_13,
  ray_in_c_14,
  ray_in_c_15,
  ray_in_c_16,
  ray_in_c_17,
  ray_in_c_18,
  ray_in_c_19,
  state_1160_d,
  reset_c,
  in_full_c,
  rd_streamer_fifo0,
  in_wr_en_c,
  empty_i,
  reset_in_RNIPCR1,
  clock_c
)
;
output instruction_read_c_180 ;
output instruction_read_c_181 ;
output instruction_read_c_182 ;
output instruction_read_c_183 ;
output instruction_read_c_184 ;
output instruction_read_c_185 ;
output instruction_read_c_186 ;
output instruction_read_c_187 ;
output instruction_read_c_188 ;
output instruction_read_c_189 ;
output instruction_read_c_190 ;
output instruction_read_c_191 ;
output instruction_read_c_160 ;
output instruction_read_c_161 ;
output instruction_read_c_162 ;
output instruction_read_c_163 ;
output instruction_read_c_164 ;
output instruction_read_c_165 ;
output instruction_read_c_166 ;
output instruction_read_c_167 ;
output instruction_read_c_168 ;
output instruction_read_c_169 ;
output instruction_read_c_170 ;
output instruction_read_c_171 ;
output instruction_read_c_172 ;
output instruction_read_c_173 ;
output instruction_read_c_174 ;
output instruction_read_c_175 ;
output instruction_read_c_176 ;
output instruction_read_c_177 ;
output instruction_read_c_178 ;
output instruction_read_c_179 ;
output instruction_read_c_140 ;
output instruction_read_c_141 ;
output instruction_read_c_142 ;
output instruction_read_c_143 ;
output instruction_read_c_144 ;
output instruction_read_c_145 ;
output instruction_read_c_146 ;
output instruction_read_c_147 ;
output instruction_read_c_148 ;
output instruction_read_c_149 ;
output instruction_read_c_150 ;
output instruction_read_c_151 ;
output instruction_read_c_152 ;
output instruction_read_c_153 ;
output instruction_read_c_154 ;
output instruction_read_c_155 ;
output instruction_read_c_156 ;
output instruction_read_c_157 ;
output instruction_read_c_158 ;
output instruction_read_c_159 ;
output instruction_read_c_120 ;
output instruction_read_c_121 ;
output instruction_read_c_122 ;
output instruction_read_c_123 ;
output instruction_read_c_124 ;
output instruction_read_c_125 ;
output instruction_read_c_126 ;
output instruction_read_c_127 ;
output instruction_read_c_128 ;
output instruction_read_c_129 ;
output instruction_read_c_130 ;
output instruction_read_c_131 ;
output instruction_read_c_132 ;
output instruction_read_c_133 ;
output instruction_read_c_134 ;
output instruction_read_c_135 ;
output instruction_read_c_136 ;
output instruction_read_c_137 ;
output instruction_read_c_138 ;
output instruction_read_c_139 ;
output instruction_read_c_100 ;
output instruction_read_c_101 ;
output instruction_read_c_102 ;
output instruction_read_c_103 ;
output instruction_read_c_104 ;
output instruction_read_c_105 ;
output instruction_read_c_106 ;
output instruction_read_c_107 ;
output instruction_read_c_108 ;
output instruction_read_c_109 ;
output instruction_read_c_110 ;
output instruction_read_c_111 ;
output instruction_read_c_112 ;
output instruction_read_c_113 ;
output instruction_read_c_114 ;
output instruction_read_c_115 ;
output instruction_read_c_116 ;
output instruction_read_c_117 ;
output instruction_read_c_118 ;
output instruction_read_c_119 ;
output instruction_read_c_80 ;
output instruction_read_c_81 ;
output instruction_read_c_82 ;
output instruction_read_c_83 ;
output instruction_read_c_84 ;
output instruction_read_c_85 ;
output instruction_read_c_86 ;
output instruction_read_c_87 ;
output instruction_read_c_88 ;
output instruction_read_c_89 ;
output instruction_read_c_90 ;
output instruction_read_c_91 ;
output instruction_read_c_92 ;
output instruction_read_c_93 ;
output instruction_read_c_94 ;
output instruction_read_c_95 ;
output instruction_read_c_96 ;
output instruction_read_c_97 ;
output instruction_read_c_98 ;
output instruction_read_c_99 ;
output instruction_read_c_60 ;
output instruction_read_c_61 ;
output instruction_read_c_62 ;
output instruction_read_c_63 ;
output instruction_read_c_64 ;
output instruction_read_c_65 ;
output instruction_read_c_66 ;
output instruction_read_c_67 ;
output instruction_read_c_68 ;
output instruction_read_c_69 ;
output instruction_read_c_70 ;
output instruction_read_c_71 ;
output instruction_read_c_72 ;
output instruction_read_c_73 ;
output instruction_read_c_74 ;
output instruction_read_c_75 ;
output instruction_read_c_76 ;
output instruction_read_c_77 ;
output instruction_read_c_78 ;
output instruction_read_c_79 ;
output instruction_read_c_40 ;
output instruction_read_c_41 ;
output instruction_read_c_42 ;
output instruction_read_c_43 ;
output instruction_read_c_44 ;
output instruction_read_c_45 ;
output instruction_read_c_46 ;
output instruction_read_c_47 ;
output instruction_read_c_48 ;
output instruction_read_c_49 ;
output instruction_read_c_50 ;
output instruction_read_c_51 ;
output instruction_read_c_52 ;
output instruction_read_c_53 ;
output instruction_read_c_54 ;
output instruction_read_c_55 ;
output instruction_read_c_56 ;
output instruction_read_c_57 ;
output instruction_read_c_58 ;
output instruction_read_c_59 ;
output instruction_read_c_20 ;
output instruction_read_c_21 ;
output instruction_read_c_22 ;
output instruction_read_c_23 ;
output instruction_read_c_24 ;
output instruction_read_c_25 ;
output instruction_read_c_26 ;
output instruction_read_c_27 ;
output instruction_read_c_28 ;
output instruction_read_c_29 ;
output instruction_read_c_30 ;
output instruction_read_c_31 ;
output instruction_read_c_32 ;
output instruction_read_c_33 ;
output instruction_read_c_34 ;
output instruction_read_c_35 ;
output instruction_read_c_36 ;
output instruction_read_c_37 ;
output instruction_read_c_38 ;
output instruction_read_c_39 ;
output instruction_read_c_0 ;
output instruction_read_c_1 ;
output instruction_read_c_2 ;
output instruction_read_c_3 ;
output instruction_read_c_4 ;
output instruction_read_c_5 ;
output instruction_read_c_6 ;
output instruction_read_c_7 ;
output instruction_read_c_8 ;
output instruction_read_c_9 ;
output instruction_read_c_10 ;
output instruction_read_c_11 ;
output instruction_read_c_12 ;
output instruction_read_c_13 ;
output instruction_read_c_14 ;
output instruction_read_c_15 ;
output instruction_read_c_16 ;
output instruction_read_c_17 ;
output instruction_read_c_18 ;
output instruction_read_c_19 ;
input ray_in_c_180 ;
input ray_in_c_181 ;
input ray_in_c_182 ;
input ray_in_c_183 ;
input ray_in_c_184 ;
input ray_in_c_185 ;
input ray_in_c_186 ;
input ray_in_c_187 ;
input ray_in_c_188 ;
input ray_in_c_189 ;
input ray_in_c_190 ;
input ray_in_c_191 ;
input ray_in_c_160 ;
input ray_in_c_161 ;
input ray_in_c_162 ;
input ray_in_c_163 ;
input ray_in_c_164 ;
input ray_in_c_165 ;
input ray_in_c_166 ;
input ray_in_c_167 ;
input ray_in_c_168 ;
input ray_in_c_169 ;
input ray_in_c_170 ;
input ray_in_c_171 ;
input ray_in_c_172 ;
input ray_in_c_173 ;
input ray_in_c_174 ;
input ray_in_c_175 ;
input ray_in_c_176 ;
input ray_in_c_177 ;
input ray_in_c_178 ;
input ray_in_c_179 ;
input ray_in_c_140 ;
input ray_in_c_141 ;
input ray_in_c_142 ;
input ray_in_c_143 ;
input ray_in_c_144 ;
input ray_in_c_145 ;
input ray_in_c_146 ;
input ray_in_c_147 ;
input ray_in_c_148 ;
input ray_in_c_149 ;
input ray_in_c_150 ;
input ray_in_c_151 ;
input ray_in_c_152 ;
input ray_in_c_153 ;
input ray_in_c_154 ;
input ray_in_c_155 ;
input ray_in_c_156 ;
input ray_in_c_157 ;
input ray_in_c_158 ;
input ray_in_c_159 ;
input ray_in_c_120 ;
input ray_in_c_121 ;
input ray_in_c_122 ;
input ray_in_c_123 ;
input ray_in_c_124 ;
input ray_in_c_125 ;
input ray_in_c_126 ;
input ray_in_c_127 ;
input ray_in_c_128 ;
input ray_in_c_129 ;
input ray_in_c_130 ;
input ray_in_c_131 ;
input ray_in_c_132 ;
input ray_in_c_133 ;
input ray_in_c_134 ;
input ray_in_c_135 ;
input ray_in_c_136 ;
input ray_in_c_137 ;
input ray_in_c_138 ;
input ray_in_c_139 ;
input ray_in_c_100 ;
input ray_in_c_101 ;
input ray_in_c_102 ;
input ray_in_c_103 ;
input ray_in_c_104 ;
input ray_in_c_105 ;
input ray_in_c_106 ;
input ray_in_c_107 ;
input ray_in_c_108 ;
input ray_in_c_109 ;
input ray_in_c_110 ;
input ray_in_c_111 ;
input ray_in_c_112 ;
input ray_in_c_113 ;
input ray_in_c_114 ;
input ray_in_c_115 ;
input ray_in_c_116 ;
input ray_in_c_117 ;
input ray_in_c_118 ;
input ray_in_c_119 ;
input ray_in_c_80 ;
input ray_in_c_81 ;
input ray_in_c_82 ;
input ray_in_c_83 ;
input ray_in_c_84 ;
input ray_in_c_85 ;
input ray_in_c_86 ;
input ray_in_c_87 ;
input ray_in_c_88 ;
input ray_in_c_89 ;
input ray_in_c_90 ;
input ray_in_c_91 ;
input ray_in_c_92 ;
input ray_in_c_93 ;
input ray_in_c_94 ;
input ray_in_c_95 ;
input ray_in_c_96 ;
input ray_in_c_97 ;
input ray_in_c_98 ;
input ray_in_c_99 ;
input ray_in_c_60 ;
input ray_in_c_61 ;
input ray_in_c_62 ;
input ray_in_c_63 ;
input ray_in_c_64 ;
input ray_in_c_65 ;
input ray_in_c_66 ;
input ray_in_c_67 ;
input ray_in_c_68 ;
input ray_in_c_69 ;
input ray_in_c_70 ;
input ray_in_c_71 ;
input ray_in_c_72 ;
input ray_in_c_73 ;
input ray_in_c_74 ;
input ray_in_c_75 ;
input ray_in_c_76 ;
input ray_in_c_77 ;
input ray_in_c_78 ;
input ray_in_c_79 ;
input ray_in_c_40 ;
input ray_in_c_41 ;
input ray_in_c_42 ;
input ray_in_c_43 ;
input ray_in_c_44 ;
input ray_in_c_45 ;
input ray_in_c_46 ;
input ray_in_c_47 ;
input ray_in_c_48 ;
input ray_in_c_49 ;
input ray_in_c_50 ;
input ray_in_c_51 ;
input ray_in_c_52 ;
input ray_in_c_53 ;
input ray_in_c_54 ;
input ray_in_c_55 ;
input ray_in_c_56 ;
input ray_in_c_57 ;
input ray_in_c_58 ;
input ray_in_c_59 ;
input ray_in_c_20 ;
input ray_in_c_21 ;
input ray_in_c_22 ;
input ray_in_c_23 ;
input ray_in_c_24 ;
input ray_in_c_25 ;
input ray_in_c_26 ;
input ray_in_c_27 ;
input ray_in_c_28 ;
input ray_in_c_29 ;
input ray_in_c_30 ;
input ray_in_c_31 ;
input ray_in_c_32 ;
input ray_in_c_33 ;
input ray_in_c_34 ;
input ray_in_c_35 ;
input ray_in_c_36 ;
input ray_in_c_37 ;
input ray_in_c_38 ;
input ray_in_c_39 ;
input ray_in_c_0 ;
input ray_in_c_1 ;
input ray_in_c_2 ;
input ray_in_c_3 ;
input ray_in_c_4 ;
input ray_in_c_5 ;
input ray_in_c_6 ;
input ray_in_c_7 ;
input ray_in_c_8 ;
input ray_in_c_9 ;
input ray_in_c_10 ;
input ray_in_c_11 ;
input ray_in_c_12 ;
input ray_in_c_13 ;
input ray_in_c_14 ;
input ray_in_c_15 ;
input ray_in_c_16 ;
input ray_in_c_17 ;
input ray_in_c_18 ;
input ray_in_c_19 ;
input state_1160_d ;
input reset_c ;
output in_full_c ;
input rd_streamer_fifo0 ;
input in_wr_en_c ;
output empty_i ;
input reset_in_RNIPCR1 ;
input clock_c ;
wire instruction_read_c_180 ;
wire instruction_read_c_181 ;
wire instruction_read_c_182 ;
wire instruction_read_c_183 ;
wire instruction_read_c_184 ;
wire instruction_read_c_185 ;
wire instruction_read_c_186 ;
wire instruction_read_c_187 ;
wire instruction_read_c_188 ;
wire instruction_read_c_189 ;
wire instruction_read_c_190 ;
wire instruction_read_c_191 ;
wire instruction_read_c_160 ;
wire instruction_read_c_161 ;
wire instruction_read_c_162 ;
wire instruction_read_c_163 ;
wire instruction_read_c_164 ;
wire instruction_read_c_165 ;
wire instruction_read_c_166 ;
wire instruction_read_c_167 ;
wire instruction_read_c_168 ;
wire instruction_read_c_169 ;
wire instruction_read_c_170 ;
wire instruction_read_c_171 ;
wire instruction_read_c_172 ;
wire instruction_read_c_173 ;
wire instruction_read_c_174 ;
wire instruction_read_c_175 ;
wire instruction_read_c_176 ;
wire instruction_read_c_177 ;
wire instruction_read_c_178 ;
wire instruction_read_c_179 ;
wire instruction_read_c_140 ;
wire instruction_read_c_141 ;
wire instruction_read_c_142 ;
wire instruction_read_c_143 ;
wire instruction_read_c_144 ;
wire instruction_read_c_145 ;
wire instruction_read_c_146 ;
wire instruction_read_c_147 ;
wire instruction_read_c_148 ;
wire instruction_read_c_149 ;
wire instruction_read_c_150 ;
wire instruction_read_c_151 ;
wire instruction_read_c_152 ;
wire instruction_read_c_153 ;
wire instruction_read_c_154 ;
wire instruction_read_c_155 ;
wire instruction_read_c_156 ;
wire instruction_read_c_157 ;
wire instruction_read_c_158 ;
wire instruction_read_c_159 ;
wire instruction_read_c_120 ;
wire instruction_read_c_121 ;
wire instruction_read_c_122 ;
wire instruction_read_c_123 ;
wire instruction_read_c_124 ;
wire instruction_read_c_125 ;
wire instruction_read_c_126 ;
wire instruction_read_c_127 ;
wire instruction_read_c_128 ;
wire instruction_read_c_129 ;
wire instruction_read_c_130 ;
wire instruction_read_c_131 ;
wire instruction_read_c_132 ;
wire instruction_read_c_133 ;
wire instruction_read_c_134 ;
wire instruction_read_c_135 ;
wire instruction_read_c_136 ;
wire instruction_read_c_137 ;
wire instruction_read_c_138 ;
wire instruction_read_c_139 ;
wire instruction_read_c_100 ;
wire instruction_read_c_101 ;
wire instruction_read_c_102 ;
wire instruction_read_c_103 ;
wire instruction_read_c_104 ;
wire instruction_read_c_105 ;
wire instruction_read_c_106 ;
wire instruction_read_c_107 ;
wire instruction_read_c_108 ;
wire instruction_read_c_109 ;
wire instruction_read_c_110 ;
wire instruction_read_c_111 ;
wire instruction_read_c_112 ;
wire instruction_read_c_113 ;
wire instruction_read_c_114 ;
wire instruction_read_c_115 ;
wire instruction_read_c_116 ;
wire instruction_read_c_117 ;
wire instruction_read_c_118 ;
wire instruction_read_c_119 ;
wire instruction_read_c_80 ;
wire instruction_read_c_81 ;
wire instruction_read_c_82 ;
wire instruction_read_c_83 ;
wire instruction_read_c_84 ;
wire instruction_read_c_85 ;
wire instruction_read_c_86 ;
wire instruction_read_c_87 ;
wire instruction_read_c_88 ;
wire instruction_read_c_89 ;
wire instruction_read_c_90 ;
wire instruction_read_c_91 ;
wire instruction_read_c_92 ;
wire instruction_read_c_93 ;
wire instruction_read_c_94 ;
wire instruction_read_c_95 ;
wire instruction_read_c_96 ;
wire instruction_read_c_97 ;
wire instruction_read_c_98 ;
wire instruction_read_c_99 ;
wire instruction_read_c_60 ;
wire instruction_read_c_61 ;
wire instruction_read_c_62 ;
wire instruction_read_c_63 ;
wire instruction_read_c_64 ;
wire instruction_read_c_65 ;
wire instruction_read_c_66 ;
wire instruction_read_c_67 ;
wire instruction_read_c_68 ;
wire instruction_read_c_69 ;
wire instruction_read_c_70 ;
wire instruction_read_c_71 ;
wire instruction_read_c_72 ;
wire instruction_read_c_73 ;
wire instruction_read_c_74 ;
wire instruction_read_c_75 ;
wire instruction_read_c_76 ;
wire instruction_read_c_77 ;
wire instruction_read_c_78 ;
wire instruction_read_c_79 ;
wire instruction_read_c_40 ;
wire instruction_read_c_41 ;
wire instruction_read_c_42 ;
wire instruction_read_c_43 ;
wire instruction_read_c_44 ;
wire instruction_read_c_45 ;
wire instruction_read_c_46 ;
wire instruction_read_c_47 ;
wire instruction_read_c_48 ;
wire instruction_read_c_49 ;
wire instruction_read_c_50 ;
wire instruction_read_c_51 ;
wire instruction_read_c_52 ;
wire instruction_read_c_53 ;
wire instruction_read_c_54 ;
wire instruction_read_c_55 ;
wire instruction_read_c_56 ;
wire instruction_read_c_57 ;
wire instruction_read_c_58 ;
wire instruction_read_c_59 ;
wire instruction_read_c_20 ;
wire instruction_read_c_21 ;
wire instruction_read_c_22 ;
wire instruction_read_c_23 ;
wire instruction_read_c_24 ;
wire instruction_read_c_25 ;
wire instruction_read_c_26 ;
wire instruction_read_c_27 ;
wire instruction_read_c_28 ;
wire instruction_read_c_29 ;
wire instruction_read_c_30 ;
wire instruction_read_c_31 ;
wire instruction_read_c_32 ;
wire instruction_read_c_33 ;
wire instruction_read_c_34 ;
wire instruction_read_c_35 ;
wire instruction_read_c_36 ;
wire instruction_read_c_37 ;
wire instruction_read_c_38 ;
wire instruction_read_c_39 ;
wire instruction_read_c_0 ;
wire instruction_read_c_1 ;
wire instruction_read_c_2 ;
wire instruction_read_c_3 ;
wire instruction_read_c_4 ;
wire instruction_read_c_5 ;
wire instruction_read_c_6 ;
wire instruction_read_c_7 ;
wire instruction_read_c_8 ;
wire instruction_read_c_9 ;
wire instruction_read_c_10 ;
wire instruction_read_c_11 ;
wire instruction_read_c_12 ;
wire instruction_read_c_13 ;
wire instruction_read_c_14 ;
wire instruction_read_c_15 ;
wire instruction_read_c_16 ;
wire instruction_read_c_17 ;
wire instruction_read_c_18 ;
wire instruction_read_c_19 ;
wire ray_in_c_180 ;
wire ray_in_c_181 ;
wire ray_in_c_182 ;
wire ray_in_c_183 ;
wire ray_in_c_184 ;
wire ray_in_c_185 ;
wire ray_in_c_186 ;
wire ray_in_c_187 ;
wire ray_in_c_188 ;
wire ray_in_c_189 ;
wire ray_in_c_190 ;
wire ray_in_c_191 ;
wire ray_in_c_160 ;
wire ray_in_c_161 ;
wire ray_in_c_162 ;
wire ray_in_c_163 ;
wire ray_in_c_164 ;
wire ray_in_c_165 ;
wire ray_in_c_166 ;
wire ray_in_c_167 ;
wire ray_in_c_168 ;
wire ray_in_c_169 ;
wire ray_in_c_170 ;
wire ray_in_c_171 ;
wire ray_in_c_172 ;
wire ray_in_c_173 ;
wire ray_in_c_174 ;
wire ray_in_c_175 ;
wire ray_in_c_176 ;
wire ray_in_c_177 ;
wire ray_in_c_178 ;
wire ray_in_c_179 ;
wire ray_in_c_140 ;
wire ray_in_c_141 ;
wire ray_in_c_142 ;
wire ray_in_c_143 ;
wire ray_in_c_144 ;
wire ray_in_c_145 ;
wire ray_in_c_146 ;
wire ray_in_c_147 ;
wire ray_in_c_148 ;
wire ray_in_c_149 ;
wire ray_in_c_150 ;
wire ray_in_c_151 ;
wire ray_in_c_152 ;
wire ray_in_c_153 ;
wire ray_in_c_154 ;
wire ray_in_c_155 ;
wire ray_in_c_156 ;
wire ray_in_c_157 ;
wire ray_in_c_158 ;
wire ray_in_c_159 ;
wire ray_in_c_120 ;
wire ray_in_c_121 ;
wire ray_in_c_122 ;
wire ray_in_c_123 ;
wire ray_in_c_124 ;
wire ray_in_c_125 ;
wire ray_in_c_126 ;
wire ray_in_c_127 ;
wire ray_in_c_128 ;
wire ray_in_c_129 ;
wire ray_in_c_130 ;
wire ray_in_c_131 ;
wire ray_in_c_132 ;
wire ray_in_c_133 ;
wire ray_in_c_134 ;
wire ray_in_c_135 ;
wire ray_in_c_136 ;
wire ray_in_c_137 ;
wire ray_in_c_138 ;
wire ray_in_c_139 ;
wire ray_in_c_100 ;
wire ray_in_c_101 ;
wire ray_in_c_102 ;
wire ray_in_c_103 ;
wire ray_in_c_104 ;
wire ray_in_c_105 ;
wire ray_in_c_106 ;
wire ray_in_c_107 ;
wire ray_in_c_108 ;
wire ray_in_c_109 ;
wire ray_in_c_110 ;
wire ray_in_c_111 ;
wire ray_in_c_112 ;
wire ray_in_c_113 ;
wire ray_in_c_114 ;
wire ray_in_c_115 ;
wire ray_in_c_116 ;
wire ray_in_c_117 ;
wire ray_in_c_118 ;
wire ray_in_c_119 ;
wire ray_in_c_80 ;
wire ray_in_c_81 ;
wire ray_in_c_82 ;
wire ray_in_c_83 ;
wire ray_in_c_84 ;
wire ray_in_c_85 ;
wire ray_in_c_86 ;
wire ray_in_c_87 ;
wire ray_in_c_88 ;
wire ray_in_c_89 ;
wire ray_in_c_90 ;
wire ray_in_c_91 ;
wire ray_in_c_92 ;
wire ray_in_c_93 ;
wire ray_in_c_94 ;
wire ray_in_c_95 ;
wire ray_in_c_96 ;
wire ray_in_c_97 ;
wire ray_in_c_98 ;
wire ray_in_c_99 ;
wire ray_in_c_60 ;
wire ray_in_c_61 ;
wire ray_in_c_62 ;
wire ray_in_c_63 ;
wire ray_in_c_64 ;
wire ray_in_c_65 ;
wire ray_in_c_66 ;
wire ray_in_c_67 ;
wire ray_in_c_68 ;
wire ray_in_c_69 ;
wire ray_in_c_70 ;
wire ray_in_c_71 ;
wire ray_in_c_72 ;
wire ray_in_c_73 ;
wire ray_in_c_74 ;
wire ray_in_c_75 ;
wire ray_in_c_76 ;
wire ray_in_c_77 ;
wire ray_in_c_78 ;
wire ray_in_c_79 ;
wire ray_in_c_40 ;
wire ray_in_c_41 ;
wire ray_in_c_42 ;
wire ray_in_c_43 ;
wire ray_in_c_44 ;
wire ray_in_c_45 ;
wire ray_in_c_46 ;
wire ray_in_c_47 ;
wire ray_in_c_48 ;
wire ray_in_c_49 ;
wire ray_in_c_50 ;
wire ray_in_c_51 ;
wire ray_in_c_52 ;
wire ray_in_c_53 ;
wire ray_in_c_54 ;
wire ray_in_c_55 ;
wire ray_in_c_56 ;
wire ray_in_c_57 ;
wire ray_in_c_58 ;
wire ray_in_c_59 ;
wire ray_in_c_20 ;
wire ray_in_c_21 ;
wire ray_in_c_22 ;
wire ray_in_c_23 ;
wire ray_in_c_24 ;
wire ray_in_c_25 ;
wire ray_in_c_26 ;
wire ray_in_c_27 ;
wire ray_in_c_28 ;
wire ray_in_c_29 ;
wire ray_in_c_30 ;
wire ray_in_c_31 ;
wire ray_in_c_32 ;
wire ray_in_c_33 ;
wire ray_in_c_34 ;
wire ray_in_c_35 ;
wire ray_in_c_36 ;
wire ray_in_c_37 ;
wire ray_in_c_38 ;
wire ray_in_c_39 ;
wire ray_in_c_0 ;
wire ray_in_c_1 ;
wire ray_in_c_2 ;
wire ray_in_c_3 ;
wire ray_in_c_4 ;
wire ray_in_c_5 ;
wire ray_in_c_6 ;
wire ray_in_c_7 ;
wire ray_in_c_8 ;
wire ray_in_c_9 ;
wire ray_in_c_10 ;
wire ray_in_c_11 ;
wire ray_in_c_12 ;
wire ray_in_c_13 ;
wire ray_in_c_14 ;
wire ray_in_c_15 ;
wire ray_in_c_16 ;
wire ray_in_c_17 ;
wire ray_in_c_18 ;
wire ray_in_c_19 ;
wire state_1160_d ;
wire reset_c ;
wire in_full_c ;
wire rd_streamer_fifo0 ;
wire in_wr_en_c ;
wire empty_i ;
wire reset_in_RNIPCR1 ;
wire clock_c ;
wire [9:9] rd_addr_RNO_0_combout;
wire [9:0] un1_empty_a_4;
wire [9:0] un8_wr_addr_t;
wire [9:9] un10_rd_addr_t;
wire [6:6] rd_addr_RNI1UHB1_combout;
wire [1:1] rd_addr_RNIF5O01_combout;
wire [9:0] rd_addr;
wire [9:0] wr_addr;
wire [8:0] portbaddr;
wire N_2803 ;
wire N_2802 ;
wire N_2801 ;
wire N_2800 ;
wire N_2799 ;
wire N_2798 ;
wire N_2797 ;
wire N_2796 ;
wire N_2795 ;
wire N_2794 ;
wire N_2793 ;
wire N_2790 ;
wire N_2789 ;
wire N_2788 ;
wire N_2787 ;
wire N_2786 ;
wire N_2785 ;
wire N_2784 ;
wire N_2783 ;
wire N_2782 ;
wire N_2781 ;
wire N_2780 ;
wire N_2779 ;
wire N_2778 ;
wire N_2777 ;
wire N_2776 ;
wire N_2775 ;
wire N_2774 ;
wire N_2773 ;
wire N_2772 ;
wire N_2771 ;
wire N_2770 ;
wire N_2769 ;
wire N_2768 ;
wire N_2767 ;
wire N_2766 ;
wire N_2765 ;
wire N_2764 ;
wire N_2763 ;
wire N_2762 ;
wire N_2761 ;
wire N_2760 ;
wire N_2759 ;
wire N_2758 ;
wire N_2757 ;
wire N_2755 ;
wire N_2754 ;
wire N_2753 ;
wire N_2752 ;
wire N_2751 ;
wire N_2750 ;
wire N_2749 ;
wire N_2748 ;
wire N_2747 ;
wire N_2746 ;
wire N_2745 ;
wire N_2744 ;
wire N_2743 ;
wire N_2742 ;
wire N_2741 ;
wire N_2740 ;
wire N_2739 ;
wire N_2738 ;
wire N_2737 ;
wire N_2736 ;
wire N_2735 ;
wire N_2734 ;
wire N_2733 ;
wire N_2732 ;
wire N_2731 ;
wire N_2730 ;
wire N_2729 ;
wire N_2728 ;
wire N_2727 ;
wire N_2726 ;
wire N_2725 ;
wire N_2724 ;
wire un1_empty_a_4_carry_9 ;
wire N_2722 ;
wire N_2721 ;
wire N_2720 ;
wire N_2719 ;
wire N_2718 ;
wire N_2717 ;
wire N_2716 ;
wire N_2715 ;
wire N_2714 ;
wire GND ;
wire N_2833 ;
wire N_2832 ;
wire N_2831 ;
wire N_2830 ;
wire N_2829 ;
wire N_2828 ;
wire N_2827 ;
wire N_2826 ;
wire N_2825 ;
wire N_2824 ;
wire N_2823 ;
wire N_2822 ;
wire N_2821 ;
wire N_2820 ;
wire N_2819 ;
wire N_2818 ;
wire N_2817 ;
wire N_2816 ;
wire N_2815 ;
wire N_2814 ;
wire N_2813 ;
wire N_2812 ;
wire N_2811 ;
wire N_2810 ;
wire N_2809 ;
wire N_2808 ;
wire N_2807 ;
wire N_2806 ;
wire N_2805 ;
wire N_2804 ;
wire N_2682 ;
wire N_2681 ;
wire N_2680 ;
wire N_2679 ;
wire N_2678 ;
wire N_2677 ;
wire N_2676 ;
wire N_2675 ;
wire N_2674 ;
wire N_2673 ;
wire N_2672 ;
wire N_2792 ;
wire N_2791 ;
wire N_2669 ;
wire N_2668 ;
wire N_2667 ;
wire N_2666 ;
wire N_2665 ;
wire N_2664 ;
wire N_2663 ;
wire N_2662 ;
wire N_2661 ;
wire N_2660 ;
wire N_2659 ;
wire N_2658 ;
wire N_2657 ;
wire N_2656 ;
wire N_2655 ;
wire N_2654 ;
wire N_2653 ;
wire N_2652 ;
wire N_2651 ;
wire N_2650 ;
wire N_2649 ;
wire N_2648 ;
wire N_2647 ;
wire N_2646 ;
wire N_2645 ;
wire N_2644 ;
wire N_2643 ;
wire N_2642 ;
wire VCC ;
wire N_1745 ;
wire N_1865 ;
wire N_1864 ;
wire N_1863 ;
wire N_2756 ;
wire N_1861 ;
wire N_1860 ;
wire N_1859 ;
wire N_1858 ;
wire N_1857 ;
wire N_1856 ;
wire N_1855 ;
wire N_1854 ;
wire N_1853 ;
wire N_1852 ;
wire N_1851 ;
wire N_1850 ;
wire N_1849 ;
wire N_1848 ;
wire N_1847 ;
wire N_1846 ;
wire N_1845 ;
wire N_1844 ;
wire N_1843 ;
wire N_1842 ;
wire N_1841 ;
wire N_1840 ;
wire N_1839 ;
wire N_1838 ;
wire N_1837 ;
wire N_1836 ;
wire N_1835 ;
wire N_1834 ;
wire N_1833 ;
wire N_1832 ;
wire N_1831 ;
wire N_1830 ;
wire N_2723 ;
wire N_1828 ;
wire N_1827 ;
wire N_1826 ;
wire N_1825 ;
wire N_1824 ;
wire N_1823 ;
wire N_1822 ;
wire N_1821 ;
wire N_1820 ;
wire N_2713 ;
wire N_2712 ;
wire N_2711 ;
wire N_2710 ;
wire N_2709 ;
wire N_2708 ;
wire N_2707 ;
wire N_2706 ;
wire N_2705 ;
wire N_2704 ;
wire N_2703 ;
wire N_2702 ;
wire N_2701 ;
wire N_2700 ;
wire N_2699 ;
wire N_2698 ;
wire N_2697 ;
wire N_2696 ;
wire N_2695 ;
wire N_2694 ;
wire N_2693 ;
wire N_2692 ;
wire N_2691 ;
wire N_2690 ;
wire N_2689 ;
wire N_2688 ;
wire N_2687 ;
wire N_2686 ;
wire N_2685 ;
wire N_2684 ;
wire N_2683 ;
wire N_1788 ;
wire N_1787 ;
wire N_1786 ;
wire N_1785 ;
wire N_1784 ;
wire N_1783 ;
wire N_1782 ;
wire N_1781 ;
wire N_1780 ;
wire N_1779 ;
wire N_1778 ;
wire N_2671 ;
wire N_2670 ;
wire N_1775 ;
wire N_1774 ;
wire N_1773 ;
wire N_1772 ;
wire N_1771 ;
wire N_1770 ;
wire N_1769 ;
wire N_1768 ;
wire N_1767 ;
wire N_1766 ;
wire N_1765 ;
wire N_1764 ;
wire N_1763 ;
wire N_1762 ;
wire N_1761 ;
wire N_1760 ;
wire N_1759 ;
wire N_1758 ;
wire N_1757 ;
wire N_1756 ;
wire N_1755 ;
wire N_1754 ;
wire N_1753 ;
wire N_1752 ;
wire N_1751 ;
wire N_1750 ;
wire N_1749 ;
wire N_1748 ;
wire N_1747 ;
wire N_1746 ;
wire N_1744 ;
wire N_1743 ;
wire N_1742 ;
wire N_1862 ;
wire N_1740 ;
wire N_1739 ;
wire N_1738 ;
wire N_1737 ;
wire N_1736 ;
wire N_1735 ;
wire N_1734 ;
wire N_1733 ;
wire N_1732 ;
wire N_1731 ;
wire N_1730 ;
wire N_1729 ;
wire N_1728 ;
wire N_1727 ;
wire N_1726 ;
wire N_1725 ;
wire N_1724 ;
wire N_1723 ;
wire N_1722 ;
wire N_1721 ;
wire N_1720 ;
wire N_1719 ;
wire N_1718 ;
wire N_1717 ;
wire N_1716 ;
wire N_1715 ;
wire N_1714 ;
wire N_1713 ;
wire N_1712 ;
wire N_1711 ;
wire N_1710 ;
wire N_1709 ;
wire N_1829 ;
wire N_1707 ;
wire N_1706 ;
wire N_1705 ;
wire N_1704 ;
wire N_1703 ;
wire N_1702 ;
wire N_1701 ;
wire N_1700 ;
wire N_1699 ;
wire N_1819 ;
wire N_1818 ;
wire N_1817 ;
wire N_1816 ;
wire N_1815 ;
wire N_1814 ;
wire N_1813 ;
wire N_1812 ;
wire N_1811 ;
wire N_1810 ;
wire N_1809 ;
wire N_1808 ;
wire N_1807 ;
wire N_1806 ;
wire N_1805 ;
wire N_1804 ;
wire N_1803 ;
wire N_1802 ;
wire N_1801 ;
wire N_1800 ;
wire N_1799 ;
wire N_1798 ;
wire N_1797 ;
wire N_1796 ;
wire N_1795 ;
wire N_1794 ;
wire N_1793 ;
wire N_1792 ;
wire N_1791 ;
wire N_1790 ;
wire N_1789 ;
wire N_1777 ;
wire N_1776 ;
wire N_1741 ;
wire N_1708 ;
wire N_1698 ;
wire N_1697 ;
wire N_1696 ;
wire N_1695 ;
wire N_1694 ;
wire N_1693 ;
wire N_1692 ;
wire N_1691 ;
wire N_1690 ;
wire N_1689 ;
wire N_1688 ;
wire N_1687 ;
wire N_1686 ;
wire N_1685 ;
wire N_1684 ;
wire N_1683 ;
wire N_1682 ;
wire N_1681 ;
wire N_1680 ;
wire N_1679 ;
wire N_1678 ;
wire N_1677 ;
wire N_1676 ;
wire N_1675 ;
wire N_1674 ;
wire un8_wr_addr_t_sum9_0_g1_0 ;
wire un8_wr_addr_t_sum5_0_g1_1 ;
wire un10_rd_addr_t_sum9_0_g1_2 ;
wire N_2919 ;
wire un8_wr_addr_t_anc2_sub_combout ;
wire un1_empty_a_4_carry_8 ;
wire un1_empty_a_4_carry_7 ;
wire in_full_3 ;
wire un1_empty_a_4_carry_5 ;
wire un1_empty_a_4_carry_6 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_NE_i_0_g0_5 ;
wire un1_empty_NE_i ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_NE_i_0_g0_6 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_carry_2 ;
wire in_full_2 ;
wire portawe ;
wire full_0 ;
wire un10_m6_0_a2_4 ;
wire un10_m6_0_a2_5 ;
wire un10_m6_0_2 ;
wire un10_rd_addr_t_anc2_out ;
wire in_full_4 ;
wire empty_t_NE_20 ;
wire empty_t_NE_2 ;
wire empty_t_NE_3 ;
wire in_full_5 ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
  cyclonev_lcell_comb wr_addr_RNO_0_9_ (
	.combout(un8_wr_addr_t_sum9_0_g1_0),
	.dataf(wr_addr[7]),
	.datae(wr_addr[8]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_0_9_.lut_mask=64'hffff000000000000;
defparam wr_addr_RNO_0_9_.shared_arith="off";
defparam wr_addr_RNO_0_9_.extended_lut="off";
  cyclonev_lcell_comb wr_addr_RNI4N8B_4_ (
	.combout(un8_wr_addr_t_sum5_0_g1_1),
	.dataf(wr_addr[0]),
	.datae(wr_addr[1]),
	.datad(wr_addr[2]),
	.datac(wr_addr[3]),
	.datab(wr_addr[4]),
	.dataa(in_wr_en_c),
	.datag(VCC)
);
defparam wr_addr_RNI4N8B_4_.lut_mask=64'h8000000000000000;
defparam wr_addr_RNI4N8B_4_.shared_arith="off";
defparam wr_addr_RNI4N8B_4_.extended_lut="off";
  cyclonev_lcell_comb rd_addr_RNO_1_9_ (
	.combout(un10_rd_addr_t_sum9_0_g1_2),
	.dataf(rd_addr[5]),
	.datae(rd_addr[6]),
	.datad(rd_addr[8]),
	.datac(rd_addr[7]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNO_1_9_.lut_mask=64'hf000000000000000;
defparam rd_addr_RNO_1_9_.shared_arith="off";
defparam rd_addr_RNO_1_9_.extended_lut="off";
  cyclonev_lcell_comb rd_addr_RNO_0_9_ (
	.combout(rd_addr_RNO_0_combout[9]),
	.dataf(un10_rd_addr_t_anc2_out),
	.datae(un10_rd_addr_t_sum9_0_g1_2),
	.datad(rd_addr[3]),
	.datac(rd_addr[4]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNO_0_9_.lut_mask=64'h0fffffffffffffff;
defparam rd_addr_RNO_0_9_.shared_arith="off";
defparam rd_addr_RNO_0_9_.extended_lut="off";
// @16:71
  cyclonev_lcell_comb un8_wr_addr_t_anc2_sub (
	.combout(un8_wr_addr_t_anc2_sub_combout),
	.dataf(wr_addr[0]),
	.datae(wr_addr[1]),
	.datad(wr_addr[2]),
	.datac(in_wr_en_c),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam un8_wr_addr_t_anc2_sub.lut_mask=64'h0fffffffffffffff;
defparam un8_wr_addr_t_anc2_sub.shared_arith="off";
defparam un8_wr_addr_t_anc2_sub.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_0_4_ (
	.combout(N_2919),
	.dataf(in_full_3),
	.datae(in_full_4),
	.datad(in_full_5),
	.datac(in_full_2),
	.datab(un8_wr_addr_t_anc2_sub_combout),
	.dataa(full_0),
	.datag(VCC)
);
defparam wr_addr_RNO_0_4_.lut_mask=64'h1333333333333333;
defparam wr_addr_RNO_0_4_.shared_arith="off";
defparam wr_addr_RNO_0_4_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t[4]),
	.dataf(N_2919),
	.datae(wr_addr[3]),
	.datad(wr_addr[4]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_4_.lut_mask=64'h00ffff00ff00ff00;
defparam wr_addr_RNO_4_.shared_arith="off";
defparam wr_addr_RNO_4_.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_9 (
	.sumout(un1_empty_a_4[9]),
	.dataf(wr_addr[9]),
	.datae(VCC),
	.datad(rd_addr[9]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_8)
);
defparam p_empty_un1_empty_a_4_carry_9.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_9.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_9.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNO_9_ (
	.combout(un10_rd_addr_t[9]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(rd_addr_RNO_0_combout[9]),
	.datac(rd_addr[9]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNO_9_.lut_mask=64'hf00ff00ff00ff0f0;
defparam rd_addr_RNO_9_.shared_arith="off";
defparam rd_addr_RNO_9_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_8_ (
	.combout(un8_wr_addr_t[8]),
	.dataf(in_full_c),
	.datae(un8_wr_addr_t_sum5_0_g1_1),
	.datad(wr_addr[5]),
	.datac(wr_addr[6]),
	.datab(wr_addr[8]),
	.dataa(wr_addr[7]),
	.datag(VCC)
);
defparam wr_addr_RNO_8_.lut_mask=64'hcccccccc6ccccccc;
defparam wr_addr_RNO_8_.shared_arith="off";
defparam wr_addr_RNO_8_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_6_ (
	.combout(un8_wr_addr_t[6]),
	.dataf(in_full_c),
	.datae(un8_wr_addr_t_sum5_0_g1_1),
	.datad(wr_addr[5]),
	.datac(wr_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_6_.lut_mask=64'hf0f0f0f00ff0f0f0;
defparam wr_addr_RNO_6_.shared_arith="off";
defparam wr_addr_RNO_6_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb full (
	.combout(in_full_c),
	.dataf(in_full_3),
	.datae(in_full_4),
	.datad(in_full_5),
	.datac(in_full_2),
	.datab(full_0),
	.dataa(VCC),
	.datag(VCC)
);
defparam full.lut_mask=64'hc000000000000000;
defparam full.shared_arith="off";
defparam full.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_7_ (
	.combout(un8_wr_addr_t[7]),
	.dataf(in_full_c),
	.datae(un8_wr_addr_t_sum5_0_g1_1),
	.datad(wr_addr[5]),
	.datac(wr_addr[6]),
	.datab(wr_addr[7]),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_7_.lut_mask=64'hcccccccc3ccccccc;
defparam wr_addr_RNO_7_.shared_arith="off";
defparam wr_addr_RNO_7_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t[2]),
	.dataf(in_full_c),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(wr_addr[2]),
	.datab(in_wr_en_c),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=64'hf0f0f0f03cf0f0f0;
defparam wr_addr_RNO_2_.shared_arith="off";
defparam wr_addr_RNO_2_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t[1]),
	.dataf(in_full_c),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(in_wr_en_c),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=64'hff00ff000ff0ff00;
defparam wr_addr_RNO_1_.shared_arith="off";
defparam wr_addr_RNO_1_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t[5]),
	.dataf(in_full_c),
	.datae(un8_wr_addr_t_sum5_0_g1_1),
	.datad(wr_addr[5]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_5_.lut_mask=64'hff00ff0000ffff00;
defparam wr_addr_RNO_5_.shared_arith="off";
defparam wr_addr_RNO_5_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_9_ (
	.combout(un8_wr_addr_t[9]),
	.dataf(in_full_c),
	.datae(un8_wr_addr_t_sum5_0_g1_1),
	.datad(un8_wr_addr_t_sum9_0_g1_0),
	.datac(wr_addr[5]),
	.datab(wr_addr[6]),
	.dataa(wr_addr[9]),
	.datag(VCC)
);
defparam wr_addr_RNO_9_.lut_mask=64'haaaaaaaa6aaaaaaa;
defparam wr_addr_RNO_9_.shared_arith="off";
defparam wr_addr_RNO_9_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t[3]),
	.dataf(in_full_c),
	.datae(wr_addr[0]),
	.datad(wr_addr[1]),
	.datac(wr_addr[2]),
	.datab(wr_addr[3]),
	.dataa(in_wr_en_c),
	.datag(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=64'hcccccccc6ccccccc;
defparam wr_addr_RNO_3_.shared_arith="off";
defparam wr_addr_RNO_3_.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_8 (
	.sumout(un1_empty_a_4[8]),
	.cout(un1_empty_a_4_carry_8),
	.dataf(wr_addr[8]),
	.datae(VCC),
	.datad(rd_addr[8]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_7)
);
defparam p_empty_un1_empty_a_4_carry_8.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_8.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_8.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t[0]),
	.dataf(portawe),
	.datae(wr_addr[0]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=64'h0000ffffffff0000;
defparam wr_addr_RNO_0_.shared_arith="off";
defparam wr_addr_RNO_0_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb full_3 (
	.combout(in_full_3),
	.dataf(wr_addr[2]),
	.datae(wr_addr[3]),
	.datad(rd_addr[3]),
	.datac(rd_addr[2]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_3.lut_mask=64'hf00000f00f00000f;
defparam full_3.shared_arith="off";
defparam full_3.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_7 (
	.sumout(un1_empty_a_4[7]),
	.cout(un1_empty_a_4_carry_7),
	.dataf(wr_addr[7]),
	.datae(VCC),
	.datad(rd_addr[7]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_6)
);
defparam p_empty_un1_empty_a_4_carry_7.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_7.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_7.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_6 (
	.sumout(un1_empty_a_4[6]),
	.cout(un1_empty_a_4_carry_6),
	.dataf(wr_addr[6]),
	.datae(VCC),
	.datad(rd_addr[6]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_5)
);
defparam p_empty_un1_empty_a_4_carry_6.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_6.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_6.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_5 (
	.sumout(un1_empty_a_4[5]),
	.cout(un1_empty_a_4_carry_5),
	.dataf(wr_addr[5]),
	.datae(VCC),
	.datad(rd_addr[5]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_carry_5.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_5.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_5.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_3 (
	.sumout(un1_empty_a_4[3]),
	.cout(un1_empty_a_4_carry_3),
	.dataf(wr_addr[3]),
	.datae(VCC),
	.datad(rd_addr[3]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_carry_3.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_3.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_3.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_4 (
	.sumout(un1_empty_a_4[4]),
	.cout(un1_empty_a_4_carry_4),
	.dataf(wr_addr[4]),
	.datae(VCC),
	.datad(rd_addr[4]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_carry_4.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_4.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_4.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_1 (
	.sumout(un1_empty_a_4[1]),
	.cout(un1_empty_a_4_carry_1),
	.dataf(wr_addr[1]),
	.datae(VCC),
	.datad(rd_addr[1]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_carry_1.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_1.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_1.extended_lut="off";
// @16:73
  cyclonev_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_5),
	.dataf(un1_empty_a_4[6]),
	.datae(un1_empty_a_4[5]),
	.datad(un1_empty_a_4[4]),
	.datac(un1_empty_a_4[3]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_1.lut_mask=64'hf000000000000000;
defparam empty_RNO_1.shared_arith="off";
defparam empty_RNO_1.extended_lut="off";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_2 (
	.sumout(un1_empty_a_4[2]),
	.cout(un1_empty_a_4_carry_2),
	.dataf(wr_addr[2]),
	.datae(VCC),
	.datad(rd_addr[2]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_carry_2.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_2.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_2.extended_lut="off";
// @16:73
  cyclonev_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_6),
	.dataf(un1_empty_a_4[9]),
	.datae(un1_empty_a_4[8]),
	.datad(un1_empty_a_4[7]),
	.datac(un1_empty_a_4[2]),
	.datab(un1_empty_a_4[1]),
	.dataa(VCC),
	.datag(VCC)
);
defparam empty_RNO_0.lut_mask=64'hc000000000000000;
defparam empty_RNO_0.shared_arith="off";
defparam empty_RNO_0.extended_lut="off";
// @16:73
  cyclonev_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i),
	.dataf(un1_empty_NE_i_0_g0_6),
	.datae(un1_empty_NE_i_0_g0_5),
	.datad(empty_t_NE_3),
	.datac(empty_t_NE_2),
	.datab(un1_empty_a_4[0]),
	.dataa(rd_streamer_fifo0),
	.datag(VCC)
);
defparam empty_RNO.lut_mask=64'h9993ffffffffffff;
defparam empty_RNO.shared_arith="off";
defparam empty_RNO.extended_lut="off";
// @16:62
  dffeas empty (
	.q(empty_i),
	.d(un1_empty_NE_i),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @16:67
  cyclonev_lcell_comb p_empty_un1_empty_a_4_carry_0 (
	.sumout(un1_empty_a_4[0]),
	.cout(un1_empty_a_4_carry_0),
	.dataf(wr_addr[0]),
	.datae(VCC),
	.datad(rd_addr[0]),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(GND)
);
defparam p_empty_un1_empty_a_4_carry_0.lut_mask=64'h0000ff000000ff00;
defparam p_empty_un1_empty_a_4_carry_0.shared_arith="off";
defparam p_empty_un1_empty_a_4_carry_0.extended_lut="off";
// @16:73
  cyclonev_lcell_comb full_2 (
	.combout(in_full_2),
	.dataf(wr_addr[0]),
	.datae(wr_addr[1]),
	.datad(rd_addr[0]),
	.datac(rd_addr[1]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_2.lut_mask=64'hf0000f0000f0000f;
defparam full_2.shared_arith="off";
defparam full_2.extended_lut="off";
// @16:73
  cyclonev_lcell_comb full_0_RNIRARN (
	.combout(portawe),
	.dataf(in_full_3),
	.datae(in_full_4),
	.datad(in_full_5),
	.datac(in_full_2),
	.datab(full_0),
	.dataa(in_wr_en_c),
	.datag(VCC)
);
defparam full_0_RNIRARN.lut_mask=64'h2aaaaaaaaaaaaaaa;
defparam full_0_RNIRARN.shared_arith="off";
defparam full_0_RNIRARN.extended_lut="off";
// @16:73
  cyclonev_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataf(wr_addr[8]),
	.datae(rd_addr[8]),
	.datad(wr_addr[9]),
	.datac(rd_addr[9]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_0_cZ.lut_mask=64'h0ff0000000000ff0;
defparam full_0_cZ.shared_arith="off";
defparam full_0_cZ.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNI1UHB1_6_ (
	.combout(rd_addr_RNI1UHB1_combout[6]),
	.dataf(rd_addr[4]),
	.datae(rd_addr[2]),
	.datad(rd_addr[5]),
	.datac(rd_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNI1UHB1_6_.lut_mask=64'h0fffffffffffffff;
defparam rd_addr_RNI1UHB1_6_.shared_arith="off";
defparam rd_addr_RNI1UHB1_6_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNILBO01_6_ (
	.combout(un10_m6_0_a2_4),
	.dataf(rd_addr[0]),
	.datae(rd_streamer_fifo0),
	.datad(rd_addr[4]),
	.datac(rd_addr[6]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNILBO01_6_.lut_mask=64'hf000000000000000;
defparam rd_addr_RNILBO01_6_.shared_arith="off";
defparam rd_addr_RNILBO01_6_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIF5O01_1_ (
	.combout(rd_addr_RNIF5O01_combout[1]),
	.dataf(rd_addr[0]),
	.datae(rd_streamer_fifo0),
	.datad(rd_addr[3]),
	.datac(rd_addr[1]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNIF5O01_1_.lut_mask=64'h0fffffffffffffff;
defparam rd_addr_RNIF5O01_1_.shared_arith="off";
defparam rd_addr_RNIF5O01_1_.extended_lut="off";
// @16:54
  dffeas rd_addr_8_ (
	.q(rd_addr[8]),
	.d(portbaddr[8]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_8_.is_wysiwyg="TRUE";
// @16:73
  cyclonev_lcell_comb rd_addr_RNI6AEM1_7_ (
	.combout(un10_m6_0_a2_5),
	.dataf(rd_addr[3]),
	.datae(rd_addr[1]),
	.datad(rd_addr[2]),
	.datac(rd_addr[5]),
	.datab(rd_addr[7]),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNI6AEM1_7_.lut_mask=64'hc000000000000000;
defparam rd_addr_RNI6AEM1_7_.shared_arith="off";
defparam rd_addr_RNI6AEM1_7_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNI26EM1_5_ (
	.combout(un10_m6_0_2),
	.dataf(rd_addr[0]),
	.datae(rd_addr[3]),
	.datad(rd_addr[4]),
	.datac(rd_addr[5]),
	.datab(rd_addr[2]),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNI26EM1_5_.lut_mask=64'hc000000000000000;
defparam rd_addr_RNI26EM1_5_.shared_arith="off";
defparam rd_addr_RNI26EM1_5_.extended_lut="off";
// @16:41
  dffeas wr_addr_8_ (
	.q(wr_addr[8]),
	.d(un8_wr_addr_t[8]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_8_.is_wysiwyg="TRUE";
// @16:41
  dffeas wr_addr_9_ (
	.q(wr_addr[9]),
	.d(un8_wr_addr_t[9]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_9_.is_wysiwyg="TRUE";
// @16:54
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(portbaddr[3]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @16:54
  dffeas rd_addr_9_ (
	.q(rd_addr[9]),
	.d(un10_rd_addr_t[9]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_9_.is_wysiwyg="TRUE";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIE4O01_2_ (
	.combout(un10_rd_addr_t_anc2_out),
	.dataf(rd_addr[0]),
	.datae(rd_streamer_fifo0),
	.datad(rd_addr[1]),
	.datac(rd_addr[2]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNIE4O01_2_.lut_mask=64'hf000000000000000;
defparam rd_addr_RNIE4O01_2_.shared_arith="off";
defparam rd_addr_RNIE4O01_2_.extended_lut="off";
// @16:54
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(portbaddr[0]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @16:41
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t[3]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @16:54
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(portbaddr[2]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @16:41
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t[0]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @16:41
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t[5]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @16:41
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t[2]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @16:54
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(portbaddr[1]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @16:54
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(portbaddr[5]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @16:41
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t[4]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @16:54
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(portbaddr[4]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @16:73
  cyclonev_lcell_comb full_4 (
	.combout(in_full_4),
	.dataf(wr_addr[5]),
	.datae(wr_addr[4]),
	.datad(rd_addr[4]),
	.datac(rd_addr[5]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_4.lut_mask=64'hf00000f00f00000f;
defparam full_4.shared_arith="off";
defparam full_4.extended_lut="off";
// @16:41
  dffeas wr_addr_6_ (
	.q(wr_addr[6]),
	.d(un8_wr_addr_t[6]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_6_.is_wysiwyg="TRUE";
// @16:73
  cyclonev_lcell_comb wr_addr_RNISDJN_2_ (
	.combout(empty_t_NE_20),
	.dataf(rd_addr[2]),
	.datae(wr_addr[2]),
	.datad(rd_addr[1]),
	.datac(wr_addr[1]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNISDJN_2_.lut_mask=64'h0ff0ffffffff0ff0;
defparam wr_addr_RNISDJN_2_.shared_arith="off";
defparam wr_addr_RNISDJN_2_.extended_lut="off";
// @16:41
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t[1]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @16:73
  cyclonev_lcell_comb wr_addr_RNIOR6F1_3_ (
	.combout(empty_t_NE_2),
	.dataf(empty_t_NE_20),
	.datae(rd_addr[3]),
	.datad(wr_addr[3]),
	.datac(rd_addr[0]),
	.datab(wr_addr[0]),
	.dataa(VCC),
	.datag(VCC)
);
defparam wr_addr_RNIOR6F1_3_.lut_mask=64'hffffffff3cffff3c;
defparam wr_addr_RNIOR6F1_3_.shared_arith="off";
defparam wr_addr_RNIOR6F1_3_.extended_lut="off";
// @16:54
  dffeas rd_addr_7_ (
	.q(rd_addr[7]),
	.d(portbaddr[7]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_7_.is_wysiwyg="TRUE";
// @16:54
  dffeas rd_addr_6_ (
	.q(rd_addr[6]),
	.d(portbaddr[6]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_6_.is_wysiwyg="TRUE";
// @16:73
  cyclonev_lcell_comb rd_addr_RNI32FE3_2_ (
	.combout(portbaddr[2]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(rd_addr[0]),
	.datac(rd_streamer_fifo0),
	.datab(rd_addr[1]),
	.dataa(rd_addr[2]),
	.datag(VCC)
);
defparam rd_addr_RNI32FE3_2_.lut_mask=64'h6aaa6aaa6aaaaaaa;
defparam rd_addr_RNI32FE3_2_.shared_arith="off";
defparam rd_addr_RNI32FE3_2_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb wr_addr_RNIT1GU_9_ (
	.combout(empty_t_NE_3),
	.dataf(in_full_4),
	.datae(in_full_5),
	.datad(wr_addr[8]),
	.datac(rd_addr[8]),
	.datab(wr_addr[9]),
	.dataa(rd_addr[9]),
	.datag(VCC)
);
defparam wr_addr_RNIT1GU_9_.lut_mask=64'h6ff6ffffffffffff;
defparam wr_addr_RNIT1GU_9_.shared_arith="off";
defparam wr_addr_RNIT1GU_9_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNITKI33_1_ (
	.combout(portbaddr[1]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(rd_addr[0]),
	.datac(rd_streamer_fifo0),
	.datab(rd_addr[1]),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNITKI33_1_.lut_mask=64'h3ccc3ccc3ccccccc;
defparam rd_addr_RNITKI33_1_.shared_arith="off";
defparam rd_addr_RNITKI33_1_.extended_lut="off";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_ (
	.portadatain({ray_in_c_59, ray_in_c_58, ray_in_c_57, ray_in_c_56, ray_in_c_55, ray_in_c_54, ray_in_c_53, ray_in_c_52, ray_in_c_51, ray_in_c_50, ray_in_c_49, ray_in_c_48, ray_in_c_47, ray_in_c_46, ray_in_c_45, ray_in_c_44, ray_in_c_43, ray_in_c_42, ray_in_c_41, ray_in_c_40}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_59, instruction_read_c_58, instruction_read_c_57, instruction_read_c_56, instruction_read_c_55, instruction_read_c_54, instruction_read_c_53, instruction_read_c_52, instruction_read_c_51, instruction_read_c_50, instruction_read_c_49, instruction_read_c_48, instruction_read_c_47, instruction_read_c_46, instruction_read_c_45, instruction_read_c_44, instruction_read_c_43, instruction_read_c_42, instruction_read_c_41, instruction_read_c_40})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_b_first_bit_number =  40;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.port_a_first_bit_number =  40;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_2_59_40_.lpm_type =  "cyclonev_ram_block";
// @16:73
  cyclonev_lcell_comb full_5 (
	.combout(in_full_5),
	.dataf(wr_addr[6]),
	.datae(wr_addr[7]),
	.datad(rd_addr[6]),
	.datac(rd_addr[7]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam full_5.lut_mask=64'hf0000f0000f0000f;
defparam full_5.shared_arith="off";
defparam full_5.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIO8MO2_0_ (
	.combout(portbaddr[0]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(rd_addr[0]),
	.datac(rd_streamer_fifo0),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNIO8MO2_0_.lut_mask=64'h0ff00ff00ff0ff00;
defparam rd_addr_RNIO8MO2_0_.shared_arith="off";
defparam rd_addr_RNIO8MO2_0_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIS6QF5_8_ (
	.combout(portbaddr[8]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(un10_m6_0_a2_5),
	.datac(un10_m6_0_a2_4),
	.datab(rd_addr[8]),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNIS6QF5_8_.lut_mask=64'h3ccc3ccc3ccccccc;
defparam rd_addr_RNIS6QF5_8_.shared_arith="off";
defparam rd_addr_RNIS6QF5_8_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIAGBP3_3_ (
	.combout(portbaddr[3]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(un10_rd_addr_t_anc2_out),
	.datac(rd_addr[3]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNIAGBP3_3_.lut_mask=64'h0ff00ff00ff0f0f0;
defparam rd_addr_RNIAGBP3_3_.shared_arith="off";
defparam rd_addr_RNIAGBP3_3_.extended_lut="off";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_ (
	.portadatain({ray_in_c_139, ray_in_c_138, ray_in_c_137, ray_in_c_136, ray_in_c_135, ray_in_c_134, ray_in_c_133, ray_in_c_132, ray_in_c_131, ray_in_c_130, ray_in_c_129, ray_in_c_128, ray_in_c_127, ray_in_c_126, ray_in_c_125, ray_in_c_124, ray_in_c_123, ray_in_c_122, ray_in_c_121, ray_in_c_120}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_139, instruction_read_c_138, instruction_read_c_137, instruction_read_c_136, instruction_read_c_135, instruction_read_c_134, instruction_read_c_133, instruction_read_c_132, instruction_read_c_131, instruction_read_c_130, instruction_read_c_129, instruction_read_c_128, instruction_read_c_127, instruction_read_c_126, instruction_read_c_125, instruction_read_c_124, instruction_read_c_123, instruction_read_c_122, instruction_read_c_121, instruction_read_c_120})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_b_first_bit_number =  120;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.port_a_first_bit_number =  120;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_6_139_120_.lpm_type =  "cyclonev_ram_block";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_ (
	.portadatain({ray_in_c_119, ray_in_c_118, ray_in_c_117, ray_in_c_116, ray_in_c_115, ray_in_c_114, ray_in_c_113, ray_in_c_112, ray_in_c_111, ray_in_c_110, ray_in_c_109, ray_in_c_108, ray_in_c_107, ray_in_c_106, ray_in_c_105, ray_in_c_104, ray_in_c_103, ray_in_c_102, ray_in_c_101, ray_in_c_100}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_119, instruction_read_c_118, instruction_read_c_117, instruction_read_c_116, instruction_read_c_115, instruction_read_c_114, instruction_read_c_113, instruction_read_c_112, instruction_read_c_111, instruction_read_c_110, instruction_read_c_109, instruction_read_c_108, instruction_read_c_107, instruction_read_c_106, instruction_read_c_105, instruction_read_c_104, instruction_read_c_103, instruction_read_c_102, instruction_read_c_101, instruction_read_c_100})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_b_first_bit_number =  100;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.port_a_first_bit_number =  100;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_5_119_100_.lpm_type =  "cyclonev_ram_block";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_ (
	.portadatain({ray_in_c_99, ray_in_c_98, ray_in_c_97, ray_in_c_96, ray_in_c_95, ray_in_c_94, ray_in_c_93, ray_in_c_92, ray_in_c_91, ray_in_c_90, ray_in_c_89, ray_in_c_88, ray_in_c_87, ray_in_c_86, ray_in_c_85, ray_in_c_84, ray_in_c_83, ray_in_c_82, ray_in_c_81, ray_in_c_80}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_99, instruction_read_c_98, instruction_read_c_97, instruction_read_c_96, instruction_read_c_95, instruction_read_c_94, instruction_read_c_93, instruction_read_c_92, instruction_read_c_91, instruction_read_c_90, instruction_read_c_89, instruction_read_c_88, instruction_read_c_87, instruction_read_c_86, instruction_read_c_85, instruction_read_c_84, instruction_read_c_83, instruction_read_c_82, instruction_read_c_81, instruction_read_c_80})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_b_first_bit_number =  80;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.port_a_first_bit_number =  80;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_4_99_80_.lpm_type =  "cyclonev_ram_block";
// @16:73
  cyclonev_lcell_comb rd_addr_RNI511Q4_6_ (
	.combout(portbaddr[6]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(un10_m6_0_2),
	.datac(rd_streamer_fifo0),
	.datab(rd_addr[1]),
	.dataa(rd_addr[6]),
	.datag(VCC)
);
defparam rd_addr_RNI511Q4_6_.lut_mask=64'h6aaa6aaa6aaaaaaa;
defparam rd_addr_RNI511Q4_6_.shared_arith="off";
defparam rd_addr_RNI511Q4_6_.extended_lut="off";
// @16:41
  dffeas wr_addr_7_ (
	.q(wr_addr[7]),
	.d(un8_wr_addr_t[7]),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_7_.is_wysiwyg="TRUE";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_ (
	.portadatain({ray_in_c_39, ray_in_c_38, ray_in_c_37, ray_in_c_36, ray_in_c_35, ray_in_c_34, ray_in_c_33, ray_in_c_32, ray_in_c_31, ray_in_c_30, ray_in_c_29, ray_in_c_28, ray_in_c_27, ray_in_c_26, ray_in_c_25, ray_in_c_24, ray_in_c_23, ray_in_c_22, ray_in_c_21, ray_in_c_20}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_39, instruction_read_c_38, instruction_read_c_37, instruction_read_c_36, instruction_read_c_35, instruction_read_c_34, instruction_read_c_33, instruction_read_c_32, instruction_read_c_31, instruction_read_c_30, instruction_read_c_29, instruction_read_c_28, instruction_read_c_27, instruction_read_c_26, instruction_read_c_25, instruction_read_c_24, instruction_read_c_23, instruction_read_c_22, instruction_read_c_21, instruction_read_c_20})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_b_first_bit_number =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.port_a_first_bit_number =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_1_39_20_.lpm_type =  "cyclonev_ram_block";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_ (
	.portadatain({ray_in_c_19, ray_in_c_18, ray_in_c_17, ray_in_c_16, ray_in_c_15, ray_in_c_14, ray_in_c_13, ray_in_c_12, ray_in_c_11, ray_in_c_10, ray_in_c_9, ray_in_c_8, ray_in_c_7, ray_in_c_6, ray_in_c_5, ray_in_c_4, ray_in_c_3, ray_in_c_2, ray_in_c_1, ray_in_c_0}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_19, instruction_read_c_18, instruction_read_c_17, instruction_read_c_16, instruction_read_c_15, instruction_read_c_14, instruction_read_c_13, instruction_read_c_12, instruction_read_c_11, instruction_read_c_10, instruction_read_c_9, instruction_read_c_8, instruction_read_c_7, instruction_read_c_6, instruction_read_c_5, instruction_read_c_4, instruction_read_c_3, instruction_read_c_2, instruction_read_c_1, instruction_read_c_0})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_b_first_bit_number =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.port_a_first_bit_number =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_0_19_0_.lpm_type =  "cyclonev_ram_block";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_ (
	.portadatain({ray_in_c_79, ray_in_c_78, ray_in_c_77, ray_in_c_76, ray_in_c_75, ray_in_c_74, ray_in_c_73, ray_in_c_72, ray_in_c_71, ray_in_c_70, ray_in_c_69, ray_in_c_68, ray_in_c_67, ray_in_c_66, ray_in_c_65, ray_in_c_64, ray_in_c_63, ray_in_c_62, ray_in_c_61, ray_in_c_60}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_79, instruction_read_c_78, instruction_read_c_77, instruction_read_c_76, instruction_read_c_75, instruction_read_c_74, instruction_read_c_73, instruction_read_c_72, instruction_read_c_71, instruction_read_c_70, instruction_read_c_69, instruction_read_c_68, instruction_read_c_67, instruction_read_c_66, instruction_read_c_65, instruction_read_c_64, instruction_read_c_63, instruction_read_c_62, instruction_read_c_61, instruction_read_c_60})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_b_first_bit_number =  60;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.port_a_first_bit_number =  60;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_3_79_60_.lpm_type =  "cyclonev_ram_block";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIGJT45_7_ (
	.combout(portbaddr[7]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(rd_addr_RNIF5O01_combout[1]),
	.datac(rd_addr_RNI1UHB1_combout[6]),
	.datab(rd_addr[7]),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNIGJT45_7_.lut_mask=64'hccc3ccc3ccc3cccc;
defparam rd_addr_RNIGJT45_7_.shared_arith="off";
defparam rd_addr_RNIGJT45_7_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIIV744_4_ (
	.combout(portbaddr[4]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(un10_rd_addr_t_anc2_out),
	.datac(rd_addr[3]),
	.datab(rd_addr[4]),
	.dataa(VCC),
	.datag(VCC)
);
defparam rd_addr_RNIIV744_4_.lut_mask=64'h3ccc3ccc3ccccccc;
defparam rd_addr_RNIIV744_4_.shared_arith="off";
defparam rd_addr_RNIIV744_4_.extended_lut="off";
// @16:73
  cyclonev_lcell_comb rd_addr_RNIRF4F4_5_ (
	.combout(portbaddr[5]),
	.dataf(empty_t_NE_3),
	.datae(empty_t_NE_2),
	.datad(un10_rd_addr_t_anc2_out),
	.datac(rd_addr[3]),
	.datab(rd_addr[4]),
	.dataa(rd_addr[5]),
	.datag(VCC)
);
defparam rd_addr_RNIRF4F4_5_.lut_mask=64'h6aaa6aaa6aaaaaaa;
defparam rd_addr_RNIRF4F4_5_.shared_arith="off";
defparam rd_addr_RNIRF4F4_5_.extended_lut="off";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_ (
	.portadatain({ray_in_c_191, ray_in_c_190, ray_in_c_189, ray_in_c_188, ray_in_c_187, ray_in_c_186, ray_in_c_185, ray_in_c_184, ray_in_c_183, ray_in_c_182, ray_in_c_181, ray_in_c_180}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_191, instruction_read_c_190, instruction_read_c_189, instruction_read_c_188, instruction_read_c_187, instruction_read_c_186, instruction_read_c_185, instruction_read_c_184, instruction_read_c_183, instruction_read_c_182, instruction_read_c_181, instruction_read_c_180})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_data_width =  12;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_b_first_bit_number =  180;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_a_data_width =  12;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.port_a_first_bit_number =  180;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_9_191_180_.lpm_type =  "cyclonev_ram_block";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_ (
	.portadatain({ray_in_c_179, ray_in_c_178, ray_in_c_177, ray_in_c_176, ray_in_c_175, ray_in_c_174, ray_in_c_173, ray_in_c_172, ray_in_c_171, ray_in_c_170, ray_in_c_169, ray_in_c_168, ray_in_c_167, ray_in_c_166, ray_in_c_165, ray_in_c_164, ray_in_c_163, ray_in_c_162, ray_in_c_161, ray_in_c_160}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_179, instruction_read_c_178, instruction_read_c_177, instruction_read_c_176, instruction_read_c_175, instruction_read_c_174, instruction_read_c_173, instruction_read_c_172, instruction_read_c_171, instruction_read_c_170, instruction_read_c_169, instruction_read_c_168, instruction_read_c_167, instruction_read_c_166, instruction_read_c_165, instruction_read_c_164, instruction_read_c_163, instruction_read_c_162, instruction_read_c_161, instruction_read_c_160})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_b_first_bit_number =  160;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.port_a_first_bit_number =  160;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_8_179_160_.lpm_type =  "cyclonev_ram_block";
// @16:34
  cyclonev_ram_block fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_ (
	.portadatain({ray_in_c_159, ray_in_c_158, ray_in_c_157, ray_in_c_156, ray_in_c_155, ray_in_c_154, ray_in_c_153, ray_in_c_152, ray_in_c_151, ray_in_c_150, ray_in_c_149, ray_in_c_148, ray_in_c_147, ray_in_c_146, ray_in_c_145, ray_in_c_144, ray_in_c_143, ray_in_c_142, ray_in_c_141, ray_in_c_140}),
	.portaaddr(wr_addr[8:0]),
	.portawe(portawe),
	.portbaddr(portbaddr[8:0]),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_1160_d),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout({instruction_read_c_159, instruction_read_c_158, instruction_read_c_157, instruction_read_c_156, instruction_read_c_155, instruction_read_c_154, instruction_read_c_153, instruction_read_c_152, instruction_read_c_151, instruction_read_c_150, instruction_read_c_149, instruction_read_c_148, instruction_read_c_147, instruction_read_c_146, instruction_read_c_145, instruction_read_c_144, instruction_read_c_143, instruction_read_c_142, instruction_read_c_141, instruction_read_c_140})
);
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.logical_ram_name =  "INPUT_RAY_FIFO.fifo_buf.I_1.INPUT_RAY_FIFO_ALTSYNCRAM_0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_data_out_clear =  "clear1";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.clk0_output_clock_enable =  "ena0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.clk0_core_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.clk0_input_clock_enable =  "ena2";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_read_enable_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_address_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_data_out_clock =  "clock0";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.mixed_port_feed_through_mode =  "old";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.operation_mode =  "dual_port";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_a_logical_ram_width =  192;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_a_logical_ram_depth =  300;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.ram_block_type =  "auto";
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_b_first_bit_number =  140;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_a_data_width =  20;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_a_last_address =  299;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_a_address_width =  9;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_a_first_address =  0;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.port_a_first_bit_number =  140;
defparam fifo_buf_I_1_INPUT_RAY_FIFO_fifo_buf_7_159_140_.lpm_type =  "cyclonev_ram_block";
endmodule /* fifo_192_300_10s */

// VQM4.1+ 
module streamer_10_32_12_11 (
  state_d_0,
  addr_streamer_mem_1,
  addr_streamer_mem_0,
  addr_streamer_mem_3,
  addr_streamer_mem_2,
  state_1160_d,
  empty_i,
  rd_streamer_fifo0,
  reset_in_RNIPCR1,
  clock_c
)
;
output state_d_0 ;
output addr_streamer_mem_1 ;
output addr_streamer_mem_0 ;
output addr_streamer_mem_3 ;
output addr_streamer_mem_2 ;
output state_1160_d ;
input empty_i ;
output rd_streamer_fifo0 ;
input reset_in_RNIPCR1 ;
input clock_c ;
wire state_d_0 ;
wire addr_streamer_mem_1 ;
wire addr_streamer_mem_0 ;
wire addr_streamer_mem_3 ;
wire addr_streamer_mem_2 ;
wire state_1160_d ;
wire empty_i ;
wire rd_streamer_fifo0 ;
wire reset_in_RNIPCR1 ;
wire clock_c ;
wire [11:4] mem_addr;
wire [1:0] state;
wire N_1971 ;
wire GND ;
wire N_1967 ;
wire N_1966 ;
wire N_1965 ;
wire N_1964 ;
wire N_1963 ;
wire N_1962 ;
wire N_1961 ;
wire N_1960 ;
wire N_1959 ;
wire N_1958 ;
wire N_1957 ;
wire N_1956 ;
wire N_1955 ;
wire N_1954 ;
wire N_1953 ;
wire N_1952 ;
wire N_1951 ;
wire N_1950 ;
wire N_1949 ;
wire N_1948 ;
wire N_1947 ;
wire N_1946 ;
wire N_1945 ;
wire N_1944 ;
wire N_1943 ;
wire N_1942 ;
wire N_1941 ;
wire N_1940 ;
wire N_1939 ;
wire N_1938 ;
wire N_1937 ;
wire N_2057 ;
wire N_2056 ;
wire N_2055 ;
wire N_2054 ;
wire N_2053 ;
wire N_2052 ;
wire N_2051 ;
wire N_2050 ;
wire N_2049 ;
wire N_2048 ;
wire N_2047 ;
wire N_2046 ;
wire N_2045 ;
wire N_2044 ;
wire N_2043 ;
wire N_2042 ;
wire N_2041 ;
wire N_2040 ;
wire N_2039 ;
wire N_2038 ;
wire N_2037 ;
wire N_2036 ;
wire N_2035 ;
wire N_2034 ;
wire N_2033 ;
wire N_2032 ;
wire N_2031 ;
wire N_2030 ;
wire N_2029 ;
wire N_2028 ;
wire N_2027 ;
wire N_2026 ;
wire N_2025 ;
wire N_2024 ;
wire N_2023 ;
wire N_2022 ;
wire N_2021 ;
wire N_2020 ;
wire N_2019 ;
wire N_2018 ;
wire N_2017 ;
wire N_2016 ;
wire N_2015 ;
wire N_2014 ;
wire N_2013 ;
wire N_2012 ;
wire N_2011 ;
wire N_2010 ;
wire N_2009 ;
wire N_2008 ;
wire N_2007 ;
wire N_2006 ;
wire N_2005 ;
wire N_2004 ;
wire N_2003 ;
wire N_2002 ;
wire N_2001 ;
wire N_2000 ;
wire N_1999 ;
wire N_1998 ;
wire N_1997 ;
wire N_1996 ;
wire N_1995 ;
wire N_1994 ;
wire N_1993 ;
wire N_1992 ;
wire N_1991 ;
wire N_1990 ;
wire N_1989 ;
wire N_1988 ;
wire N_1987 ;
wire N_1986 ;
wire N_1985 ;
wire N_1984 ;
wire N_1983 ;
wire N_1982 ;
wire N_1981 ;
wire N_1980 ;
wire N_1979 ;
wire N_1978 ;
wire N_1977 ;
wire N_1976 ;
wire N_1975 ;
wire N_1974 ;
wire N_1973 ;
wire N_1972 ;
wire N_1658 ;
wire N_1970 ;
wire N_1969 ;
wire N_1968 ;
wire N_1654 ;
wire N_1653 ;
wire N_1652 ;
wire N_1651 ;
wire N_1650 ;
wire N_1649 ;
wire N_1648 ;
wire N_1647 ;
wire N_1646 ;
wire N_1645 ;
wire N_1644 ;
wire N_1643 ;
wire N_1642 ;
wire N_1641 ;
wire N_1640 ;
wire N_1639 ;
wire N_1638 ;
wire N_1637 ;
wire N_1636 ;
wire N_1635 ;
wire N_1634 ;
wire N_1633 ;
wire N_1632 ;
wire N_1631 ;
wire N_1630 ;
wire N_1629 ;
wire N_1628 ;
wire N_1627 ;
wire N_1626 ;
wire N_1625 ;
wire N_1624 ;
wire N_1936 ;
wire N_1935 ;
wire N_1934 ;
wire N_1933 ;
wire N_1932 ;
wire N_1931 ;
wire N_1930 ;
wire N_1929 ;
wire N_1928 ;
wire N_1927 ;
wire N_1926 ;
wire N_1925 ;
wire N_1924 ;
wire N_1923 ;
wire N_1922 ;
wire N_1921 ;
wire N_1920 ;
wire N_1919 ;
wire N_1918 ;
wire N_1917 ;
wire N_1916 ;
wire N_1915 ;
wire N_1914 ;
wire N_1913 ;
wire N_1912 ;
wire N_1911 ;
wire N_1910 ;
wire N_1909 ;
wire N_1908 ;
wire N_1907 ;
wire N_1906 ;
wire N_1905 ;
wire N_1904 ;
wire N_1903 ;
wire N_1902 ;
wire N_1901 ;
wire N_1900 ;
wire N_1899 ;
wire N_1898 ;
wire N_1897 ;
wire N_1896 ;
wire N_1895 ;
wire N_1894 ;
wire N_1893 ;
wire N_1892 ;
wire N_1891 ;
wire N_1890 ;
wire N_1889 ;
wire N_1888 ;
wire N_1887 ;
wire N_1886 ;
wire N_1885 ;
wire N_1884 ;
wire N_1883 ;
wire N_1882 ;
wire N_1881 ;
wire N_1880 ;
wire N_1879 ;
wire N_1878 ;
wire N_1877 ;
wire N_1876 ;
wire N_1875 ;
wire N_1874 ;
wire N_1873 ;
wire N_1872 ;
wire N_1871 ;
wire N_1870 ;
wire N_1869 ;
wire N_1868 ;
wire N_1867 ;
wire N_1866 ;
wire N_1673 ;
wire N_1672 ;
wire N_1671 ;
wire N_1670 ;
wire N_1669 ;
wire N_1668 ;
wire N_1667 ;
wire N_1666 ;
wire N_1665 ;
wire N_1664 ;
wire N_1663 ;
wire N_1662 ;
wire N_1661 ;
wire N_1660 ;
wire N_1659 ;
wire N_1537 ;
wire N_1657 ;
wire N_1656 ;
wire N_1655 ;
wire N_1533 ;
wire N_1532 ;
wire N_1531 ;
wire N_1530 ;
wire N_1529 ;
wire N_1528 ;
wire N_1527 ;
wire N_1526 ;
wire N_1525 ;
wire N_1524 ;
wire N_1523 ;
wire N_1522 ;
wire N_1521 ;
wire N_1520 ;
wire N_1519 ;
wire N_1518 ;
wire N_1517 ;
wire N_1516 ;
wire N_1515 ;
wire N_1514 ;
wire N_1513 ;
wire N_1512 ;
wire N_1511 ;
wire N_1510 ;
wire N_1509 ;
wire N_1508 ;
wire N_1507 ;
wire N_1506 ;
wire N_1505 ;
wire N_1504 ;
wire N_1503 ;
wire N_1623 ;
wire N_1622 ;
wire N_1621 ;
wire N_1620 ;
wire N_1619 ;
wire N_1618 ;
wire N_1617 ;
wire N_1616 ;
wire N_1615 ;
wire N_1614 ;
wire N_1613 ;
wire N_1612 ;
wire N_1611 ;
wire N_1610 ;
wire N_1609 ;
wire N_1608 ;
wire N_1607 ;
wire N_1606 ;
wire N_1605 ;
wire N_1604 ;
wire N_1603 ;
wire N_1602 ;
wire N_1601 ;
wire N_1600 ;
wire N_1599 ;
wire N_1598 ;
wire N_1597 ;
wire N_1596 ;
wire N_1595 ;
wire N_1594 ;
wire N_1593 ;
wire N_1592 ;
wire N_1591 ;
wire N_1590 ;
wire N_1589 ;
wire N_1588 ;
wire N_1587 ;
wire N_1586 ;
wire N_1585 ;
wire N_1584 ;
wire N_1583 ;
wire N_1582 ;
wire N_1581 ;
wire N_1580 ;
wire N_1579 ;
wire N_1578 ;
wire N_1577 ;
wire N_1576 ;
wire N_1575 ;
wire N_1574 ;
wire N_1573 ;
wire N_1572 ;
wire N_1571 ;
wire N_1570 ;
wire N_1569 ;
wire N_1568 ;
wire N_1567 ;
wire N_1566 ;
wire N_1565 ;
wire N_1564 ;
wire N_1563 ;
wire N_1562 ;
wire N_1561 ;
wire N_1560 ;
wire N_1559 ;
wire N_1558 ;
wire N_1557 ;
wire N_1556 ;
wire N_1555 ;
wire N_1554 ;
wire N_1553 ;
wire N_1552 ;
wire N_1551 ;
wire N_1550 ;
wire N_1549 ;
wire N_1548 ;
wire N_1547 ;
wire N_1546 ;
wire N_1545 ;
wire N_1544 ;
wire N_1543 ;
wire N_1542 ;
wire N_1541 ;
wire N_1540 ;
wire N_1539 ;
wire N_1538 ;
wire N_1416 ;
wire N_1536 ;
wire N_1535 ;
wire N_1534 ;
wire N_1412 ;
wire N_1411 ;
wire N_1410 ;
wire N_1409 ;
wire N_1408 ;
wire N_1407 ;
wire N_1406 ;
wire N_1405 ;
wire N_1404 ;
wire N_1403 ;
wire N_1402 ;
wire N_1401 ;
wire N_1400 ;
wire N_1399 ;
wire N_1398 ;
wire N_1397 ;
wire N_1396 ;
wire N_1395 ;
wire N_1394 ;
wire N_1393 ;
wire N_1392 ;
wire N_1391 ;
wire N_1390 ;
wire N_1389 ;
wire N_1388 ;
wire N_1387 ;
wire N_1386 ;
wire N_1385 ;
wire N_1384 ;
wire N_1383 ;
wire N_1382 ;
wire N_1502 ;
wire N_1501 ;
wire N_1500 ;
wire N_1499 ;
wire N_1498 ;
wire N_1497 ;
wire N_1496 ;
wire N_1495 ;
wire N_1494 ;
wire N_1493 ;
wire N_1492 ;
wire N_1491 ;
wire N_1490 ;
wire N_1489 ;
wire N_1488 ;
wire N_1487 ;
wire N_1486 ;
wire N_1485 ;
wire N_1484 ;
wire N_1483 ;
wire N_1482 ;
wire N_1481 ;
wire N_1480 ;
wire N_1479 ;
wire N_1478 ;
wire N_1477 ;
wire N_1476 ;
wire N_1475 ;
wire N_1474 ;
wire N_1473 ;
wire N_1472 ;
wire N_1471 ;
wire N_1470 ;
wire N_1469 ;
wire N_1468 ;
wire N_1467 ;
wire N_1466 ;
wire N_1465 ;
wire N_1464 ;
wire N_1463 ;
wire N_1462 ;
wire N_1461 ;
wire N_1460 ;
wire N_1459 ;
wire N_1458 ;
wire N_1457 ;
wire N_1456 ;
wire N_1455 ;
wire N_1454 ;
wire N_1453 ;
wire N_1452 ;
wire N_1451 ;
wire N_1450 ;
wire N_1449 ;
wire N_1448 ;
wire N_1447 ;
wire N_1446 ;
wire N_1445 ;
wire N_1444 ;
wire N_1443 ;
wire N_1442 ;
wire N_1441 ;
wire N_1440 ;
wire N_1439 ;
wire N_1438 ;
wire N_1437 ;
wire N_1436 ;
wire N_1435 ;
wire N_1434 ;
wire N_1433 ;
wire N_1432 ;
wire N_1431 ;
wire N_1430 ;
wire N_1429 ;
wire N_1428 ;
wire N_1427 ;
wire N_1426 ;
wire N_1425 ;
wire N_1424 ;
wire N_1423 ;
wire N_1422 ;
wire N_1421 ;
wire N_1420 ;
wire N_1419 ;
wire N_1418 ;
wire N_1417 ;
wire N_1295 ;
wire N_1415 ;
wire N_1414 ;
wire N_1413 ;
wire N_1291 ;
wire N_1290 ;
wire mem_addr_c11_cout ;
wire N_1369 ;
wire N_1368 ;
wire N_1367 ;
wire N_1366 ;
wire N_1365 ;
wire N_1364 ;
wire N_1363 ;
wire N_1362 ;
wire N_1361 ;
wire N_1360 ;
wire N_1359 ;
wire N_1158 ;
wire N_1157 ;
wire N_1156 ;
wire N_1155 ;
wire N_2 ;
wire VCC ;
wire N_1352 ;
wire N_1351 ;
wire N_1350 ;
wire N_1349 ;
wire N_1348 ;
wire N_1347 ;
wire N_1346 ;
wire N_1345 ;
wire N_1344 ;
wire N_1343 ;
wire N_1342 ;
wire N_1381 ;
wire N_1380 ;
wire N_1379 ;
wire N_1378 ;
wire N_1377 ;
wire N_1376 ;
wire N_1375 ;
wire N_1374 ;
wire N_1373 ;
wire N_1372 ;
wire N_1371 ;
wire N_1370 ;
wire N_1329 ;
wire N_1328 ;
wire N_1327 ;
wire N_1326 ;
wire N_1325 ;
wire N_1324 ;
wire N_1323 ;
wire N_1322 ;
wire N_1321 ;
wire N_1320 ;
wire N_1319 ;
wire N_1358 ;
wire N_1357 ;
wire N_1356 ;
wire N_1355 ;
wire N_1354 ;
wire N_1353 ;
wire N_1312 ;
wire N_1311 ;
wire N_1310 ;
wire N_1309 ;
wire N_1308 ;
wire N_1307 ;
wire N_1306 ;
wire N_1305 ;
wire N_1304 ;
wire N_1303 ;
wire N_1302 ;
wire N_1341 ;
wire N_1340 ;
wire N_1339 ;
wire N_1338 ;
wire N_1337 ;
wire N_1336 ;
wire N_1335 ;
wire N_1334 ;
wire N_1333 ;
wire N_1332 ;
wire N_1331 ;
wire N_1330 ;
wire N_1316 ;
wire N_1315 ;
wire N_1314 ;
wire N_1313 ;
wire N_1299 ;
wire N_1298 ;
wire N_1297 ;
wire N_1296 ;
wire N_1317 ;
wire N_1294 ;
wire N_1293 ;
wire N_1318 ;
wire N_1300 ;
wire N_1301 ;
wire N_1292 ;
wire N_7_i ;
wire N_1 ;
wire N_5_i_0_g1_5 ;
wire N_5_i_0_g1_10 ;
wire N_5_i ;
wire N_5_i_0_g1_8 ;
wire mem_addr_c0_sumout ;
wire mem_addr_c1_sumout ;
wire mem_addr_c2_sumout ;
wire mem_addr_c3_sumout ;
wire mem_addr_c4_sumout ;
wire mem_addr_c5_sumout ;
wire mem_addr_c6_sumout ;
wire mem_addr_c7_sumout ;
wire mem_addr_c8_sumout ;
wire mem_addr_c9_sumout ;
wire N_1285_i ;
wire mem_addr_c10_sumout ;
wire mem_addr_c9_cout ;
wire mem_addr_c1_cout ;
wire mem_addr_c5_cout ;
wire mem_addr_c4_cout ;
wire mem_addr_c6_cout ;
wire mem_addr_c10_cout ;
wire mem_addr_c0_cout ;
wire mem_addr_c7_cout ;
wire mem_addr_c2_cout ;
wire mem_addr_c11_sumout ;
wire mem_addr_c8_cout ;
wire mem_addr_c3_cout ;
//@18:24
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
  cyclonev_lcell_comb state_ns_1_0__N_7_i_0_g0 (
	.combout(N_7_i),
	.dataf(state[0]),
	.datae(state[1]),
	.datad(empty_i),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam state_ns_1_0__N_7_i_0_g0.lut_mask=64'h00000000ffffff00;
defparam state_ns_1_0__N_7_i_0_g0.shared_arith="off";
defparam state_ns_1_0__N_7_i_0_g0.extended_lut="off";
  cyclonev_lcell_comb in_rd_en_RNO (
	.combout(N_1),
	.dataf(rd_streamer_fifo0),
	.datae(state[0]),
	.datad(state[1]),
	.datac(empty_i),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam in_rd_en_RNO.lut_mask=64'hff00ffff000000f0;
defparam in_rd_en_RNO.shared_arith="off";
defparam in_rd_en_RNO.extended_lut="off";
  cyclonev_lcell_comb state_ns_1_0__N_5_i_0_g1_5 (
	.combout(N_5_i_0_g1_5),
	.dataf(mem_addr[7]),
	.datae(mem_addr[6]),
	.datad(mem_addr[5]),
	.datac(mem_addr[4]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam state_ns_1_0__N_5_i_0_g1_5.lut_mask=64'hfffffffffffffff0;
defparam state_ns_1_0__N_5_i_0_g1_5.shared_arith="off";
defparam state_ns_1_0__N_5_i_0_g1_5.extended_lut="off";
  cyclonev_lcell_comb state_ns_1_0__N_5_i_0_g1_10 (
	.combout(N_5_i_0_g1_10),
	.dataf(N_5_i_0_g1_5),
	.datae(addr_streamer_mem_3),
	.datad(state[0]),
	.datac(state[1]),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam state_ns_1_0__N_5_i_0_g1_10.lut_mask=64'hffffffff0fffffff;
defparam state_ns_1_0__N_5_i_0_g1_10.shared_arith="off";
defparam state_ns_1_0__N_5_i_0_g1_10.extended_lut="off";
  cyclonev_lcell_comb state_ns_1_0__N_5_i_0_g0_i (
	.combout(N_5_i),
	.dataf(N_5_i_0_g1_10),
	.datae(N_5_i_0_g1_8),
	.datad(addr_streamer_mem_1),
	.datac(addr_streamer_mem_0),
	.datab(state[0]),
	.dataa(state[1]),
	.datag(VCC)
);
defparam state_ns_1_0__N_5_i_0_g0_i.lut_mask=64'heeeeeeeeeeeeeee0;
defparam state_ns_1_0__N_5_i_0_g0_i.shared_arith="off";
defparam state_ns_1_0__N_5_i_0_g0_i.extended_lut="off";
  cyclonev_lcell_comb state_ns_1_0__N_5_i_0_g1_8 (
	.combout(N_5_i_0_g1_8),
	.dataf(addr_streamer_mem_2),
	.datae(mem_addr[9]),
	.datad(mem_addr[8]),
	.datac(mem_addr[11]),
	.datab(mem_addr[10]),
	.dataa(VCC),
	.datag(VCC)
);
defparam state_ns_1_0__N_5_i_0_g1_8.lut_mask=64'hfffffffcffffffff;
defparam state_ns_1_0__N_5_i_0_g1_8.shared_arith="off";
defparam state_ns_1_0__N_5_i_0_g1_8.extended_lut="off";
// @18:24
  dffeas mem_addr_4_ (
	.q(mem_addr[4]),
	.d(mem_addr_c4_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_4_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_7_ (
	.q(mem_addr[7]),
	.d(mem_addr_c7_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_7_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_6_ (
	.q(mem_addr[6]),
	.d(mem_addr_c6_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_6_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_5_ (
	.q(mem_addr[5]),
	.d(mem_addr_c5_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_5_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_9_ (
	.q(mem_addr[9]),
	.d(mem_addr_c9_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_9_.is_wysiwyg="TRUE";
// @18:24
  cyclonev_lcell_comb state_ns_1_0__m4_0_a2 (
	.combout(N_1285_i),
	.dataf(state[0]),
	.datae(state[1]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam state_ns_1_0__m4_0_a2.lut_mask=64'h000000000000ffff;
defparam state_ns_1_0__m4_0_a2.shared_arith="off";
defparam state_ns_1_0__m4_0_a2.extended_lut="off";
// @18:24
  dffeas mem_addr_8_ (
	.q(mem_addr[8]),
	.d(mem_addr_c8_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_8_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_3_ (
	.q(addr_streamer_mem_3),
	.d(mem_addr_c3_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_3_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_2_ (
	.q(addr_streamer_mem_2),
	.d(mem_addr_c2_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_2_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_1_ (
	.q(addr_streamer_mem_1),
	.d(mem_addr_c1_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_1_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_10_ (
	.q(mem_addr[10]),
	.d(mem_addr_c10_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_10_.is_wysiwyg="TRUE";
// @18:24
  dffeas mem_addr_0_ (
	.q(addr_streamer_mem_0),
	.d(mem_addr_c0_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_0_.is_wysiwyg="TRUE";
// @18:24
  cyclonev_lcell_comb mem_addr_c8 (
	.sumout(mem_addr_c8_sumout),
	.cout(mem_addr_c8_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[8]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c7_cout)
);
defparam mem_addr_c8.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c8.shared_arith="off";
defparam mem_addr_c8.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c9 (
	.sumout(mem_addr_c9_sumout),
	.cout(mem_addr_c9_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[9]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c8_cout)
);
defparam mem_addr_c9.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c9.shared_arith="off";
defparam mem_addr_c9.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c4 (
	.sumout(mem_addr_c4_sumout),
	.cout(mem_addr_c4_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[4]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c3_cout)
);
defparam mem_addr_c4.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c4.shared_arith="off";
defparam mem_addr_c4.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c7 (
	.sumout(mem_addr_c7_sumout),
	.cout(mem_addr_c7_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[7]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c6_cout)
);
defparam mem_addr_c7.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c7.shared_arith="off";
defparam mem_addr_c7.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c5 (
	.sumout(mem_addr_c5_sumout),
	.cout(mem_addr_c5_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[5]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c4_cout)
);
defparam mem_addr_c5.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c5.shared_arith="off";
defparam mem_addr_c5.extended_lut="off";
// @18:24
  dffeas mem_addr_11_ (
	.q(mem_addr[11]),
	.d(mem_addr_c11_sumout),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(N_1285_i)
);
defparam mem_addr_11_.is_wysiwyg="TRUE";
// @18:24
  cyclonev_lcell_comb mem_addr_c0 (
	.sumout(mem_addr_c0_sumout),
	.cout(mem_addr_c0_cout),
	.dataf(state[0]),
	.datae(VCC),
	.datad(addr_streamer_mem_0),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(GND)
);
defparam mem_addr_c0.lut_mask=64'h0000ff000000ff00;
defparam mem_addr_c0.shared_arith="off";
defparam mem_addr_c0.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c6 (
	.sumout(mem_addr_c6_sumout),
	.cout(mem_addr_c6_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[6]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c5_cout)
);
defparam mem_addr_c6.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c6.shared_arith="off";
defparam mem_addr_c6.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c1 (
	.sumout(mem_addr_c1_sumout),
	.cout(mem_addr_c1_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(addr_streamer_mem_1),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c0_cout)
);
defparam mem_addr_c1.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c1.shared_arith="off";
defparam mem_addr_c1.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c3 (
	.sumout(mem_addr_c3_sumout),
	.cout(mem_addr_c3_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(addr_streamer_mem_3),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c2_cout)
);
defparam mem_addr_c3.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c3.shared_arith="off";
defparam mem_addr_c3.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c2 (
	.sumout(mem_addr_c2_sumout),
	.cout(mem_addr_c2_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(addr_streamer_mem_2),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c1_cout)
);
defparam mem_addr_c2.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c2.shared_arith="off";
defparam mem_addr_c2.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c10 (
	.sumout(mem_addr_c10_sumout),
	.cout(mem_addr_c10_cout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[10]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c9_cout)
);
defparam mem_addr_c10.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c10.shared_arith="off";
defparam mem_addr_c10.extended_lut="off";
// @18:24
  cyclonev_lcell_comb mem_addr_c11 (
	.sumout(mem_addr_c11_sumout),
	.dataf(VCC),
	.datae(VCC),
	.datad(mem_addr[11]),
	.datac(GND),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC),
	.cin(mem_addr_c10_cout)
);
defparam mem_addr_c11.lut_mask=64'h0000ffff0000ff00;
defparam mem_addr_c11.shared_arith="off";
defparam mem_addr_c11.extended_lut="off";
// @18:24
  cyclonev_lcell_comb state_s1_0_a2_0_a2 (
	.combout(state_1160_d),
	.dataf(state[0]),
	.datae(state[1]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam state_s1_0_a2_0_a2.lut_mask=64'h0000ffff00000000;
defparam state_s1_0_a2_0_a2.shared_arith="off";
defparam state_s1_0_a2_0_a2.extended_lut="off";
// @18:24
  dffeas state_0_ (
	.q(state[0]),
	.d(N_7_i),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @18:24
  dffeas state_1_ (
	.q(state[1]),
	.d(N_5_i),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_1_.is_wysiwyg="TRUE";
// @18:24
  cyclonev_lcell_comb state_s2_0_a2_0_a2 (
	.combout(state_d_0),
	.dataf(state[0]),
	.datae(state[1]),
	.datad(VCC),
	.datac(VCC),
	.datab(VCC),
	.dataa(VCC),
	.datag(VCC)
);
defparam state_s2_0_a2_0_a2.lut_mask=64'h00000000ffff0000;
defparam state_s2_0_a2_0_a2.shared_arith="off";
defparam state_s2_0_a2_0_a2.extended_lut="off";
// @18:24
  dffeas in_rd_en (
	.q(rd_streamer_fifo0),
	.d(N_1),
	.clk(clock_c),
	.clrn(reset_in_RNIPCR1),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam in_rd_en.is_wysiwyg="TRUE";
endmodule /* streamer_10_32_12_11 */

// VQM4.1+ 
module sramb_16s_12s_384s (
  instruction_read_c_383,
  instruction_read_c_382,
  instruction_read_c_381,
  instruction_read_c_380,
  instruction_read_c_379,
  instruction_read_c_378,
  instruction_read_c_377,
  instruction_read_c_376,
  instruction_read_c_375,
  instruction_read_c_374,
  instruction_read_c_373,
  instruction_read_c_372,
  instruction_read_c_371,
  instruction_read_c_370,
  instruction_read_c_369,
  instruction_read_c_368,
  instruction_read_c_367,
  instruction_read_c_366,
  instruction_read_c_365,
  instruction_read_c_364,
  instruction_read_c_363,
  instruction_read_c_362,
  instruction_read_c_361,
  instruction_read_c_360,
  instruction_read_c_359,
  instruction_read_c_358,
  instruction_read_c_357,
  instruction_read_c_356,
  instruction_read_c_355,
  instruction_read_c_354,
  instruction_read_c_353,
  instruction_read_c_352,
  instruction_read_c_351,
  instruction_read_c_350,
  instruction_read_c_349,
  instruction_read_c_348,
  instruction_read_c_347,
  instruction_read_c_346,
  instruction_read_c_345,
  instruction_read_c_344,
  instruction_read_c_343,
  instruction_read_c_342,
  instruction_read_c_341,
  instruction_read_c_340,
  instruction_read_c_339,
  instruction_read_c_338,
  instruction_read_c_337,
  instruction_read_c_336,
  instruction_read_c_335,
  instruction_read_c_334,
  instruction_read_c_333,
  instruction_read_c_332,
  instruction_read_c_331,
  instruction_read_c_330,
  instruction_read_c_329,
  instruction_read_c_328,
  instruction_read_c_327,
  instruction_read_c_326,
  instruction_read_c_325,
  instruction_read_c_324,
  instruction_read_c_323,
  instruction_read_c_322,
  instruction_read_c_321,
  instruction_read_c_320,
  instruction_read_c_319,
  instruction_read_c_318,
  instruction_read_c_317,
  instruction_read_c_316,
  instruction_read_c_315,
  instruction_read_c_314,
  instruction_read_c_313,
  instruction_read_c_312,
  instruction_read_c_311,
  instruction_read_c_310,
  instruction_read_c_309,
  instruction_read_c_308,
  instruction_read_c_307,
  instruction_read_c_306,
  instruction_read_c_305,
  instruction_read_c_304,
  instruction_read_c_303,
  instruction_read_c_302,
  instruction_read_c_301,
  instruction_read_c_300,
  instruction_read_c_299,
  instruction_read_c_298,
  instruction_read_c_297,
  instruction_read_c_296,
  instruction_read_c_295,
  instruction_read_c_294,
  instruction_read_c_293,
  instruction_read_c_292,
  instruction_read_c_291,
  instruction_read_c_290,
  instruction_read_c_289,
  instruction_read_c_288,
  instruction_read_c_287,
  instruction_read_c_286,
  instruction_read_c_285,
  instruction_read_c_284,
  instruction_read_c_283,
  instruction_read_c_282,
  instruction_read_c_281,
  instruction_read_c_280,
  instruction_read_c_279,
  instruction_read_c_278,
  instruction_read_c_277,
  instruction_read_c_276,
  instruction_read_c_275,
  instruction_read_c_274,
  instruction_read_c_273,
  instruction_read_c_272,
  instruction_read_c_271,
  instruction_read_c_270,
  instruction_read_c_269,
  instruction_read_c_268,
  instruction_read_c_267,
  instruction_read_c_266,
  instruction_read_c_265,
  instruction_read_c_264,
  instruction_read_c_263,
  instruction_read_c_262,
  instruction_read_c_261,
  instruction_read_c_260,
  instruction_read_c_259,
  instruction_read_c_258,
  instruction_read_c_257,
  instruction_read_c_256,
  instruction_read_c_255,
  instruction_read_c_254,
  instruction_read_c_253,
  instruction_read_c_252,
  instruction_read_c_251,
  instruction_read_c_250,
  instruction_read_c_249,
  instruction_read_c_248,
  instruction_read_c_247,
  instruction_read_c_246,
  instruction_read_c_245,
  instruction_read_c_244,
  instruction_read_c_243,
  instruction_read_c_242,
  instruction_read_c_241,
  instruction_read_c_240,
  instruction_read_c_239,
  instruction_read_c_238,
  instruction_read_c_237,
  instruction_read_c_236,
  instruction_read_c_235,
  instruction_read_c_234,
  instruction_read_c_233,
  instruction_read_c_232,
  instruction_read_c_231,
  instruction_read_c_230,
  instruction_read_c_229,
  instruction_read_c_228,
  instruction_read_c_227,
  instruction_read_c_226,
  instruction_read_c_225,
  instruction_read_c_224,
  instruction_read_c_223,
  instruction_read_c_222,
  instruction_read_c_221,
  instruction_read_c_220,
  instruction_read_c_219,
  instruction_read_c_218,
  instruction_read_c_217,
  instruction_read_c_216,
  instruction_read_c_215,
  instruction_read_c_214,
  instruction_read_c_213,
  instruction_read_c_212,
  instruction_read_c_211,
  instruction_read_c_210,
  instruction_read_c_209,
  instruction_read_c_208,
  instruction_read_c_207,
  instruction_read_c_206,
  instruction_read_c_205,
  instruction_read_c_204,
  instruction_read_c_203,
  instruction_read_c_202,
  instruction_read_c_201,
  instruction_read_c_200,
  instruction_read_c_199,
  instruction_read_c_198,
  instruction_read_c_197,
  instruction_read_c_196,
  instruction_read_c_195,
  instruction_read_c_194,
  instruction_read_c_193,
  instruction_read_c_192,
  instruction_read_c_191,
  instruction_read_c_190,
  instruction_read_c_189,
  instruction_read_c_188,
  instruction_read_c_187,
  instruction_read_c_186,
  instruction_read_c_185,
  instruction_read_c_184,
  instruction_read_c_183,
  instruction_read_c_182,
  instruction_read_c_181,
  instruction_read_c_180,
  instruction_read_c_179,
  instruction_read_c_178,
  instruction_read_c_177,
  instruction_read_c_176,
  instruction_read_c_175,
  instruction_read_c_174,
  instruction_read_c_173,
  instruction_read_c_172,
  instruction_read_c_171,
  instruction_read_c_170,
  instruction_read_c_169,
  instruction_read_c_168,
  instruction_read_c_167,
  instruction_read_c_166,
  instruction_read_c_165,
  instruction_read_c_164,
  instruction_read_c_163,
  instruction_read_c_162,
  instruction_read_c_161,
  instruction_read_c_160,
  instruction_read_c_159,
  instruction_read_c_158,
  instruction_read_c_157,
  instruction_read_c_156,
  instruction_read_c_155,
  instruction_read_c_154,
  instruction_read_c_153,
  instruction_read_c_152,
  instruction_read_c_151,
  instruction_read_c_150,
  instruction_read_c_149,
  instruction_read_c_148,
  instruction_read_c_147,
  instruction_read_c_146,
  instruction_read_c_145,
  instruction_read_c_144,
  instruction_read_c_143,
  instruction_read_c_142,
  instruction_read_c_141,
  instruction_read_c_140,
  instruction_read_c_139,
  instruction_read_c_138,
  instruction_read_c_137,
  instruction_read_c_136,
  instruction_read_c_135,
  instruction_read_c_134,
  instruction_read_c_133,
  instruction_read_c_132,
  instruction_read_c_131,
  instruction_read_c_130,
  instruction_read_c_129,
  instruction_read_c_128,
  instruction_read_c_127,
  instruction_read_c_126,
  instruction_read_c_125,
  instruction_read_c_124,
  instruction_read_c_123,
  instruction_read_c_122,
  instruction_read_c_121,
  instruction_read_c_120,
  instruction_read_c_119,
  instruction_read_c_118,
  instruction_read_c_117,
  instruction_read_c_116,
  instruction_read_c_115,
  instruction_read_c_114,
  instruction_read_c_113,
  instruction_read_c_112,
  instruction_read_c_111,
  instruction_read_c_110,
  instruction_read_c_109,
  instruction_read_c_108,
  instruction_read_c_107,
  instruction_read_c_106,
  instruction_read_c_105,
  instruction_read_c_104,
  instruction_read_c_103,
  instruction_read_c_102,
  instruction_read_c_101,
  instruction_read_c_100,
  instruction_read_c_99,
  instruction_read_c_98,
  instruction_read_c_97,
  instruction_read_c_96,
  instruction_read_c_95,
  instruction_read_c_94,
  instruction_read_c_93,
  instruction_read_c_92,
  instruction_read_c_91,
  instruction_read_c_90,
  instruction_read_c_89,
  instruction_read_c_88,
  instruction_read_c_87,
  instruction_read_c_86,
  instruction_read_c_85,
  instruction_read_c_84,
  instruction_read_c_83,
  instruction_read_c_82,
  instruction_read_c_81,
  instruction_read_c_80,
  instruction_read_c_79,
  instruction_read_c_78,
  instruction_read_c_77,
  instruction_read_c_76,
  instruction_read_c_75,
  instruction_read_c_74,
  instruction_read_c_73,
  instruction_read_c_72,
  instruction_read_c_71,
  instruction_read_c_70,
  instruction_read_c_69,
  instruction_read_c_68,
  instruction_read_c_67,
  instruction_read_c_66,
  instruction_read_c_65,
  instruction_read_c_64,
  instruction_read_c_63,
  instruction_read_c_62,
  instruction_read_c_61,
  instruction_read_c_60,
  instruction_read_c_59,
  instruction_read_c_58,
  instruction_read_c_57,
  instruction_read_c_56,
  instruction_read_c_55,
  instruction_read_c_54,
  instruction_read_c_53,
  instruction_read_c_52,
  instruction_read_c_51,
  instruction_read_c_50,
  instruction_read_c_49,
  instruction_read_c_48,
  instruction_read_c_47,
  instruction_read_c_46,
  instruction_read_c_45,
  instruction_read_c_44,
  instruction_read_c_43,
  instruction_read_c_42,
  instruction_read_c_41,
  instruction_read_c_40,
  instruction_read_c_39,
  instruction_read_c_38,
  instruction_read_c_37,
  instruction_read_c_36,
  instruction_read_c_35,
  instruction_read_c_34,
  instruction_read_c_33,
  instruction_read_c_32,
  instruction_read_c_31,
  instruction_read_c_30,
  instruction_read_c_29,
  instruction_read_c_28,
  instruction_read_c_27,
  instruction_read_c_26,
  instruction_read_c_25,
  instruction_read_c_24,
  instruction_read_c_23,
  instruction_read_c_22,
  instruction_read_c_21,
  instruction_read_c_20,
  instruction_read_c_19,
  instruction_read_c_18,
  instruction_read_c_17,
  instruction_read_c_16,
  instruction_read_c_15,
  instruction_read_c_14,
  instruction_read_c_13,
  instruction_read_c_12,
  instruction_read_c_11,
  instruction_read_c_10,
  instruction_read_c_9,
  instruction_read_c_8,
  instruction_read_c_7,
  instruction_read_c_6,
  instruction_read_c_5,
  instruction_read_c_4,
  instruction_read_c_3,
  instruction_read_c_2,
  instruction_read_c_1,
  instruction_read_c_0,
  addr_streamer_mem_3,
  addr_streamer_mem_2,
  addr_streamer_mem_1,
  addr_streamer_mem_0,
  state_d_0,
  clock_c,
  reset_c
)
;
output instruction_read_c_383 ;
output instruction_read_c_382 ;
output instruction_read_c_381 ;
output instruction_read_c_380 ;
output instruction_read_c_379 ;
output instruction_read_c_378 ;
output instruction_read_c_377 ;
output instruction_read_c_376 ;
output instruction_read_c_375 ;
output instruction_read_c_374 ;
output instruction_read_c_373 ;
output instruction_read_c_372 ;
output instruction_read_c_371 ;
output instruction_read_c_370 ;
output instruction_read_c_369 ;
output instruction_read_c_368 ;
output instruction_read_c_367 ;
output instruction_read_c_366 ;
output instruction_read_c_365 ;
output instruction_read_c_364 ;
output instruction_read_c_363 ;
output instruction_read_c_362 ;
output instruction_read_c_361 ;
output instruction_read_c_360 ;
output instruction_read_c_359 ;
output instruction_read_c_358 ;
output instruction_read_c_357 ;
output instruction_read_c_356 ;
output instruction_read_c_355 ;
output instruction_read_c_354 ;
output instruction_read_c_353 ;
output instruction_read_c_352 ;
output instruction_read_c_351 ;
output instruction_read_c_350 ;
output instruction_read_c_349 ;
output instruction_read_c_348 ;
output instruction_read_c_347 ;
output instruction_read_c_346 ;
output instruction_read_c_345 ;
output instruction_read_c_344 ;
output instruction_read_c_343 ;
output instruction_read_c_342 ;
output instruction_read_c_341 ;
output instruction_read_c_340 ;
output instruction_read_c_339 ;
output instruction_read_c_338 ;
output instruction_read_c_337 ;
output instruction_read_c_336 ;
output instruction_read_c_335 ;
output instruction_read_c_334 ;
output instruction_read_c_333 ;
output instruction_read_c_332 ;
output instruction_read_c_331 ;
output instruction_read_c_330 ;
output instruction_read_c_329 ;
output instruction_read_c_328 ;
output instruction_read_c_327 ;
output instruction_read_c_326 ;
output instruction_read_c_325 ;
output instruction_read_c_324 ;
output instruction_read_c_323 ;
output instruction_read_c_322 ;
output instruction_read_c_321 ;
output instruction_read_c_320 ;
output instruction_read_c_319 ;
output instruction_read_c_318 ;
output instruction_read_c_317 ;
output instruction_read_c_316 ;
output instruction_read_c_315 ;
output instruction_read_c_314 ;
output instruction_read_c_313 ;
output instruction_read_c_312 ;
output instruction_read_c_311 ;
output instruction_read_c_310 ;
output instruction_read_c_309 ;
output instruction_read_c_308 ;
output instruction_read_c_307 ;
output instruction_read_c_306 ;
output instruction_read_c_305 ;
output instruction_read_c_304 ;
output instruction_read_c_303 ;
output instruction_read_c_302 ;
output instruction_read_c_301 ;
output instruction_read_c_300 ;
output instruction_read_c_299 ;
output instruction_read_c_298 ;
output instruction_read_c_297 ;
output instruction_read_c_296 ;
output instruction_read_c_295 ;
output instruction_read_c_294 ;
output instruction_read_c_293 ;
output instruction_read_c_292 ;
output instruction_read_c_291 ;
output instruction_read_c_290 ;
output instruction_read_c_289 ;
output instruction_read_c_288 ;
output instruction_read_c_287 ;
output instruction_read_c_286 ;
output instruction_read_c_285 ;
output instruction_read_c_284 ;
output instruction_read_c_283 ;
output instruction_read_c_282 ;
output instruction_read_c_281 ;
output instruction_read_c_280 ;
output instruction_read_c_279 ;
output instruction_read_c_278 ;
output instruction_read_c_277 ;
output instruction_read_c_276 ;
output instruction_read_c_275 ;
output instruction_read_c_274 ;
output instruction_read_c_273 ;
output instruction_read_c_272 ;
output instruction_read_c_271 ;
output instruction_read_c_270 ;
output instruction_read_c_269 ;
output instruction_read_c_268 ;
output instruction_read_c_267 ;
output instruction_read_c_266 ;
output instruction_read_c_265 ;
output instruction_read_c_264 ;
output instruction_read_c_263 ;
output instruction_read_c_262 ;
output instruction_read_c_261 ;
output instruction_read_c_260 ;
output instruction_read_c_259 ;
output instruction_read_c_258 ;
output instruction_read_c_257 ;
output instruction_read_c_256 ;
output instruction_read_c_255 ;
output instruction_read_c_254 ;
output instruction_read_c_253 ;
output instruction_read_c_252 ;
output instruction_read_c_251 ;
output instruction_read_c_250 ;
output instruction_read_c_249 ;
output instruction_read_c_248 ;
output instruction_read_c_247 ;
output instruction_read_c_246 ;
output instruction_read_c_245 ;
output instruction_read_c_244 ;
output instruction_read_c_243 ;
output instruction_read_c_242 ;
output instruction_read_c_241 ;
output instruction_read_c_240 ;
output instruction_read_c_239 ;
output instruction_read_c_238 ;
output instruction_read_c_237 ;
output instruction_read_c_236 ;
output instruction_read_c_235 ;
output instruction_read_c_234 ;
output instruction_read_c_233 ;
output instruction_read_c_232 ;
output instruction_read_c_231 ;
output instruction_read_c_230 ;
output instruction_read_c_229 ;
output instruction_read_c_228 ;
output instruction_read_c_227 ;
output instruction_read_c_226 ;
output instruction_read_c_225 ;
output instruction_read_c_224 ;
output instruction_read_c_223 ;
output instruction_read_c_222 ;
output instruction_read_c_221 ;
output instruction_read_c_220 ;
output instruction_read_c_219 ;
output instruction_read_c_218 ;
output instruction_read_c_217 ;
output instruction_read_c_216 ;
output instruction_read_c_215 ;
output instruction_read_c_214 ;
output instruction_read_c_213 ;
output instruction_read_c_212 ;
output instruction_read_c_211 ;
output instruction_read_c_210 ;
output instruction_read_c_209 ;
output instruction_read_c_208 ;
output instruction_read_c_207 ;
output instruction_read_c_206 ;
output instruction_read_c_205 ;
output instruction_read_c_204 ;
output instruction_read_c_203 ;
output instruction_read_c_202 ;
output instruction_read_c_201 ;
output instruction_read_c_200 ;
output instruction_read_c_199 ;
output instruction_read_c_198 ;
output instruction_read_c_197 ;
output instruction_read_c_196 ;
output instruction_read_c_195 ;
output instruction_read_c_194 ;
output instruction_read_c_193 ;
output instruction_read_c_192 ;
output instruction_read_c_191 ;
output instruction_read_c_190 ;
output instruction_read_c_189 ;
output instruction_read_c_188 ;
output instruction_read_c_187 ;
output instruction_read_c_186 ;
output instruction_read_c_185 ;
output instruction_read_c_184 ;
output instruction_read_c_183 ;
output instruction_read_c_182 ;
output instruction_read_c_181 ;
output instruction_read_c_180 ;
output instruction_read_c_179 ;
output instruction_read_c_178 ;
output instruction_read_c_177 ;
output instruction_read_c_176 ;
output instruction_read_c_175 ;
output instruction_read_c_174 ;
output instruction_read_c_173 ;
output instruction_read_c_172 ;
output instruction_read_c_171 ;
output instruction_read_c_170 ;
output instruction_read_c_169 ;
output instruction_read_c_168 ;
output instruction_read_c_167 ;
output instruction_read_c_166 ;
output instruction_read_c_165 ;
output instruction_read_c_164 ;
output instruction_read_c_163 ;
output instruction_read_c_162 ;
output instruction_read_c_161 ;
output instruction_read_c_160 ;
output instruction_read_c_159 ;
output instruction_read_c_158 ;
output instruction_read_c_157 ;
output instruction_read_c_156 ;
output instruction_read_c_155 ;
output instruction_read_c_154 ;
output instruction_read_c_153 ;
output instruction_read_c_152 ;
output instruction_read_c_151 ;
output instruction_read_c_150 ;
output instruction_read_c_149 ;
output instruction_read_c_148 ;
output instruction_read_c_147 ;
output instruction_read_c_146 ;
output instruction_read_c_145 ;
output instruction_read_c_144 ;
output instruction_read_c_143 ;
output instruction_read_c_142 ;
output instruction_read_c_141 ;
output instruction_read_c_140 ;
output instruction_read_c_139 ;
output instruction_read_c_138 ;
output instruction_read_c_137 ;
output instruction_read_c_136 ;
output instruction_read_c_135 ;
output instruction_read_c_134 ;
output instruction_read_c_133 ;
output instruction_read_c_132 ;
output instruction_read_c_131 ;
output instruction_read_c_130 ;
output instruction_read_c_129 ;
output instruction_read_c_128 ;
output instruction_read_c_127 ;
output instruction_read_c_126 ;
output instruction_read_c_125 ;
output instruction_read_c_124 ;
output instruction_read_c_123 ;
output instruction_read_c_122 ;
output instruction_read_c_121 ;
output instruction_read_c_120 ;
output instruction_read_c_119 ;
output instruction_read_c_118 ;
output instruction_read_c_117 ;
output instruction_read_c_116 ;
output instruction_read_c_115 ;
output instruction_read_c_114 ;
output instruction_read_c_113 ;
output instruction_read_c_112 ;
output instruction_read_c_111 ;
output instruction_read_c_110 ;
output instruction_read_c_109 ;
output instruction_read_c_108 ;
output instruction_read_c_107 ;
output instruction_read_c_106 ;
output instruction_read_c_105 ;
output instruction_read_c_104 ;
output instruction_read_c_103 ;
output instruction_read_c_102 ;
output instruction_read_c_101 ;
output instruction_read_c_100 ;
output instruction_read_c_99 ;
output instruction_read_c_98 ;
output instruction_read_c_97 ;
output instruction_read_c_96 ;
output instruction_read_c_95 ;
output instruction_read_c_94 ;
output instruction_read_c_93 ;
output instruction_read_c_92 ;
output instruction_read_c_91 ;
output instruction_read_c_90 ;
output instruction_read_c_89 ;
output instruction_read_c_88 ;
output instruction_read_c_87 ;
output instruction_read_c_86 ;
output instruction_read_c_85 ;
output instruction_read_c_84 ;
output instruction_read_c_83 ;
output instruction_read_c_82 ;
output instruction_read_c_81 ;
output instruction_read_c_80 ;
output instruction_read_c_79 ;
output instruction_read_c_78 ;
output instruction_read_c_77 ;
output instruction_read_c_76 ;
output instruction_read_c_75 ;
output instruction_read_c_74 ;
output instruction_read_c_73 ;
output instruction_read_c_72 ;
output instruction_read_c_71 ;
output instruction_read_c_70 ;
output instruction_read_c_69 ;
output instruction_read_c_68 ;
output instruction_read_c_67 ;
output instruction_read_c_66 ;
output instruction_read_c_65 ;
output instruction_read_c_64 ;
output instruction_read_c_63 ;
output instruction_read_c_62 ;
output instruction_read_c_61 ;
output instruction_read_c_60 ;
output instruction_read_c_59 ;
output instruction_read_c_58 ;
output instruction_read_c_57 ;
output instruction_read_c_56 ;
output instruction_read_c_55 ;
output instruction_read_c_54 ;
output instruction_read_c_53 ;
output instruction_read_c_52 ;
output instruction_read_c_51 ;
output instruction_read_c_50 ;
output instruction_read_c_49 ;
output instruction_read_c_48 ;
output instruction_read_c_47 ;
output instruction_read_c_46 ;
output instruction_read_c_45 ;
output instruction_read_c_44 ;
output instruction_read_c_43 ;
output instruction_read_c_42 ;
output instruction_read_c_41 ;
output instruction_read_c_40 ;
output instruction_read_c_39 ;
output instruction_read_c_38 ;
output instruction_read_c_37 ;
output instruction_read_c_36 ;
output instruction_read_c_35 ;
output instruction_read_c_34 ;
output instruction_read_c_33 ;
output instruction_read_c_32 ;
output instruction_read_c_31 ;
output instruction_read_c_30 ;
output instruction_read_c_29 ;
output instruction_read_c_28 ;
output instruction_read_c_27 ;
output instruction_read_c_26 ;
output instruction_read_c_25 ;
output instruction_read_c_24 ;
output instruction_read_c_23 ;
output instruction_read_c_22 ;
output instruction_read_c_21 ;
output instruction_read_c_20 ;
output instruction_read_c_19 ;
output instruction_read_c_18 ;
output instruction_read_c_17 ;
output instruction_read_c_16 ;
output instruction_read_c_15 ;
output instruction_read_c_14 ;
output instruction_read_c_13 ;
output instruction_read_c_12 ;
output instruction_read_c_11 ;
output instruction_read_c_10 ;
output instruction_read_c_9 ;
output instruction_read_c_8 ;
output instruction_read_c_7 ;
output instruction_read_c_6 ;
output instruction_read_c_5 ;
output instruction_read_c_4 ;
output instruction_read_c_3 ;
output instruction_read_c_2 ;
output instruction_read_c_1 ;
output instruction_read_c_0 ;
input addr_streamer_mem_3 ;
input addr_streamer_mem_2 ;
input addr_streamer_mem_1 ;
input addr_streamer_mem_0 ;
input state_d_0 ;
input clock_c ;
input reset_c ;
wire instruction_read_c_383 ;
wire instruction_read_c_382 ;
wire instruction_read_c_381 ;
wire instruction_read_c_380 ;
wire instruction_read_c_379 ;
wire instruction_read_c_378 ;
wire instruction_read_c_377 ;
wire instruction_read_c_376 ;
wire instruction_read_c_375 ;
wire instruction_read_c_374 ;
wire instruction_read_c_373 ;
wire instruction_read_c_372 ;
wire instruction_read_c_371 ;
wire instruction_read_c_370 ;
wire instruction_read_c_369 ;
wire instruction_read_c_368 ;
wire instruction_read_c_367 ;
wire instruction_read_c_366 ;
wire instruction_read_c_365 ;
wire instruction_read_c_364 ;
wire instruction_read_c_363 ;
wire instruction_read_c_362 ;
wire instruction_read_c_361 ;
wire instruction_read_c_360 ;
wire instruction_read_c_359 ;
wire instruction_read_c_358 ;
wire instruction_read_c_357 ;
wire instruction_read_c_356 ;
wire instruction_read_c_355 ;
wire instruction_read_c_354 ;
wire instruction_read_c_353 ;
wire instruction_read_c_352 ;
wire instruction_read_c_351 ;
wire instruction_read_c_350 ;
wire instruction_read_c_349 ;
wire instruction_read_c_348 ;
wire instruction_read_c_347 ;
wire instruction_read_c_346 ;
wire instruction_read_c_345 ;
wire instruction_read_c_344 ;
wire instruction_read_c_343 ;
wire instruction_read_c_342 ;
wire instruction_read_c_341 ;
wire instruction_read_c_340 ;
wire instruction_read_c_339 ;
wire instruction_read_c_338 ;
wire instruction_read_c_337 ;
wire instruction_read_c_336 ;
wire instruction_read_c_335 ;
wire instruction_read_c_334 ;
wire instruction_read_c_333 ;
wire instruction_read_c_332 ;
wire instruction_read_c_331 ;
wire instruction_read_c_330 ;
wire instruction_read_c_329 ;
wire instruction_read_c_328 ;
wire instruction_read_c_327 ;
wire instruction_read_c_326 ;
wire instruction_read_c_325 ;
wire instruction_read_c_324 ;
wire instruction_read_c_323 ;
wire instruction_read_c_322 ;
wire instruction_read_c_321 ;
wire instruction_read_c_320 ;
wire instruction_read_c_319 ;
wire instruction_read_c_318 ;
wire instruction_read_c_317 ;
wire instruction_read_c_316 ;
wire instruction_read_c_315 ;
wire instruction_read_c_314 ;
wire instruction_read_c_313 ;
wire instruction_read_c_312 ;
wire instruction_read_c_311 ;
wire instruction_read_c_310 ;
wire instruction_read_c_309 ;
wire instruction_read_c_308 ;
wire instruction_read_c_307 ;
wire instruction_read_c_306 ;
wire instruction_read_c_305 ;
wire instruction_read_c_304 ;
wire instruction_read_c_303 ;
wire instruction_read_c_302 ;
wire instruction_read_c_301 ;
wire instruction_read_c_300 ;
wire instruction_read_c_299 ;
wire instruction_read_c_298 ;
wire instruction_read_c_297 ;
wire instruction_read_c_296 ;
wire instruction_read_c_295 ;
wire instruction_read_c_294 ;
wire instruction_read_c_293 ;
wire instruction_read_c_292 ;
wire instruction_read_c_291 ;
wire instruction_read_c_290 ;
wire instruction_read_c_289 ;
wire instruction_read_c_288 ;
wire instruction_read_c_287 ;
wire instruction_read_c_286 ;
wire instruction_read_c_285 ;
wire instruction_read_c_284 ;
wire instruction_read_c_283 ;
wire instruction_read_c_282 ;
wire instruction_read_c_281 ;
wire instruction_read_c_280 ;
wire instruction_read_c_279 ;
wire instruction_read_c_278 ;
wire instruction_read_c_277 ;
wire instruction_read_c_276 ;
wire instruction_read_c_275 ;
wire instruction_read_c_274 ;
wire instruction_read_c_273 ;
wire instruction_read_c_272 ;
wire instruction_read_c_271 ;
wire instruction_read_c_270 ;
wire instruction_read_c_269 ;
wire instruction_read_c_268 ;
wire instruction_read_c_267 ;
wire instruction_read_c_266 ;
wire instruction_read_c_265 ;
wire instruction_read_c_264 ;
wire instruction_read_c_263 ;
wire instruction_read_c_262 ;
wire instruction_read_c_261 ;
wire instruction_read_c_260 ;
wire instruction_read_c_259 ;
wire instruction_read_c_258 ;
wire instruction_read_c_257 ;
wire instruction_read_c_256 ;
wire instruction_read_c_255 ;
wire instruction_read_c_254 ;
wire instruction_read_c_253 ;
wire instruction_read_c_252 ;
wire instruction_read_c_251 ;
wire instruction_read_c_250 ;
wire instruction_read_c_249 ;
wire instruction_read_c_248 ;
wire instruction_read_c_247 ;
wire instruction_read_c_246 ;
wire instruction_read_c_245 ;
wire instruction_read_c_244 ;
wire instruction_read_c_243 ;
wire instruction_read_c_242 ;
wire instruction_read_c_241 ;
wire instruction_read_c_240 ;
wire instruction_read_c_239 ;
wire instruction_read_c_238 ;
wire instruction_read_c_237 ;
wire instruction_read_c_236 ;
wire instruction_read_c_235 ;
wire instruction_read_c_234 ;
wire instruction_read_c_233 ;
wire instruction_read_c_232 ;
wire instruction_read_c_231 ;
wire instruction_read_c_230 ;
wire instruction_read_c_229 ;
wire instruction_read_c_228 ;
wire instruction_read_c_227 ;
wire instruction_read_c_226 ;
wire instruction_read_c_225 ;
wire instruction_read_c_224 ;
wire instruction_read_c_223 ;
wire instruction_read_c_222 ;
wire instruction_read_c_221 ;
wire instruction_read_c_220 ;
wire instruction_read_c_219 ;
wire instruction_read_c_218 ;
wire instruction_read_c_217 ;
wire instruction_read_c_216 ;
wire instruction_read_c_215 ;
wire instruction_read_c_214 ;
wire instruction_read_c_213 ;
wire instruction_read_c_212 ;
wire instruction_read_c_211 ;
wire instruction_read_c_210 ;
wire instruction_read_c_209 ;
wire instruction_read_c_208 ;
wire instruction_read_c_207 ;
wire instruction_read_c_206 ;
wire instruction_read_c_205 ;
wire instruction_read_c_204 ;
wire instruction_read_c_203 ;
wire instruction_read_c_202 ;
wire instruction_read_c_201 ;
wire instruction_read_c_200 ;
wire instruction_read_c_199 ;
wire instruction_read_c_198 ;
wire instruction_read_c_197 ;
wire instruction_read_c_196 ;
wire instruction_read_c_195 ;
wire instruction_read_c_194 ;
wire instruction_read_c_193 ;
wire instruction_read_c_192 ;
wire instruction_read_c_191 ;
wire instruction_read_c_190 ;
wire instruction_read_c_189 ;
wire instruction_read_c_188 ;
wire instruction_read_c_187 ;
wire instruction_read_c_186 ;
wire instruction_read_c_185 ;
wire instruction_read_c_184 ;
wire instruction_read_c_183 ;
wire instruction_read_c_182 ;
wire instruction_read_c_181 ;
wire instruction_read_c_180 ;
wire instruction_read_c_179 ;
wire instruction_read_c_178 ;
wire instruction_read_c_177 ;
wire instruction_read_c_176 ;
wire instruction_read_c_175 ;
wire instruction_read_c_174 ;
wire instruction_read_c_173 ;
wire instruction_read_c_172 ;
wire instruction_read_c_171 ;
wire instruction_read_c_170 ;
wire instruction_read_c_169 ;
wire instruction_read_c_168 ;
wire instruction_read_c_167 ;
wire instruction_read_c_166 ;
wire instruction_read_c_165 ;
wire instruction_read_c_164 ;
wire instruction_read_c_163 ;
wire instruction_read_c_162 ;
wire instruction_read_c_161 ;
wire instruction_read_c_160 ;
wire instruction_read_c_159 ;
wire instruction_read_c_158 ;
wire instruction_read_c_157 ;
wire instruction_read_c_156 ;
wire instruction_read_c_155 ;
wire instruction_read_c_154 ;
wire instruction_read_c_153 ;
wire instruction_read_c_152 ;
wire instruction_read_c_151 ;
wire instruction_read_c_150 ;
wire instruction_read_c_149 ;
wire instruction_read_c_148 ;
wire instruction_read_c_147 ;
wire instruction_read_c_146 ;
wire instruction_read_c_145 ;
wire instruction_read_c_144 ;
wire instruction_read_c_143 ;
wire instruction_read_c_142 ;
wire instruction_read_c_141 ;
wire instruction_read_c_140 ;
wire instruction_read_c_139 ;
wire instruction_read_c_138 ;
wire instruction_read_c_137 ;
wire instruction_read_c_136 ;
wire instruction_read_c_135 ;
wire instruction_read_c_134 ;
wire instruction_read_c_133 ;
wire instruction_read_c_132 ;
wire instruction_read_c_131 ;
wire instruction_read_c_130 ;
wire instruction_read_c_129 ;
wire instruction_read_c_128 ;
wire instruction_read_c_127 ;
wire instruction_read_c_126 ;
wire instruction_read_c_125 ;
wire instruction_read_c_124 ;
wire instruction_read_c_123 ;
wire instruction_read_c_122 ;
wire instruction_read_c_121 ;
wire instruction_read_c_120 ;
wire instruction_read_c_119 ;
wire instruction_read_c_118 ;
wire instruction_read_c_117 ;
wire instruction_read_c_116 ;
wire instruction_read_c_115 ;
wire instruction_read_c_114 ;
wire instruction_read_c_113 ;
wire instruction_read_c_112 ;
wire instruction_read_c_111 ;
wire instruction_read_c_110 ;
wire instruction_read_c_109 ;
wire instruction_read_c_108 ;
wire instruction_read_c_107 ;
wire instruction_read_c_106 ;
wire instruction_read_c_105 ;
wire instruction_read_c_104 ;
wire instruction_read_c_103 ;
wire instruction_read_c_102 ;
wire instruction_read_c_101 ;
wire instruction_read_c_100 ;
wire instruction_read_c_99 ;
wire instruction_read_c_98 ;
wire instruction_read_c_97 ;
wire instruction_read_c_96 ;
wire instruction_read_c_95 ;
wire instruction_read_c_94 ;
wire instruction_read_c_93 ;
wire instruction_read_c_92 ;
wire instruction_read_c_91 ;
wire instruction_read_c_90 ;
wire instruction_read_c_89 ;
wire instruction_read_c_88 ;
wire instruction_read_c_87 ;
wire instruction_read_c_86 ;
wire instruction_read_c_85 ;
wire instruction_read_c_84 ;
wire instruction_read_c_83 ;
wire instruction_read_c_82 ;
wire instruction_read_c_81 ;
wire instruction_read_c_80 ;
wire instruction_read_c_79 ;
wire instruction_read_c_78 ;
wire instruction_read_c_77 ;
wire instruction_read_c_76 ;
wire instruction_read_c_75 ;
wire instruction_read_c_74 ;
wire instruction_read_c_73 ;
wire instruction_read_c_72 ;
wire instruction_read_c_71 ;
wire instruction_read_c_70 ;
wire instruction_read_c_69 ;
wire instruction_read_c_68 ;
wire instruction_read_c_67 ;
wire instruction_read_c_66 ;
wire instruction_read_c_65 ;
wire instruction_read_c_64 ;
wire instruction_read_c_63 ;
wire instruction_read_c_62 ;
wire instruction_read_c_61 ;
wire instruction_read_c_60 ;
wire instruction_read_c_59 ;
wire instruction_read_c_58 ;
wire instruction_read_c_57 ;
wire instruction_read_c_56 ;
wire instruction_read_c_55 ;
wire instruction_read_c_54 ;
wire instruction_read_c_53 ;
wire instruction_read_c_52 ;
wire instruction_read_c_51 ;
wire instruction_read_c_50 ;
wire instruction_read_c_49 ;
wire instruction_read_c_48 ;
wire instruction_read_c_47 ;
wire instruction_read_c_46 ;
wire instruction_read_c_45 ;
wire instruction_read_c_44 ;
wire instruction_read_c_43 ;
wire instruction_read_c_42 ;
wire instruction_read_c_41 ;
wire instruction_read_c_40 ;
wire instruction_read_c_39 ;
wire instruction_read_c_38 ;
wire instruction_read_c_37 ;
wire instruction_read_c_36 ;
wire instruction_read_c_35 ;
wire instruction_read_c_34 ;
wire instruction_read_c_33 ;
wire instruction_read_c_32 ;
wire instruction_read_c_31 ;
wire instruction_read_c_30 ;
wire instruction_read_c_29 ;
wire instruction_read_c_28 ;
wire instruction_read_c_27 ;
wire instruction_read_c_26 ;
wire instruction_read_c_25 ;
wire instruction_read_c_24 ;
wire instruction_read_c_23 ;
wire instruction_read_c_22 ;
wire instruction_read_c_21 ;
wire instruction_read_c_20 ;
wire instruction_read_c_19 ;
wire instruction_read_c_18 ;
wire instruction_read_c_17 ;
wire instruction_read_c_16 ;
wire instruction_read_c_15 ;
wire instruction_read_c_14 ;
wire instruction_read_c_13 ;
wire instruction_read_c_12 ;
wire instruction_read_c_11 ;
wire instruction_read_c_10 ;
wire instruction_read_c_9 ;
wire instruction_read_c_8 ;
wire instruction_read_c_7 ;
wire instruction_read_c_6 ;
wire instruction_read_c_5 ;
wire instruction_read_c_4 ;
wire instruction_read_c_3 ;
wire instruction_read_c_2 ;
wire instruction_read_c_1 ;
wire instruction_read_c_0 ;
wire addr_streamer_mem_3 ;
wire addr_streamer_mem_2 ;
wire addr_streamer_mem_1 ;
wire addr_streamer_mem_0 ;
wire state_d_0 ;
wire clock_c ;
wire reset_c ;
wire N_2838 ;
wire VCC ;
wire GND ;
wire N_1289 ;
wire N_1288 ;
wire N_1287 ;
wire N_1286 ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_392_382_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_382)
);
defparam mem_I_1_MEM0_mem_392_382_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_392_382_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_392_382_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_392_382_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_392_382_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_392_382_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_392_382_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_392_382_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_392_382_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_392_382_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_392_382_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_392_382_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_392_382_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_392_382_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_392_382_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_392_382_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_392_382_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_392_382_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_392_382_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_392_382_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_392_382_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_392_382_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_392_382_.port_b_first_bit_number =  382;
defparam mem_I_1_MEM0_mem_392_382_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_392_382_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_392_382_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_392_382_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_392_382_.port_a_first_bit_number =  382;
defparam mem_I_1_MEM0_mem_392_382_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_391_381_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_381)
);
defparam mem_I_1_MEM0_mem_391_381_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_391_381_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_391_381_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_391_381_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_391_381_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_391_381_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_391_381_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_391_381_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_391_381_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_391_381_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_391_381_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_391_381_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_391_381_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_391_381_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_391_381_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_391_381_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_391_381_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_391_381_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_391_381_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_391_381_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_391_381_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_391_381_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_391_381_.port_b_first_bit_number =  381;
defparam mem_I_1_MEM0_mem_391_381_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_391_381_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_391_381_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_391_381_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_391_381_.port_a_first_bit_number =  381;
defparam mem_I_1_MEM0_mem_391_381_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_390_380_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_380)
);
defparam mem_I_1_MEM0_mem_390_380_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_390_380_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_390_380_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_390_380_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_390_380_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_390_380_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_390_380_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_390_380_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_390_380_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_390_380_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_390_380_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_390_380_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_390_380_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_390_380_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_390_380_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_390_380_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_390_380_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_390_380_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_390_380_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_390_380_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_390_380_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_390_380_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_390_380_.port_b_first_bit_number =  380;
defparam mem_I_1_MEM0_mem_390_380_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_390_380_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_390_380_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_390_380_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_390_380_.port_a_first_bit_number =  380;
defparam mem_I_1_MEM0_mem_390_380_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_388_378_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_378)
);
defparam mem_I_1_MEM0_mem_388_378_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_388_378_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_388_378_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_388_378_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_388_378_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_388_378_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_388_378_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_388_378_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_388_378_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_388_378_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_388_378_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_388_378_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_388_378_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_388_378_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_388_378_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_388_378_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_388_378_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_388_378_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_388_378_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_388_378_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_388_378_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_388_378_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_388_378_.port_b_first_bit_number =  378;
defparam mem_I_1_MEM0_mem_388_378_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_388_378_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_388_378_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_388_378_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_388_378_.port_a_first_bit_number =  378;
defparam mem_I_1_MEM0_mem_388_378_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_387_377_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_377)
);
defparam mem_I_1_MEM0_mem_387_377_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_387_377_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_387_377_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_387_377_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_387_377_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_387_377_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_387_377_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_387_377_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_387_377_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_387_377_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_387_377_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_387_377_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_387_377_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_387_377_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_387_377_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_387_377_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_387_377_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_387_377_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_387_377_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_387_377_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_387_377_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_387_377_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_387_377_.port_b_first_bit_number =  377;
defparam mem_I_1_MEM0_mem_387_377_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_387_377_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_387_377_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_387_377_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_387_377_.port_a_first_bit_number =  377;
defparam mem_I_1_MEM0_mem_387_377_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_386_376_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_376)
);
defparam mem_I_1_MEM0_mem_386_376_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_386_376_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_386_376_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_386_376_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_386_376_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_386_376_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_386_376_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_386_376_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_386_376_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_386_376_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_386_376_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_386_376_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_386_376_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_386_376_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_386_376_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_386_376_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_386_376_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_386_376_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_386_376_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_386_376_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_386_376_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_386_376_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_386_376_.port_b_first_bit_number =  376;
defparam mem_I_1_MEM0_mem_386_376_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_386_376_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_386_376_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_386_376_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_386_376_.port_a_first_bit_number =  376;
defparam mem_I_1_MEM0_mem_386_376_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_389_379_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_379)
);
defparam mem_I_1_MEM0_mem_389_379_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_389_379_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_389_379_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_389_379_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_389_379_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_389_379_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_389_379_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_389_379_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_389_379_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_389_379_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_389_379_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_389_379_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_389_379_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_389_379_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_389_379_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_389_379_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_389_379_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_389_379_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_389_379_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_389_379_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_389_379_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_389_379_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_389_379_.port_b_first_bit_number =  379;
defparam mem_I_1_MEM0_mem_389_379_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_389_379_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_389_379_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_389_379_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_389_379_.port_a_first_bit_number =  379;
defparam mem_I_1_MEM0_mem_389_379_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_393_383_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_383)
);
defparam mem_I_1_MEM0_mem_393_383_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_393_383_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_393_383_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_393_383_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_393_383_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_393_383_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_393_383_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_393_383_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_393_383_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_393_383_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_393_383_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_393_383_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_393_383_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_393_383_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_393_383_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_393_383_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_393_383_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_393_383_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_393_383_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_393_383_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_393_383_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_393_383_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_393_383_.port_b_first_bit_number =  383;
defparam mem_I_1_MEM0_mem_393_383_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_393_383_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_393_383_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_393_383_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_393_383_.port_a_first_bit_number =  383;
defparam mem_I_1_MEM0_mem_393_383_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_379_369_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_369)
);
defparam mem_I_1_MEM0_mem_379_369_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_379_369_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_379_369_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_379_369_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_379_369_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_379_369_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_379_369_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_379_369_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_379_369_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_379_369_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_379_369_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_379_369_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_379_369_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_379_369_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_379_369_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_379_369_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_379_369_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_379_369_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_379_369_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_379_369_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_379_369_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_379_369_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_379_369_.port_b_first_bit_number =  369;
defparam mem_I_1_MEM0_mem_379_369_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_379_369_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_379_369_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_379_369_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_379_369_.port_a_first_bit_number =  369;
defparam mem_I_1_MEM0_mem_379_369_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_378_368_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_368)
);
defparam mem_I_1_MEM0_mem_378_368_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_378_368_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_378_368_.mem_init0 = 16'b0000010110010110;
defparam mem_I_1_MEM0_mem_378_368_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_378_368_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_378_368_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_378_368_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_378_368_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_378_368_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_378_368_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_378_368_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_378_368_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_378_368_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_378_368_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_378_368_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_378_368_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_378_368_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_378_368_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_378_368_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_378_368_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_378_368_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_378_368_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_378_368_.port_b_first_bit_number =  368;
defparam mem_I_1_MEM0_mem_378_368_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_378_368_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_378_368_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_378_368_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_378_368_.port_a_first_bit_number =  368;
defparam mem_I_1_MEM0_mem_378_368_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_377_367_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_367)
);
defparam mem_I_1_MEM0_mem_377_367_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_377_367_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_377_367_.mem_init0 = 16'b0000011110011110;
defparam mem_I_1_MEM0_mem_377_367_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_377_367_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_377_367_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_377_367_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_377_367_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_377_367_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_377_367_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_377_367_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_377_367_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_377_367_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_377_367_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_377_367_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_377_367_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_377_367_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_377_367_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_377_367_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_377_367_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_377_367_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_377_367_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_377_367_.port_b_first_bit_number =  367;
defparam mem_I_1_MEM0_mem_377_367_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_377_367_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_377_367_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_377_367_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_377_367_.port_a_first_bit_number =  367;
defparam mem_I_1_MEM0_mem_377_367_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_376_366_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_366)
);
defparam mem_I_1_MEM0_mem_376_366_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_376_366_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_376_366_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_376_366_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_376_366_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_376_366_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_376_366_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_376_366_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_376_366_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_376_366_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_376_366_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_376_366_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_376_366_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_376_366_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_376_366_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_376_366_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_376_366_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_376_366_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_376_366_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_376_366_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_376_366_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_376_366_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_376_366_.port_b_first_bit_number =  366;
defparam mem_I_1_MEM0_mem_376_366_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_376_366_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_376_366_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_376_366_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_376_366_.port_a_first_bit_number =  366;
defparam mem_I_1_MEM0_mem_376_366_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_375_365_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_365)
);
defparam mem_I_1_MEM0_mem_375_365_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_375_365_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_375_365_.mem_init0 = 16'b0000111001111001;
defparam mem_I_1_MEM0_mem_375_365_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_375_365_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_375_365_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_375_365_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_375_365_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_375_365_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_375_365_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_375_365_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_375_365_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_375_365_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_375_365_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_375_365_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_375_365_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_375_365_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_375_365_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_375_365_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_375_365_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_375_365_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_375_365_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_375_365_.port_b_first_bit_number =  365;
defparam mem_I_1_MEM0_mem_375_365_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_375_365_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_375_365_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_375_365_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_375_365_.port_a_first_bit_number =  365;
defparam mem_I_1_MEM0_mem_375_365_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_374_364_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_364)
);
defparam mem_I_1_MEM0_mem_374_364_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_374_364_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_374_364_.mem_init0 = 16'b0000000010000010;
defparam mem_I_1_MEM0_mem_374_364_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_374_364_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_374_364_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_374_364_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_374_364_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_374_364_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_374_364_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_374_364_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_374_364_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_374_364_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_374_364_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_374_364_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_374_364_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_374_364_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_374_364_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_374_364_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_374_364_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_374_364_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_374_364_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_374_364_.port_b_first_bit_number =  364;
defparam mem_I_1_MEM0_mem_374_364_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_374_364_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_374_364_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_374_364_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_374_364_.port_a_first_bit_number =  364;
defparam mem_I_1_MEM0_mem_374_364_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_373_363_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_363)
);
defparam mem_I_1_MEM0_mem_373_363_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_373_363_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_373_363_.mem_init0 = 16'b0000010110010110;
defparam mem_I_1_MEM0_mem_373_363_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_373_363_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_373_363_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_373_363_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_373_363_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_373_363_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_373_363_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_373_363_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_373_363_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_373_363_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_373_363_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_373_363_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_373_363_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_373_363_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_373_363_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_373_363_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_373_363_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_373_363_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_373_363_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_373_363_.port_b_first_bit_number =  363;
defparam mem_I_1_MEM0_mem_373_363_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_373_363_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_373_363_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_373_363_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_373_363_.port_a_first_bit_number =  363;
defparam mem_I_1_MEM0_mem_373_363_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_385_375_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_375)
);
defparam mem_I_1_MEM0_mem_385_375_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_385_375_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_385_375_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_385_375_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_385_375_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_385_375_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_385_375_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_385_375_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_385_375_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_385_375_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_385_375_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_385_375_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_385_375_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_385_375_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_385_375_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_385_375_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_385_375_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_385_375_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_385_375_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_385_375_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_385_375_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_385_375_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_385_375_.port_b_first_bit_number =  375;
defparam mem_I_1_MEM0_mem_385_375_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_385_375_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_385_375_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_385_375_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_385_375_.port_a_first_bit_number =  375;
defparam mem_I_1_MEM0_mem_385_375_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_384_374_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_374)
);
defparam mem_I_1_MEM0_mem_384_374_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_384_374_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_384_374_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_384_374_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_384_374_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_384_374_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_384_374_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_384_374_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_384_374_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_384_374_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_384_374_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_384_374_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_384_374_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_384_374_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_384_374_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_384_374_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_384_374_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_384_374_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_384_374_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_384_374_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_384_374_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_384_374_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_384_374_.port_b_first_bit_number =  374;
defparam mem_I_1_MEM0_mem_384_374_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_384_374_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_384_374_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_384_374_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_384_374_.port_a_first_bit_number =  374;
defparam mem_I_1_MEM0_mem_384_374_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_383_373_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_373)
);
defparam mem_I_1_MEM0_mem_383_373_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_383_373_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_383_373_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_383_373_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_383_373_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_383_373_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_383_373_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_383_373_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_383_373_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_383_373_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_383_373_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_383_373_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_383_373_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_383_373_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_383_373_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_383_373_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_383_373_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_383_373_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_383_373_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_383_373_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_383_373_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_383_373_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_383_373_.port_b_first_bit_number =  373;
defparam mem_I_1_MEM0_mem_383_373_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_383_373_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_383_373_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_383_373_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_383_373_.port_a_first_bit_number =  373;
defparam mem_I_1_MEM0_mem_383_373_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_382_372_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_372)
);
defparam mem_I_1_MEM0_mem_382_372_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_382_372_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_382_372_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_382_372_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_382_372_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_382_372_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_382_372_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_382_372_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_382_372_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_382_372_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_382_372_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_382_372_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_382_372_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_382_372_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_382_372_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_382_372_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_382_372_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_382_372_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_382_372_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_382_372_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_382_372_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_382_372_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_382_372_.port_b_first_bit_number =  372;
defparam mem_I_1_MEM0_mem_382_372_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_382_372_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_382_372_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_382_372_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_382_372_.port_a_first_bit_number =  372;
defparam mem_I_1_MEM0_mem_382_372_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_381_371_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_371)
);
defparam mem_I_1_MEM0_mem_381_371_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_381_371_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_381_371_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_381_371_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_381_371_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_381_371_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_381_371_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_381_371_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_381_371_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_381_371_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_381_371_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_381_371_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_381_371_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_381_371_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_381_371_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_381_371_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_381_371_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_381_371_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_381_371_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_381_371_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_381_371_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_381_371_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_381_371_.port_b_first_bit_number =  371;
defparam mem_I_1_MEM0_mem_381_371_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_381_371_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_381_371_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_381_371_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_381_371_.port_a_first_bit_number =  371;
defparam mem_I_1_MEM0_mem_381_371_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_380_370_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_370)
);
defparam mem_I_1_MEM0_mem_380_370_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_380_370_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_380_370_.mem_init0 = 16'b0000111101111101;
defparam mem_I_1_MEM0_mem_380_370_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_380_370_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_380_370_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_380_370_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_380_370_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_380_370_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_380_370_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_380_370_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_380_370_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_380_370_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_380_370_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_380_370_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_380_370_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_380_370_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_380_370_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_380_370_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_380_370_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_380_370_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_380_370_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_380_370_.port_b_first_bit_number =  370;
defparam mem_I_1_MEM0_mem_380_370_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_380_370_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_380_370_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_380_370_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_380_370_.port_a_first_bit_number =  370;
defparam mem_I_1_MEM0_mem_380_370_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_366_356_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_356)
);
defparam mem_I_1_MEM0_mem_366_356_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_366_356_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_366_356_.mem_init0 = 16'b0000100001100001;
defparam mem_I_1_MEM0_mem_366_356_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_366_356_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_366_356_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_366_356_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_366_356_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_366_356_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_366_356_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_366_356_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_366_356_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_366_356_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_366_356_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_366_356_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_366_356_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_366_356_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_366_356_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_366_356_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_366_356_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_366_356_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_366_356_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_366_356_.port_b_first_bit_number =  356;
defparam mem_I_1_MEM0_mem_366_356_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_366_356_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_366_356_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_366_356_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_366_356_.port_a_first_bit_number =  356;
defparam mem_I_1_MEM0_mem_366_356_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_365_355_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_355)
);
defparam mem_I_1_MEM0_mem_365_355_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_365_355_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_365_355_.mem_init0 = 16'b0000111001111001;
defparam mem_I_1_MEM0_mem_365_355_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_365_355_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_365_355_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_365_355_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_365_355_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_365_355_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_365_355_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_365_355_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_365_355_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_365_355_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_365_355_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_365_355_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_365_355_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_365_355_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_365_355_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_365_355_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_365_355_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_365_355_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_365_355_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_365_355_.port_b_first_bit_number =  355;
defparam mem_I_1_MEM0_mem_365_355_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_365_355_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_365_355_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_365_355_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_365_355_.port_a_first_bit_number =  355;
defparam mem_I_1_MEM0_mem_365_355_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_364_354_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_354)
);
defparam mem_I_1_MEM0_mem_364_354_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_364_354_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_364_354_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_364_354_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_364_354_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_364_354_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_364_354_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_364_354_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_364_354_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_364_354_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_364_354_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_364_354_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_364_354_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_364_354_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_364_354_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_364_354_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_364_354_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_364_354_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_364_354_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_364_354_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_364_354_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_364_354_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_364_354_.port_b_first_bit_number =  354;
defparam mem_I_1_MEM0_mem_364_354_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_364_354_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_364_354_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_364_354_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_364_354_.port_a_first_bit_number =  354;
defparam mem_I_1_MEM0_mem_364_354_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_363_353_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_353)
);
defparam mem_I_1_MEM0_mem_363_353_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_363_353_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_363_353_.mem_init0 = 16'b0000111011111011;
defparam mem_I_1_MEM0_mem_363_353_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_363_353_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_363_353_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_363_353_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_363_353_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_363_353_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_363_353_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_363_353_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_363_353_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_363_353_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_363_353_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_363_353_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_363_353_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_363_353_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_363_353_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_363_353_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_363_353_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_363_353_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_363_353_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_363_353_.port_b_first_bit_number =  353;
defparam mem_I_1_MEM0_mem_363_353_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_363_353_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_363_353_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_363_353_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_363_353_.port_a_first_bit_number =  353;
defparam mem_I_1_MEM0_mem_363_353_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_362_352_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_352)
);
defparam mem_I_1_MEM0_mem_362_352_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_362_352_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_362_352_.mem_init0 = 16'b0000010100010100;
defparam mem_I_1_MEM0_mem_362_352_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_362_352_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_362_352_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_362_352_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_362_352_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_362_352_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_362_352_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_362_352_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_362_352_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_362_352_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_362_352_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_362_352_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_362_352_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_362_352_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_362_352_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_362_352_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_362_352_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_362_352_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_362_352_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_362_352_.port_b_first_bit_number =  352;
defparam mem_I_1_MEM0_mem_362_352_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_362_352_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_362_352_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_362_352_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_362_352_.port_a_first_bit_number =  352;
defparam mem_I_1_MEM0_mem_362_352_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_361_351_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_351)
);
defparam mem_I_1_MEM0_mem_361_351_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_361_351_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_361_351_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_361_351_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_361_351_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_361_351_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_361_351_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_361_351_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_361_351_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_361_351_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_361_351_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_361_351_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_361_351_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_361_351_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_361_351_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_361_351_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_361_351_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_361_351_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_361_351_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_361_351_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_361_351_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_361_351_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_361_351_.port_b_first_bit_number =  351;
defparam mem_I_1_MEM0_mem_361_351_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_361_351_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_361_351_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_361_351_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_361_351_.port_a_first_bit_number =  351;
defparam mem_I_1_MEM0_mem_361_351_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_360_350_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_350)
);
defparam mem_I_1_MEM0_mem_360_350_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_360_350_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_360_350_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_360_350_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_360_350_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_360_350_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_360_350_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_360_350_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_360_350_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_360_350_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_360_350_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_360_350_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_360_350_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_360_350_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_360_350_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_360_350_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_360_350_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_360_350_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_360_350_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_360_350_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_360_350_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_360_350_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_360_350_.port_b_first_bit_number =  350;
defparam mem_I_1_MEM0_mem_360_350_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_360_350_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_360_350_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_360_350_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_360_350_.port_a_first_bit_number =  350;
defparam mem_I_1_MEM0_mem_360_350_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_359_349_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_349)
);
defparam mem_I_1_MEM0_mem_359_349_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_359_349_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_359_349_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_359_349_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_359_349_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_359_349_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_359_349_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_359_349_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_359_349_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_359_349_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_359_349_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_359_349_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_359_349_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_359_349_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_359_349_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_359_349_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_359_349_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_359_349_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_359_349_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_359_349_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_359_349_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_359_349_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_359_349_.port_b_first_bit_number =  349;
defparam mem_I_1_MEM0_mem_359_349_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_359_349_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_359_349_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_359_349_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_359_349_.port_a_first_bit_number =  349;
defparam mem_I_1_MEM0_mem_359_349_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_358_348_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_348)
);
defparam mem_I_1_MEM0_mem_358_348_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_358_348_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_358_348_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_358_348_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_358_348_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_358_348_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_358_348_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_358_348_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_358_348_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_358_348_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_358_348_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_358_348_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_358_348_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_358_348_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_358_348_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_358_348_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_358_348_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_358_348_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_358_348_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_358_348_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_358_348_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_358_348_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_358_348_.port_b_first_bit_number =  348;
defparam mem_I_1_MEM0_mem_358_348_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_358_348_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_358_348_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_358_348_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_358_348_.port_a_first_bit_number =  348;
defparam mem_I_1_MEM0_mem_358_348_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_357_347_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_347)
);
defparam mem_I_1_MEM0_mem_357_347_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_357_347_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_357_347_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_357_347_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_357_347_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_357_347_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_357_347_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_357_347_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_357_347_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_357_347_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_357_347_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_357_347_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_357_347_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_357_347_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_357_347_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_357_347_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_357_347_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_357_347_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_357_347_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_357_347_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_357_347_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_357_347_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_357_347_.port_b_first_bit_number =  347;
defparam mem_I_1_MEM0_mem_357_347_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_357_347_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_357_347_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_357_347_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_357_347_.port_a_first_bit_number =  347;
defparam mem_I_1_MEM0_mem_357_347_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_356_346_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_346)
);
defparam mem_I_1_MEM0_mem_356_346_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_356_346_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_356_346_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_356_346_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_356_346_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_356_346_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_356_346_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_356_346_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_356_346_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_356_346_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_356_346_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_356_346_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_356_346_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_356_346_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_356_346_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_356_346_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_356_346_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_356_346_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_356_346_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_356_346_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_356_346_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_356_346_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_356_346_.port_b_first_bit_number =  346;
defparam mem_I_1_MEM0_mem_356_346_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_356_346_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_356_346_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_356_346_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_356_346_.port_a_first_bit_number =  346;
defparam mem_I_1_MEM0_mem_356_346_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_355_345_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_345)
);
defparam mem_I_1_MEM0_mem_355_345_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_355_345_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_355_345_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_355_345_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_355_345_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_355_345_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_355_345_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_355_345_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_355_345_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_355_345_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_355_345_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_355_345_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_355_345_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_355_345_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_355_345_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_355_345_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_355_345_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_355_345_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_355_345_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_355_345_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_355_345_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_355_345_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_355_345_.port_b_first_bit_number =  345;
defparam mem_I_1_MEM0_mem_355_345_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_355_345_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_355_345_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_355_345_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_355_345_.port_a_first_bit_number =  345;
defparam mem_I_1_MEM0_mem_355_345_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_354_344_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_344)
);
defparam mem_I_1_MEM0_mem_354_344_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_354_344_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_354_344_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_354_344_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_354_344_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_354_344_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_354_344_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_354_344_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_354_344_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_354_344_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_354_344_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_354_344_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_354_344_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_354_344_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_354_344_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_354_344_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_354_344_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_354_344_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_354_344_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_354_344_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_354_344_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_354_344_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_354_344_.port_b_first_bit_number =  344;
defparam mem_I_1_MEM0_mem_354_344_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_354_344_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_354_344_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_354_344_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_354_344_.port_a_first_bit_number =  344;
defparam mem_I_1_MEM0_mem_354_344_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_353_343_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_343)
);
defparam mem_I_1_MEM0_mem_353_343_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_353_343_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_353_343_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_353_343_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_353_343_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_353_343_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_353_343_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_353_343_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_353_343_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_353_343_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_353_343_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_353_343_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_353_343_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_353_343_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_353_343_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_353_343_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_353_343_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_353_343_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_353_343_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_353_343_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_353_343_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_353_343_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_353_343_.port_b_first_bit_number =  343;
defparam mem_I_1_MEM0_mem_353_343_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_353_343_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_353_343_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_353_343_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_353_343_.port_a_first_bit_number =  343;
defparam mem_I_1_MEM0_mem_353_343_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_352_342_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_342)
);
defparam mem_I_1_MEM0_mem_352_342_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_352_342_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_352_342_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_352_342_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_352_342_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_352_342_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_352_342_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_352_342_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_352_342_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_352_342_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_352_342_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_352_342_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_352_342_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_352_342_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_352_342_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_352_342_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_352_342_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_352_342_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_352_342_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_352_342_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_352_342_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_352_342_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_352_342_.port_b_first_bit_number =  342;
defparam mem_I_1_MEM0_mem_352_342_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_352_342_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_352_342_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_352_342_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_352_342_.port_a_first_bit_number =  342;
defparam mem_I_1_MEM0_mem_352_342_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_351_341_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_341)
);
defparam mem_I_1_MEM0_mem_351_341_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_351_341_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_351_341_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_351_341_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_351_341_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_351_341_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_351_341_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_351_341_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_351_341_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_351_341_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_351_341_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_351_341_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_351_341_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_351_341_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_351_341_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_351_341_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_351_341_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_351_341_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_351_341_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_351_341_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_351_341_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_351_341_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_351_341_.port_b_first_bit_number =  341;
defparam mem_I_1_MEM0_mem_351_341_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_351_341_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_351_341_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_351_341_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_351_341_.port_a_first_bit_number =  341;
defparam mem_I_1_MEM0_mem_351_341_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_350_340_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_340)
);
defparam mem_I_1_MEM0_mem_350_340_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_350_340_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_350_340_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_350_340_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_350_340_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_350_340_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_350_340_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_350_340_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_350_340_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_350_340_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_350_340_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_350_340_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_350_340_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_350_340_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_350_340_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_350_340_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_350_340_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_350_340_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_350_340_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_350_340_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_350_340_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_350_340_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_350_340_.port_b_first_bit_number =  340;
defparam mem_I_1_MEM0_mem_350_340_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_350_340_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_350_340_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_350_340_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_350_340_.port_a_first_bit_number =  340;
defparam mem_I_1_MEM0_mem_350_340_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_349_339_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_339)
);
defparam mem_I_1_MEM0_mem_349_339_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_349_339_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_349_339_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_349_339_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_349_339_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_349_339_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_349_339_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_349_339_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_349_339_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_349_339_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_349_339_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_349_339_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_349_339_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_349_339_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_349_339_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_349_339_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_349_339_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_349_339_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_349_339_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_349_339_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_349_339_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_349_339_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_349_339_.port_b_first_bit_number =  339;
defparam mem_I_1_MEM0_mem_349_339_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_349_339_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_349_339_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_349_339_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_349_339_.port_a_first_bit_number =  339;
defparam mem_I_1_MEM0_mem_349_339_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_348_338_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_338)
);
defparam mem_I_1_MEM0_mem_348_338_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_348_338_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_348_338_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_348_338_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_348_338_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_348_338_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_348_338_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_348_338_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_348_338_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_348_338_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_348_338_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_348_338_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_348_338_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_348_338_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_348_338_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_348_338_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_348_338_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_348_338_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_348_338_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_348_338_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_348_338_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_348_338_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_348_338_.port_b_first_bit_number =  338;
defparam mem_I_1_MEM0_mem_348_338_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_348_338_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_348_338_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_348_338_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_348_338_.port_a_first_bit_number =  338;
defparam mem_I_1_MEM0_mem_348_338_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_347_337_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_337)
);
defparam mem_I_1_MEM0_mem_347_337_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_347_337_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_347_337_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_347_337_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_347_337_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_347_337_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_347_337_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_347_337_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_347_337_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_347_337_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_347_337_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_347_337_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_347_337_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_347_337_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_347_337_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_347_337_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_347_337_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_347_337_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_347_337_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_347_337_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_347_337_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_347_337_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_347_337_.port_b_first_bit_number =  337;
defparam mem_I_1_MEM0_mem_347_337_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_347_337_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_347_337_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_347_337_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_347_337_.port_a_first_bit_number =  337;
defparam mem_I_1_MEM0_mem_347_337_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_346_336_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_336)
);
defparam mem_I_1_MEM0_mem_346_336_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_346_336_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_346_336_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_346_336_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_346_336_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_346_336_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_346_336_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_346_336_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_346_336_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_346_336_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_346_336_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_346_336_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_346_336_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_346_336_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_346_336_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_346_336_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_346_336_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_346_336_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_346_336_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_346_336_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_346_336_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_346_336_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_346_336_.port_b_first_bit_number =  336;
defparam mem_I_1_MEM0_mem_346_336_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_346_336_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_346_336_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_346_336_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_346_336_.port_a_first_bit_number =  336;
defparam mem_I_1_MEM0_mem_346_336_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_345_335_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_335)
);
defparam mem_I_1_MEM0_mem_345_335_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_345_335_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_345_335_.mem_init0 = 16'b0000100001100001;
defparam mem_I_1_MEM0_mem_345_335_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_345_335_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_345_335_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_345_335_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_345_335_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_345_335_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_345_335_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_345_335_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_345_335_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_345_335_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_345_335_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_345_335_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_345_335_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_345_335_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_345_335_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_345_335_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_345_335_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_345_335_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_345_335_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_345_335_.port_b_first_bit_number =  335;
defparam mem_I_1_MEM0_mem_345_335_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_345_335_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_345_335_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_345_335_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_345_335_.port_a_first_bit_number =  335;
defparam mem_I_1_MEM0_mem_345_335_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_344_334_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_334)
);
defparam mem_I_1_MEM0_mem_344_334_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_344_334_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_344_334_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_344_334_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_344_334_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_344_334_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_344_334_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_344_334_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_344_334_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_344_334_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_344_334_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_344_334_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_344_334_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_344_334_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_344_334_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_344_334_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_344_334_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_344_334_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_344_334_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_344_334_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_344_334_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_344_334_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_344_334_.port_b_first_bit_number =  334;
defparam mem_I_1_MEM0_mem_344_334_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_344_334_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_344_334_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_344_334_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_344_334_.port_a_first_bit_number =  334;
defparam mem_I_1_MEM0_mem_344_334_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_343_333_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_333)
);
defparam mem_I_1_MEM0_mem_343_333_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_343_333_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_343_333_.mem_init0 = 16'b0000000110000110;
defparam mem_I_1_MEM0_mem_343_333_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_343_333_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_343_333_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_343_333_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_343_333_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_343_333_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_343_333_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_343_333_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_343_333_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_343_333_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_343_333_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_343_333_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_343_333_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_343_333_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_343_333_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_343_333_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_343_333_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_343_333_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_343_333_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_343_333_.port_b_first_bit_number =  333;
defparam mem_I_1_MEM0_mem_343_333_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_343_333_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_343_333_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_343_333_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_343_333_.port_a_first_bit_number =  333;
defparam mem_I_1_MEM0_mem_343_333_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_342_332_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_332)
);
defparam mem_I_1_MEM0_mem_342_332_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_342_332_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_342_332_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_342_332_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_342_332_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_342_332_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_342_332_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_342_332_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_342_332_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_342_332_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_342_332_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_342_332_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_342_332_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_342_332_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_342_332_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_342_332_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_342_332_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_342_332_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_342_332_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_342_332_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_342_332_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_342_332_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_342_332_.port_b_first_bit_number =  332;
defparam mem_I_1_MEM0_mem_342_332_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_342_332_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_342_332_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_342_332_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_342_332_.port_a_first_bit_number =  332;
defparam mem_I_1_MEM0_mem_342_332_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_341_331_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_331)
);
defparam mem_I_1_MEM0_mem_341_331_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_341_331_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_341_331_.mem_init0 = 16'b0000011010011010;
defparam mem_I_1_MEM0_mem_341_331_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_341_331_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_341_331_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_341_331_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_341_331_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_341_331_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_341_331_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_341_331_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_341_331_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_341_331_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_341_331_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_341_331_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_341_331_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_341_331_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_341_331_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_341_331_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_341_331_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_341_331_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_341_331_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_341_331_.port_b_first_bit_number =  331;
defparam mem_I_1_MEM0_mem_341_331_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_341_331_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_341_331_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_341_331_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_341_331_.port_a_first_bit_number =  331;
defparam mem_I_1_MEM0_mem_341_331_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_340_330_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_330)
);
defparam mem_I_1_MEM0_mem_340_330_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_340_330_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_340_330_.mem_init0 = 16'b0000100001100001;
defparam mem_I_1_MEM0_mem_340_330_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_340_330_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_340_330_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_340_330_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_340_330_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_340_330_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_340_330_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_340_330_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_340_330_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_340_330_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_340_330_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_340_330_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_340_330_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_340_330_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_340_330_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_340_330_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_340_330_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_340_330_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_340_330_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_340_330_.port_b_first_bit_number =  330;
defparam mem_I_1_MEM0_mem_340_330_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_340_330_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_340_330_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_340_330_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_340_330_.port_a_first_bit_number =  330;
defparam mem_I_1_MEM0_mem_340_330_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_339_329_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_329)
);
defparam mem_I_1_MEM0_mem_339_329_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_339_329_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_339_329_.mem_init0 = 16'b0000111001111001;
defparam mem_I_1_MEM0_mem_339_329_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_339_329_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_339_329_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_339_329_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_339_329_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_339_329_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_339_329_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_339_329_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_339_329_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_339_329_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_339_329_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_339_329_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_339_329_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_339_329_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_339_329_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_339_329_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_339_329_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_339_329_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_339_329_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_339_329_.port_b_first_bit_number =  329;
defparam mem_I_1_MEM0_mem_339_329_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_339_329_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_339_329_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_339_329_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_339_329_.port_a_first_bit_number =  329;
defparam mem_I_1_MEM0_mem_339_329_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_338_328_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_328)
);
defparam mem_I_1_MEM0_mem_338_328_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_338_328_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_338_328_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_338_328_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_338_328_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_338_328_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_338_328_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_338_328_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_338_328_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_338_328_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_338_328_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_338_328_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_338_328_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_338_328_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_338_328_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_338_328_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_338_328_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_338_328_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_338_328_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_338_328_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_338_328_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_338_328_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_338_328_.port_b_first_bit_number =  328;
defparam mem_I_1_MEM0_mem_338_328_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_338_328_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_338_328_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_338_328_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_338_328_.port_a_first_bit_number =  328;
defparam mem_I_1_MEM0_mem_338_328_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_337_327_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_327)
);
defparam mem_I_1_MEM0_mem_337_327_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_337_327_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_337_327_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_337_327_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_337_327_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_337_327_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_337_327_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_337_327_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_337_327_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_337_327_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_337_327_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_337_327_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_337_327_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_337_327_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_337_327_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_337_327_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_337_327_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_337_327_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_337_327_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_337_327_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_337_327_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_337_327_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_337_327_.port_b_first_bit_number =  327;
defparam mem_I_1_MEM0_mem_337_327_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_337_327_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_337_327_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_337_327_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_337_327_.port_a_first_bit_number =  327;
defparam mem_I_1_MEM0_mem_337_327_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_336_326_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_326)
);
defparam mem_I_1_MEM0_mem_336_326_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_336_326_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_336_326_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_336_326_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_336_326_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_336_326_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_336_326_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_336_326_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_336_326_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_336_326_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_336_326_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_336_326_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_336_326_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_336_326_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_336_326_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_336_326_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_336_326_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_336_326_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_336_326_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_336_326_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_336_326_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_336_326_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_336_326_.port_b_first_bit_number =  326;
defparam mem_I_1_MEM0_mem_336_326_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_336_326_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_336_326_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_336_326_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_336_326_.port_a_first_bit_number =  326;
defparam mem_I_1_MEM0_mem_336_326_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_335_325_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_325)
);
defparam mem_I_1_MEM0_mem_335_325_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_335_325_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_335_325_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_335_325_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_335_325_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_335_325_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_335_325_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_335_325_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_335_325_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_335_325_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_335_325_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_335_325_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_335_325_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_335_325_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_335_325_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_335_325_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_335_325_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_335_325_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_335_325_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_335_325_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_335_325_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_335_325_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_335_325_.port_b_first_bit_number =  325;
defparam mem_I_1_MEM0_mem_335_325_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_335_325_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_335_325_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_335_325_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_335_325_.port_a_first_bit_number =  325;
defparam mem_I_1_MEM0_mem_335_325_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_334_324_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_324)
);
defparam mem_I_1_MEM0_mem_334_324_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_334_324_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_334_324_.mem_init0 = 16'b0000110101110101;
defparam mem_I_1_MEM0_mem_334_324_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_334_324_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_334_324_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_334_324_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_334_324_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_334_324_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_334_324_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_334_324_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_334_324_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_334_324_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_334_324_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_334_324_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_334_324_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_334_324_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_334_324_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_334_324_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_334_324_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_334_324_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_334_324_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_334_324_.port_b_first_bit_number =  324;
defparam mem_I_1_MEM0_mem_334_324_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_334_324_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_334_324_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_334_324_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_334_324_.port_a_first_bit_number =  324;
defparam mem_I_1_MEM0_mem_334_324_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_333_323_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_323)
);
defparam mem_I_1_MEM0_mem_333_323_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_333_323_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_333_323_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_333_323_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_333_323_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_333_323_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_333_323_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_333_323_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_333_323_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_333_323_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_333_323_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_333_323_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_333_323_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_333_323_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_333_323_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_333_323_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_333_323_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_333_323_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_333_323_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_333_323_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_333_323_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_333_323_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_333_323_.port_b_first_bit_number =  323;
defparam mem_I_1_MEM0_mem_333_323_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_333_323_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_333_323_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_333_323_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_333_323_.port_a_first_bit_number =  323;
defparam mem_I_1_MEM0_mem_333_323_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_332_322_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_322)
);
defparam mem_I_1_MEM0_mem_332_322_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_332_322_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_332_322_.mem_init0 = 16'b0000001010001010;
defparam mem_I_1_MEM0_mem_332_322_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_332_322_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_332_322_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_332_322_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_332_322_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_332_322_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_332_322_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_332_322_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_332_322_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_332_322_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_332_322_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_332_322_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_332_322_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_332_322_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_332_322_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_332_322_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_332_322_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_332_322_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_332_322_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_332_322_.port_b_first_bit_number =  322;
defparam mem_I_1_MEM0_mem_332_322_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_332_322_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_332_322_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_332_322_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_332_322_.port_a_first_bit_number =  322;
defparam mem_I_1_MEM0_mem_332_322_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_331_321_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_321)
);
defparam mem_I_1_MEM0_mem_331_321_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_331_321_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_331_321_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_331_321_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_331_321_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_331_321_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_331_321_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_331_321_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_331_321_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_331_321_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_331_321_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_331_321_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_331_321_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_331_321_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_331_321_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_331_321_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_331_321_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_331_321_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_331_321_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_331_321_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_331_321_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_331_321_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_331_321_.port_b_first_bit_number =  321;
defparam mem_I_1_MEM0_mem_331_321_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_331_321_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_331_321_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_331_321_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_331_321_.port_a_first_bit_number =  321;
defparam mem_I_1_MEM0_mem_331_321_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_330_320_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_320)
);
defparam mem_I_1_MEM0_mem_330_320_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_330_320_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_330_320_.mem_init0 = 16'b0000101011101011;
defparam mem_I_1_MEM0_mem_330_320_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_330_320_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_330_320_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_330_320_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_330_320_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_330_320_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_330_320_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_330_320_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_330_320_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_330_320_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_330_320_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_330_320_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_330_320_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_330_320_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_330_320_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_330_320_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_330_320_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_330_320_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_330_320_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_330_320_.port_b_first_bit_number =  320;
defparam mem_I_1_MEM0_mem_330_320_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_330_320_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_330_320_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_330_320_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_330_320_.port_a_first_bit_number =  320;
defparam mem_I_1_MEM0_mem_330_320_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_329_319_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_319)
);
defparam mem_I_1_MEM0_mem_329_319_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_329_319_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_329_319_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_329_319_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_329_319_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_329_319_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_329_319_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_329_319_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_329_319_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_329_319_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_329_319_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_329_319_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_329_319_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_329_319_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_329_319_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_329_319_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_329_319_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_329_319_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_329_319_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_329_319_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_329_319_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_329_319_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_329_319_.port_b_first_bit_number =  319;
defparam mem_I_1_MEM0_mem_329_319_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_329_319_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_329_319_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_329_319_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_329_319_.port_a_first_bit_number =  319;
defparam mem_I_1_MEM0_mem_329_319_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_328_318_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_318)
);
defparam mem_I_1_MEM0_mem_328_318_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_328_318_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_328_318_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_328_318_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_328_318_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_328_318_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_328_318_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_328_318_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_328_318_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_328_318_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_328_318_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_328_318_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_328_318_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_328_318_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_328_318_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_328_318_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_328_318_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_328_318_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_328_318_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_328_318_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_328_318_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_328_318_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_328_318_.port_b_first_bit_number =  318;
defparam mem_I_1_MEM0_mem_328_318_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_328_318_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_328_318_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_328_318_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_328_318_.port_a_first_bit_number =  318;
defparam mem_I_1_MEM0_mem_328_318_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_327_317_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_317)
);
defparam mem_I_1_MEM0_mem_327_317_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_327_317_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_327_317_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_327_317_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_327_317_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_327_317_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_327_317_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_327_317_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_327_317_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_327_317_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_327_317_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_327_317_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_327_317_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_327_317_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_327_317_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_327_317_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_327_317_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_327_317_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_327_317_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_327_317_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_327_317_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_327_317_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_327_317_.port_b_first_bit_number =  317;
defparam mem_I_1_MEM0_mem_327_317_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_327_317_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_327_317_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_327_317_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_327_317_.port_a_first_bit_number =  317;
defparam mem_I_1_MEM0_mem_327_317_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_326_316_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_316)
);
defparam mem_I_1_MEM0_mem_326_316_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_326_316_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_326_316_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_326_316_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_326_316_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_326_316_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_326_316_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_326_316_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_326_316_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_326_316_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_326_316_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_326_316_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_326_316_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_326_316_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_326_316_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_326_316_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_326_316_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_326_316_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_326_316_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_326_316_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_326_316_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_326_316_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_326_316_.port_b_first_bit_number =  316;
defparam mem_I_1_MEM0_mem_326_316_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_326_316_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_326_316_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_326_316_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_326_316_.port_a_first_bit_number =  316;
defparam mem_I_1_MEM0_mem_326_316_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_325_315_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_315)
);
defparam mem_I_1_MEM0_mem_325_315_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_325_315_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_325_315_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_325_315_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_325_315_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_325_315_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_325_315_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_325_315_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_325_315_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_325_315_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_325_315_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_325_315_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_325_315_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_325_315_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_325_315_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_325_315_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_325_315_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_325_315_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_325_315_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_325_315_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_325_315_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_325_315_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_325_315_.port_b_first_bit_number =  315;
defparam mem_I_1_MEM0_mem_325_315_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_325_315_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_325_315_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_325_315_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_325_315_.port_a_first_bit_number =  315;
defparam mem_I_1_MEM0_mem_325_315_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_324_314_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_314)
);
defparam mem_I_1_MEM0_mem_324_314_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_324_314_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_324_314_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_324_314_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_324_314_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_324_314_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_324_314_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_324_314_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_324_314_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_324_314_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_324_314_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_324_314_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_324_314_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_324_314_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_324_314_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_324_314_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_324_314_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_324_314_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_324_314_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_324_314_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_324_314_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_324_314_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_324_314_.port_b_first_bit_number =  314;
defparam mem_I_1_MEM0_mem_324_314_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_324_314_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_324_314_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_324_314_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_324_314_.port_a_first_bit_number =  314;
defparam mem_I_1_MEM0_mem_324_314_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_323_313_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_313)
);
defparam mem_I_1_MEM0_mem_323_313_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_323_313_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_323_313_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_323_313_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_323_313_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_323_313_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_323_313_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_323_313_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_323_313_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_323_313_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_323_313_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_323_313_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_323_313_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_323_313_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_323_313_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_323_313_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_323_313_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_323_313_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_323_313_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_323_313_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_323_313_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_323_313_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_323_313_.port_b_first_bit_number =  313;
defparam mem_I_1_MEM0_mem_323_313_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_323_313_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_323_313_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_323_313_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_323_313_.port_a_first_bit_number =  313;
defparam mem_I_1_MEM0_mem_323_313_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_322_312_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_312)
);
defparam mem_I_1_MEM0_mem_322_312_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_322_312_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_322_312_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_322_312_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_322_312_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_322_312_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_322_312_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_322_312_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_322_312_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_322_312_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_322_312_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_322_312_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_322_312_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_322_312_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_322_312_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_322_312_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_322_312_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_322_312_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_322_312_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_322_312_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_322_312_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_322_312_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_322_312_.port_b_first_bit_number =  312;
defparam mem_I_1_MEM0_mem_322_312_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_322_312_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_322_312_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_322_312_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_322_312_.port_a_first_bit_number =  312;
defparam mem_I_1_MEM0_mem_322_312_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_321_311_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_311)
);
defparam mem_I_1_MEM0_mem_321_311_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_321_311_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_321_311_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_321_311_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_321_311_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_321_311_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_321_311_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_321_311_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_321_311_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_321_311_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_321_311_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_321_311_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_321_311_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_321_311_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_321_311_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_321_311_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_321_311_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_321_311_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_321_311_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_321_311_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_321_311_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_321_311_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_321_311_.port_b_first_bit_number =  311;
defparam mem_I_1_MEM0_mem_321_311_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_321_311_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_321_311_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_321_311_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_321_311_.port_a_first_bit_number =  311;
defparam mem_I_1_MEM0_mem_321_311_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_320_310_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_310)
);
defparam mem_I_1_MEM0_mem_320_310_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_320_310_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_320_310_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_320_310_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_320_310_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_320_310_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_320_310_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_320_310_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_320_310_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_320_310_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_320_310_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_320_310_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_320_310_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_320_310_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_320_310_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_320_310_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_320_310_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_320_310_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_320_310_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_320_310_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_320_310_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_320_310_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_320_310_.port_b_first_bit_number =  310;
defparam mem_I_1_MEM0_mem_320_310_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_320_310_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_320_310_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_320_310_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_320_310_.port_a_first_bit_number =  310;
defparam mem_I_1_MEM0_mem_320_310_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_319_309_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_309)
);
defparam mem_I_1_MEM0_mem_319_309_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_319_309_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_319_309_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_319_309_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_319_309_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_319_309_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_319_309_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_319_309_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_319_309_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_319_309_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_319_309_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_319_309_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_319_309_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_319_309_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_319_309_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_319_309_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_319_309_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_319_309_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_319_309_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_319_309_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_319_309_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_319_309_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_319_309_.port_b_first_bit_number =  309;
defparam mem_I_1_MEM0_mem_319_309_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_319_309_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_319_309_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_319_309_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_319_309_.port_a_first_bit_number =  309;
defparam mem_I_1_MEM0_mem_319_309_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_318_308_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_308)
);
defparam mem_I_1_MEM0_mem_318_308_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_318_308_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_318_308_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_318_308_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_318_308_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_318_308_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_318_308_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_318_308_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_318_308_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_318_308_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_318_308_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_318_308_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_318_308_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_318_308_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_318_308_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_318_308_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_318_308_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_318_308_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_318_308_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_318_308_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_318_308_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_318_308_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_318_308_.port_b_first_bit_number =  308;
defparam mem_I_1_MEM0_mem_318_308_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_318_308_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_318_308_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_318_308_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_318_308_.port_a_first_bit_number =  308;
defparam mem_I_1_MEM0_mem_318_308_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_317_307_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_307)
);
defparam mem_I_1_MEM0_mem_317_307_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_317_307_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_317_307_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_317_307_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_317_307_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_317_307_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_317_307_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_317_307_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_317_307_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_317_307_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_317_307_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_317_307_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_317_307_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_317_307_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_317_307_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_317_307_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_317_307_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_317_307_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_317_307_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_317_307_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_317_307_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_317_307_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_317_307_.port_b_first_bit_number =  307;
defparam mem_I_1_MEM0_mem_317_307_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_317_307_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_317_307_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_317_307_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_317_307_.port_a_first_bit_number =  307;
defparam mem_I_1_MEM0_mem_317_307_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_316_306_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_306)
);
defparam mem_I_1_MEM0_mem_316_306_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_316_306_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_316_306_.mem_init0 = 16'b0000001000001000;
defparam mem_I_1_MEM0_mem_316_306_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_316_306_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_316_306_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_316_306_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_316_306_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_316_306_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_316_306_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_316_306_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_316_306_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_316_306_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_316_306_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_316_306_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_316_306_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_316_306_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_316_306_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_316_306_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_316_306_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_316_306_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_316_306_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_316_306_.port_b_first_bit_number =  306;
defparam mem_I_1_MEM0_mem_316_306_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_316_306_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_316_306_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_316_306_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_316_306_.port_a_first_bit_number =  306;
defparam mem_I_1_MEM0_mem_316_306_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_315_305_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_305)
);
defparam mem_I_1_MEM0_mem_315_305_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_315_305_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_315_305_.mem_init0 = 16'b0000011000011000;
defparam mem_I_1_MEM0_mem_315_305_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_315_305_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_315_305_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_315_305_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_315_305_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_315_305_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_315_305_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_315_305_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_315_305_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_315_305_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_315_305_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_315_305_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_315_305_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_315_305_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_315_305_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_315_305_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_315_305_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_315_305_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_315_305_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_315_305_.port_b_first_bit_number =  305;
defparam mem_I_1_MEM0_mem_315_305_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_315_305_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_315_305_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_315_305_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_315_305_.port_a_first_bit_number =  305;
defparam mem_I_1_MEM0_mem_315_305_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_314_304_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_304)
);
defparam mem_I_1_MEM0_mem_314_304_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_314_304_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_314_304_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_314_304_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_314_304_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_314_304_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_314_304_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_314_304_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_314_304_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_314_304_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_314_304_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_314_304_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_314_304_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_314_304_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_314_304_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_314_304_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_314_304_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_314_304_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_314_304_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_314_304_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_314_304_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_314_304_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_314_304_.port_b_first_bit_number =  304;
defparam mem_I_1_MEM0_mem_314_304_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_314_304_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_314_304_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_314_304_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_314_304_.port_a_first_bit_number =  304;
defparam mem_I_1_MEM0_mem_314_304_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_313_303_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_303)
);
defparam mem_I_1_MEM0_mem_313_303_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_313_303_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_313_303_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_313_303_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_313_303_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_313_303_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_313_303_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_313_303_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_313_303_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_313_303_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_313_303_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_313_303_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_313_303_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_313_303_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_313_303_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_313_303_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_313_303_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_313_303_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_313_303_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_313_303_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_313_303_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_313_303_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_313_303_.port_b_first_bit_number =  303;
defparam mem_I_1_MEM0_mem_313_303_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_313_303_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_313_303_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_313_303_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_313_303_.port_a_first_bit_number =  303;
defparam mem_I_1_MEM0_mem_313_303_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_312_302_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_302)
);
defparam mem_I_1_MEM0_mem_312_302_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_312_302_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_312_302_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_312_302_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_312_302_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_312_302_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_312_302_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_312_302_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_312_302_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_312_302_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_312_302_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_312_302_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_312_302_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_312_302_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_312_302_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_312_302_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_312_302_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_312_302_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_312_302_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_312_302_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_312_302_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_312_302_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_312_302_.port_b_first_bit_number =  302;
defparam mem_I_1_MEM0_mem_312_302_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_312_302_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_312_302_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_312_302_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_312_302_.port_a_first_bit_number =  302;
defparam mem_I_1_MEM0_mem_312_302_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_311_301_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_301)
);
defparam mem_I_1_MEM0_mem_311_301_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_311_301_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_311_301_.mem_init0 = 16'b0000001010001010;
defparam mem_I_1_MEM0_mem_311_301_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_311_301_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_311_301_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_311_301_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_311_301_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_311_301_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_311_301_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_311_301_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_311_301_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_311_301_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_311_301_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_311_301_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_311_301_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_311_301_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_311_301_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_311_301_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_311_301_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_311_301_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_311_301_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_311_301_.port_b_first_bit_number =  301;
defparam mem_I_1_MEM0_mem_311_301_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_311_301_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_311_301_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_311_301_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_311_301_.port_a_first_bit_number =  301;
defparam mem_I_1_MEM0_mem_311_301_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_310_300_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_300)
);
defparam mem_I_1_MEM0_mem_310_300_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_310_300_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_310_300_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_310_300_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_310_300_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_310_300_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_310_300_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_310_300_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_310_300_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_310_300_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_310_300_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_310_300_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_310_300_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_310_300_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_310_300_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_310_300_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_310_300_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_310_300_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_310_300_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_310_300_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_310_300_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_310_300_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_310_300_.port_b_first_bit_number =  300;
defparam mem_I_1_MEM0_mem_310_300_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_310_300_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_310_300_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_310_300_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_310_300_.port_a_first_bit_number =  300;
defparam mem_I_1_MEM0_mem_310_300_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_309_299_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_299)
);
defparam mem_I_1_MEM0_mem_309_299_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_309_299_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_309_299_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_309_299_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_309_299_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_309_299_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_309_299_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_309_299_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_309_299_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_309_299_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_309_299_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_309_299_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_309_299_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_309_299_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_309_299_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_309_299_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_309_299_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_309_299_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_309_299_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_309_299_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_309_299_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_309_299_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_309_299_.port_b_first_bit_number =  299;
defparam mem_I_1_MEM0_mem_309_299_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_309_299_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_309_299_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_309_299_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_309_299_.port_a_first_bit_number =  299;
defparam mem_I_1_MEM0_mem_309_299_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_308_298_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_298)
);
defparam mem_I_1_MEM0_mem_308_298_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_308_298_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_308_298_.mem_init0 = 16'b0000001010001010;
defparam mem_I_1_MEM0_mem_308_298_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_308_298_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_308_298_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_308_298_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_308_298_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_308_298_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_308_298_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_308_298_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_308_298_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_308_298_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_308_298_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_308_298_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_308_298_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_308_298_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_308_298_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_308_298_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_308_298_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_308_298_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_308_298_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_308_298_.port_b_first_bit_number =  298;
defparam mem_I_1_MEM0_mem_308_298_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_308_298_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_308_298_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_308_298_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_308_298_.port_a_first_bit_number =  298;
defparam mem_I_1_MEM0_mem_308_298_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_307_297_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_297)
);
defparam mem_I_1_MEM0_mem_307_297_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_307_297_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_307_297_.mem_init0 = 16'b0000110101110101;
defparam mem_I_1_MEM0_mem_307_297_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_307_297_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_307_297_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_307_297_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_307_297_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_307_297_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_307_297_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_307_297_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_307_297_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_307_297_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_307_297_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_307_297_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_307_297_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_307_297_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_307_297_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_307_297_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_307_297_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_307_297_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_307_297_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_307_297_.port_b_first_bit_number =  297;
defparam mem_I_1_MEM0_mem_307_297_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_307_297_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_307_297_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_307_297_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_307_297_.port_a_first_bit_number =  297;
defparam mem_I_1_MEM0_mem_307_297_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_306_296_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_296)
);
defparam mem_I_1_MEM0_mem_306_296_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_306_296_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_306_296_.mem_init0 = 16'b0000010010010010;
defparam mem_I_1_MEM0_mem_306_296_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_306_296_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_306_296_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_306_296_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_306_296_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_306_296_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_306_296_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_306_296_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_306_296_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_306_296_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_306_296_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_306_296_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_306_296_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_306_296_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_306_296_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_306_296_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_306_296_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_306_296_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_306_296_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_306_296_.port_b_first_bit_number =  296;
defparam mem_I_1_MEM0_mem_306_296_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_306_296_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_306_296_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_306_296_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_306_296_.port_a_first_bit_number =  296;
defparam mem_I_1_MEM0_mem_306_296_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_305_295_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_295)
);
defparam mem_I_1_MEM0_mem_305_295_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_305_295_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_305_295_.mem_init0 = 16'b0000001010001010;
defparam mem_I_1_MEM0_mem_305_295_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_305_295_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_305_295_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_305_295_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_305_295_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_305_295_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_305_295_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_305_295_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_305_295_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_305_295_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_305_295_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_305_295_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_305_295_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_305_295_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_305_295_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_305_295_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_305_295_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_305_295_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_305_295_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_305_295_.port_b_first_bit_number =  295;
defparam mem_I_1_MEM0_mem_305_295_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_305_295_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_305_295_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_305_295_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_305_295_.port_a_first_bit_number =  295;
defparam mem_I_1_MEM0_mem_305_295_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_304_294_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_294)
);
defparam mem_I_1_MEM0_mem_304_294_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_304_294_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_304_294_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_304_294_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_304_294_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_304_294_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_304_294_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_304_294_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_304_294_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_304_294_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_304_294_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_304_294_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_304_294_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_304_294_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_304_294_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_304_294_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_304_294_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_304_294_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_304_294_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_304_294_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_304_294_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_304_294_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_304_294_.port_b_first_bit_number =  294;
defparam mem_I_1_MEM0_mem_304_294_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_304_294_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_304_294_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_304_294_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_304_294_.port_a_first_bit_number =  294;
defparam mem_I_1_MEM0_mem_304_294_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_303_293_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_293)
);
defparam mem_I_1_MEM0_mem_303_293_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_303_293_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_303_293_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_303_293_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_303_293_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_303_293_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_303_293_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_303_293_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_303_293_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_303_293_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_303_293_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_303_293_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_303_293_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_303_293_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_303_293_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_303_293_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_303_293_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_303_293_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_303_293_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_303_293_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_303_293_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_303_293_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_303_293_.port_b_first_bit_number =  293;
defparam mem_I_1_MEM0_mem_303_293_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_303_293_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_303_293_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_303_293_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_303_293_.port_a_first_bit_number =  293;
defparam mem_I_1_MEM0_mem_303_293_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_302_292_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_292)
);
defparam mem_I_1_MEM0_mem_302_292_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_302_292_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_302_292_.mem_init0 = 16'b0000110101110101;
defparam mem_I_1_MEM0_mem_302_292_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_302_292_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_302_292_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_302_292_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_302_292_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_302_292_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_302_292_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_302_292_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_302_292_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_302_292_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_302_292_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_302_292_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_302_292_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_302_292_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_302_292_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_302_292_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_302_292_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_302_292_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_302_292_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_302_292_.port_b_first_bit_number =  292;
defparam mem_I_1_MEM0_mem_302_292_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_302_292_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_302_292_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_302_292_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_302_292_.port_a_first_bit_number =  292;
defparam mem_I_1_MEM0_mem_302_292_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_301_291_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_291)
);
defparam mem_I_1_MEM0_mem_301_291_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_301_291_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_301_291_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_301_291_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_301_291_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_301_291_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_301_291_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_301_291_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_301_291_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_301_291_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_301_291_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_301_291_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_301_291_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_301_291_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_301_291_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_301_291_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_301_291_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_301_291_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_301_291_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_301_291_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_301_291_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_301_291_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_301_291_.port_b_first_bit_number =  291;
defparam mem_I_1_MEM0_mem_301_291_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_301_291_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_301_291_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_301_291_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_301_291_.port_a_first_bit_number =  291;
defparam mem_I_1_MEM0_mem_301_291_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_300_290_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_290)
);
defparam mem_I_1_MEM0_mem_300_290_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_300_290_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_300_290_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_300_290_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_300_290_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_300_290_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_300_290_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_300_290_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_300_290_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_300_290_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_300_290_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_300_290_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_300_290_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_300_290_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_300_290_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_300_290_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_300_290_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_300_290_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_300_290_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_300_290_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_300_290_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_300_290_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_300_290_.port_b_first_bit_number =  290;
defparam mem_I_1_MEM0_mem_300_290_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_300_290_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_300_290_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_300_290_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_300_290_.port_a_first_bit_number =  290;
defparam mem_I_1_MEM0_mem_300_290_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_299_289_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_289)
);
defparam mem_I_1_MEM0_mem_299_289_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_299_289_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_299_289_.mem_init0 = 16'b0000110101110101;
defparam mem_I_1_MEM0_mem_299_289_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_299_289_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_299_289_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_299_289_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_299_289_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_299_289_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_299_289_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_299_289_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_299_289_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_299_289_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_299_289_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_299_289_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_299_289_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_299_289_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_299_289_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_299_289_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_299_289_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_299_289_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_299_289_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_299_289_.port_b_first_bit_number =  289;
defparam mem_I_1_MEM0_mem_299_289_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_299_289_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_299_289_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_299_289_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_299_289_.port_a_first_bit_number =  289;
defparam mem_I_1_MEM0_mem_299_289_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_298_288_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_288)
);
defparam mem_I_1_MEM0_mem_298_288_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_298_288_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_298_288_.mem_init0 = 16'b0000011010011010;
defparam mem_I_1_MEM0_mem_298_288_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_298_288_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_298_288_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_298_288_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_298_288_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_298_288_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_298_288_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_298_288_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_298_288_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_298_288_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_298_288_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_298_288_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_298_288_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_298_288_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_298_288_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_298_288_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_298_288_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_298_288_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_298_288_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_298_288_.port_b_first_bit_number =  288;
defparam mem_I_1_MEM0_mem_298_288_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_298_288_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_298_288_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_298_288_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_298_288_.port_a_first_bit_number =  288;
defparam mem_I_1_MEM0_mem_298_288_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_297_287_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_287)
);
defparam mem_I_1_MEM0_mem_297_287_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_297_287_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_297_287_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_297_287_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_297_287_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_297_287_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_297_287_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_297_287_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_297_287_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_297_287_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_297_287_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_297_287_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_297_287_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_297_287_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_297_287_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_297_287_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_297_287_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_297_287_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_297_287_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_297_287_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_297_287_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_297_287_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_297_287_.port_b_first_bit_number =  287;
defparam mem_I_1_MEM0_mem_297_287_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_297_287_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_297_287_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_297_287_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_297_287_.port_a_first_bit_number =  287;
defparam mem_I_1_MEM0_mem_297_287_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_296_286_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_286)
);
defparam mem_I_1_MEM0_mem_296_286_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_296_286_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_296_286_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_296_286_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_296_286_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_296_286_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_296_286_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_296_286_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_296_286_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_296_286_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_296_286_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_296_286_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_296_286_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_296_286_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_296_286_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_296_286_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_296_286_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_296_286_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_296_286_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_296_286_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_296_286_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_296_286_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_296_286_.port_b_first_bit_number =  286;
defparam mem_I_1_MEM0_mem_296_286_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_296_286_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_296_286_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_296_286_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_296_286_.port_a_first_bit_number =  286;
defparam mem_I_1_MEM0_mem_296_286_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_295_285_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_285)
);
defparam mem_I_1_MEM0_mem_295_285_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_295_285_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_295_285_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_295_285_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_295_285_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_295_285_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_295_285_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_295_285_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_295_285_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_295_285_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_295_285_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_295_285_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_295_285_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_295_285_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_295_285_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_295_285_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_295_285_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_295_285_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_295_285_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_295_285_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_295_285_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_295_285_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_295_285_.port_b_first_bit_number =  285;
defparam mem_I_1_MEM0_mem_295_285_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_295_285_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_295_285_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_295_285_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_295_285_.port_a_first_bit_number =  285;
defparam mem_I_1_MEM0_mem_295_285_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_294_284_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_284)
);
defparam mem_I_1_MEM0_mem_294_284_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_294_284_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_294_284_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_294_284_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_294_284_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_294_284_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_294_284_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_294_284_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_294_284_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_294_284_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_294_284_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_294_284_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_294_284_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_294_284_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_294_284_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_294_284_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_294_284_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_294_284_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_294_284_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_294_284_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_294_284_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_294_284_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_294_284_.port_b_first_bit_number =  284;
defparam mem_I_1_MEM0_mem_294_284_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_294_284_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_294_284_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_294_284_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_294_284_.port_a_first_bit_number =  284;
defparam mem_I_1_MEM0_mem_294_284_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_293_283_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_283)
);
defparam mem_I_1_MEM0_mem_293_283_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_293_283_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_293_283_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_293_283_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_293_283_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_293_283_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_293_283_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_293_283_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_293_283_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_293_283_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_293_283_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_293_283_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_293_283_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_293_283_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_293_283_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_293_283_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_293_283_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_293_283_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_293_283_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_293_283_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_293_283_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_293_283_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_293_283_.port_b_first_bit_number =  283;
defparam mem_I_1_MEM0_mem_293_283_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_293_283_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_293_283_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_293_283_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_293_283_.port_a_first_bit_number =  283;
defparam mem_I_1_MEM0_mem_293_283_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_292_282_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_282)
);
defparam mem_I_1_MEM0_mem_292_282_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_292_282_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_292_282_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_292_282_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_292_282_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_292_282_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_292_282_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_292_282_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_292_282_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_292_282_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_292_282_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_292_282_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_292_282_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_292_282_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_292_282_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_292_282_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_292_282_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_292_282_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_292_282_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_292_282_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_292_282_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_292_282_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_292_282_.port_b_first_bit_number =  282;
defparam mem_I_1_MEM0_mem_292_282_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_292_282_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_292_282_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_292_282_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_292_282_.port_a_first_bit_number =  282;
defparam mem_I_1_MEM0_mem_292_282_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_291_281_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_281)
);
defparam mem_I_1_MEM0_mem_291_281_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_291_281_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_291_281_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_291_281_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_291_281_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_291_281_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_291_281_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_291_281_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_291_281_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_291_281_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_291_281_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_291_281_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_291_281_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_291_281_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_291_281_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_291_281_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_291_281_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_291_281_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_291_281_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_291_281_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_291_281_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_291_281_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_291_281_.port_b_first_bit_number =  281;
defparam mem_I_1_MEM0_mem_291_281_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_291_281_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_291_281_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_291_281_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_291_281_.port_a_first_bit_number =  281;
defparam mem_I_1_MEM0_mem_291_281_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_290_280_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_280)
);
defparam mem_I_1_MEM0_mem_290_280_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_290_280_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_290_280_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_290_280_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_290_280_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_290_280_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_290_280_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_290_280_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_290_280_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_290_280_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_290_280_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_290_280_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_290_280_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_290_280_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_290_280_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_290_280_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_290_280_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_290_280_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_290_280_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_290_280_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_290_280_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_290_280_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_290_280_.port_b_first_bit_number =  280;
defparam mem_I_1_MEM0_mem_290_280_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_290_280_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_290_280_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_290_280_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_290_280_.port_a_first_bit_number =  280;
defparam mem_I_1_MEM0_mem_290_280_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_289_279_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_279)
);
defparam mem_I_1_MEM0_mem_289_279_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_289_279_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_289_279_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_289_279_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_289_279_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_289_279_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_289_279_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_289_279_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_289_279_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_289_279_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_289_279_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_289_279_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_289_279_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_289_279_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_289_279_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_289_279_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_289_279_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_289_279_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_289_279_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_289_279_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_289_279_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_289_279_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_289_279_.port_b_first_bit_number =  279;
defparam mem_I_1_MEM0_mem_289_279_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_289_279_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_289_279_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_289_279_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_289_279_.port_a_first_bit_number =  279;
defparam mem_I_1_MEM0_mem_289_279_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_288_278_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_278)
);
defparam mem_I_1_MEM0_mem_288_278_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_288_278_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_288_278_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_288_278_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_288_278_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_288_278_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_288_278_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_288_278_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_288_278_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_288_278_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_288_278_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_288_278_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_288_278_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_288_278_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_288_278_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_288_278_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_288_278_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_288_278_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_288_278_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_288_278_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_288_278_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_288_278_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_288_278_.port_b_first_bit_number =  278;
defparam mem_I_1_MEM0_mem_288_278_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_288_278_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_288_278_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_288_278_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_288_278_.port_a_first_bit_number =  278;
defparam mem_I_1_MEM0_mem_288_278_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_287_277_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_277)
);
defparam mem_I_1_MEM0_mem_287_277_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_287_277_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_287_277_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_287_277_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_287_277_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_287_277_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_287_277_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_287_277_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_287_277_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_287_277_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_287_277_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_287_277_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_287_277_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_287_277_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_287_277_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_287_277_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_287_277_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_287_277_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_287_277_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_287_277_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_287_277_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_287_277_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_287_277_.port_b_first_bit_number =  277;
defparam mem_I_1_MEM0_mem_287_277_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_287_277_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_287_277_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_287_277_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_287_277_.port_a_first_bit_number =  277;
defparam mem_I_1_MEM0_mem_287_277_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_286_276_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_276)
);
defparam mem_I_1_MEM0_mem_286_276_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_286_276_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_286_276_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_286_276_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_286_276_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_286_276_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_286_276_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_286_276_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_286_276_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_286_276_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_286_276_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_286_276_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_286_276_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_286_276_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_286_276_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_286_276_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_286_276_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_286_276_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_286_276_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_286_276_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_286_276_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_286_276_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_286_276_.port_b_first_bit_number =  276;
defparam mem_I_1_MEM0_mem_286_276_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_286_276_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_286_276_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_286_276_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_286_276_.port_a_first_bit_number =  276;
defparam mem_I_1_MEM0_mem_286_276_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_285_275_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_275)
);
defparam mem_I_1_MEM0_mem_285_275_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_285_275_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_285_275_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_285_275_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_285_275_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_285_275_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_285_275_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_285_275_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_285_275_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_285_275_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_285_275_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_285_275_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_285_275_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_285_275_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_285_275_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_285_275_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_285_275_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_285_275_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_285_275_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_285_275_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_285_275_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_285_275_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_285_275_.port_b_first_bit_number =  275;
defparam mem_I_1_MEM0_mem_285_275_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_285_275_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_285_275_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_285_275_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_285_275_.port_a_first_bit_number =  275;
defparam mem_I_1_MEM0_mem_285_275_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_284_274_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_274)
);
defparam mem_I_1_MEM0_mem_284_274_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_284_274_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_284_274_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_284_274_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_284_274_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_284_274_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_284_274_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_284_274_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_284_274_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_284_274_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_284_274_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_284_274_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_284_274_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_284_274_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_284_274_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_284_274_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_284_274_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_284_274_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_284_274_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_284_274_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_284_274_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_284_274_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_284_274_.port_b_first_bit_number =  274;
defparam mem_I_1_MEM0_mem_284_274_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_284_274_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_284_274_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_284_274_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_284_274_.port_a_first_bit_number =  274;
defparam mem_I_1_MEM0_mem_284_274_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_283_273_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_273)
);
defparam mem_I_1_MEM0_mem_283_273_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_283_273_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_283_273_.mem_init0 = 16'b0000100101000110;
defparam mem_I_1_MEM0_mem_283_273_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_283_273_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_283_273_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_283_273_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_283_273_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_283_273_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_283_273_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_283_273_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_283_273_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_283_273_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_283_273_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_283_273_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_283_273_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_283_273_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_283_273_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_283_273_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_283_273_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_283_273_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_283_273_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_283_273_.port_b_first_bit_number =  273;
defparam mem_I_1_MEM0_mem_283_273_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_283_273_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_283_273_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_283_273_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_283_273_.port_a_first_bit_number =  273;
defparam mem_I_1_MEM0_mem_283_273_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_282_272_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_272)
);
defparam mem_I_1_MEM0_mem_282_272_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_282_272_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_282_272_.mem_init0 = 16'b0000110011011011;
defparam mem_I_1_MEM0_mem_282_272_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_282_272_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_282_272_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_282_272_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_282_272_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_282_272_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_282_272_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_282_272_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_282_272_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_282_272_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_282_272_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_282_272_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_282_272_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_282_272_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_282_272_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_282_272_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_282_272_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_282_272_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_282_272_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_282_272_.port_b_first_bit_number =  272;
defparam mem_I_1_MEM0_mem_282_272_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_282_272_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_282_272_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_282_272_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_282_272_.port_a_first_bit_number =  272;
defparam mem_I_1_MEM0_mem_282_272_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_281_271_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_271)
);
defparam mem_I_1_MEM0_mem_281_271_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_281_271_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_281_271_.mem_init0 = 16'b0000100001011110;
defparam mem_I_1_MEM0_mem_281_271_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_281_271_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_281_271_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_281_271_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_281_271_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_281_271_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_281_271_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_281_271_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_281_271_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_281_271_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_281_271_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_281_271_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_281_271_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_281_271_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_281_271_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_281_271_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_281_271_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_281_271_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_281_271_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_281_271_.port_b_first_bit_number =  271;
defparam mem_I_1_MEM0_mem_281_271_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_281_271_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_281_271_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_281_271_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_281_271_.port_a_first_bit_number =  271;
defparam mem_I_1_MEM0_mem_281_271_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_280_270_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_270)
);
defparam mem_I_1_MEM0_mem_280_270_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_280_270_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_280_270_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_280_270_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_280_270_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_280_270_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_280_270_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_280_270_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_280_270_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_280_270_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_280_270_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_280_270_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_280_270_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_280_270_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_280_270_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_280_270_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_280_270_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_280_270_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_280_270_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_280_270_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_280_270_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_280_270_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_280_270_.port_b_first_bit_number =  270;
defparam mem_I_1_MEM0_mem_280_270_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_280_270_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_280_270_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_280_270_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_280_270_.port_a_first_bit_number =  270;
defparam mem_I_1_MEM0_mem_280_270_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_279_269_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_269)
);
defparam mem_I_1_MEM0_mem_279_269_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_279_269_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_279_269_.mem_init0 = 16'b0000101100100100;
defparam mem_I_1_MEM0_mem_279_269_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_279_269_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_279_269_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_279_269_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_279_269_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_279_269_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_279_269_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_279_269_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_279_269_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_279_269_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_279_269_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_279_269_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_279_269_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_279_269_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_279_269_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_279_269_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_279_269_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_279_269_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_279_269_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_279_269_.port_b_first_bit_number =  269;
defparam mem_I_1_MEM0_mem_279_269_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_279_269_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_279_269_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_279_269_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_279_269_.port_a_first_bit_number =  269;
defparam mem_I_1_MEM0_mem_279_269_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_278_268_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_268)
);
defparam mem_I_1_MEM0_mem_278_268_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_278_268_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_278_268_.mem_init0 = 16'b0000011010111001;
defparam mem_I_1_MEM0_mem_278_268_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_278_268_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_278_268_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_278_268_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_278_268_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_278_268_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_278_268_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_278_268_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_278_268_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_278_268_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_278_268_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_278_268_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_278_268_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_278_268_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_278_268_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_278_268_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_278_268_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_278_268_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_278_268_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_278_268_.port_b_first_bit_number =  268;
defparam mem_I_1_MEM0_mem_278_268_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_278_268_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_278_268_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_278_268_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_278_268_.port_a_first_bit_number =  268;
defparam mem_I_1_MEM0_mem_278_268_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_277_267_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_267)
);
defparam mem_I_1_MEM0_mem_277_267_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_277_267_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_277_267_.mem_init0 = 16'b0000110011011011;
defparam mem_I_1_MEM0_mem_277_267_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_277_267_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_277_267_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_277_267_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_277_267_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_277_267_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_277_267_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_277_267_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_277_267_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_277_267_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_277_267_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_277_267_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_277_267_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_277_267_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_277_267_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_277_267_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_277_267_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_277_267_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_277_267_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_277_267_.port_b_first_bit_number =  267;
defparam mem_I_1_MEM0_mem_277_267_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_277_267_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_277_267_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_277_267_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_277_267_.port_a_first_bit_number =  267;
defparam mem_I_1_MEM0_mem_277_267_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_276_266_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_266)
);
defparam mem_I_1_MEM0_mem_276_266_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_276_266_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_276_266_.mem_init0 = 16'b0000110011011011;
defparam mem_I_1_MEM0_mem_276_266_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_276_266_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_276_266_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_276_266_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_276_266_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_276_266_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_276_266_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_276_266_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_276_266_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_276_266_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_276_266_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_276_266_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_276_266_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_276_266_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_276_266_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_276_266_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_276_266_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_276_266_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_276_266_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_276_266_.port_b_first_bit_number =  266;
defparam mem_I_1_MEM0_mem_276_266_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_276_266_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_276_266_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_276_266_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_276_266_.port_a_first_bit_number =  266;
defparam mem_I_1_MEM0_mem_276_266_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_275_265_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_265)
);
defparam mem_I_1_MEM0_mem_275_265_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_275_265_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_275_265_.mem_init0 = 16'b0000100001011110;
defparam mem_I_1_MEM0_mem_275_265_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_275_265_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_275_265_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_275_265_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_275_265_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_275_265_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_275_265_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_275_265_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_275_265_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_275_265_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_275_265_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_275_265_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_275_265_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_275_265_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_275_265_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_275_265_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_275_265_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_275_265_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_275_265_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_275_265_.port_b_first_bit_number =  265;
defparam mem_I_1_MEM0_mem_275_265_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_275_265_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_275_265_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_275_265_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_275_265_.port_a_first_bit_number =  265;
defparam mem_I_1_MEM0_mem_275_265_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_274_264_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_264)
);
defparam mem_I_1_MEM0_mem_274_264_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_274_264_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_274_264_.mem_init0 = 16'b0000110111000011;
defparam mem_I_1_MEM0_mem_274_264_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_274_264_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_274_264_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_274_264_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_274_264_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_274_264_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_274_264_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_274_264_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_274_264_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_274_264_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_274_264_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_274_264_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_274_264_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_274_264_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_274_264_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_274_264_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_274_264_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_274_264_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_274_264_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_274_264_.port_b_first_bit_number =  264;
defparam mem_I_1_MEM0_mem_274_264_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_274_264_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_274_264_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_274_264_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_274_264_.port_a_first_bit_number =  264;
defparam mem_I_1_MEM0_mem_274_264_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_273_263_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_263)
);
defparam mem_I_1_MEM0_mem_273_263_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_273_263_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_273_263_.mem_init0 = 16'b0000000001011110;
defparam mem_I_1_MEM0_mem_273_263_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_273_263_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_273_263_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_273_263_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_273_263_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_273_263_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_273_263_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_273_263_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_273_263_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_273_263_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_273_263_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_273_263_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_273_263_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_273_263_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_273_263_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_273_263_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_273_263_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_273_263_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_273_263_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_273_263_.port_b_first_bit_number =  263;
defparam mem_I_1_MEM0_mem_273_263_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_273_263_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_273_263_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_273_263_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_273_263_.port_a_first_bit_number =  263;
defparam mem_I_1_MEM0_mem_273_263_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_272_262_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_262)
);
defparam mem_I_1_MEM0_mem_272_262_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_272_262_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_272_262_.mem_init0 = 16'b0000111110100001;
defparam mem_I_1_MEM0_mem_272_262_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_272_262_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_272_262_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_272_262_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_272_262_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_272_262_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_272_262_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_272_262_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_272_262_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_272_262_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_272_262_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_272_262_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_272_262_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_272_262_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_272_262_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_272_262_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_272_262_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_272_262_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_272_262_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_272_262_.port_b_first_bit_number =  262;
defparam mem_I_1_MEM0_mem_272_262_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_272_262_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_272_262_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_272_262_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_272_262_.port_a_first_bit_number =  262;
defparam mem_I_1_MEM0_mem_272_262_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_271_261_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_261)
);
defparam mem_I_1_MEM0_mem_271_261_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_271_261_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_271_261_.mem_init0 = 16'b0000111110100001;
defparam mem_I_1_MEM0_mem_271_261_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_271_261_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_271_261_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_271_261_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_271_261_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_271_261_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_271_261_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_271_261_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_271_261_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_271_261_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_271_261_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_271_261_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_271_261_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_271_261_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_271_261_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_271_261_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_271_261_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_271_261_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_271_261_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_271_261_.port_b_first_bit_number =  261;
defparam mem_I_1_MEM0_mem_271_261_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_271_261_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_271_261_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_271_261_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_271_261_.port_a_first_bit_number =  261;
defparam mem_I_1_MEM0_mem_271_261_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_270_260_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_260)
);
defparam mem_I_1_MEM0_mem_270_260_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_270_260_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_270_260_.mem_init0 = 16'b0000011110100001;
defparam mem_I_1_MEM0_mem_270_260_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_270_260_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_270_260_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_270_260_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_270_260_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_270_260_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_270_260_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_270_260_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_270_260_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_270_260_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_270_260_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_270_260_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_270_260_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_270_260_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_270_260_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_270_260_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_270_260_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_270_260_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_270_260_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_270_260_.port_b_first_bit_number =  260;
defparam mem_I_1_MEM0_mem_270_260_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_270_260_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_270_260_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_270_260_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_270_260_.port_a_first_bit_number =  260;
defparam mem_I_1_MEM0_mem_270_260_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_269_259_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_259)
);
defparam mem_I_1_MEM0_mem_269_259_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_269_259_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_269_259_.mem_init0 = 16'b0000101100100100;
defparam mem_I_1_MEM0_mem_269_259_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_269_259_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_269_259_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_269_259_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_269_259_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_269_259_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_269_259_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_269_259_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_269_259_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_269_259_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_269_259_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_269_259_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_269_259_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_269_259_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_269_259_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_269_259_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_269_259_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_269_259_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_269_259_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_269_259_.port_b_first_bit_number =  259;
defparam mem_I_1_MEM0_mem_269_259_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_269_259_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_269_259_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_269_259_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_269_259_.port_a_first_bit_number =  259;
defparam mem_I_1_MEM0_mem_269_259_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_268_258_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_258)
);
defparam mem_I_1_MEM0_mem_268_258_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_268_258_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_268_258_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_268_258_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_268_258_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_268_258_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_268_258_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_268_258_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_268_258_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_268_258_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_268_258_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_268_258_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_268_258_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_268_258_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_268_258_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_268_258_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_268_258_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_268_258_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_268_258_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_268_258_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_268_258_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_268_258_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_268_258_.port_b_first_bit_number =  258;
defparam mem_I_1_MEM0_mem_268_258_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_268_258_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_268_258_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_268_258_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_268_258_.port_a_first_bit_number =  258;
defparam mem_I_1_MEM0_mem_268_258_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_267_257_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_257)
);
defparam mem_I_1_MEM0_mem_267_257_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_267_257_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_267_257_.mem_init0 = 16'b0000111110111101;
defparam mem_I_1_MEM0_mem_267_257_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_267_257_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_267_257_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_267_257_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_267_257_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_267_257_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_267_257_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_267_257_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_267_257_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_267_257_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_267_257_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_267_257_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_267_257_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_267_257_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_267_257_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_267_257_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_267_257_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_267_257_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_267_257_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_267_257_.port_b_first_bit_number =  257;
defparam mem_I_1_MEM0_mem_267_257_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_267_257_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_267_257_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_267_257_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_267_257_.port_a_first_bit_number =  257;
defparam mem_I_1_MEM0_mem_267_257_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_266_256_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_256)
);
defparam mem_I_1_MEM0_mem_266_256_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_266_256_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_266_256_.mem_init0 = 16'b0000101001100010;
defparam mem_I_1_MEM0_mem_266_256_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_266_256_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_266_256_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_266_256_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_266_256_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_266_256_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_266_256_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_266_256_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_266_256_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_266_256_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_266_256_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_266_256_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_266_256_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_266_256_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_266_256_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_266_256_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_266_256_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_266_256_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_266_256_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_266_256_.port_b_first_bit_number =  256;
defparam mem_I_1_MEM0_mem_266_256_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_266_256_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_266_256_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_266_256_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_266_256_.port_a_first_bit_number =  256;
defparam mem_I_1_MEM0_mem_266_256_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_265_255_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_255)
);
defparam mem_I_1_MEM0_mem_265_255_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_265_255_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_265_255_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_265_255_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_265_255_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_265_255_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_265_255_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_265_255_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_265_255_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_265_255_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_265_255_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_265_255_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_265_255_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_265_255_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_265_255_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_265_255_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_265_255_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_265_255_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_265_255_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_265_255_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_265_255_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_265_255_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_265_255_.port_b_first_bit_number =  255;
defparam mem_I_1_MEM0_mem_265_255_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_265_255_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_265_255_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_265_255_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_265_255_.port_a_first_bit_number =  255;
defparam mem_I_1_MEM0_mem_265_255_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_264_254_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_254)
);
defparam mem_I_1_MEM0_mem_264_254_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_264_254_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_264_254_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_264_254_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_264_254_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_264_254_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_264_254_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_264_254_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_264_254_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_264_254_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_264_254_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_264_254_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_264_254_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_264_254_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_264_254_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_264_254_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_264_254_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_264_254_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_264_254_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_264_254_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_264_254_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_264_254_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_264_254_.port_b_first_bit_number =  254;
defparam mem_I_1_MEM0_mem_264_254_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_264_254_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_264_254_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_264_254_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_264_254_.port_a_first_bit_number =  254;
defparam mem_I_1_MEM0_mem_264_254_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_263_253_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_253)
);
defparam mem_I_1_MEM0_mem_263_253_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_263_253_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_263_253_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_263_253_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_263_253_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_263_253_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_263_253_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_263_253_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_263_253_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_263_253_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_263_253_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_263_253_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_263_253_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_263_253_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_263_253_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_263_253_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_263_253_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_263_253_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_263_253_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_263_253_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_263_253_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_263_253_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_263_253_.port_b_first_bit_number =  253;
defparam mem_I_1_MEM0_mem_263_253_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_263_253_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_263_253_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_263_253_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_263_253_.port_a_first_bit_number =  253;
defparam mem_I_1_MEM0_mem_263_253_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_262_252_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_252)
);
defparam mem_I_1_MEM0_mem_262_252_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_262_252_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_262_252_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_262_252_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_262_252_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_262_252_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_262_252_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_262_252_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_262_252_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_262_252_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_262_252_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_262_252_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_262_252_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_262_252_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_262_252_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_262_252_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_262_252_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_262_252_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_262_252_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_262_252_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_262_252_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_262_252_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_262_252_.port_b_first_bit_number =  252;
defparam mem_I_1_MEM0_mem_262_252_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_262_252_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_262_252_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_262_252_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_262_252_.port_a_first_bit_number =  252;
defparam mem_I_1_MEM0_mem_262_252_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_261_251_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_251)
);
defparam mem_I_1_MEM0_mem_261_251_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_261_251_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_261_251_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_261_251_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_261_251_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_261_251_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_261_251_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_261_251_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_261_251_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_261_251_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_261_251_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_261_251_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_261_251_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_261_251_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_261_251_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_261_251_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_261_251_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_261_251_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_261_251_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_261_251_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_261_251_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_261_251_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_261_251_.port_b_first_bit_number =  251;
defparam mem_I_1_MEM0_mem_261_251_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_261_251_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_261_251_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_261_251_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_261_251_.port_a_first_bit_number =  251;
defparam mem_I_1_MEM0_mem_261_251_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_260_250_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_250)
);
defparam mem_I_1_MEM0_mem_260_250_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_260_250_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_260_250_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_260_250_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_260_250_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_260_250_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_260_250_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_260_250_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_260_250_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_260_250_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_260_250_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_260_250_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_260_250_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_260_250_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_260_250_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_260_250_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_260_250_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_260_250_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_260_250_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_260_250_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_260_250_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_260_250_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_260_250_.port_b_first_bit_number =  250;
defparam mem_I_1_MEM0_mem_260_250_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_260_250_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_260_250_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_260_250_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_260_250_.port_a_first_bit_number =  250;
defparam mem_I_1_MEM0_mem_260_250_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_259_249_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_249)
);
defparam mem_I_1_MEM0_mem_259_249_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_259_249_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_259_249_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_259_249_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_259_249_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_259_249_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_259_249_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_259_249_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_259_249_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_259_249_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_259_249_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_259_249_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_259_249_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_259_249_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_259_249_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_259_249_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_259_249_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_259_249_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_259_249_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_259_249_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_259_249_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_259_249_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_259_249_.port_b_first_bit_number =  249;
defparam mem_I_1_MEM0_mem_259_249_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_259_249_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_259_249_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_259_249_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_259_249_.port_a_first_bit_number =  249;
defparam mem_I_1_MEM0_mem_259_249_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_258_248_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_248)
);
defparam mem_I_1_MEM0_mem_258_248_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_258_248_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_258_248_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_258_248_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_258_248_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_258_248_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_258_248_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_258_248_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_258_248_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_258_248_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_258_248_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_258_248_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_258_248_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_258_248_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_258_248_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_258_248_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_258_248_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_258_248_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_258_248_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_258_248_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_258_248_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_258_248_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_258_248_.port_b_first_bit_number =  248;
defparam mem_I_1_MEM0_mem_258_248_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_258_248_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_258_248_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_258_248_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_258_248_.port_a_first_bit_number =  248;
defparam mem_I_1_MEM0_mem_258_248_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_257_247_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_247)
);
defparam mem_I_1_MEM0_mem_257_247_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_257_247_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_257_247_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_257_247_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_257_247_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_257_247_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_257_247_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_257_247_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_257_247_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_257_247_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_257_247_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_257_247_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_257_247_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_257_247_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_257_247_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_257_247_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_257_247_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_257_247_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_257_247_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_257_247_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_257_247_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_257_247_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_257_247_.port_b_first_bit_number =  247;
defparam mem_I_1_MEM0_mem_257_247_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_257_247_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_257_247_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_257_247_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_257_247_.port_a_first_bit_number =  247;
defparam mem_I_1_MEM0_mem_257_247_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_256_246_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_246)
);
defparam mem_I_1_MEM0_mem_256_246_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_256_246_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_256_246_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_256_246_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_256_246_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_256_246_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_256_246_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_256_246_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_256_246_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_256_246_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_256_246_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_256_246_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_256_246_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_256_246_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_256_246_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_256_246_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_256_246_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_256_246_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_256_246_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_256_246_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_256_246_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_256_246_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_256_246_.port_b_first_bit_number =  246;
defparam mem_I_1_MEM0_mem_256_246_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_256_246_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_256_246_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_256_246_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_256_246_.port_a_first_bit_number =  246;
defparam mem_I_1_MEM0_mem_256_246_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_255_245_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_245)
);
defparam mem_I_1_MEM0_mem_255_245_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_255_245_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_255_245_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_255_245_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_255_245_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_255_245_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_255_245_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_255_245_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_255_245_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_255_245_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_255_245_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_255_245_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_255_245_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_255_245_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_255_245_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_255_245_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_255_245_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_255_245_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_255_245_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_255_245_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_255_245_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_255_245_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_255_245_.port_b_first_bit_number =  245;
defparam mem_I_1_MEM0_mem_255_245_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_255_245_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_255_245_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_255_245_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_255_245_.port_a_first_bit_number =  245;
defparam mem_I_1_MEM0_mem_255_245_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_254_244_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_244)
);
defparam mem_I_1_MEM0_mem_254_244_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_254_244_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_254_244_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_254_244_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_254_244_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_254_244_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_254_244_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_254_244_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_254_244_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_254_244_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_254_244_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_254_244_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_254_244_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_254_244_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_254_244_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_254_244_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_254_244_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_254_244_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_254_244_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_254_244_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_254_244_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_254_244_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_254_244_.port_b_first_bit_number =  244;
defparam mem_I_1_MEM0_mem_254_244_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_254_244_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_254_244_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_254_244_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_254_244_.port_a_first_bit_number =  244;
defparam mem_I_1_MEM0_mem_254_244_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_253_243_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_243)
);
defparam mem_I_1_MEM0_mem_253_243_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_253_243_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_253_243_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_253_243_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_253_243_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_253_243_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_253_243_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_253_243_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_253_243_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_253_243_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_253_243_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_253_243_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_253_243_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_253_243_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_253_243_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_253_243_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_253_243_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_253_243_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_253_243_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_253_243_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_253_243_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_253_243_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_253_243_.port_b_first_bit_number =  243;
defparam mem_I_1_MEM0_mem_253_243_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_253_243_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_253_243_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_253_243_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_253_243_.port_a_first_bit_number =  243;
defparam mem_I_1_MEM0_mem_253_243_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_252_242_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_242)
);
defparam mem_I_1_MEM0_mem_252_242_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_252_242_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_252_242_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_252_242_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_252_242_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_252_242_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_252_242_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_252_242_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_252_242_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_252_242_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_252_242_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_252_242_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_252_242_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_252_242_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_252_242_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_252_242_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_252_242_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_252_242_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_252_242_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_252_242_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_252_242_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_252_242_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_252_242_.port_b_first_bit_number =  242;
defparam mem_I_1_MEM0_mem_252_242_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_252_242_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_252_242_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_252_242_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_252_242_.port_a_first_bit_number =  242;
defparam mem_I_1_MEM0_mem_252_242_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_372_362_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_362)
);
defparam mem_I_1_MEM0_mem_372_362_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_372_362_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_372_362_.mem_init0 = 16'b0000010110010110;
defparam mem_I_1_MEM0_mem_372_362_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_372_362_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_372_362_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_372_362_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_372_362_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_372_362_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_372_362_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_372_362_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_372_362_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_372_362_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_372_362_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_372_362_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_372_362_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_372_362_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_372_362_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_372_362_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_372_362_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_372_362_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_372_362_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_372_362_.port_b_first_bit_number =  362;
defparam mem_I_1_MEM0_mem_372_362_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_372_362_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_372_362_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_372_362_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_372_362_.port_a_first_bit_number =  362;
defparam mem_I_1_MEM0_mem_372_362_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_371_361_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_361)
);
defparam mem_I_1_MEM0_mem_371_361_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_371_361_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_371_361_.mem_init0 = 16'b0000011110011110;
defparam mem_I_1_MEM0_mem_371_361_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_371_361_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_371_361_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_371_361_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_371_361_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_371_361_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_371_361_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_371_361_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_371_361_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_371_361_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_371_361_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_371_361_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_371_361_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_371_361_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_371_361_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_371_361_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_371_361_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_371_361_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_371_361_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_371_361_.port_b_first_bit_number =  361;
defparam mem_I_1_MEM0_mem_371_361_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_371_361_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_371_361_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_371_361_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_371_361_.port_a_first_bit_number =  361;
defparam mem_I_1_MEM0_mem_371_361_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_370_360_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_360)
);
defparam mem_I_1_MEM0_mem_370_360_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_370_360_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_370_360_.mem_init0 = 16'b0000110101110101;
defparam mem_I_1_MEM0_mem_370_360_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_370_360_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_370_360_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_370_360_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_370_360_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_370_360_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_370_360_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_370_360_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_370_360_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_370_360_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_370_360_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_370_360_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_370_360_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_370_360_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_370_360_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_370_360_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_370_360_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_370_360_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_370_360_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_370_360_.port_b_first_bit_number =  360;
defparam mem_I_1_MEM0_mem_370_360_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_370_360_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_370_360_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_370_360_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_370_360_.port_a_first_bit_number =  360;
defparam mem_I_1_MEM0_mem_370_360_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_369_359_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_359)
);
defparam mem_I_1_MEM0_mem_369_359_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_369_359_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_369_359_.mem_init0 = 16'b0000001110001110;
defparam mem_I_1_MEM0_mem_369_359_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_369_359_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_369_359_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_369_359_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_369_359_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_369_359_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_369_359_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_369_359_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_369_359_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_369_359_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_369_359_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_369_359_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_369_359_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_369_359_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_369_359_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_369_359_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_369_359_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_369_359_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_369_359_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_369_359_.port_b_first_bit_number =  359;
defparam mem_I_1_MEM0_mem_369_359_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_369_359_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_369_359_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_369_359_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_369_359_.port_a_first_bit_number =  359;
defparam mem_I_1_MEM0_mem_369_359_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_368_358_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_358)
);
defparam mem_I_1_MEM0_mem_368_358_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_368_358_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_368_358_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_368_358_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_368_358_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_368_358_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_368_358_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_368_358_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_368_358_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_368_358_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_368_358_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_368_358_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_368_358_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_368_358_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_368_358_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_368_358_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_368_358_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_368_358_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_368_358_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_368_358_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_368_358_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_368_358_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_368_358_.port_b_first_bit_number =  358;
defparam mem_I_1_MEM0_mem_368_358_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_368_358_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_368_358_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_368_358_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_368_358_.port_a_first_bit_number =  358;
defparam mem_I_1_MEM0_mem_368_358_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_367_357_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_357)
);
defparam mem_I_1_MEM0_mem_367_357_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_367_357_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_367_357_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_367_357_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_367_357_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_367_357_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_367_357_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_367_357_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_367_357_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_367_357_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_367_357_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_367_357_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_367_357_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_367_357_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_367_357_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_367_357_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_367_357_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_367_357_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_367_357_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_367_357_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_367_357_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_367_357_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_367_357_.port_b_first_bit_number =  357;
defparam mem_I_1_MEM0_mem_367_357_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_367_357_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_367_357_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_367_357_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_367_357_.port_a_first_bit_number =  357;
defparam mem_I_1_MEM0_mem_367_357_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_245_235_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_235)
);
defparam mem_I_1_MEM0_mem_245_235_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_245_235_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_245_235_.mem_init0 = 16'b0000101000111100;
defparam mem_I_1_MEM0_mem_245_235_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_245_235_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_245_235_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_245_235_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_245_235_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_245_235_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_245_235_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_245_235_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_245_235_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_245_235_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_245_235_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_245_235_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_245_235_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_245_235_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_245_235_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_245_235_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_245_235_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_245_235_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_245_235_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_245_235_.port_b_first_bit_number =  235;
defparam mem_I_1_MEM0_mem_245_235_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_245_235_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_245_235_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_245_235_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_245_235_.port_a_first_bit_number =  235;
defparam mem_I_1_MEM0_mem_245_235_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_244_234_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_234)
);
defparam mem_I_1_MEM0_mem_244_234_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_244_234_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_244_234_.mem_init0 = 16'b0000011110100001;
defparam mem_I_1_MEM0_mem_244_234_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_244_234_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_244_234_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_244_234_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_244_234_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_244_234_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_244_234_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_244_234_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_244_234_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_244_234_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_244_234_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_244_234_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_244_234_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_244_234_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_244_234_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_244_234_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_244_234_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_244_234_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_244_234_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_244_234_.port_b_first_bit_number =  234;
defparam mem_I_1_MEM0_mem_244_234_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_244_234_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_244_234_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_244_234_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_244_234_.port_a_first_bit_number =  234;
defparam mem_I_1_MEM0_mem_244_234_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_243_233_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_233)
);
defparam mem_I_1_MEM0_mem_243_233_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_243_233_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_243_233_.mem_init0 = 16'b0000101100100100;
defparam mem_I_1_MEM0_mem_243_233_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_243_233_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_243_233_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_243_233_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_243_233_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_243_233_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_243_233_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_243_233_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_243_233_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_243_233_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_243_233_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_243_233_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_243_233_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_243_233_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_243_233_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_243_233_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_243_233_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_243_233_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_243_233_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_243_233_.port_b_first_bit_number =  233;
defparam mem_I_1_MEM0_mem_243_233_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_243_233_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_243_233_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_243_233_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_243_233_.port_a_first_bit_number =  233;
defparam mem_I_1_MEM0_mem_243_233_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_242_232_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_232)
);
defparam mem_I_1_MEM0_mem_242_232_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_242_232_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_242_232_.mem_init0 = 16'b0000111010111001;
defparam mem_I_1_MEM0_mem_242_232_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_242_232_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_242_232_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_242_232_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_242_232_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_242_232_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_242_232_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_242_232_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_242_232_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_242_232_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_242_232_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_242_232_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_242_232_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_242_232_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_242_232_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_242_232_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_242_232_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_242_232_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_242_232_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_242_232_.port_b_first_bit_number =  232;
defparam mem_I_1_MEM0_mem_242_232_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_242_232_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_242_232_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_242_232_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_242_232_.port_a_first_bit_number =  232;
defparam mem_I_1_MEM0_mem_242_232_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_241_231_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_231)
);
defparam mem_I_1_MEM0_mem_241_231_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_241_231_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_241_231_.mem_init0 = 16'b0000111010111001;
defparam mem_I_1_MEM0_mem_241_231_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_241_231_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_241_231_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_241_231_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_241_231_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_241_231_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_241_231_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_241_231_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_241_231_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_241_231_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_241_231_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_241_231_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_241_231_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_241_231_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_241_231_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_241_231_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_241_231_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_241_231_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_241_231_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_241_231_.port_b_first_bit_number =  231;
defparam mem_I_1_MEM0_mem_241_231_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_241_231_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_241_231_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_241_231_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_241_231_.port_a_first_bit_number =  231;
defparam mem_I_1_MEM0_mem_241_231_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_240_230_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_230)
);
defparam mem_I_1_MEM0_mem_240_230_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_240_230_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_240_230_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_240_230_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_240_230_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_240_230_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_240_230_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_240_230_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_240_230_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_240_230_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_240_230_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_240_230_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_240_230_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_240_230_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_240_230_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_240_230_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_240_230_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_240_230_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_240_230_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_240_230_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_240_230_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_240_230_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_240_230_.port_b_first_bit_number =  230;
defparam mem_I_1_MEM0_mem_240_230_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_240_230_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_240_230_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_240_230_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_240_230_.port_a_first_bit_number =  230;
defparam mem_I_1_MEM0_mem_240_230_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_239_229_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_229)
);
defparam mem_I_1_MEM0_mem_239_229_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_239_229_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_239_229_.mem_init0 = 16'b0000111010111001;
defparam mem_I_1_MEM0_mem_239_229_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_239_229_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_239_229_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_239_229_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_239_229_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_239_229_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_239_229_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_239_229_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_239_229_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_239_229_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_239_229_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_239_229_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_239_229_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_239_229_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_239_229_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_239_229_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_239_229_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_239_229_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_239_229_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_239_229_.port_b_first_bit_number =  229;
defparam mem_I_1_MEM0_mem_239_229_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_239_229_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_239_229_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_239_229_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_239_229_.port_a_first_bit_number =  229;
defparam mem_I_1_MEM0_mem_239_229_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_238_228_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_228)
);
defparam mem_I_1_MEM0_mem_238_228_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_238_228_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_238_228_.mem_init0 = 16'b0000111111100011;
defparam mem_I_1_MEM0_mem_238_228_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_238_228_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_238_228_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_238_228_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_238_228_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_238_228_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_238_228_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_238_228_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_238_228_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_238_228_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_238_228_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_238_228_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_238_228_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_238_228_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_238_228_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_238_228_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_238_228_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_238_228_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_238_228_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_238_228_.port_b_first_bit_number =  228;
defparam mem_I_1_MEM0_mem_238_228_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_238_228_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_238_228_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_238_228_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_238_228_.port_a_first_bit_number =  228;
defparam mem_I_1_MEM0_mem_238_228_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_237_227_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_227)
);
defparam mem_I_1_MEM0_mem_237_227_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_237_227_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_237_227_.mem_init0 = 16'b0000110010011001;
defparam mem_I_1_MEM0_mem_237_227_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_237_227_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_237_227_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_237_227_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_237_227_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_237_227_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_237_227_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_237_227_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_237_227_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_237_227_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_237_227_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_237_227_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_237_227_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_237_227_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_237_227_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_237_227_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_237_227_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_237_227_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_237_227_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_237_227_.port_b_first_bit_number =  227;
defparam mem_I_1_MEM0_mem_237_227_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_237_227_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_237_227_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_237_227_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_237_227_.port_a_first_bit_number =  227;
defparam mem_I_1_MEM0_mem_237_227_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_236_226_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_226)
);
defparam mem_I_1_MEM0_mem_236_226_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_236_226_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_236_226_.mem_init0 = 16'b0000000000011100;
defparam mem_I_1_MEM0_mem_236_226_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_236_226_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_236_226_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_236_226_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_236_226_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_236_226_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_236_226_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_236_226_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_236_226_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_236_226_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_236_226_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_236_226_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_236_226_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_236_226_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_236_226_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_236_226_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_236_226_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_236_226_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_236_226_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_236_226_.port_b_first_bit_number =  226;
defparam mem_I_1_MEM0_mem_236_226_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_236_226_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_236_226_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_236_226_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_236_226_.port_a_first_bit_number =  226;
defparam mem_I_1_MEM0_mem_236_226_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_235_225_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_225)
);
defparam mem_I_1_MEM0_mem_235_225_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_235_225_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_235_225_.mem_init0 = 16'b0000110010011001;
defparam mem_I_1_MEM0_mem_235_225_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_235_225_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_235_225_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_235_225_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_235_225_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_235_225_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_235_225_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_235_225_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_235_225_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_235_225_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_235_225_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_235_225_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_235_225_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_235_225_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_235_225_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_235_225_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_235_225_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_235_225_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_235_225_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_235_225_.port_b_first_bit_number =  225;
defparam mem_I_1_MEM0_mem_235_225_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_235_225_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_235_225_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_235_225_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_235_225_.port_a_first_bit_number =  225;
defparam mem_I_1_MEM0_mem_235_225_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_234_224_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_224)
);
defparam mem_I_1_MEM0_mem_234_224_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_234_224_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_234_224_.mem_init0 = 16'b0000010110011101;
defparam mem_I_1_MEM0_mem_234_224_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_234_224_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_234_224_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_234_224_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_234_224_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_234_224_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_234_224_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_234_224_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_234_224_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_234_224_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_234_224_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_234_224_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_234_224_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_234_224_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_234_224_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_234_224_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_234_224_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_234_224_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_234_224_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_234_224_.port_b_first_bit_number =  224;
defparam mem_I_1_MEM0_mem_234_224_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_234_224_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_234_224_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_234_224_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_234_224_.port_a_first_bit_number =  224;
defparam mem_I_1_MEM0_mem_234_224_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_233_223_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_223)
);
defparam mem_I_1_MEM0_mem_233_223_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_233_223_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_233_223_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_233_223_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_233_223_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_233_223_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_233_223_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_233_223_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_233_223_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_233_223_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_233_223_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_233_223_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_233_223_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_233_223_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_233_223_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_233_223_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_233_223_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_233_223_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_233_223_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_233_223_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_233_223_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_233_223_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_233_223_.port_b_first_bit_number =  223;
defparam mem_I_1_MEM0_mem_233_223_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_233_223_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_233_223_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_233_223_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_233_223_.port_a_first_bit_number =  223;
defparam mem_I_1_MEM0_mem_233_223_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_232_222_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_222)
);
defparam mem_I_1_MEM0_mem_232_222_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_232_222_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_232_222_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_232_222_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_232_222_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_232_222_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_232_222_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_232_222_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_232_222_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_232_222_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_232_222_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_232_222_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_232_222_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_232_222_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_232_222_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_232_222_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_232_222_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_232_222_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_232_222_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_232_222_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_232_222_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_232_222_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_232_222_.port_b_first_bit_number =  222;
defparam mem_I_1_MEM0_mem_232_222_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_232_222_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_232_222_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_232_222_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_232_222_.port_a_first_bit_number =  222;
defparam mem_I_1_MEM0_mem_232_222_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_231_221_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_221)
);
defparam mem_I_1_MEM0_mem_231_221_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_231_221_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_231_221_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_231_221_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_231_221_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_231_221_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_231_221_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_231_221_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_231_221_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_231_221_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_231_221_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_231_221_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_231_221_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_231_221_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_231_221_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_231_221_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_231_221_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_231_221_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_231_221_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_231_221_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_231_221_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_231_221_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_231_221_.port_b_first_bit_number =  221;
defparam mem_I_1_MEM0_mem_231_221_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_231_221_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_231_221_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_231_221_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_231_221_.port_a_first_bit_number =  221;
defparam mem_I_1_MEM0_mem_231_221_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_230_220_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_220)
);
defparam mem_I_1_MEM0_mem_230_220_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_230_220_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_230_220_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_230_220_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_230_220_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_230_220_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_230_220_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_230_220_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_230_220_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_230_220_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_230_220_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_230_220_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_230_220_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_230_220_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_230_220_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_230_220_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_230_220_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_230_220_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_230_220_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_230_220_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_230_220_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_230_220_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_230_220_.port_b_first_bit_number =  220;
defparam mem_I_1_MEM0_mem_230_220_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_230_220_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_230_220_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_230_220_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_230_220_.port_a_first_bit_number =  220;
defparam mem_I_1_MEM0_mem_230_220_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_229_219_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_219)
);
defparam mem_I_1_MEM0_mem_229_219_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_229_219_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_229_219_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_229_219_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_229_219_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_229_219_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_229_219_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_229_219_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_229_219_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_229_219_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_229_219_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_229_219_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_229_219_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_229_219_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_229_219_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_229_219_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_229_219_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_229_219_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_229_219_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_229_219_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_229_219_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_229_219_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_229_219_.port_b_first_bit_number =  219;
defparam mem_I_1_MEM0_mem_229_219_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_229_219_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_229_219_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_229_219_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_229_219_.port_a_first_bit_number =  219;
defparam mem_I_1_MEM0_mem_229_219_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_228_218_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_218)
);
defparam mem_I_1_MEM0_mem_228_218_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_228_218_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_228_218_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_228_218_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_228_218_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_228_218_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_228_218_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_228_218_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_228_218_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_228_218_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_228_218_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_228_218_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_228_218_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_228_218_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_228_218_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_228_218_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_228_218_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_228_218_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_228_218_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_228_218_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_228_218_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_228_218_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_228_218_.port_b_first_bit_number =  218;
defparam mem_I_1_MEM0_mem_228_218_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_228_218_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_228_218_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_228_218_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_228_218_.port_a_first_bit_number =  218;
defparam mem_I_1_MEM0_mem_228_218_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_227_217_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_217)
);
defparam mem_I_1_MEM0_mem_227_217_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_227_217_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_227_217_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_227_217_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_227_217_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_227_217_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_227_217_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_227_217_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_227_217_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_227_217_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_227_217_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_227_217_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_227_217_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_227_217_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_227_217_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_227_217_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_227_217_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_227_217_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_227_217_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_227_217_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_227_217_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_227_217_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_227_217_.port_b_first_bit_number =  217;
defparam mem_I_1_MEM0_mem_227_217_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_227_217_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_227_217_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_227_217_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_227_217_.port_a_first_bit_number =  217;
defparam mem_I_1_MEM0_mem_227_217_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_226_216_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_216)
);
defparam mem_I_1_MEM0_mem_226_216_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_226_216_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_226_216_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_226_216_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_226_216_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_226_216_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_226_216_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_226_216_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_226_216_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_226_216_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_226_216_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_226_216_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_226_216_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_226_216_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_226_216_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_226_216_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_226_216_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_226_216_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_226_216_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_226_216_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_226_216_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_226_216_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_226_216_.port_b_first_bit_number =  216;
defparam mem_I_1_MEM0_mem_226_216_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_226_216_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_226_216_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_226_216_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_226_216_.port_a_first_bit_number =  216;
defparam mem_I_1_MEM0_mem_226_216_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_225_215_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_215)
);
defparam mem_I_1_MEM0_mem_225_215_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_225_215_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_225_215_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_225_215_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_225_215_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_225_215_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_225_215_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_225_215_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_225_215_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_225_215_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_225_215_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_225_215_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_225_215_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_225_215_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_225_215_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_225_215_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_225_215_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_225_215_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_225_215_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_225_215_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_225_215_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_225_215_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_225_215_.port_b_first_bit_number =  215;
defparam mem_I_1_MEM0_mem_225_215_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_225_215_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_225_215_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_225_215_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_225_215_.port_a_first_bit_number =  215;
defparam mem_I_1_MEM0_mem_225_215_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_224_214_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_214)
);
defparam mem_I_1_MEM0_mem_224_214_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_224_214_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_224_214_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_224_214_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_224_214_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_224_214_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_224_214_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_224_214_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_224_214_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_224_214_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_224_214_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_224_214_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_224_214_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_224_214_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_224_214_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_224_214_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_224_214_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_224_214_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_224_214_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_224_214_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_224_214_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_224_214_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_224_214_.port_b_first_bit_number =  214;
defparam mem_I_1_MEM0_mem_224_214_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_224_214_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_224_214_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_224_214_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_224_214_.port_a_first_bit_number =  214;
defparam mem_I_1_MEM0_mem_224_214_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_223_213_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_213)
);
defparam mem_I_1_MEM0_mem_223_213_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_223_213_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_223_213_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_223_213_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_223_213_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_223_213_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_223_213_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_223_213_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_223_213_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_223_213_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_223_213_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_223_213_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_223_213_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_223_213_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_223_213_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_223_213_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_223_213_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_223_213_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_223_213_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_223_213_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_223_213_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_223_213_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_223_213_.port_b_first_bit_number =  213;
defparam mem_I_1_MEM0_mem_223_213_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_223_213_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_223_213_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_223_213_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_223_213_.port_a_first_bit_number =  213;
defparam mem_I_1_MEM0_mem_223_213_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_222_212_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_212)
);
defparam mem_I_1_MEM0_mem_222_212_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_222_212_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_222_212_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_222_212_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_222_212_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_222_212_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_222_212_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_222_212_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_222_212_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_222_212_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_222_212_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_222_212_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_222_212_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_222_212_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_222_212_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_222_212_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_222_212_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_222_212_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_222_212_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_222_212_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_222_212_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_222_212_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_222_212_.port_b_first_bit_number =  212;
defparam mem_I_1_MEM0_mem_222_212_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_222_212_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_222_212_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_222_212_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_222_212_.port_a_first_bit_number =  212;
defparam mem_I_1_MEM0_mem_222_212_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_221_211_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_211)
);
defparam mem_I_1_MEM0_mem_221_211_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_221_211_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_221_211_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_221_211_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_221_211_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_221_211_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_221_211_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_221_211_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_221_211_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_221_211_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_221_211_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_221_211_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_221_211_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_221_211_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_221_211_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_221_211_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_221_211_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_221_211_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_221_211_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_221_211_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_221_211_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_221_211_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_221_211_.port_b_first_bit_number =  211;
defparam mem_I_1_MEM0_mem_221_211_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_221_211_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_221_211_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_221_211_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_221_211_.port_a_first_bit_number =  211;
defparam mem_I_1_MEM0_mem_221_211_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_220_210_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_210)
);
defparam mem_I_1_MEM0_mem_220_210_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_220_210_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_220_210_.mem_init0 = 16'b0000000000000100;
defparam mem_I_1_MEM0_mem_220_210_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_220_210_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_220_210_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_220_210_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_220_210_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_220_210_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_220_210_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_220_210_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_220_210_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_220_210_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_220_210_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_220_210_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_220_210_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_220_210_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_220_210_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_220_210_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_220_210_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_220_210_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_220_210_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_220_210_.port_b_first_bit_number =  210;
defparam mem_I_1_MEM0_mem_220_210_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_220_210_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_220_210_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_220_210_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_220_210_.port_a_first_bit_number =  210;
defparam mem_I_1_MEM0_mem_220_210_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_219_209_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_209)
);
defparam mem_I_1_MEM0_mem_219_209_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_219_209_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_219_209_.mem_init0 = 16'b0000110010000101;
defparam mem_I_1_MEM0_mem_219_209_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_219_209_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_219_209_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_219_209_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_219_209_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_219_209_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_219_209_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_219_209_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_219_209_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_219_209_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_219_209_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_219_209_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_219_209_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_219_209_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_219_209_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_219_209_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_219_209_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_219_209_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_219_209_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_219_209_.port_b_first_bit_number =  209;
defparam mem_I_1_MEM0_mem_219_209_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_219_209_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_219_209_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_219_209_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_219_209_.port_a_first_bit_number =  209;
defparam mem_I_1_MEM0_mem_219_209_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_218_208_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_208)
);
defparam mem_I_1_MEM0_mem_218_208_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_218_208_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_218_208_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_218_208_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_218_208_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_218_208_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_218_208_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_218_208_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_218_208_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_218_208_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_218_208_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_218_208_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_218_208_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_218_208_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_218_208_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_218_208_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_218_208_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_218_208_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_218_208_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_218_208_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_218_208_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_218_208_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_218_208_.port_b_first_bit_number =  208;
defparam mem_I_1_MEM0_mem_218_208_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_218_208_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_218_208_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_218_208_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_218_208_.port_a_first_bit_number =  208;
defparam mem_I_1_MEM0_mem_218_208_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_217_207_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_207)
);
defparam mem_I_1_MEM0_mem_217_207_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_217_207_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_217_207_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_217_207_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_217_207_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_217_207_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_217_207_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_217_207_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_217_207_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_217_207_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_217_207_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_217_207_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_217_207_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_217_207_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_217_207_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_217_207_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_217_207_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_217_207_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_217_207_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_217_207_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_217_207_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_217_207_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_217_207_.port_b_first_bit_number =  207;
defparam mem_I_1_MEM0_mem_217_207_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_217_207_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_217_207_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_217_207_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_217_207_.port_a_first_bit_number =  207;
defparam mem_I_1_MEM0_mem_217_207_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_216_206_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_206)
);
defparam mem_I_1_MEM0_mem_216_206_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_216_206_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_216_206_.mem_init0 = 16'b0000111010111001;
defparam mem_I_1_MEM0_mem_216_206_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_216_206_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_216_206_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_216_206_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_216_206_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_216_206_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_216_206_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_216_206_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_216_206_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_216_206_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_216_206_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_216_206_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_216_206_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_216_206_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_216_206_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_216_206_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_216_206_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_216_206_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_216_206_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_216_206_.port_b_first_bit_number =  206;
defparam mem_I_1_MEM0_mem_216_206_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_216_206_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_216_206_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_216_206_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_216_206_.port_a_first_bit_number =  206;
defparam mem_I_1_MEM0_mem_216_206_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_215_205_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_205)
);
defparam mem_I_1_MEM0_mem_215_205_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_215_205_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_215_205_.mem_init0 = 16'b0000001000111100;
defparam mem_I_1_MEM0_mem_215_205_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_215_205_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_215_205_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_215_205_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_215_205_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_215_205_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_215_205_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_215_205_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_215_205_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_215_205_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_215_205_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_215_205_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_215_205_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_215_205_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_215_205_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_215_205_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_215_205_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_215_205_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_215_205_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_215_205_.port_b_first_bit_number =  205;
defparam mem_I_1_MEM0_mem_215_205_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_215_205_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_215_205_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_215_205_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_215_205_.port_a_first_bit_number =  205;
defparam mem_I_1_MEM0_mem_215_205_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_214_204_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_204)
);
defparam mem_I_1_MEM0_mem_214_204_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_214_204_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_214_204_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_214_204_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_214_204_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_214_204_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_214_204_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_214_204_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_214_204_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_214_204_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_214_204_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_214_204_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_214_204_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_214_204_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_214_204_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_214_204_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_214_204_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_214_204_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_214_204_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_214_204_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_214_204_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_214_204_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_214_204_.port_b_first_bit_number =  204;
defparam mem_I_1_MEM0_mem_214_204_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_214_204_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_214_204_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_214_204_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_214_204_.port_a_first_bit_number =  204;
defparam mem_I_1_MEM0_mem_214_204_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_213_203_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_203)
);
defparam mem_I_1_MEM0_mem_213_203_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_213_203_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_213_203_.mem_init0 = 16'b0000111010111001;
defparam mem_I_1_MEM0_mem_213_203_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_213_203_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_213_203_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_213_203_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_213_203_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_213_203_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_213_203_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_213_203_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_213_203_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_213_203_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_213_203_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_213_203_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_213_203_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_213_203_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_213_203_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_213_203_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_213_203_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_213_203_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_213_203_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_213_203_.port_b_first_bit_number =  203;
defparam mem_I_1_MEM0_mem_213_203_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_213_203_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_213_203_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_213_203_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_213_203_.port_a_first_bit_number =  203;
defparam mem_I_1_MEM0_mem_213_203_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_212_202_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_202)
);
defparam mem_I_1_MEM0_mem_212_202_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_212_202_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_212_202_.mem_init0 = 16'b0000001000111100;
defparam mem_I_1_MEM0_mem_212_202_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_212_202_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_212_202_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_212_202_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_212_202_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_212_202_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_212_202_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_212_202_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_212_202_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_212_202_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_212_202_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_212_202_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_212_202_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_212_202_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_212_202_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_212_202_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_212_202_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_212_202_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_212_202_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_212_202_.port_b_first_bit_number =  202;
defparam mem_I_1_MEM0_mem_212_202_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_212_202_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_212_202_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_212_202_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_212_202_.port_a_first_bit_number =  202;
defparam mem_I_1_MEM0_mem_212_202_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_211_201_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_201)
);
defparam mem_I_1_MEM0_mem_211_201_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_211_201_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_211_201_.mem_init0 = 16'b0000110111000011;
defparam mem_I_1_MEM0_mem_211_201_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_211_201_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_211_201_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_211_201_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_211_201_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_211_201_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_211_201_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_211_201_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_211_201_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_211_201_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_211_201_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_211_201_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_211_201_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_211_201_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_211_201_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_211_201_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_211_201_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_211_201_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_211_201_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_211_201_.port_b_first_bit_number =  201;
defparam mem_I_1_MEM0_mem_211_201_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_211_201_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_211_201_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_211_201_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_211_201_.port_a_first_bit_number =  201;
defparam mem_I_1_MEM0_mem_211_201_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_210_200_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_200)
);
defparam mem_I_1_MEM0_mem_210_200_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_210_200_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_210_200_.mem_init0 = 16'b0000111010111001;
defparam mem_I_1_MEM0_mem_210_200_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_210_200_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_210_200_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_210_200_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_210_200_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_210_200_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_210_200_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_210_200_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_210_200_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_210_200_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_210_200_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_210_200_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_210_200_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_210_200_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_210_200_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_210_200_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_210_200_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_210_200_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_210_200_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_210_200_.port_b_first_bit_number =  200;
defparam mem_I_1_MEM0_mem_210_200_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_210_200_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_210_200_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_210_200_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_210_200_.port_a_first_bit_number =  200;
defparam mem_I_1_MEM0_mem_210_200_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_209_199_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_199)
);
defparam mem_I_1_MEM0_mem_209_199_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_209_199_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_209_199_.mem_init0 = 16'b0000001000111100;
defparam mem_I_1_MEM0_mem_209_199_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_209_199_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_209_199_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_209_199_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_209_199_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_209_199_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_209_199_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_209_199_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_209_199_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_209_199_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_209_199_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_209_199_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_209_199_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_209_199_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_209_199_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_209_199_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_209_199_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_209_199_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_209_199_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_209_199_.port_b_first_bit_number =  199;
defparam mem_I_1_MEM0_mem_209_199_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_209_199_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_209_199_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_209_199_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_209_199_.port_a_first_bit_number =  199;
defparam mem_I_1_MEM0_mem_209_199_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_208_198_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_198)
);
defparam mem_I_1_MEM0_mem_208_198_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_208_198_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_208_198_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_208_198_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_208_198_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_208_198_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_208_198_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_208_198_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_208_198_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_208_198_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_208_198_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_208_198_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_208_198_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_208_198_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_208_198_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_208_198_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_208_198_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_208_198_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_208_198_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_208_198_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_208_198_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_208_198_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_208_198_.port_b_first_bit_number =  198;
defparam mem_I_1_MEM0_mem_208_198_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_208_198_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_208_198_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_208_198_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_208_198_.port_a_first_bit_number =  198;
defparam mem_I_1_MEM0_mem_208_198_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_207_197_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_197)
);
defparam mem_I_1_MEM0_mem_207_197_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_207_197_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_207_197_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_207_197_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_207_197_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_207_197_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_207_197_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_207_197_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_207_197_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_207_197_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_207_197_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_207_197_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_207_197_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_207_197_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_207_197_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_207_197_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_207_197_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_207_197_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_207_197_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_207_197_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_207_197_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_207_197_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_207_197_.port_b_first_bit_number =  197;
defparam mem_I_1_MEM0_mem_207_197_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_207_197_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_207_197_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_207_197_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_207_197_.port_a_first_bit_number =  197;
defparam mem_I_1_MEM0_mem_207_197_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_206_196_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_196)
);
defparam mem_I_1_MEM0_mem_206_196_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_206_196_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_206_196_.mem_init0 = 16'b0000110111000011;
defparam mem_I_1_MEM0_mem_206_196_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_206_196_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_206_196_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_206_196_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_206_196_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_206_196_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_206_196_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_206_196_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_206_196_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_206_196_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_206_196_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_206_196_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_206_196_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_206_196_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_206_196_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_206_196_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_206_196_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_206_196_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_206_196_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_206_196_.port_b_first_bit_number =  196;
defparam mem_I_1_MEM0_mem_206_196_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_206_196_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_206_196_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_206_196_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_206_196_.port_a_first_bit_number =  196;
defparam mem_I_1_MEM0_mem_206_196_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_205_195_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_195)
);
defparam mem_I_1_MEM0_mem_205_195_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_205_195_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_205_195_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_205_195_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_205_195_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_205_195_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_205_195_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_205_195_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_205_195_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_205_195_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_205_195_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_205_195_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_205_195_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_205_195_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_205_195_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_205_195_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_205_195_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_205_195_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_205_195_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_205_195_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_205_195_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_205_195_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_205_195_.port_b_first_bit_number =  195;
defparam mem_I_1_MEM0_mem_205_195_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_205_195_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_205_195_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_205_195_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_205_195_.port_a_first_bit_number =  195;
defparam mem_I_1_MEM0_mem_205_195_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_204_194_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_194)
);
defparam mem_I_1_MEM0_mem_204_194_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_204_194_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_204_194_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_204_194_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_204_194_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_204_194_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_204_194_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_204_194_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_204_194_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_204_194_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_204_194_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_204_194_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_204_194_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_204_194_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_204_194_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_204_194_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_204_194_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_204_194_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_204_194_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_204_194_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_204_194_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_204_194_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_204_194_.port_b_first_bit_number =  194;
defparam mem_I_1_MEM0_mem_204_194_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_204_194_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_204_194_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_204_194_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_204_194_.port_a_first_bit_number =  194;
defparam mem_I_1_MEM0_mem_204_194_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_203_193_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_193)
);
defparam mem_I_1_MEM0_mem_203_193_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_203_193_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_203_193_.mem_init0 = 16'b0000110111000011;
defparam mem_I_1_MEM0_mem_203_193_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_203_193_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_203_193_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_203_193_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_203_193_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_203_193_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_203_193_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_203_193_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_203_193_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_203_193_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_203_193_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_203_193_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_203_193_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_203_193_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_203_193_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_203_193_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_203_193_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_203_193_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_203_193_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_203_193_.port_b_first_bit_number =  193;
defparam mem_I_1_MEM0_mem_203_193_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_203_193_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_203_193_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_203_193_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_203_193_.port_a_first_bit_number =  193;
defparam mem_I_1_MEM0_mem_203_193_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_202_192_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_192)
);
defparam mem_I_1_MEM0_mem_202_192_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_202_192_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_202_192_.mem_init0 = 16'b0000111010111101;
defparam mem_I_1_MEM0_mem_202_192_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_202_192_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_202_192_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_202_192_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_202_192_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_202_192_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_202_192_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_202_192_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_202_192_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_202_192_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_202_192_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_202_192_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_202_192_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_202_192_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_202_192_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_202_192_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_202_192_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_202_192_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_202_192_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_202_192_.port_b_first_bit_number =  192;
defparam mem_I_1_MEM0_mem_202_192_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_202_192_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_202_192_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_202_192_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_202_192_.port_a_first_bit_number =  192;
defparam mem_I_1_MEM0_mem_202_192_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_201_191_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_191)
);
defparam mem_I_1_MEM0_mem_201_191_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_201_191_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_201_191_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_201_191_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_201_191_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_201_191_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_201_191_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_201_191_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_201_191_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_201_191_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_201_191_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_201_191_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_201_191_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_201_191_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_201_191_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_201_191_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_201_191_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_201_191_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_201_191_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_201_191_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_201_191_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_201_191_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_201_191_.port_b_first_bit_number =  191;
defparam mem_I_1_MEM0_mem_201_191_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_201_191_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_201_191_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_201_191_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_201_191_.port_a_first_bit_number =  191;
defparam mem_I_1_MEM0_mem_201_191_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_200_190_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_190)
);
defparam mem_I_1_MEM0_mem_200_190_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_200_190_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_200_190_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_200_190_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_200_190_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_200_190_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_200_190_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_200_190_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_200_190_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_200_190_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_200_190_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_200_190_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_200_190_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_200_190_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_200_190_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_200_190_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_200_190_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_200_190_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_200_190_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_200_190_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_200_190_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_200_190_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_200_190_.port_b_first_bit_number =  190;
defparam mem_I_1_MEM0_mem_200_190_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_200_190_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_200_190_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_200_190_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_200_190_.port_a_first_bit_number =  190;
defparam mem_I_1_MEM0_mem_200_190_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_199_189_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_189)
);
defparam mem_I_1_MEM0_mem_199_189_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_199_189_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_199_189_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_199_189_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_199_189_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_199_189_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_199_189_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_199_189_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_199_189_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_199_189_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_199_189_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_199_189_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_199_189_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_199_189_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_199_189_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_199_189_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_199_189_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_199_189_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_199_189_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_199_189_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_199_189_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_199_189_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_199_189_.port_b_first_bit_number =  189;
defparam mem_I_1_MEM0_mem_199_189_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_199_189_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_199_189_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_199_189_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_199_189_.port_a_first_bit_number =  189;
defparam mem_I_1_MEM0_mem_199_189_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_198_188_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_188)
);
defparam mem_I_1_MEM0_mem_198_188_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_198_188_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_198_188_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_198_188_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_198_188_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_198_188_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_198_188_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_198_188_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_198_188_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_198_188_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_198_188_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_198_188_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_198_188_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_198_188_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_198_188_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_198_188_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_198_188_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_198_188_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_198_188_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_198_188_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_198_188_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_198_188_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_198_188_.port_b_first_bit_number =  188;
defparam mem_I_1_MEM0_mem_198_188_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_198_188_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_198_188_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_198_188_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_198_188_.port_a_first_bit_number =  188;
defparam mem_I_1_MEM0_mem_198_188_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_197_187_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_187)
);
defparam mem_I_1_MEM0_mem_197_187_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_197_187_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_197_187_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_197_187_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_197_187_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_197_187_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_197_187_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_197_187_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_197_187_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_197_187_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_197_187_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_197_187_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_197_187_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_197_187_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_197_187_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_197_187_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_197_187_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_197_187_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_197_187_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_197_187_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_197_187_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_197_187_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_197_187_.port_b_first_bit_number =  187;
defparam mem_I_1_MEM0_mem_197_187_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_197_187_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_197_187_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_197_187_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_197_187_.port_a_first_bit_number =  187;
defparam mem_I_1_MEM0_mem_197_187_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_196_186_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_186)
);
defparam mem_I_1_MEM0_mem_196_186_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_196_186_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_196_186_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_196_186_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_196_186_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_196_186_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_196_186_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_196_186_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_196_186_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_196_186_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_196_186_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_196_186_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_196_186_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_196_186_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_196_186_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_196_186_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_196_186_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_196_186_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_196_186_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_196_186_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_196_186_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_196_186_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_196_186_.port_b_first_bit_number =  186;
defparam mem_I_1_MEM0_mem_196_186_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_196_186_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_196_186_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_196_186_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_196_186_.port_a_first_bit_number =  186;
defparam mem_I_1_MEM0_mem_196_186_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_195_185_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_185)
);
defparam mem_I_1_MEM0_mem_195_185_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_195_185_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_195_185_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_195_185_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_195_185_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_195_185_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_195_185_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_195_185_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_195_185_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_195_185_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_195_185_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_195_185_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_195_185_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_195_185_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_195_185_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_195_185_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_195_185_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_195_185_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_195_185_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_195_185_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_195_185_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_195_185_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_195_185_.port_b_first_bit_number =  185;
defparam mem_I_1_MEM0_mem_195_185_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_195_185_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_195_185_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_195_185_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_195_185_.port_a_first_bit_number =  185;
defparam mem_I_1_MEM0_mem_195_185_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_194_184_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_184)
);
defparam mem_I_1_MEM0_mem_194_184_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_194_184_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_194_184_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_194_184_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_194_184_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_194_184_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_194_184_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_194_184_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_194_184_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_194_184_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_194_184_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_194_184_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_194_184_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_194_184_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_194_184_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_194_184_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_194_184_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_194_184_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_194_184_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_194_184_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_194_184_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_194_184_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_194_184_.port_b_first_bit_number =  184;
defparam mem_I_1_MEM0_mem_194_184_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_194_184_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_194_184_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_194_184_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_194_184_.port_a_first_bit_number =  184;
defparam mem_I_1_MEM0_mem_194_184_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_193_183_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_183)
);
defparam mem_I_1_MEM0_mem_193_183_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_193_183_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_193_183_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_193_183_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_193_183_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_193_183_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_193_183_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_193_183_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_193_183_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_193_183_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_193_183_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_193_183_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_193_183_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_193_183_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_193_183_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_193_183_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_193_183_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_193_183_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_193_183_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_193_183_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_193_183_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_193_183_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_193_183_.port_b_first_bit_number =  183;
defparam mem_I_1_MEM0_mem_193_183_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_193_183_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_193_183_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_193_183_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_193_183_.port_a_first_bit_number =  183;
defparam mem_I_1_MEM0_mem_193_183_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_192_182_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_182)
);
defparam mem_I_1_MEM0_mem_192_182_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_192_182_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_192_182_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_192_182_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_192_182_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_192_182_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_192_182_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_192_182_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_192_182_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_192_182_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_192_182_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_192_182_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_192_182_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_192_182_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_192_182_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_192_182_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_192_182_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_192_182_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_192_182_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_192_182_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_192_182_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_192_182_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_192_182_.port_b_first_bit_number =  182;
defparam mem_I_1_MEM0_mem_192_182_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_192_182_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_192_182_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_192_182_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_192_182_.port_a_first_bit_number =  182;
defparam mem_I_1_MEM0_mem_192_182_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_191_181_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_181)
);
defparam mem_I_1_MEM0_mem_191_181_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_191_181_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_191_181_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_191_181_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_191_181_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_191_181_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_191_181_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_191_181_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_191_181_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_191_181_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_191_181_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_191_181_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_191_181_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_191_181_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_191_181_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_191_181_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_191_181_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_191_181_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_191_181_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_191_181_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_191_181_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_191_181_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_191_181_.port_b_first_bit_number =  181;
defparam mem_I_1_MEM0_mem_191_181_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_191_181_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_191_181_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_191_181_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_191_181_.port_a_first_bit_number =  181;
defparam mem_I_1_MEM0_mem_191_181_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_190_180_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_180)
);
defparam mem_I_1_MEM0_mem_190_180_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_190_180_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_190_180_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_190_180_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_190_180_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_190_180_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_190_180_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_190_180_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_190_180_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_190_180_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_190_180_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_190_180_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_190_180_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_190_180_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_190_180_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_190_180_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_190_180_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_190_180_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_190_180_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_190_180_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_190_180_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_190_180_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_190_180_.port_b_first_bit_number =  180;
defparam mem_I_1_MEM0_mem_190_180_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_190_180_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_190_180_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_190_180_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_190_180_.port_a_first_bit_number =  180;
defparam mem_I_1_MEM0_mem_190_180_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_189_179_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_179)
);
defparam mem_I_1_MEM0_mem_189_179_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_189_179_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_189_179_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_189_179_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_189_179_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_189_179_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_189_179_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_189_179_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_189_179_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_189_179_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_189_179_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_189_179_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_189_179_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_189_179_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_189_179_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_189_179_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_189_179_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_189_179_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_189_179_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_189_179_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_189_179_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_189_179_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_189_179_.port_b_first_bit_number =  179;
defparam mem_I_1_MEM0_mem_189_179_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_189_179_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_189_179_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_189_179_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_189_179_.port_a_first_bit_number =  179;
defparam mem_I_1_MEM0_mem_189_179_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_188_178_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_178)
);
defparam mem_I_1_MEM0_mem_188_178_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_188_178_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_188_178_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_188_178_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_188_178_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_188_178_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_188_178_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_188_178_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_188_178_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_188_178_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_188_178_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_188_178_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_188_178_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_188_178_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_188_178_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_188_178_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_188_178_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_188_178_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_188_178_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_188_178_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_188_178_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_188_178_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_188_178_.port_b_first_bit_number =  178;
defparam mem_I_1_MEM0_mem_188_178_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_188_178_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_188_178_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_188_178_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_188_178_.port_a_first_bit_number =  178;
defparam mem_I_1_MEM0_mem_188_178_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_187_177_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_177)
);
defparam mem_I_1_MEM0_mem_187_177_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_187_177_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_187_177_.mem_init0 = 16'b0000000110100001;
defparam mem_I_1_MEM0_mem_187_177_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_187_177_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_187_177_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_187_177_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_187_177_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_187_177_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_187_177_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_187_177_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_187_177_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_187_177_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_187_177_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_187_177_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_187_177_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_187_177_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_187_177_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_187_177_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_187_177_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_187_177_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_187_177_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_187_177_.port_b_first_bit_number =  177;
defparam mem_I_1_MEM0_mem_187_177_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_187_177_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_187_177_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_187_177_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_187_177_.port_a_first_bit_number =  177;
defparam mem_I_1_MEM0_mem_187_177_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_186_176_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_176)
);
defparam mem_I_1_MEM0_mem_186_176_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_186_176_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_186_176_.mem_init0 = 16'b0000011011000001;
defparam mem_I_1_MEM0_mem_186_176_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_186_176_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_186_176_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_186_176_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_186_176_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_186_176_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_186_176_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_186_176_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_186_176_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_186_176_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_186_176_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_186_176_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_186_176_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_186_176_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_186_176_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_186_176_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_186_176_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_186_176_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_186_176_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_186_176_.port_b_first_bit_number =  176;
defparam mem_I_1_MEM0_mem_186_176_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_186_176_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_186_176_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_186_176_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_186_176_.port_a_first_bit_number =  176;
defparam mem_I_1_MEM0_mem_186_176_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_185_175_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_175)
);
defparam mem_I_1_MEM0_mem_185_175_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_185_175_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_185_175_.mem_init0 = 16'b0000011110100001;
defparam mem_I_1_MEM0_mem_185_175_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_185_175_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_185_175_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_185_175_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_185_175_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_185_175_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_185_175_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_185_175_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_185_175_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_185_175_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_185_175_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_185_175_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_185_175_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_185_175_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_185_175_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_185_175_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_185_175_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_185_175_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_185_175_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_185_175_.port_b_first_bit_number =  175;
defparam mem_I_1_MEM0_mem_185_175_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_185_175_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_185_175_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_185_175_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_185_175_.port_a_first_bit_number =  175;
defparam mem_I_1_MEM0_mem_185_175_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_184_174_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_174)
);
defparam mem_I_1_MEM0_mem_184_174_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_184_174_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_184_174_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_184_174_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_184_174_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_184_174_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_184_174_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_184_174_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_184_174_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_184_174_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_184_174_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_184_174_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_184_174_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_184_174_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_184_174_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_184_174_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_184_174_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_184_174_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_184_174_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_184_174_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_184_174_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_184_174_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_184_174_.port_b_first_bit_number =  174;
defparam mem_I_1_MEM0_mem_184_174_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_184_174_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_184_174_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_184_174_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_184_174_.port_a_first_bit_number =  174;
defparam mem_I_1_MEM0_mem_184_174_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_183_173_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_173)
);
defparam mem_I_1_MEM0_mem_183_173_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_183_173_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_183_173_.mem_init0 = 16'b0000100100110001;
defparam mem_I_1_MEM0_mem_183_173_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_183_173_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_183_173_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_183_173_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_183_173_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_183_173_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_183_173_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_183_173_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_183_173_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_183_173_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_183_173_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_183_173_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_183_173_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_183_173_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_183_173_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_183_173_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_183_173_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_183_173_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_183_173_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_183_173_.port_b_first_bit_number =  173;
defparam mem_I_1_MEM0_mem_183_173_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_183_173_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_183_173_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_183_173_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_183_173_.port_a_first_bit_number =  173;
defparam mem_I_1_MEM0_mem_183_173_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_182_172_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_172)
);
defparam mem_I_1_MEM0_mem_182_172_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_182_172_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_182_172_.mem_init0 = 16'b0000111001011110;
defparam mem_I_1_MEM0_mem_182_172_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_182_172_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_182_172_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_182_172_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_182_172_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_182_172_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_182_172_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_182_172_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_182_172_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_182_172_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_182_172_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_182_172_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_182_172_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_182_172_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_182_172_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_182_172_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_182_172_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_182_172_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_182_172_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_182_172_.port_b_first_bit_number =  172;
defparam mem_I_1_MEM0_mem_182_172_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_182_172_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_182_172_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_182_172_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_182_172_.port_a_first_bit_number =  172;
defparam mem_I_1_MEM0_mem_182_172_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_181_171_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_171)
);
defparam mem_I_1_MEM0_mem_181_171_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_181_171_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_181_171_.mem_init0 = 16'b0000011011000001;
defparam mem_I_1_MEM0_mem_181_171_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_181_171_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_181_171_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_181_171_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_181_171_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_181_171_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_181_171_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_181_171_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_181_171_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_181_171_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_181_171_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_181_171_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_181_171_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_181_171_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_181_171_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_181_171_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_181_171_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_181_171_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_181_171_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_181_171_.port_b_first_bit_number =  171;
defparam mem_I_1_MEM0_mem_181_171_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_181_171_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_181_171_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_181_171_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_181_171_.port_a_first_bit_number =  171;
defparam mem_I_1_MEM0_mem_181_171_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_180_170_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_170)
);
defparam mem_I_1_MEM0_mem_180_170_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_180_170_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_180_170_.mem_init0 = 16'b0000011011000001;
defparam mem_I_1_MEM0_mem_180_170_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_180_170_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_180_170_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_180_170_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_180_170_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_180_170_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_180_170_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_180_170_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_180_170_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_180_170_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_180_170_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_180_170_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_180_170_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_180_170_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_180_170_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_180_170_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_180_170_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_180_170_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_180_170_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_180_170_.port_b_first_bit_number =  170;
defparam mem_I_1_MEM0_mem_180_170_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_180_170_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_180_170_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_180_170_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_180_170_.port_a_first_bit_number =  170;
defparam mem_I_1_MEM0_mem_180_170_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_179_169_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_169)
);
defparam mem_I_1_MEM0_mem_179_169_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_179_169_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_179_169_.mem_init0 = 16'b0000011110100001;
defparam mem_I_1_MEM0_mem_179_169_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_179_169_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_179_169_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_179_169_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_179_169_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_179_169_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_179_169_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_179_169_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_179_169_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_179_169_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_179_169_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_179_169_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_179_169_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_179_169_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_179_169_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_179_169_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_179_169_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_179_169_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_179_169_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_179_169_.port_b_first_bit_number =  169;
defparam mem_I_1_MEM0_mem_179_169_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_179_169_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_179_169_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_179_169_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_179_169_.port_a_first_bit_number =  169;
defparam mem_I_1_MEM0_mem_179_169_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_178_168_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_168)
);
defparam mem_I_1_MEM0_mem_178_168_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_178_168_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_178_168_.mem_init0 = 16'b0000000011000001;
defparam mem_I_1_MEM0_mem_178_168_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_178_168_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_178_168_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_178_168_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_178_168_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_178_168_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_178_168_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_178_168_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_178_168_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_178_168_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_178_168_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_178_168_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_178_168_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_178_168_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_178_168_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_178_168_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_178_168_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_178_168_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_178_168_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_178_168_.port_b_first_bit_number =  168;
defparam mem_I_1_MEM0_mem_178_168_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_178_168_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_178_168_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_178_168_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_178_168_.port_a_first_bit_number =  168;
defparam mem_I_1_MEM0_mem_178_168_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_177_167_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_167)
);
defparam mem_I_1_MEM0_mem_177_167_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_177_167_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_177_167_.mem_init0 = 16'b0000011110101110;
defparam mem_I_1_MEM0_mem_177_167_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_177_167_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_177_167_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_177_167_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_177_167_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_177_167_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_177_167_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_177_167_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_177_167_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_177_167_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_177_167_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_177_167_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_177_167_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_177_167_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_177_167_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_177_167_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_177_167_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_177_167_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_177_167_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_177_167_.port_b_first_bit_number =  167;
defparam mem_I_1_MEM0_mem_177_167_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_177_167_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_177_167_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_177_167_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_177_167_.port_a_first_bit_number =  167;
defparam mem_I_1_MEM0_mem_177_167_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_176_166_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_166)
);
defparam mem_I_1_MEM0_mem_176_166_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_176_166_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_176_166_.mem_init0 = 16'b0000100001010001;
defparam mem_I_1_MEM0_mem_176_166_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_176_166_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_176_166_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_176_166_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_176_166_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_176_166_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_176_166_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_176_166_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_176_166_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_176_166_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_176_166_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_176_166_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_176_166_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_176_166_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_176_166_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_176_166_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_176_166_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_176_166_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_176_166_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_176_166_.port_b_first_bit_number =  166;
defparam mem_I_1_MEM0_mem_176_166_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_176_166_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_176_166_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_176_166_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_176_166_.port_a_first_bit_number =  166;
defparam mem_I_1_MEM0_mem_176_166_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_175_165_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_165)
);
defparam mem_I_1_MEM0_mem_175_165_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_175_165_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_175_165_.mem_init0 = 16'b0000100001010001;
defparam mem_I_1_MEM0_mem_175_165_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_175_165_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_175_165_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_175_165_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_175_165_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_175_165_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_175_165_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_175_165_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_175_165_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_175_165_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_175_165_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_175_165_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_175_165_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_175_165_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_175_165_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_175_165_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_175_165_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_175_165_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_175_165_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_175_165_.port_b_first_bit_number =  165;
defparam mem_I_1_MEM0_mem_175_165_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_175_165_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_175_165_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_175_165_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_175_165_.port_a_first_bit_number =  165;
defparam mem_I_1_MEM0_mem_175_165_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_174_164_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_164)
);
defparam mem_I_1_MEM0_mem_174_164_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_174_164_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_174_164_.mem_init0 = 16'b0000100001011110;
defparam mem_I_1_MEM0_mem_174_164_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_174_164_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_174_164_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_174_164_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_174_164_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_174_164_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_174_164_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_174_164_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_174_164_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_174_164_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_174_164_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_174_164_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_174_164_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_174_164_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_174_164_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_174_164_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_174_164_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_174_164_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_174_164_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_174_164_.port_b_first_bit_number =  164;
defparam mem_I_1_MEM0_mem_174_164_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_174_164_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_174_164_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_174_164_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_174_164_.port_a_first_bit_number =  164;
defparam mem_I_1_MEM0_mem_174_164_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_173_163_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_163)
);
defparam mem_I_1_MEM0_mem_173_163_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_173_163_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_173_163_.mem_init0 = 16'b0000100100110001;
defparam mem_I_1_MEM0_mem_173_163_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_173_163_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_173_163_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_173_163_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_173_163_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_173_163_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_173_163_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_173_163_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_173_163_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_173_163_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_173_163_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_173_163_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_173_163_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_173_163_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_173_163_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_173_163_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_173_163_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_173_163_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_173_163_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_173_163_.port_b_first_bit_number =  163;
defparam mem_I_1_MEM0_mem_173_163_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_173_163_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_173_163_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_173_163_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_173_163_.port_a_first_bit_number =  163;
defparam mem_I_1_MEM0_mem_173_163_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_172_162_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_162)
);
defparam mem_I_1_MEM0_mem_172_162_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_172_162_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_172_162_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_172_162_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_172_162_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_172_162_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_172_162_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_172_162_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_172_162_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_172_162_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_172_162_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_172_162_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_172_162_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_172_162_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_172_162_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_172_162_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_172_162_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_172_162_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_172_162_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_172_162_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_172_162_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_172_162_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_172_162_.port_b_first_bit_number =  162;
defparam mem_I_1_MEM0_mem_172_162_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_172_162_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_172_162_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_172_162_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_172_162_.port_a_first_bit_number =  162;
defparam mem_I_1_MEM0_mem_172_162_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_171_161_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_161)
);
defparam mem_I_1_MEM0_mem_171_161_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_171_161_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_171_161_.mem_init0 = 16'b0000111101110001;
defparam mem_I_1_MEM0_mem_171_161_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_171_161_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_171_161_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_171_161_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_171_161_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_171_161_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_171_161_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_171_161_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_171_161_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_171_161_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_171_161_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_171_161_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_171_161_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_171_161_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_171_161_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_171_161_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_171_161_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_171_161_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_171_161_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_171_161_.port_b_first_bit_number =  161;
defparam mem_I_1_MEM0_mem_171_161_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_171_161_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_171_161_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_171_161_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_171_161_.port_a_first_bit_number =  161;
defparam mem_I_1_MEM0_mem_171_161_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_170_160_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_160)
);
defparam mem_I_1_MEM0_mem_170_160_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_170_160_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_170_160_.mem_init0 = 16'b0000100010011111;
defparam mem_I_1_MEM0_mem_170_160_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_170_160_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_170_160_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_170_160_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_170_160_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_170_160_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_170_160_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_170_160_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_170_160_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_170_160_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_170_160_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_170_160_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_170_160_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_170_160_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_170_160_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_170_160_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_170_160_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_170_160_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_170_160_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_170_160_.port_b_first_bit_number =  160;
defparam mem_I_1_MEM0_mem_170_160_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_170_160_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_170_160_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_170_160_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_170_160_.port_a_first_bit_number =  160;
defparam mem_I_1_MEM0_mem_170_160_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_169_159_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_159)
);
defparam mem_I_1_MEM0_mem_169_159_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_169_159_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_169_159_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_169_159_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_169_159_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_169_159_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_169_159_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_169_159_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_169_159_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_169_159_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_169_159_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_169_159_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_169_159_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_169_159_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_169_159_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_169_159_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_169_159_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_169_159_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_169_159_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_169_159_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_169_159_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_169_159_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_169_159_.port_b_first_bit_number =  159;
defparam mem_I_1_MEM0_mem_169_159_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_169_159_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_169_159_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_169_159_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_169_159_.port_a_first_bit_number =  159;
defparam mem_I_1_MEM0_mem_169_159_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_168_158_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_158)
);
defparam mem_I_1_MEM0_mem_168_158_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_168_158_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_168_158_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_168_158_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_168_158_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_168_158_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_168_158_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_168_158_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_168_158_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_168_158_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_168_158_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_168_158_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_168_158_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_168_158_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_168_158_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_168_158_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_168_158_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_168_158_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_168_158_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_168_158_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_168_158_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_168_158_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_168_158_.port_b_first_bit_number =  158;
defparam mem_I_1_MEM0_mem_168_158_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_168_158_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_168_158_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_168_158_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_168_158_.port_a_first_bit_number =  158;
defparam mem_I_1_MEM0_mem_168_158_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_167_157_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_157)
);
defparam mem_I_1_MEM0_mem_167_157_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_167_157_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_167_157_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_167_157_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_167_157_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_167_157_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_167_157_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_167_157_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_167_157_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_167_157_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_167_157_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_167_157_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_167_157_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_167_157_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_167_157_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_167_157_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_167_157_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_167_157_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_167_157_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_167_157_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_167_157_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_167_157_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_167_157_.port_b_first_bit_number =  157;
defparam mem_I_1_MEM0_mem_167_157_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_167_157_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_167_157_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_167_157_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_167_157_.port_a_first_bit_number =  157;
defparam mem_I_1_MEM0_mem_167_157_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_166_156_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_156)
);
defparam mem_I_1_MEM0_mem_166_156_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_166_156_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_166_156_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_166_156_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_166_156_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_166_156_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_166_156_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_166_156_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_166_156_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_166_156_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_166_156_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_166_156_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_166_156_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_166_156_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_166_156_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_166_156_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_166_156_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_166_156_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_166_156_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_166_156_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_166_156_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_166_156_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_166_156_.port_b_first_bit_number =  156;
defparam mem_I_1_MEM0_mem_166_156_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_166_156_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_166_156_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_166_156_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_166_156_.port_a_first_bit_number =  156;
defparam mem_I_1_MEM0_mem_166_156_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_165_155_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_155)
);
defparam mem_I_1_MEM0_mem_165_155_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_165_155_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_165_155_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_165_155_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_165_155_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_165_155_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_165_155_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_165_155_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_165_155_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_165_155_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_165_155_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_165_155_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_165_155_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_165_155_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_165_155_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_165_155_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_165_155_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_165_155_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_165_155_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_165_155_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_165_155_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_165_155_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_165_155_.port_b_first_bit_number =  155;
defparam mem_I_1_MEM0_mem_165_155_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_165_155_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_165_155_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_165_155_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_165_155_.port_a_first_bit_number =  155;
defparam mem_I_1_MEM0_mem_165_155_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_164_154_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_154)
);
defparam mem_I_1_MEM0_mem_164_154_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_164_154_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_164_154_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_164_154_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_164_154_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_164_154_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_164_154_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_164_154_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_164_154_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_164_154_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_164_154_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_164_154_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_164_154_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_164_154_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_164_154_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_164_154_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_164_154_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_164_154_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_164_154_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_164_154_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_164_154_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_164_154_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_164_154_.port_b_first_bit_number =  154;
defparam mem_I_1_MEM0_mem_164_154_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_164_154_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_164_154_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_164_154_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_164_154_.port_a_first_bit_number =  154;
defparam mem_I_1_MEM0_mem_164_154_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_163_153_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_153)
);
defparam mem_I_1_MEM0_mem_163_153_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_163_153_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_163_153_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_163_153_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_163_153_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_163_153_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_163_153_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_163_153_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_163_153_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_163_153_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_163_153_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_163_153_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_163_153_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_163_153_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_163_153_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_163_153_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_163_153_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_163_153_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_163_153_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_163_153_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_163_153_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_163_153_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_163_153_.port_b_first_bit_number =  153;
defparam mem_I_1_MEM0_mem_163_153_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_163_153_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_163_153_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_163_153_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_163_153_.port_a_first_bit_number =  153;
defparam mem_I_1_MEM0_mem_163_153_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_162_152_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_152)
);
defparam mem_I_1_MEM0_mem_162_152_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_162_152_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_162_152_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_162_152_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_162_152_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_162_152_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_162_152_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_162_152_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_162_152_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_162_152_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_162_152_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_162_152_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_162_152_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_162_152_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_162_152_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_162_152_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_162_152_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_162_152_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_162_152_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_162_152_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_162_152_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_162_152_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_162_152_.port_b_first_bit_number =  152;
defparam mem_I_1_MEM0_mem_162_152_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_162_152_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_162_152_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_162_152_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_162_152_.port_a_first_bit_number =  152;
defparam mem_I_1_MEM0_mem_162_152_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_161_151_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_151)
);
defparam mem_I_1_MEM0_mem_161_151_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_161_151_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_161_151_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_161_151_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_161_151_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_161_151_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_161_151_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_161_151_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_161_151_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_161_151_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_161_151_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_161_151_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_161_151_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_161_151_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_161_151_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_161_151_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_161_151_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_161_151_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_161_151_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_161_151_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_161_151_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_161_151_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_161_151_.port_b_first_bit_number =  151;
defparam mem_I_1_MEM0_mem_161_151_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_161_151_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_161_151_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_161_151_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_161_151_.port_a_first_bit_number =  151;
defparam mem_I_1_MEM0_mem_161_151_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_160_150_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_150)
);
defparam mem_I_1_MEM0_mem_160_150_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_160_150_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_160_150_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_160_150_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_160_150_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_160_150_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_160_150_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_160_150_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_160_150_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_160_150_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_160_150_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_160_150_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_160_150_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_160_150_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_160_150_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_160_150_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_160_150_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_160_150_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_160_150_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_160_150_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_160_150_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_160_150_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_160_150_.port_b_first_bit_number =  150;
defparam mem_I_1_MEM0_mem_160_150_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_160_150_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_160_150_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_160_150_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_160_150_.port_a_first_bit_number =  150;
defparam mem_I_1_MEM0_mem_160_150_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_159_149_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_149)
);
defparam mem_I_1_MEM0_mem_159_149_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_159_149_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_159_149_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_159_149_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_159_149_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_159_149_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_159_149_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_159_149_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_159_149_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_159_149_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_159_149_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_159_149_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_159_149_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_159_149_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_159_149_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_159_149_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_159_149_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_159_149_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_159_149_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_159_149_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_159_149_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_159_149_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_159_149_.port_b_first_bit_number =  149;
defparam mem_I_1_MEM0_mem_159_149_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_159_149_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_159_149_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_159_149_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_159_149_.port_a_first_bit_number =  149;
defparam mem_I_1_MEM0_mem_159_149_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_158_148_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_148)
);
defparam mem_I_1_MEM0_mem_158_148_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_158_148_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_158_148_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_158_148_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_158_148_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_158_148_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_158_148_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_158_148_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_158_148_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_158_148_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_158_148_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_158_148_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_158_148_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_158_148_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_158_148_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_158_148_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_158_148_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_158_148_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_158_148_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_158_148_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_158_148_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_158_148_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_158_148_.port_b_first_bit_number =  148;
defparam mem_I_1_MEM0_mem_158_148_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_158_148_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_158_148_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_158_148_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_158_148_.port_a_first_bit_number =  148;
defparam mem_I_1_MEM0_mem_158_148_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_157_147_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_147)
);
defparam mem_I_1_MEM0_mem_157_147_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_157_147_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_157_147_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_157_147_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_157_147_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_157_147_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_157_147_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_157_147_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_157_147_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_157_147_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_157_147_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_157_147_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_157_147_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_157_147_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_157_147_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_157_147_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_157_147_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_157_147_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_157_147_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_157_147_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_157_147_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_157_147_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_157_147_.port_b_first_bit_number =  147;
defparam mem_I_1_MEM0_mem_157_147_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_157_147_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_157_147_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_157_147_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_157_147_.port_a_first_bit_number =  147;
defparam mem_I_1_MEM0_mem_157_147_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_156_146_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_146)
);
defparam mem_I_1_MEM0_mem_156_146_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_156_146_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_156_146_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_156_146_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_156_146_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_156_146_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_156_146_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_156_146_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_156_146_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_156_146_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_156_146_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_156_146_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_156_146_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_156_146_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_156_146_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_156_146_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_156_146_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_156_146_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_156_146_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_156_146_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_156_146_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_156_146_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_156_146_.port_b_first_bit_number =  146;
defparam mem_I_1_MEM0_mem_156_146_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_156_146_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_156_146_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_156_146_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_156_146_.port_a_first_bit_number =  146;
defparam mem_I_1_MEM0_mem_156_146_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_155_145_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_145)
);
defparam mem_I_1_MEM0_mem_155_145_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_155_145_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_155_145_.mem_init0 = 16'b0000000011001110;
defparam mem_I_1_MEM0_mem_155_145_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_155_145_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_155_145_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_155_145_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_155_145_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_155_145_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_155_145_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_155_145_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_155_145_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_155_145_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_155_145_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_155_145_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_155_145_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_155_145_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_155_145_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_155_145_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_155_145_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_155_145_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_155_145_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_155_145_.port_b_first_bit_number =  145;
defparam mem_I_1_MEM0_mem_155_145_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_155_145_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_155_145_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_155_145_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_155_145_.port_a_first_bit_number =  145;
defparam mem_I_1_MEM0_mem_155_145_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_154_144_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_144)
);
defparam mem_I_1_MEM0_mem_154_144_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_154_144_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_154_144_.mem_init0 = 16'b0000100001010001;
defparam mem_I_1_MEM0_mem_154_144_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_154_144_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_154_144_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_154_144_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_154_144_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_154_144_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_154_144_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_154_144_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_154_144_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_154_144_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_154_144_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_154_144_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_154_144_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_154_144_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_154_144_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_154_144_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_154_144_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_154_144_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_154_144_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_154_144_.port_b_first_bit_number =  144;
defparam mem_I_1_MEM0_mem_154_144_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_154_144_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_154_144_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_154_144_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_154_144_.port_a_first_bit_number =  144;
defparam mem_I_1_MEM0_mem_154_144_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_153_143_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_143)
);
defparam mem_I_1_MEM0_mem_153_143_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_153_143_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_153_143_.mem_init0 = 16'b0000100001011110;
defparam mem_I_1_MEM0_mem_153_143_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_153_143_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_153_143_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_153_143_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_153_143_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_153_143_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_153_143_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_153_143_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_153_143_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_153_143_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_153_143_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_153_143_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_153_143_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_153_143_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_153_143_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_153_143_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_153_143_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_153_143_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_153_143_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_153_143_.port_b_first_bit_number =  143;
defparam mem_I_1_MEM0_mem_153_143_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_153_143_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_153_143_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_153_143_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_153_143_.port_a_first_bit_number =  143;
defparam mem_I_1_MEM0_mem_153_143_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_152_142_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_142)
);
defparam mem_I_1_MEM0_mem_152_142_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_152_142_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_152_142_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_152_142_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_152_142_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_152_142_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_152_142_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_152_142_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_152_142_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_152_142_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_152_142_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_152_142_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_152_142_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_152_142_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_152_142_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_152_142_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_152_142_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_152_142_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_152_142_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_152_142_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_152_142_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_152_142_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_152_142_.port_b_first_bit_number =  142;
defparam mem_I_1_MEM0_mem_152_142_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_152_142_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_152_142_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_152_142_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_152_142_.port_a_first_bit_number =  142;
defparam mem_I_1_MEM0_mem_152_142_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_151_141_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_141)
);
defparam mem_I_1_MEM0_mem_151_141_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_151_141_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_151_141_.mem_init0 = 16'b0000011011001110;
defparam mem_I_1_MEM0_mem_151_141_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_151_141_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_151_141_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_151_141_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_151_141_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_151_141_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_151_141_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_151_141_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_151_141_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_151_141_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_151_141_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_151_141_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_151_141_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_151_141_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_151_141_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_151_141_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_151_141_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_151_141_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_151_141_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_151_141_.port_b_first_bit_number =  141;
defparam mem_I_1_MEM0_mem_151_141_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_151_141_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_151_141_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_151_141_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_151_141_.port_a_first_bit_number =  141;
defparam mem_I_1_MEM0_mem_151_141_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_150_140_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_140)
);
defparam mem_I_1_MEM0_mem_150_140_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_150_140_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_150_140_.mem_init0 = 16'b0000111001010001;
defparam mem_I_1_MEM0_mem_150_140_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_150_140_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_150_140_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_150_140_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_150_140_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_150_140_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_150_140_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_150_140_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_150_140_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_150_140_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_150_140_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_150_140_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_150_140_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_150_140_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_150_140_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_150_140_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_150_140_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_150_140_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_150_140_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_150_140_.port_b_first_bit_number =  140;
defparam mem_I_1_MEM0_mem_150_140_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_150_140_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_150_140_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_150_140_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_150_140_.port_a_first_bit_number =  140;
defparam mem_I_1_MEM0_mem_150_140_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_149_139_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_139)
);
defparam mem_I_1_MEM0_mem_149_139_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_149_139_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_149_139_.mem_init0 = 16'b0000111100110001;
defparam mem_I_1_MEM0_mem_149_139_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_149_139_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_149_139_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_149_139_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_149_139_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_149_139_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_149_139_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_149_139_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_149_139_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_149_139_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_149_139_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_149_139_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_149_139_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_149_139_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_149_139_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_149_139_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_149_139_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_149_139_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_149_139_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_149_139_.port_b_first_bit_number =  139;
defparam mem_I_1_MEM0_mem_149_139_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_149_139_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_149_139_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_149_139_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_149_139_.port_a_first_bit_number =  139;
defparam mem_I_1_MEM0_mem_149_139_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_148_138_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_138)
);
defparam mem_I_1_MEM0_mem_148_138_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_148_138_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_148_138_.mem_init0 = 16'b0000100001011110;
defparam mem_I_1_MEM0_mem_148_138_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_148_138_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_148_138_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_148_138_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_148_138_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_148_138_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_148_138_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_148_138_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_148_138_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_148_138_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_148_138_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_148_138_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_148_138_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_148_138_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_148_138_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_148_138_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_148_138_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_148_138_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_148_138_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_148_138_.port_b_first_bit_number =  138;
defparam mem_I_1_MEM0_mem_148_138_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_148_138_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_148_138_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_148_138_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_148_138_.port_a_first_bit_number =  138;
defparam mem_I_1_MEM0_mem_148_138_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_147_137_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_137)
);
defparam mem_I_1_MEM0_mem_147_137_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_147_137_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_147_137_.mem_init0 = 16'b0000100100110001;
defparam mem_I_1_MEM0_mem_147_137_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_147_137_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_147_137_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_147_137_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_147_137_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_147_137_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_147_137_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_147_137_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_147_137_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_147_137_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_147_137_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_147_137_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_147_137_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_147_137_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_147_137_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_147_137_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_147_137_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_147_137_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_147_137_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_147_137_.port_b_first_bit_number =  137;
defparam mem_I_1_MEM0_mem_147_137_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_147_137_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_147_137_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_147_137_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_147_137_.port_a_first_bit_number =  137;
defparam mem_I_1_MEM0_mem_147_137_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_146_136_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_136)
);
defparam mem_I_1_MEM0_mem_146_136_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_146_136_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_146_136_.mem_init0 = 16'b0000111001010001;
defparam mem_I_1_MEM0_mem_146_136_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_146_136_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_146_136_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_146_136_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_146_136_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_146_136_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_146_136_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_146_136_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_146_136_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_146_136_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_146_136_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_146_136_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_146_136_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_146_136_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_146_136_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_146_136_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_146_136_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_146_136_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_146_136_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_146_136_.port_b_first_bit_number =  136;
defparam mem_I_1_MEM0_mem_146_136_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_146_136_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_146_136_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_146_136_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_146_136_.port_a_first_bit_number =  136;
defparam mem_I_1_MEM0_mem_146_136_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_145_135_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_135)
);
defparam mem_I_1_MEM0_mem_145_135_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_145_135_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_145_135_.mem_init0 = 16'b0000111001010001;
defparam mem_I_1_MEM0_mem_145_135_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_145_135_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_145_135_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_145_135_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_145_135_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_145_135_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_145_135_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_145_135_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_145_135_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_145_135_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_145_135_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_145_135_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_145_135_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_145_135_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_145_135_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_145_135_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_145_135_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_145_135_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_145_135_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_145_135_.port_b_first_bit_number =  135;
defparam mem_I_1_MEM0_mem_145_135_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_145_135_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_145_135_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_145_135_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_145_135_.port_a_first_bit_number =  135;
defparam mem_I_1_MEM0_mem_145_135_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_144_134_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_134)
);
defparam mem_I_1_MEM0_mem_144_134_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_144_134_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_144_134_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_144_134_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_144_134_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_144_134_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_144_134_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_144_134_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_144_134_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_144_134_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_144_134_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_144_134_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_144_134_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_144_134_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_144_134_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_144_134_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_144_134_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_144_134_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_144_134_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_144_134_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_144_134_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_144_134_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_144_134_.port_b_first_bit_number =  134;
defparam mem_I_1_MEM0_mem_144_134_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_144_134_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_144_134_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_144_134_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_144_134_.port_a_first_bit_number =  134;
defparam mem_I_1_MEM0_mem_144_134_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_143_133_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_133)
);
defparam mem_I_1_MEM0_mem_143_133_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_143_133_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_143_133_.mem_init0 = 16'b0000111001010001;
defparam mem_I_1_MEM0_mem_143_133_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_143_133_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_143_133_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_143_133_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_143_133_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_143_133_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_143_133_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_143_133_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_143_133_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_143_133_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_143_133_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_143_133_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_143_133_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_143_133_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_143_133_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_143_133_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_143_133_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_143_133_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_143_133_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_143_133_.port_b_first_bit_number =  133;
defparam mem_I_1_MEM0_mem_143_133_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_143_133_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_143_133_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_143_133_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_143_133_.port_a_first_bit_number =  133;
defparam mem_I_1_MEM0_mem_143_133_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_142_132_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_132)
);
defparam mem_I_1_MEM0_mem_142_132_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_142_132_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_142_132_.mem_init0 = 16'b0000100011010001;
defparam mem_I_1_MEM0_mem_142_132_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_142_132_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_142_132_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_142_132_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_142_132_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_142_132_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_142_132_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_142_132_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_142_132_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_142_132_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_142_132_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_142_132_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_142_132_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_142_132_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_142_132_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_142_132_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_142_132_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_142_132_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_142_132_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_142_132_.port_b_first_bit_number =  132;
defparam mem_I_1_MEM0_mem_142_132_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_142_132_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_142_132_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_142_132_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_142_132_.port_a_first_bit_number =  132;
defparam mem_I_1_MEM0_mem_142_132_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_141_131_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_131)
);
defparam mem_I_1_MEM0_mem_141_131_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_141_131_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_141_131_.mem_init0 = 16'b0000011001000001;
defparam mem_I_1_MEM0_mem_141_131_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_141_131_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_141_131_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_141_131_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_141_131_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_141_131_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_141_131_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_141_131_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_141_131_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_141_131_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_141_131_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_141_131_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_141_131_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_141_131_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_141_131_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_141_131_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_141_131_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_141_131_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_141_131_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_141_131_.port_b_first_bit_number =  131;
defparam mem_I_1_MEM0_mem_141_131_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_141_131_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_141_131_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_141_131_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_141_131_.port_a_first_bit_number =  131;
defparam mem_I_1_MEM0_mem_141_131_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_140_130_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_130)
);
defparam mem_I_1_MEM0_mem_140_130_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_140_130_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_140_130_.mem_init0 = 16'b0000011100101110;
defparam mem_I_1_MEM0_mem_140_130_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_140_130_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_140_130_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_140_130_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_140_130_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_140_130_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_140_130_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_140_130_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_140_130_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_140_130_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_140_130_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_140_130_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_140_130_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_140_130_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_140_130_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_140_130_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_140_130_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_140_130_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_140_130_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_140_130_.port_b_first_bit_number =  130;
defparam mem_I_1_MEM0_mem_140_130_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_140_130_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_140_130_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_140_130_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_140_130_.port_a_first_bit_number =  130;
defparam mem_I_1_MEM0_mem_140_130_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_139_129_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_129)
);
defparam mem_I_1_MEM0_mem_139_129_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_139_129_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_139_129_.mem_init0 = 16'b0000011001001111;
defparam mem_I_1_MEM0_mem_139_129_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_139_129_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_139_129_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_139_129_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_139_129_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_139_129_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_139_129_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_139_129_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_139_129_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_139_129_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_139_129_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_139_129_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_139_129_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_139_129_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_139_129_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_139_129_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_139_129_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_139_129_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_139_129_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_139_129_.port_b_first_bit_number =  129;
defparam mem_I_1_MEM0_mem_139_129_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_139_129_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_139_129_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_139_129_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_139_129_.port_a_first_bit_number =  129;
defparam mem_I_1_MEM0_mem_139_129_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_138_128_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_128)
);
defparam mem_I_1_MEM0_mem_138_128_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_138_128_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_138_128_.mem_init0 = 16'b0000011101100000;
defparam mem_I_1_MEM0_mem_138_128_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_138_128_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_138_128_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_138_128_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_138_128_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_138_128_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_138_128_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_138_128_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_138_128_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_138_128_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_138_128_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_138_128_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_138_128_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_138_128_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_138_128_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_138_128_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_138_128_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_138_128_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_138_128_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_138_128_.port_b_first_bit_number =  128;
defparam mem_I_1_MEM0_mem_138_128_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_138_128_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_138_128_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_138_128_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_138_128_.port_a_first_bit_number =  128;
defparam mem_I_1_MEM0_mem_138_128_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_137_127_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_127)
);
defparam mem_I_1_MEM0_mem_137_127_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_137_127_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_137_127_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_137_127_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_137_127_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_137_127_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_137_127_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_137_127_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_137_127_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_137_127_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_137_127_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_137_127_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_137_127_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_137_127_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_137_127_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_137_127_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_137_127_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_137_127_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_137_127_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_137_127_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_137_127_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_137_127_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_137_127_.port_b_first_bit_number =  127;
defparam mem_I_1_MEM0_mem_137_127_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_137_127_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_137_127_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_137_127_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_137_127_.port_a_first_bit_number =  127;
defparam mem_I_1_MEM0_mem_137_127_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_136_126_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_126)
);
defparam mem_I_1_MEM0_mem_136_126_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_136_126_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_136_126_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_136_126_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_136_126_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_136_126_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_136_126_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_136_126_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_136_126_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_136_126_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_136_126_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_136_126_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_136_126_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_136_126_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_136_126_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_136_126_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_136_126_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_136_126_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_136_126_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_136_126_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_136_126_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_136_126_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_136_126_.port_b_first_bit_number =  126;
defparam mem_I_1_MEM0_mem_136_126_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_136_126_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_136_126_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_136_126_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_136_126_.port_a_first_bit_number =  126;
defparam mem_I_1_MEM0_mem_136_126_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_135_125_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_125)
);
defparam mem_I_1_MEM0_mem_135_125_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_135_125_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_135_125_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_135_125_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_135_125_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_135_125_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_135_125_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_135_125_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_135_125_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_135_125_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_135_125_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_135_125_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_135_125_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_135_125_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_135_125_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_135_125_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_135_125_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_135_125_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_135_125_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_135_125_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_135_125_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_135_125_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_135_125_.port_b_first_bit_number =  125;
defparam mem_I_1_MEM0_mem_135_125_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_135_125_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_135_125_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_135_125_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_135_125_.port_a_first_bit_number =  125;
defparam mem_I_1_MEM0_mem_135_125_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_134_124_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_124)
);
defparam mem_I_1_MEM0_mem_134_124_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_134_124_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_134_124_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_134_124_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_134_124_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_134_124_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_134_124_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_134_124_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_134_124_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_134_124_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_134_124_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_134_124_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_134_124_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_134_124_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_134_124_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_134_124_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_134_124_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_134_124_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_134_124_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_134_124_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_134_124_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_134_124_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_134_124_.port_b_first_bit_number =  124;
defparam mem_I_1_MEM0_mem_134_124_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_134_124_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_134_124_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_134_124_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_134_124_.port_a_first_bit_number =  124;
defparam mem_I_1_MEM0_mem_134_124_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_133_123_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_123)
);
defparam mem_I_1_MEM0_mem_133_123_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_133_123_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_133_123_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_133_123_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_133_123_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_133_123_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_133_123_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_133_123_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_133_123_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_133_123_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_133_123_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_133_123_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_133_123_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_133_123_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_133_123_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_133_123_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_133_123_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_133_123_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_133_123_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_133_123_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_133_123_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_133_123_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_133_123_.port_b_first_bit_number =  123;
defparam mem_I_1_MEM0_mem_133_123_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_133_123_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_133_123_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_133_123_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_133_123_.port_a_first_bit_number =  123;
defparam mem_I_1_MEM0_mem_133_123_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_132_122_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_122)
);
defparam mem_I_1_MEM0_mem_132_122_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_132_122_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_132_122_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_132_122_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_132_122_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_132_122_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_132_122_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_132_122_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_132_122_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_132_122_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_132_122_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_132_122_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_132_122_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_132_122_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_132_122_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_132_122_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_132_122_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_132_122_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_132_122_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_132_122_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_132_122_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_132_122_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_132_122_.port_b_first_bit_number =  122;
defparam mem_I_1_MEM0_mem_132_122_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_132_122_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_132_122_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_132_122_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_132_122_.port_a_first_bit_number =  122;
defparam mem_I_1_MEM0_mem_132_122_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_131_121_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_121)
);
defparam mem_I_1_MEM0_mem_131_121_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_131_121_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_131_121_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_131_121_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_131_121_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_131_121_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_131_121_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_131_121_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_131_121_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_131_121_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_131_121_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_131_121_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_131_121_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_131_121_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_131_121_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_131_121_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_131_121_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_131_121_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_131_121_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_131_121_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_131_121_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_131_121_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_131_121_.port_b_first_bit_number =  121;
defparam mem_I_1_MEM0_mem_131_121_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_131_121_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_131_121_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_131_121_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_131_121_.port_a_first_bit_number =  121;
defparam mem_I_1_MEM0_mem_131_121_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_251_241_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_241)
);
defparam mem_I_1_MEM0_mem_251_241_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_251_241_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_251_241_.mem_init0 = 16'b0000010111000011;
defparam mem_I_1_MEM0_mem_251_241_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_251_241_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_251_241_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_251_241_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_251_241_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_251_241_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_251_241_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_251_241_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_251_241_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_251_241_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_251_241_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_251_241_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_251_241_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_251_241_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_251_241_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_251_241_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_251_241_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_251_241_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_251_241_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_251_241_.port_b_first_bit_number =  241;
defparam mem_I_1_MEM0_mem_251_241_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_251_241_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_251_241_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_251_241_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_251_241_.port_a_first_bit_number =  241;
defparam mem_I_1_MEM0_mem_251_241_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_250_240_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_240)
);
defparam mem_I_1_MEM0_mem_250_240_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_250_240_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_250_240_.mem_init0 = 16'b0000111110100001;
defparam mem_I_1_MEM0_mem_250_240_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_250_240_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_250_240_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_250_240_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_250_240_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_250_240_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_250_240_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_250_240_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_250_240_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_250_240_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_250_240_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_250_240_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_250_240_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_250_240_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_250_240_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_250_240_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_250_240_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_250_240_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_250_240_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_250_240_.port_b_first_bit_number =  240;
defparam mem_I_1_MEM0_mem_250_240_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_250_240_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_250_240_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_250_240_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_250_240_.port_a_first_bit_number =  240;
defparam mem_I_1_MEM0_mem_250_240_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_249_239_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_239)
);
defparam mem_I_1_MEM0_mem_249_239_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_249_239_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_249_239_.mem_init0 = 16'b0000011110100001;
defparam mem_I_1_MEM0_mem_249_239_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_249_239_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_249_239_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_249_239_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_249_239_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_249_239_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_249_239_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_249_239_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_249_239_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_249_239_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_249_239_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_249_239_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_249_239_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_249_239_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_249_239_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_249_239_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_249_239_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_249_239_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_249_239_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_249_239_.port_b_first_bit_number =  239;
defparam mem_I_1_MEM0_mem_249_239_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_249_239_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_249_239_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_249_239_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_249_239_.port_a_first_bit_number =  239;
defparam mem_I_1_MEM0_mem_249_239_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_248_238_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_238)
);
defparam mem_I_1_MEM0_mem_248_238_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_248_238_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_248_238_.mem_init0 = 16'b0000000101000110;
defparam mem_I_1_MEM0_mem_248_238_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_248_238_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_248_238_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_248_238_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_248_238_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_248_238_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_248_238_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_248_238_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_248_238_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_248_238_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_248_238_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_248_238_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_248_238_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_248_238_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_248_238_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_248_238_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_248_238_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_248_238_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_248_238_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_248_238_.port_b_first_bit_number =  238;
defparam mem_I_1_MEM0_mem_248_238_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_248_238_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_248_238_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_248_238_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_248_238_.port_a_first_bit_number =  238;
defparam mem_I_1_MEM0_mem_248_238_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_247_237_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_237)
);
defparam mem_I_1_MEM0_mem_247_237_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_247_237_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_247_237_.mem_init0 = 16'b0000010011011011;
defparam mem_I_1_MEM0_mem_247_237_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_247_237_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_247_237_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_247_237_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_247_237_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_247_237_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_247_237_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_247_237_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_247_237_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_247_237_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_247_237_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_247_237_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_247_237_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_247_237_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_247_237_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_247_237_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_247_237_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_247_237_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_247_237_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_247_237_.port_b_first_bit_number =  237;
defparam mem_I_1_MEM0_mem_247_237_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_247_237_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_247_237_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_247_237_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_247_237_.port_a_first_bit_number =  237;
defparam mem_I_1_MEM0_mem_247_237_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_246_236_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_236)
);
defparam mem_I_1_MEM0_mem_246_236_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_246_236_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_246_236_.mem_init0 = 16'b0000111010111001;
defparam mem_I_1_MEM0_mem_246_236_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_246_236_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_246_236_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_246_236_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_246_236_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_246_236_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_246_236_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_246_236_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_246_236_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_246_236_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_246_236_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_246_236_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_246_236_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_246_236_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_246_236_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_246_236_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_246_236_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_246_236_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_246_236_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_246_236_.port_b_first_bit_number =  236;
defparam mem_I_1_MEM0_mem_246_236_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_246_236_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_246_236_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_246_236_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_246_236_.port_a_first_bit_number =  236;
defparam mem_I_1_MEM0_mem_246_236_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_124_114_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_114)
);
defparam mem_I_1_MEM0_mem_124_114_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_124_114_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_124_114_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_124_114_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_124_114_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_124_114_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_124_114_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_124_114_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_124_114_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_124_114_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_124_114_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_124_114_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_124_114_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_124_114_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_124_114_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_124_114_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_124_114_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_124_114_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_124_114_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_124_114_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_124_114_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_124_114_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_124_114_.port_b_first_bit_number =  114;
defparam mem_I_1_MEM0_mem_124_114_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_124_114_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_124_114_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_124_114_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_124_114_.port_a_first_bit_number =  114;
defparam mem_I_1_MEM0_mem_124_114_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_123_113_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_113)
);
defparam mem_I_1_MEM0_mem_123_113_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_123_113_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_123_113_.mem_init0 = 16'b0000000101101111;
defparam mem_I_1_MEM0_mem_123_113_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_123_113_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_123_113_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_123_113_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_123_113_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_123_113_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_123_113_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_123_113_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_123_113_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_123_113_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_123_113_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_123_113_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_123_113_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_123_113_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_123_113_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_123_113_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_123_113_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_123_113_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_123_113_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_123_113_.port_b_first_bit_number =  113;
defparam mem_I_1_MEM0_mem_123_113_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_123_113_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_123_113_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_123_113_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_123_113_.port_a_first_bit_number =  113;
defparam mem_I_1_MEM0_mem_123_113_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_122_112_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_112)
);
defparam mem_I_1_MEM0_mem_122_112_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_122_112_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_122_112_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_122_112_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_122_112_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_122_112_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_122_112_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_122_112_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_122_112_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_122_112_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_122_112_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_122_112_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_122_112_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_122_112_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_122_112_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_122_112_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_122_112_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_122_112_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_122_112_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_122_112_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_122_112_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_122_112_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_122_112_.port_b_first_bit_number =  112;
defparam mem_I_1_MEM0_mem_122_112_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_122_112_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_122_112_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_122_112_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_122_112_.port_a_first_bit_number =  112;
defparam mem_I_1_MEM0_mem_122_112_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_121_111_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_111)
);
defparam mem_I_1_MEM0_mem_121_111_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_121_111_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_121_111_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_121_111_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_121_111_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_121_111_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_121_111_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_121_111_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_121_111_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_121_111_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_121_111_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_121_111_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_121_111_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_121_111_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_121_111_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_121_111_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_121_111_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_121_111_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_121_111_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_121_111_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_121_111_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_121_111_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_121_111_.port_b_first_bit_number =  111;
defparam mem_I_1_MEM0_mem_121_111_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_121_111_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_121_111_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_121_111_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_121_111_.port_a_first_bit_number =  111;
defparam mem_I_1_MEM0_mem_121_111_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_120_110_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_110)
);
defparam mem_I_1_MEM0_mem_120_110_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_120_110_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_120_110_.mem_init0 = 16'b0000111001010001;
defparam mem_I_1_MEM0_mem_120_110_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_120_110_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_120_110_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_120_110_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_120_110_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_120_110_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_120_110_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_120_110_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_120_110_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_120_110_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_120_110_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_120_110_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_120_110_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_120_110_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_120_110_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_120_110_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_120_110_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_120_110_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_120_110_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_120_110_.port_b_first_bit_number =  110;
defparam mem_I_1_MEM0_mem_120_110_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_120_110_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_120_110_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_120_110_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_120_110_.port_a_first_bit_number =  110;
defparam mem_I_1_MEM0_mem_120_110_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_119_109_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_109)
);
defparam mem_I_1_MEM0_mem_119_109_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_119_109_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_119_109_.mem_init0 = 16'b0000111100111110;
defparam mem_I_1_MEM0_mem_119_109_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_119_109_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_119_109_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_119_109_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_119_109_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_119_109_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_119_109_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_119_109_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_119_109_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_119_109_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_119_109_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_119_109_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_119_109_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_119_109_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_119_109_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_119_109_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_119_109_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_119_109_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_119_109_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_119_109_.port_b_first_bit_number =  109;
defparam mem_I_1_MEM0_mem_119_109_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_119_109_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_119_109_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_119_109_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_119_109_.port_a_first_bit_number =  109;
defparam mem_I_1_MEM0_mem_119_109_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_118_108_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_108)
);
defparam mem_I_1_MEM0_mem_118_108_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_118_108_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_118_108_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_118_108_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_118_108_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_118_108_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_118_108_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_118_108_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_118_108_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_118_108_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_118_108_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_118_108_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_118_108_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_118_108_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_118_108_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_118_108_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_118_108_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_118_108_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_118_108_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_118_108_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_118_108_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_118_108_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_118_108_.port_b_first_bit_number =  108;
defparam mem_I_1_MEM0_mem_118_108_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_118_108_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_118_108_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_118_108_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_118_108_.port_a_first_bit_number =  108;
defparam mem_I_1_MEM0_mem_118_108_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_117_107_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_107)
);
defparam mem_I_1_MEM0_mem_117_107_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_117_107_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_117_107_.mem_init0 = 16'b0000111001010001;
defparam mem_I_1_MEM0_mem_117_107_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_117_107_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_117_107_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_117_107_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_117_107_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_117_107_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_117_107_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_117_107_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_117_107_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_117_107_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_117_107_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_117_107_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_117_107_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_117_107_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_117_107_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_117_107_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_117_107_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_117_107_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_117_107_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_117_107_.port_b_first_bit_number =  107;
defparam mem_I_1_MEM0_mem_117_107_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_117_107_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_117_107_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_117_107_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_117_107_.port_a_first_bit_number =  107;
defparam mem_I_1_MEM0_mem_117_107_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_116_106_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_106)
);
defparam mem_I_1_MEM0_mem_116_106_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_116_106_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_116_106_.mem_init0 = 16'b0000111100111110;
defparam mem_I_1_MEM0_mem_116_106_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_116_106_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_116_106_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_116_106_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_116_106_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_116_106_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_116_106_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_116_106_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_116_106_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_116_106_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_116_106_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_116_106_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_116_106_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_116_106_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_116_106_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_116_106_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_116_106_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_116_106_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_116_106_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_116_106_.port_b_first_bit_number =  106;
defparam mem_I_1_MEM0_mem_116_106_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_116_106_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_116_106_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_116_106_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_116_106_.port_a_first_bit_number =  106;
defparam mem_I_1_MEM0_mem_116_106_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_115_105_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_105)
);
defparam mem_I_1_MEM0_mem_115_105_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_115_105_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_115_105_.mem_init0 = 16'b0000000011000001;
defparam mem_I_1_MEM0_mem_115_105_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_115_105_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_115_105_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_115_105_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_115_105_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_115_105_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_115_105_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_115_105_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_115_105_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_115_105_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_115_105_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_115_105_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_115_105_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_115_105_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_115_105_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_115_105_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_115_105_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_115_105_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_115_105_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_115_105_.port_b_first_bit_number =  105;
defparam mem_I_1_MEM0_mem_115_105_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_115_105_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_115_105_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_115_105_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_115_105_.port_a_first_bit_number =  105;
defparam mem_I_1_MEM0_mem_115_105_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_114_104_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_104)
);
defparam mem_I_1_MEM0_mem_114_104_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_114_104_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_114_104_.mem_init0 = 16'b0000111001010001;
defparam mem_I_1_MEM0_mem_114_104_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_114_104_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_114_104_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_114_104_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_114_104_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_114_104_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_114_104_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_114_104_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_114_104_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_114_104_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_114_104_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_114_104_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_114_104_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_114_104_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_114_104_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_114_104_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_114_104_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_114_104_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_114_104_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_114_104_.port_b_first_bit_number =  104;
defparam mem_I_1_MEM0_mem_114_104_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_114_104_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_114_104_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_114_104_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_114_104_.port_a_first_bit_number =  104;
defparam mem_I_1_MEM0_mem_114_104_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_113_103_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_103)
);
defparam mem_I_1_MEM0_mem_113_103_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_113_103_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_113_103_.mem_init0 = 16'b0000111100111110;
defparam mem_I_1_MEM0_mem_113_103_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_113_103_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_113_103_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_113_103_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_113_103_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_113_103_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_113_103_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_113_103_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_113_103_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_113_103_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_113_103_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_113_103_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_113_103_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_113_103_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_113_103_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_113_103_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_113_103_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_113_103_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_113_103_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_113_103_.port_b_first_bit_number =  103;
defparam mem_I_1_MEM0_mem_113_103_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_113_103_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_113_103_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_113_103_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_113_103_.port_a_first_bit_number =  103;
defparam mem_I_1_MEM0_mem_113_103_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_112_102_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_102)
);
defparam mem_I_1_MEM0_mem_112_102_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_112_102_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_112_102_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_112_102_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_112_102_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_112_102_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_112_102_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_112_102_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_112_102_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_112_102_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_112_102_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_112_102_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_112_102_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_112_102_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_112_102_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_112_102_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_112_102_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_112_102_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_112_102_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_112_102_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_112_102_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_112_102_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_112_102_.port_b_first_bit_number =  102;
defparam mem_I_1_MEM0_mem_112_102_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_112_102_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_112_102_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_112_102_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_112_102_.port_a_first_bit_number =  102;
defparam mem_I_1_MEM0_mem_112_102_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_111_101_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_101)
);
defparam mem_I_1_MEM0_mem_111_101_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_111_101_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_111_101_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_111_101_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_111_101_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_111_101_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_111_101_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_111_101_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_111_101_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_111_101_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_111_101_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_111_101_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_111_101_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_111_101_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_111_101_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_111_101_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_111_101_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_111_101_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_111_101_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_111_101_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_111_101_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_111_101_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_111_101_.port_b_first_bit_number =  101;
defparam mem_I_1_MEM0_mem_111_101_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_111_101_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_111_101_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_111_101_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_111_101_.port_a_first_bit_number =  101;
defparam mem_I_1_MEM0_mem_111_101_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_110_100_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_100)
);
defparam mem_I_1_MEM0_mem_110_100_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_110_100_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_110_100_.mem_init0 = 16'b0000000011000001;
defparam mem_I_1_MEM0_mem_110_100_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_110_100_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_110_100_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_110_100_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_110_100_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_110_100_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_110_100_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_110_100_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_110_100_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_110_100_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_110_100_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_110_100_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_110_100_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_110_100_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_110_100_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_110_100_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_110_100_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_110_100_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_110_100_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_110_100_.port_b_first_bit_number =  100;
defparam mem_I_1_MEM0_mem_110_100_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_110_100_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_110_100_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_110_100_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_110_100_.port_a_first_bit_number =  100;
defparam mem_I_1_MEM0_mem_110_100_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_109_99_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_99)
);
defparam mem_I_1_MEM0_mem_109_99_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_109_99_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_109_99_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_109_99_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_109_99_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_109_99_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_109_99_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_109_99_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_109_99_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_109_99_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_109_99_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_109_99_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_109_99_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_109_99_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_109_99_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_109_99_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_109_99_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_109_99_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_109_99_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_109_99_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_109_99_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_109_99_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_109_99_.port_b_first_bit_number =  99;
defparam mem_I_1_MEM0_mem_109_99_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_109_99_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_109_99_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_109_99_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_109_99_.port_a_first_bit_number =  99;
defparam mem_I_1_MEM0_mem_109_99_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_108_98_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_98)
);
defparam mem_I_1_MEM0_mem_108_98_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_108_98_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_108_98_.mem_init0 = 16'b0000000110101110;
defparam mem_I_1_MEM0_mem_108_98_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_108_98_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_108_98_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_108_98_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_108_98_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_108_98_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_108_98_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_108_98_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_108_98_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_108_98_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_108_98_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_108_98_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_108_98_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_108_98_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_108_98_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_108_98_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_108_98_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_108_98_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_108_98_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_108_98_.port_b_first_bit_number =  98;
defparam mem_I_1_MEM0_mem_108_98_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_108_98_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_108_98_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_108_98_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_108_98_.port_a_first_bit_number =  98;
defparam mem_I_1_MEM0_mem_108_98_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_107_97_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_97)
);
defparam mem_I_1_MEM0_mem_107_97_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_107_97_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_107_97_.mem_init0 = 16'b0000000011000001;
defparam mem_I_1_MEM0_mem_107_97_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_107_97_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_107_97_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_107_97_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_107_97_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_107_97_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_107_97_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_107_97_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_107_97_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_107_97_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_107_97_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_107_97_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_107_97_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_107_97_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_107_97_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_107_97_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_107_97_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_107_97_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_107_97_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_107_97_.port_b_first_bit_number =  97;
defparam mem_I_1_MEM0_mem_107_97_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_107_97_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_107_97_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_107_97_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_107_97_.port_a_first_bit_number =  97;
defparam mem_I_1_MEM0_mem_107_97_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_106_96_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_96)
);
defparam mem_I_1_MEM0_mem_106_96_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_106_96_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_106_96_.mem_init0 = 16'b0000111101111111;
defparam mem_I_1_MEM0_mem_106_96_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_106_96_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_106_96_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_106_96_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_106_96_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_106_96_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_106_96_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_106_96_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_106_96_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_106_96_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_106_96_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_106_96_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_106_96_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_106_96_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_106_96_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_106_96_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_106_96_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_106_96_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_106_96_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_106_96_.port_b_first_bit_number =  96;
defparam mem_I_1_MEM0_mem_106_96_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_106_96_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_106_96_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_106_96_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_106_96_.port_a_first_bit_number =  96;
defparam mem_I_1_MEM0_mem_106_96_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_105_95_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_95)
);
defparam mem_I_1_MEM0_mem_105_95_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_105_95_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_105_95_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_105_95_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_105_95_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_105_95_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_105_95_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_105_95_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_105_95_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_105_95_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_105_95_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_105_95_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_105_95_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_105_95_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_105_95_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_105_95_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_105_95_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_105_95_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_105_95_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_105_95_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_105_95_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_105_95_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_105_95_.port_b_first_bit_number =  95;
defparam mem_I_1_MEM0_mem_105_95_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_105_95_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_105_95_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_105_95_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_105_95_.port_a_first_bit_number =  95;
defparam mem_I_1_MEM0_mem_105_95_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_104_94_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_94)
);
defparam mem_I_1_MEM0_mem_104_94_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_104_94_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_104_94_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_104_94_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_104_94_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_104_94_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_104_94_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_104_94_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_104_94_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_104_94_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_104_94_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_104_94_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_104_94_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_104_94_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_104_94_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_104_94_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_104_94_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_104_94_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_104_94_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_104_94_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_104_94_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_104_94_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_104_94_.port_b_first_bit_number =  94;
defparam mem_I_1_MEM0_mem_104_94_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_104_94_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_104_94_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_104_94_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_104_94_.port_a_first_bit_number =  94;
defparam mem_I_1_MEM0_mem_104_94_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_103_93_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_93)
);
defparam mem_I_1_MEM0_mem_103_93_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_103_93_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_103_93_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_103_93_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_103_93_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_103_93_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_103_93_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_103_93_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_103_93_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_103_93_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_103_93_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_103_93_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_103_93_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_103_93_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_103_93_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_103_93_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_103_93_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_103_93_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_103_93_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_103_93_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_103_93_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_103_93_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_103_93_.port_b_first_bit_number =  93;
defparam mem_I_1_MEM0_mem_103_93_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_103_93_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_103_93_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_103_93_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_103_93_.port_a_first_bit_number =  93;
defparam mem_I_1_MEM0_mem_103_93_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_102_92_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_92)
);
defparam mem_I_1_MEM0_mem_102_92_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_102_92_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_102_92_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_102_92_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_102_92_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_102_92_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_102_92_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_102_92_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_102_92_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_102_92_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_102_92_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_102_92_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_102_92_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_102_92_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_102_92_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_102_92_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_102_92_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_102_92_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_102_92_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_102_92_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_102_92_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_102_92_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_102_92_.port_b_first_bit_number =  92;
defparam mem_I_1_MEM0_mem_102_92_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_102_92_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_102_92_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_102_92_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_102_92_.port_a_first_bit_number =  92;
defparam mem_I_1_MEM0_mem_102_92_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_101_91_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_91)
);
defparam mem_I_1_MEM0_mem_101_91_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_101_91_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_101_91_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_101_91_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_101_91_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_101_91_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_101_91_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_101_91_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_101_91_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_101_91_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_101_91_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_101_91_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_101_91_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_101_91_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_101_91_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_101_91_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_101_91_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_101_91_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_101_91_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_101_91_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_101_91_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_101_91_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_101_91_.port_b_first_bit_number =  91;
defparam mem_I_1_MEM0_mem_101_91_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_101_91_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_101_91_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_101_91_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_101_91_.port_a_first_bit_number =  91;
defparam mem_I_1_MEM0_mem_101_91_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_100_90_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_90)
);
defparam mem_I_1_MEM0_mem_100_90_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_100_90_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_100_90_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_100_90_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_100_90_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_100_90_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_100_90_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_100_90_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_100_90_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_100_90_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_100_90_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_100_90_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_100_90_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_100_90_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_100_90_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_100_90_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_100_90_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_100_90_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_100_90_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_100_90_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_100_90_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_100_90_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_100_90_.port_b_first_bit_number =  90;
defparam mem_I_1_MEM0_mem_100_90_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_100_90_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_100_90_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_100_90_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_100_90_.port_a_first_bit_number =  90;
defparam mem_I_1_MEM0_mem_100_90_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_99_89_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_89)
);
defparam mem_I_1_MEM0_mem_99_89_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_99_89_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_99_89_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_99_89_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_99_89_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_99_89_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_99_89_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_99_89_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_99_89_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_99_89_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_99_89_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_99_89_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_99_89_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_99_89_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_99_89_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_99_89_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_99_89_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_99_89_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_99_89_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_99_89_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_99_89_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_99_89_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_99_89_.port_b_first_bit_number =  89;
defparam mem_I_1_MEM0_mem_99_89_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_99_89_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_99_89_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_99_89_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_99_89_.port_a_first_bit_number =  89;
defparam mem_I_1_MEM0_mem_99_89_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_98_88_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_88)
);
defparam mem_I_1_MEM0_mem_98_88_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_98_88_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_98_88_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_98_88_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_98_88_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_98_88_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_98_88_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_98_88_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_98_88_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_98_88_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_98_88_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_98_88_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_98_88_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_98_88_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_98_88_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_98_88_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_98_88_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_98_88_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_98_88_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_98_88_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_98_88_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_98_88_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_98_88_.port_b_first_bit_number =  88;
defparam mem_I_1_MEM0_mem_98_88_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_98_88_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_98_88_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_98_88_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_98_88_.port_a_first_bit_number =  88;
defparam mem_I_1_MEM0_mem_98_88_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_97_87_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_87)
);
defparam mem_I_1_MEM0_mem_97_87_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_97_87_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_97_87_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_97_87_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_97_87_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_97_87_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_97_87_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_97_87_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_97_87_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_97_87_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_97_87_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_97_87_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_97_87_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_97_87_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_97_87_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_97_87_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_97_87_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_97_87_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_97_87_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_97_87_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_97_87_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_97_87_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_97_87_.port_b_first_bit_number =  87;
defparam mem_I_1_MEM0_mem_97_87_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_97_87_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_97_87_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_97_87_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_97_87_.port_a_first_bit_number =  87;
defparam mem_I_1_MEM0_mem_97_87_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_96_86_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_86)
);
defparam mem_I_1_MEM0_mem_96_86_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_96_86_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_96_86_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_96_86_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_96_86_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_96_86_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_96_86_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_96_86_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_96_86_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_96_86_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_96_86_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_96_86_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_96_86_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_96_86_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_96_86_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_96_86_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_96_86_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_96_86_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_96_86_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_96_86_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_96_86_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_96_86_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_96_86_.port_b_first_bit_number =  86;
defparam mem_I_1_MEM0_mem_96_86_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_96_86_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_96_86_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_96_86_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_96_86_.port_a_first_bit_number =  86;
defparam mem_I_1_MEM0_mem_96_86_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_95_85_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_85)
);
defparam mem_I_1_MEM0_mem_95_85_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_95_85_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_95_85_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_95_85_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_95_85_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_95_85_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_95_85_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_95_85_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_95_85_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_95_85_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_95_85_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_95_85_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_95_85_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_95_85_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_95_85_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_95_85_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_95_85_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_95_85_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_95_85_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_95_85_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_95_85_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_95_85_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_95_85_.port_b_first_bit_number =  85;
defparam mem_I_1_MEM0_mem_95_85_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_95_85_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_95_85_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_95_85_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_95_85_.port_a_first_bit_number =  85;
defparam mem_I_1_MEM0_mem_95_85_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_94_84_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_84)
);
defparam mem_I_1_MEM0_mem_94_84_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_94_84_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_94_84_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_94_84_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_94_84_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_94_84_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_94_84_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_94_84_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_94_84_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_94_84_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_94_84_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_94_84_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_94_84_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_94_84_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_94_84_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_94_84_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_94_84_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_94_84_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_94_84_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_94_84_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_94_84_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_94_84_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_94_84_.port_b_first_bit_number =  84;
defparam mem_I_1_MEM0_mem_94_84_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_94_84_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_94_84_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_94_84_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_94_84_.port_a_first_bit_number =  84;
defparam mem_I_1_MEM0_mem_94_84_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_93_83_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_83)
);
defparam mem_I_1_MEM0_mem_93_83_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_93_83_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_93_83_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_93_83_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_93_83_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_93_83_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_93_83_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_93_83_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_93_83_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_93_83_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_93_83_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_93_83_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_93_83_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_93_83_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_93_83_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_93_83_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_93_83_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_93_83_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_93_83_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_93_83_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_93_83_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_93_83_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_93_83_.port_b_first_bit_number =  83;
defparam mem_I_1_MEM0_mem_93_83_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_93_83_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_93_83_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_93_83_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_93_83_.port_a_first_bit_number =  83;
defparam mem_I_1_MEM0_mem_93_83_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_92_82_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_82)
);
defparam mem_I_1_MEM0_mem_92_82_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_92_82_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_92_82_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_92_82_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_92_82_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_92_82_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_92_82_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_92_82_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_92_82_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_92_82_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_92_82_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_92_82_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_92_82_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_92_82_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_92_82_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_92_82_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_92_82_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_92_82_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_92_82_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_92_82_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_92_82_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_92_82_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_92_82_.port_b_first_bit_number =  82;
defparam mem_I_1_MEM0_mem_92_82_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_92_82_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_92_82_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_92_82_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_92_82_.port_a_first_bit_number =  82;
defparam mem_I_1_MEM0_mem_92_82_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_91_81_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_81)
);
defparam mem_I_1_MEM0_mem_91_81_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_91_81_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_91_81_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_91_81_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_91_81_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_91_81_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_91_81_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_91_81_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_91_81_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_91_81_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_91_81_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_91_81_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_91_81_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_91_81_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_91_81_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_91_81_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_91_81_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_91_81_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_91_81_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_91_81_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_91_81_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_91_81_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_91_81_.port_b_first_bit_number =  81;
defparam mem_I_1_MEM0_mem_91_81_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_91_81_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_91_81_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_91_81_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_91_81_.port_a_first_bit_number =  81;
defparam mem_I_1_MEM0_mem_91_81_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_90_80_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_80)
);
defparam mem_I_1_MEM0_mem_90_80_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_90_80_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_90_80_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_90_80_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_90_80_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_90_80_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_90_80_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_90_80_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_90_80_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_90_80_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_90_80_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_90_80_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_90_80_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_90_80_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_90_80_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_90_80_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_90_80_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_90_80_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_90_80_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_90_80_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_90_80_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_90_80_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_90_80_.port_b_first_bit_number =  80;
defparam mem_I_1_MEM0_mem_90_80_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_90_80_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_90_80_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_90_80_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_90_80_.port_a_first_bit_number =  80;
defparam mem_I_1_MEM0_mem_90_80_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_89_79_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_79)
);
defparam mem_I_1_MEM0_mem_89_79_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_89_79_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_89_79_.mem_init0 = 16'b0000010011010011;
defparam mem_I_1_MEM0_mem_89_79_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_89_79_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_89_79_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_89_79_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_89_79_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_89_79_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_89_79_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_89_79_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_89_79_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_89_79_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_89_79_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_89_79_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_89_79_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_89_79_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_89_79_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_89_79_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_89_79_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_89_79_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_89_79_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_89_79_.port_b_first_bit_number =  79;
defparam mem_I_1_MEM0_mem_89_79_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_89_79_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_89_79_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_89_79_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_89_79_.port_a_first_bit_number =  79;
defparam mem_I_1_MEM0_mem_89_79_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_88_78_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_78)
);
defparam mem_I_1_MEM0_mem_88_78_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_88_78_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_88_78_.mem_init0 = 16'b0000101100101100;
defparam mem_I_1_MEM0_mem_88_78_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_88_78_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_88_78_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_88_78_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_88_78_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_88_78_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_88_78_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_88_78_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_88_78_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_88_78_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_88_78_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_88_78_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_88_78_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_88_78_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_88_78_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_88_78_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_88_78_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_88_78_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_88_78_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_88_78_.port_b_first_bit_number =  78;
defparam mem_I_1_MEM0_mem_88_78_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_88_78_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_88_78_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_88_78_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_88_78_.port_a_first_bit_number =  78;
defparam mem_I_1_MEM0_mem_88_78_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_87_77_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_77)
);
defparam mem_I_1_MEM0_mem_87_77_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_87_77_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_87_77_.mem_init0 = 16'b0000010011010011;
defparam mem_I_1_MEM0_mem_87_77_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_87_77_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_87_77_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_87_77_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_87_77_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_87_77_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_87_77_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_87_77_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_87_77_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_87_77_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_87_77_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_87_77_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_87_77_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_87_77_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_87_77_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_87_77_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_87_77_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_87_77_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_87_77_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_87_77_.port_b_first_bit_number =  77;
defparam mem_I_1_MEM0_mem_87_77_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_87_77_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_87_77_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_87_77_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_87_77_.port_a_first_bit_number =  77;
defparam mem_I_1_MEM0_mem_87_77_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_86_76_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_76)
);
defparam mem_I_1_MEM0_mem_86_76_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_86_76_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_86_76_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_86_76_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_86_76_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_86_76_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_86_76_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_86_76_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_86_76_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_86_76_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_86_76_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_86_76_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_86_76_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_86_76_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_86_76_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_86_76_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_86_76_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_86_76_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_86_76_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_86_76_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_86_76_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_86_76_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_86_76_.port_b_first_bit_number =  76;
defparam mem_I_1_MEM0_mem_86_76_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_86_76_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_86_76_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_86_76_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_86_76_.port_a_first_bit_number =  76;
defparam mem_I_1_MEM0_mem_86_76_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_85_75_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_75)
);
defparam mem_I_1_MEM0_mem_85_75_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_85_75_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_85_75_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_85_75_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_85_75_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_85_75_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_85_75_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_85_75_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_85_75_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_85_75_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_85_75_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_85_75_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_85_75_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_85_75_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_85_75_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_85_75_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_85_75_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_85_75_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_85_75_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_85_75_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_85_75_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_85_75_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_85_75_.port_b_first_bit_number =  75;
defparam mem_I_1_MEM0_mem_85_75_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_85_75_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_85_75_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_85_75_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_85_75_.port_a_first_bit_number =  75;
defparam mem_I_1_MEM0_mem_85_75_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_84_74_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_74)
);
defparam mem_I_1_MEM0_mem_84_74_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_84_74_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_84_74_.mem_init0 = 16'b0000010011010011;
defparam mem_I_1_MEM0_mem_84_74_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_84_74_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_84_74_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_84_74_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_84_74_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_84_74_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_84_74_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_84_74_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_84_74_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_84_74_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_84_74_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_84_74_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_84_74_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_84_74_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_84_74_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_84_74_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_84_74_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_84_74_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_84_74_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_84_74_.port_b_first_bit_number =  74;
defparam mem_I_1_MEM0_mem_84_74_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_84_74_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_84_74_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_84_74_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_84_74_.port_a_first_bit_number =  74;
defparam mem_I_1_MEM0_mem_84_74_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_83_73_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_73)
);
defparam mem_I_1_MEM0_mem_83_73_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_83_73_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_83_73_.mem_init0 = 16'b0000010011010011;
defparam mem_I_1_MEM0_mem_83_73_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_83_73_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_83_73_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_83_73_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_83_73_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_83_73_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_83_73_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_83_73_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_83_73_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_83_73_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_83_73_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_83_73_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_83_73_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_83_73_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_83_73_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_83_73_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_83_73_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_83_73_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_83_73_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_83_73_.port_b_first_bit_number =  73;
defparam mem_I_1_MEM0_mem_83_73_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_83_73_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_83_73_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_83_73_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_83_73_.port_a_first_bit_number =  73;
defparam mem_I_1_MEM0_mem_83_73_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_82_72_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_72)
);
defparam mem_I_1_MEM0_mem_82_72_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_82_72_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_82_72_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_82_72_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_82_72_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_82_72_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_82_72_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_82_72_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_82_72_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_82_72_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_82_72_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_82_72_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_82_72_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_82_72_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_82_72_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_82_72_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_82_72_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_82_72_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_82_72_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_82_72_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_82_72_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_82_72_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_82_72_.port_b_first_bit_number =  72;
defparam mem_I_1_MEM0_mem_82_72_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_82_72_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_82_72_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_82_72_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_82_72_.port_a_first_bit_number =  72;
defparam mem_I_1_MEM0_mem_82_72_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_81_71_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_71)
);
defparam mem_I_1_MEM0_mem_81_71_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_81_71_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_81_71_.mem_init0 = 16'b0000111000111000;
defparam mem_I_1_MEM0_mem_81_71_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_81_71_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_81_71_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_81_71_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_81_71_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_81_71_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_81_71_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_81_71_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_81_71_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_81_71_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_81_71_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_81_71_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_81_71_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_81_71_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_81_71_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_81_71_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_81_71_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_81_71_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_81_71_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_81_71_.port_b_first_bit_number =  71;
defparam mem_I_1_MEM0_mem_81_71_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_81_71_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_81_71_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_81_71_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_81_71_.port_a_first_bit_number =  71;
defparam mem_I_1_MEM0_mem_81_71_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_80_70_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_70)
);
defparam mem_I_1_MEM0_mem_80_70_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_80_70_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_80_70_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_80_70_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_80_70_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_80_70_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_80_70_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_80_70_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_80_70_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_80_70_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_80_70_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_80_70_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_80_70_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_80_70_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_80_70_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_80_70_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_80_70_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_80_70_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_80_70_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_80_70_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_80_70_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_80_70_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_80_70_.port_b_first_bit_number =  70;
defparam mem_I_1_MEM0_mem_80_70_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_80_70_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_80_70_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_80_70_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_80_70_.port_a_first_bit_number =  70;
defparam mem_I_1_MEM0_mem_80_70_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_79_69_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_69)
);
defparam mem_I_1_MEM0_mem_79_69_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_79_69_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_79_69_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_79_69_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_79_69_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_79_69_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_79_69_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_79_69_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_79_69_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_79_69_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_79_69_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_79_69_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_79_69_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_79_69_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_79_69_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_79_69_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_79_69_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_79_69_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_79_69_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_79_69_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_79_69_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_79_69_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_79_69_.port_b_first_bit_number =  69;
defparam mem_I_1_MEM0_mem_79_69_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_79_69_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_79_69_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_79_69_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_79_69_.port_a_first_bit_number =  69;
defparam mem_I_1_MEM0_mem_79_69_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_78_68_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_68)
);
defparam mem_I_1_MEM0_mem_78_68_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_78_68_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_78_68_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_78_68_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_78_68_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_78_68_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_78_68_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_78_68_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_78_68_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_78_68_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_78_68_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_78_68_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_78_68_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_78_68_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_78_68_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_78_68_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_78_68_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_78_68_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_78_68_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_78_68_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_78_68_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_78_68_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_78_68_.port_b_first_bit_number =  68;
defparam mem_I_1_MEM0_mem_78_68_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_78_68_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_78_68_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_78_68_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_78_68_.port_a_first_bit_number =  68;
defparam mem_I_1_MEM0_mem_78_68_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_77_67_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_67)
);
defparam mem_I_1_MEM0_mem_77_67_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_77_67_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_77_67_.mem_init0 = 16'b0000101100101100;
defparam mem_I_1_MEM0_mem_77_67_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_77_67_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_77_67_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_77_67_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_77_67_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_77_67_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_77_67_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_77_67_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_77_67_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_77_67_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_77_67_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_77_67_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_77_67_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_77_67_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_77_67_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_77_67_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_77_67_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_77_67_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_77_67_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_77_67_.port_b_first_bit_number =  67;
defparam mem_I_1_MEM0_mem_77_67_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_77_67_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_77_67_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_77_67_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_77_67_.port_a_first_bit_number =  67;
defparam mem_I_1_MEM0_mem_77_67_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_76_66_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_66)
);
defparam mem_I_1_MEM0_mem_76_66_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_76_66_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_76_66_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_76_66_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_76_66_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_76_66_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_76_66_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_76_66_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_76_66_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_76_66_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_76_66_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_76_66_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_76_66_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_76_66_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_76_66_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_76_66_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_76_66_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_76_66_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_76_66_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_76_66_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_76_66_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_76_66_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_76_66_.port_b_first_bit_number =  66;
defparam mem_I_1_MEM0_mem_76_66_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_76_66_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_76_66_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_76_66_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_76_66_.port_a_first_bit_number =  66;
defparam mem_I_1_MEM0_mem_76_66_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_75_65_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_65)
);
defparam mem_I_1_MEM0_mem_75_65_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_75_65_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_75_65_.mem_init0 = 16'b0000010111010111;
defparam mem_I_1_MEM0_mem_75_65_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_75_65_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_75_65_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_75_65_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_75_65_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_75_65_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_75_65_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_75_65_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_75_65_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_75_65_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_75_65_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_75_65_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_75_65_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_75_65_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_75_65_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_75_65_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_75_65_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_75_65_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_75_65_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_75_65_.port_b_first_bit_number =  65;
defparam mem_I_1_MEM0_mem_75_65_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_75_65_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_75_65_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_75_65_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_75_65_.port_a_first_bit_number =  65;
defparam mem_I_1_MEM0_mem_75_65_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_74_64_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_64)
);
defparam mem_I_1_MEM0_mem_74_64_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_74_64_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_74_64_.mem_init0 = 16'b0000101011101011;
defparam mem_I_1_MEM0_mem_74_64_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_74_64_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_74_64_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_74_64_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_74_64_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_74_64_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_74_64_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_74_64_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_74_64_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_74_64_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_74_64_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_74_64_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_74_64_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_74_64_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_74_64_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_74_64_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_74_64_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_74_64_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_74_64_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_74_64_.port_b_first_bit_number =  64;
defparam mem_I_1_MEM0_mem_74_64_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_74_64_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_74_64_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_74_64_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_74_64_.port_a_first_bit_number =  64;
defparam mem_I_1_MEM0_mem_74_64_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_73_63_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_63)
);
defparam mem_I_1_MEM0_mem_73_63_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_73_63_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_73_63_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_73_63_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_73_63_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_73_63_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_73_63_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_73_63_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_73_63_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_73_63_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_73_63_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_73_63_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_73_63_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_73_63_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_73_63_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_73_63_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_73_63_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_73_63_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_73_63_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_73_63_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_73_63_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_73_63_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_73_63_.port_b_first_bit_number =  63;
defparam mem_I_1_MEM0_mem_73_63_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_73_63_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_73_63_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_73_63_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_73_63_.port_a_first_bit_number =  63;
defparam mem_I_1_MEM0_mem_73_63_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_72_62_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_62)
);
defparam mem_I_1_MEM0_mem_72_62_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_72_62_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_72_62_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_72_62_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_72_62_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_72_62_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_72_62_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_72_62_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_72_62_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_72_62_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_72_62_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_72_62_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_72_62_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_72_62_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_72_62_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_72_62_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_72_62_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_72_62_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_72_62_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_72_62_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_72_62_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_72_62_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_72_62_.port_b_first_bit_number =  62;
defparam mem_I_1_MEM0_mem_72_62_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_72_62_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_72_62_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_72_62_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_72_62_.port_a_first_bit_number =  62;
defparam mem_I_1_MEM0_mem_72_62_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_71_61_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_61)
);
defparam mem_I_1_MEM0_mem_71_61_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_71_61_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_71_61_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_71_61_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_71_61_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_71_61_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_71_61_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_71_61_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_71_61_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_71_61_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_71_61_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_71_61_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_71_61_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_71_61_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_71_61_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_71_61_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_71_61_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_71_61_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_71_61_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_71_61_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_71_61_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_71_61_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_71_61_.port_b_first_bit_number =  61;
defparam mem_I_1_MEM0_mem_71_61_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_71_61_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_71_61_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_71_61_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_71_61_.port_a_first_bit_number =  61;
defparam mem_I_1_MEM0_mem_71_61_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_70_60_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_60)
);
defparam mem_I_1_MEM0_mem_70_60_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_70_60_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_70_60_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_70_60_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_70_60_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_70_60_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_70_60_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_70_60_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_70_60_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_70_60_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_70_60_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_70_60_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_70_60_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_70_60_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_70_60_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_70_60_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_70_60_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_70_60_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_70_60_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_70_60_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_70_60_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_70_60_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_70_60_.port_b_first_bit_number =  60;
defparam mem_I_1_MEM0_mem_70_60_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_70_60_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_70_60_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_70_60_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_70_60_.port_a_first_bit_number =  60;
defparam mem_I_1_MEM0_mem_70_60_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_69_59_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_59)
);
defparam mem_I_1_MEM0_mem_69_59_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_69_59_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_69_59_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_69_59_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_69_59_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_69_59_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_69_59_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_69_59_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_69_59_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_69_59_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_69_59_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_69_59_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_69_59_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_69_59_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_69_59_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_69_59_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_69_59_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_69_59_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_69_59_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_69_59_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_69_59_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_69_59_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_69_59_.port_b_first_bit_number =  59;
defparam mem_I_1_MEM0_mem_69_59_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_69_59_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_69_59_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_69_59_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_69_59_.port_a_first_bit_number =  59;
defparam mem_I_1_MEM0_mem_69_59_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_68_58_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_58)
);
defparam mem_I_1_MEM0_mem_68_58_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_68_58_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_68_58_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_68_58_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_68_58_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_68_58_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_68_58_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_68_58_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_68_58_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_68_58_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_68_58_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_68_58_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_68_58_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_68_58_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_68_58_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_68_58_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_68_58_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_68_58_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_68_58_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_68_58_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_68_58_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_68_58_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_68_58_.port_b_first_bit_number =  58;
defparam mem_I_1_MEM0_mem_68_58_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_68_58_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_68_58_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_68_58_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_68_58_.port_a_first_bit_number =  58;
defparam mem_I_1_MEM0_mem_68_58_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_67_57_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_57)
);
defparam mem_I_1_MEM0_mem_67_57_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_67_57_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_67_57_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_67_57_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_67_57_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_67_57_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_67_57_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_67_57_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_67_57_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_67_57_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_67_57_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_67_57_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_67_57_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_67_57_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_67_57_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_67_57_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_67_57_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_67_57_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_67_57_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_67_57_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_67_57_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_67_57_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_67_57_.port_b_first_bit_number =  57;
defparam mem_I_1_MEM0_mem_67_57_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_67_57_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_67_57_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_67_57_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_67_57_.port_a_first_bit_number =  57;
defparam mem_I_1_MEM0_mem_67_57_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_66_56_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_56)
);
defparam mem_I_1_MEM0_mem_66_56_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_66_56_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_66_56_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_66_56_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_66_56_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_66_56_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_66_56_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_66_56_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_66_56_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_66_56_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_66_56_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_66_56_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_66_56_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_66_56_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_66_56_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_66_56_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_66_56_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_66_56_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_66_56_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_66_56_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_66_56_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_66_56_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_66_56_.port_b_first_bit_number =  56;
defparam mem_I_1_MEM0_mem_66_56_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_66_56_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_66_56_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_66_56_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_66_56_.port_a_first_bit_number =  56;
defparam mem_I_1_MEM0_mem_66_56_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_65_55_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_55)
);
defparam mem_I_1_MEM0_mem_65_55_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_65_55_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_65_55_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_65_55_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_65_55_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_65_55_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_65_55_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_65_55_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_65_55_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_65_55_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_65_55_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_65_55_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_65_55_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_65_55_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_65_55_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_65_55_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_65_55_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_65_55_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_65_55_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_65_55_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_65_55_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_65_55_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_65_55_.port_b_first_bit_number =  55;
defparam mem_I_1_MEM0_mem_65_55_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_65_55_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_65_55_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_65_55_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_65_55_.port_a_first_bit_number =  55;
defparam mem_I_1_MEM0_mem_65_55_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_64_54_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_54)
);
defparam mem_I_1_MEM0_mem_64_54_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_64_54_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_64_54_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_64_54_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_64_54_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_64_54_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_64_54_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_64_54_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_64_54_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_64_54_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_64_54_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_64_54_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_64_54_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_64_54_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_64_54_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_64_54_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_64_54_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_64_54_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_64_54_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_64_54_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_64_54_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_64_54_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_64_54_.port_b_first_bit_number =  54;
defparam mem_I_1_MEM0_mem_64_54_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_64_54_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_64_54_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_64_54_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_64_54_.port_a_first_bit_number =  54;
defparam mem_I_1_MEM0_mem_64_54_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_63_53_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_53)
);
defparam mem_I_1_MEM0_mem_63_53_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_63_53_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_63_53_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_63_53_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_63_53_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_63_53_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_63_53_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_63_53_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_63_53_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_63_53_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_63_53_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_63_53_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_63_53_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_63_53_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_63_53_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_63_53_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_63_53_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_63_53_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_63_53_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_63_53_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_63_53_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_63_53_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_63_53_.port_b_first_bit_number =  53;
defparam mem_I_1_MEM0_mem_63_53_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_63_53_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_63_53_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_63_53_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_63_53_.port_a_first_bit_number =  53;
defparam mem_I_1_MEM0_mem_63_53_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_62_52_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_52)
);
defparam mem_I_1_MEM0_mem_62_52_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_62_52_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_62_52_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_62_52_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_62_52_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_62_52_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_62_52_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_62_52_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_62_52_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_62_52_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_62_52_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_62_52_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_62_52_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_62_52_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_62_52_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_62_52_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_62_52_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_62_52_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_62_52_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_62_52_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_62_52_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_62_52_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_62_52_.port_b_first_bit_number =  52;
defparam mem_I_1_MEM0_mem_62_52_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_62_52_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_62_52_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_62_52_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_62_52_.port_a_first_bit_number =  52;
defparam mem_I_1_MEM0_mem_62_52_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_61_51_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_51)
);
defparam mem_I_1_MEM0_mem_61_51_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_61_51_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_61_51_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_61_51_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_61_51_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_61_51_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_61_51_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_61_51_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_61_51_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_61_51_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_61_51_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_61_51_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_61_51_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_61_51_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_61_51_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_61_51_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_61_51_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_61_51_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_61_51_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_61_51_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_61_51_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_61_51_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_61_51_.port_b_first_bit_number =  51;
defparam mem_I_1_MEM0_mem_61_51_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_61_51_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_61_51_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_61_51_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_61_51_.port_a_first_bit_number =  51;
defparam mem_I_1_MEM0_mem_61_51_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_60_50_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_50)
);
defparam mem_I_1_MEM0_mem_60_50_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_60_50_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_60_50_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_60_50_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_60_50_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_60_50_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_60_50_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_60_50_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_60_50_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_60_50_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_60_50_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_60_50_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_60_50_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_60_50_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_60_50_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_60_50_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_60_50_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_60_50_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_60_50_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_60_50_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_60_50_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_60_50_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_60_50_.port_b_first_bit_number =  50;
defparam mem_I_1_MEM0_mem_60_50_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_60_50_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_60_50_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_60_50_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_60_50_.port_a_first_bit_number =  50;
defparam mem_I_1_MEM0_mem_60_50_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_59_49_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_49)
);
defparam mem_I_1_MEM0_mem_59_49_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_59_49_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_59_49_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_59_49_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_59_49_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_59_49_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_59_49_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_59_49_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_59_49_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_59_49_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_59_49_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_59_49_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_59_49_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_59_49_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_59_49_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_59_49_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_59_49_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_59_49_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_59_49_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_59_49_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_59_49_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_59_49_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_59_49_.port_b_first_bit_number =  49;
defparam mem_I_1_MEM0_mem_59_49_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_59_49_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_59_49_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_59_49_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_59_49_.port_a_first_bit_number =  49;
defparam mem_I_1_MEM0_mem_59_49_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_58_48_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_48)
);
defparam mem_I_1_MEM0_mem_58_48_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_58_48_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_58_48_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_58_48_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_58_48_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_58_48_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_58_48_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_58_48_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_58_48_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_58_48_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_58_48_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_58_48_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_58_48_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_58_48_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_58_48_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_58_48_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_58_48_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_58_48_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_58_48_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_58_48_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_58_48_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_58_48_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_58_48_.port_b_first_bit_number =  48;
defparam mem_I_1_MEM0_mem_58_48_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_58_48_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_58_48_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_58_48_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_58_48_.port_a_first_bit_number =  48;
defparam mem_I_1_MEM0_mem_58_48_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_57_47_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_47)
);
defparam mem_I_1_MEM0_mem_57_47_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_57_47_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_57_47_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_57_47_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_57_47_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_57_47_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_57_47_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_57_47_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_57_47_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_57_47_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_57_47_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_57_47_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_57_47_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_57_47_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_57_47_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_57_47_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_57_47_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_57_47_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_57_47_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_57_47_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_57_47_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_57_47_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_57_47_.port_b_first_bit_number =  47;
defparam mem_I_1_MEM0_mem_57_47_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_57_47_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_57_47_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_57_47_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_57_47_.port_a_first_bit_number =  47;
defparam mem_I_1_MEM0_mem_57_47_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_56_46_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_46)
);
defparam mem_I_1_MEM0_mem_56_46_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_56_46_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_56_46_.mem_init0 = 16'b0000001110001110;
defparam mem_I_1_MEM0_mem_56_46_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_56_46_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_56_46_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_56_46_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_56_46_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_56_46_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_56_46_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_56_46_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_56_46_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_56_46_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_56_46_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_56_46_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_56_46_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_56_46_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_56_46_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_56_46_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_56_46_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_56_46_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_56_46_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_56_46_.port_b_first_bit_number =  46;
defparam mem_I_1_MEM0_mem_56_46_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_56_46_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_56_46_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_56_46_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_56_46_.port_a_first_bit_number =  46;
defparam mem_I_1_MEM0_mem_56_46_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_55_45_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_45)
);
defparam mem_I_1_MEM0_mem_55_45_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_55_45_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_55_45_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_55_45_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_55_45_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_55_45_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_55_45_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_55_45_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_55_45_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_55_45_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_55_45_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_55_45_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_55_45_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_55_45_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_55_45_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_55_45_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_55_45_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_55_45_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_55_45_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_55_45_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_55_45_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_55_45_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_55_45_.port_b_first_bit_number =  45;
defparam mem_I_1_MEM0_mem_55_45_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_55_45_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_55_45_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_55_45_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_55_45_.port_a_first_bit_number =  45;
defparam mem_I_1_MEM0_mem_55_45_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_54_44_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_44)
);
defparam mem_I_1_MEM0_mem_54_44_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_54_44_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_54_44_.mem_init0 = 16'b0000100101100101;
defparam mem_I_1_MEM0_mem_54_44_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_54_44_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_54_44_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_54_44_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_54_44_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_54_44_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_54_44_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_54_44_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_54_44_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_54_44_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_54_44_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_54_44_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_54_44_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_54_44_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_54_44_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_54_44_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_54_44_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_54_44_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_54_44_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_54_44_.port_b_first_bit_number =  44;
defparam mem_I_1_MEM0_mem_54_44_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_54_44_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_54_44_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_54_44_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_54_44_.port_a_first_bit_number =  44;
defparam mem_I_1_MEM0_mem_54_44_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_53_43_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_43)
);
defparam mem_I_1_MEM0_mem_53_43_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_53_43_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_53_43_.mem_init0 = 16'b0000010011010011;
defparam mem_I_1_MEM0_mem_53_43_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_53_43_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_53_43_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_53_43_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_53_43_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_53_43_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_53_43_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_53_43_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_53_43_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_53_43_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_53_43_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_53_43_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_53_43_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_53_43_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_53_43_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_53_43_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_53_43_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_53_43_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_53_43_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_53_43_.port_b_first_bit_number =  43;
defparam mem_I_1_MEM0_mem_53_43_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_53_43_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_53_43_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_53_43_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_53_43_.port_a_first_bit_number =  43;
defparam mem_I_1_MEM0_mem_53_43_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_52_42_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_42)
);
defparam mem_I_1_MEM0_mem_52_42_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_52_42_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_52_42_.mem_init0 = 16'b0000000111000111;
defparam mem_I_1_MEM0_mem_52_42_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_52_42_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_52_42_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_52_42_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_52_42_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_52_42_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_52_42_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_52_42_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_52_42_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_52_42_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_52_42_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_52_42_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_52_42_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_52_42_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_52_42_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_52_42_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_52_42_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_52_42_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_52_42_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_52_42_.port_b_first_bit_number =  42;
defparam mem_I_1_MEM0_mem_52_42_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_52_42_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_52_42_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_52_42_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_52_42_.port_a_first_bit_number =  42;
defparam mem_I_1_MEM0_mem_52_42_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_51_41_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_41)
);
defparam mem_I_1_MEM0_mem_51_41_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_51_41_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_51_41_.mem_init0 = 16'b0000110001110001;
defparam mem_I_1_MEM0_mem_51_41_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_51_41_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_51_41_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_51_41_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_51_41_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_51_41_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_51_41_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_51_41_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_51_41_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_51_41_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_51_41_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_51_41_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_51_41_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_51_41_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_51_41_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_51_41_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_51_41_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_51_41_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_51_41_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_51_41_.port_b_first_bit_number =  41;
defparam mem_I_1_MEM0_mem_51_41_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_51_41_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_51_41_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_51_41_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_51_41_.port_a_first_bit_number =  41;
defparam mem_I_1_MEM0_mem_51_41_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_50_40_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_40)
);
defparam mem_I_1_MEM0_mem_50_40_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_50_40_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_50_40_.mem_init0 = 16'b0000001110001110;
defparam mem_I_1_MEM0_mem_50_40_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_50_40_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_50_40_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_50_40_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_50_40_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_50_40_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_50_40_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_50_40_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_50_40_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_50_40_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_50_40_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_50_40_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_50_40_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_50_40_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_50_40_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_50_40_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_50_40_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_50_40_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_50_40_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_50_40_.port_b_first_bit_number =  40;
defparam mem_I_1_MEM0_mem_50_40_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_50_40_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_50_40_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_50_40_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_50_40_.port_a_first_bit_number =  40;
defparam mem_I_1_MEM0_mem_50_40_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_49_39_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_39)
);
defparam mem_I_1_MEM0_mem_49_39_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_49_39_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_49_39_.mem_init0 = 16'b0000111000111000;
defparam mem_I_1_MEM0_mem_49_39_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_49_39_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_49_39_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_49_39_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_49_39_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_49_39_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_49_39_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_49_39_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_49_39_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_49_39_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_49_39_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_49_39_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_49_39_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_49_39_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_49_39_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_49_39_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_49_39_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_49_39_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_49_39_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_49_39_.port_b_first_bit_number =  39;
defparam mem_I_1_MEM0_mem_49_39_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_49_39_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_49_39_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_49_39_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_49_39_.port_a_first_bit_number =  39;
defparam mem_I_1_MEM0_mem_49_39_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_48_38_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_38)
);
defparam mem_I_1_MEM0_mem_48_38_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_48_38_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_48_38_.mem_init0 = 16'b0000101100101100;
defparam mem_I_1_MEM0_mem_48_38_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_48_38_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_48_38_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_48_38_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_48_38_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_48_38_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_48_38_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_48_38_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_48_38_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_48_38_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_48_38_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_48_38_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_48_38_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_48_38_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_48_38_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_48_38_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_48_38_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_48_38_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_48_38_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_48_38_.port_b_first_bit_number =  38;
defparam mem_I_1_MEM0_mem_48_38_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_48_38_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_48_38_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_48_38_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_48_38_.port_a_first_bit_number =  38;
defparam mem_I_1_MEM0_mem_48_38_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_47_37_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_37)
);
defparam mem_I_1_MEM0_mem_47_37_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_47_37_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_47_37_.mem_init0 = 16'b0000111000111000;
defparam mem_I_1_MEM0_mem_47_37_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_47_37_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_47_37_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_47_37_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_47_37_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_47_37_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_47_37_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_47_37_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_47_37_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_47_37_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_47_37_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_47_37_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_47_37_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_47_37_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_47_37_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_47_37_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_47_37_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_47_37_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_47_37_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_47_37_.port_b_first_bit_number =  37;
defparam mem_I_1_MEM0_mem_47_37_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_47_37_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_47_37_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_47_37_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_47_37_.port_a_first_bit_number =  37;
defparam mem_I_1_MEM0_mem_47_37_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_46_36_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_36)
);
defparam mem_I_1_MEM0_mem_46_36_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_46_36_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_46_36_.mem_init0 = 16'b0000111000111000;
defparam mem_I_1_MEM0_mem_46_36_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_46_36_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_46_36_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_46_36_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_46_36_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_46_36_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_46_36_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_46_36_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_46_36_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_46_36_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_46_36_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_46_36_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_46_36_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_46_36_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_46_36_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_46_36_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_46_36_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_46_36_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_46_36_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_46_36_.port_b_first_bit_number =  36;
defparam mem_I_1_MEM0_mem_46_36_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_46_36_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_46_36_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_46_36_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_46_36_.port_a_first_bit_number =  36;
defparam mem_I_1_MEM0_mem_46_36_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_45_35_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_35)
);
defparam mem_I_1_MEM0_mem_45_35_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_45_35_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_45_35_.mem_init0 = 16'b0000101101101101;
defparam mem_I_1_MEM0_mem_45_35_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_45_35_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_45_35_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_45_35_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_45_35_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_45_35_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_45_35_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_45_35_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_45_35_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_45_35_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_45_35_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_45_35_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_45_35_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_45_35_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_45_35_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_45_35_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_45_35_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_45_35_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_45_35_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_45_35_.port_b_first_bit_number =  35;
defparam mem_I_1_MEM0_mem_45_35_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_45_35_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_45_35_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_45_35_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_45_35_.port_a_first_bit_number =  35;
defparam mem_I_1_MEM0_mem_45_35_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_44_34_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_34)
);
defparam mem_I_1_MEM0_mem_44_34_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_44_34_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_44_34_.mem_init0 = 16'b0000100100100100;
defparam mem_I_1_MEM0_mem_44_34_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_44_34_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_44_34_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_44_34_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_44_34_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_44_34_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_44_34_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_44_34_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_44_34_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_44_34_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_44_34_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_44_34_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_44_34_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_44_34_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_44_34_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_44_34_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_44_34_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_44_34_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_44_34_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_44_34_.port_b_first_bit_number =  34;
defparam mem_I_1_MEM0_mem_44_34_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_44_34_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_44_34_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_44_34_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_44_34_.port_a_first_bit_number =  34;
defparam mem_I_1_MEM0_mem_44_34_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_43_33_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_33)
);
defparam mem_I_1_MEM0_mem_43_33_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_43_33_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_43_33_.mem_init0 = 16'b0000110010110010;
defparam mem_I_1_MEM0_mem_43_33_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_43_33_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_43_33_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_43_33_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_43_33_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_43_33_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_43_33_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_43_33_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_43_33_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_43_33_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_43_33_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_43_33_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_43_33_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_43_33_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_43_33_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_43_33_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_43_33_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_43_33_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_43_33_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_43_33_.port_b_first_bit_number =  33;
defparam mem_I_1_MEM0_mem_43_33_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_43_33_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_43_33_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_43_33_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_43_33_.port_a_first_bit_number =  33;
defparam mem_I_1_MEM0_mem_43_33_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_42_32_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_32)
);
defparam mem_I_1_MEM0_mem_42_32_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_42_32_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_42_32_.mem_init0 = 16'b0000010100010100;
defparam mem_I_1_MEM0_mem_42_32_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_42_32_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_42_32_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_42_32_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_42_32_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_42_32_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_42_32_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_42_32_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_42_32_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_42_32_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_42_32_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_42_32_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_42_32_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_42_32_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_42_32_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_42_32_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_42_32_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_42_32_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_42_32_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_42_32_.port_b_first_bit_number =  32;
defparam mem_I_1_MEM0_mem_42_32_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_42_32_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_42_32_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_42_32_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_42_32_.port_a_first_bit_number =  32;
defparam mem_I_1_MEM0_mem_42_32_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_41_31_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_31)
);
defparam mem_I_1_MEM0_mem_41_31_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_41_31_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_41_31_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_41_31_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_41_31_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_41_31_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_41_31_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_41_31_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_41_31_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_41_31_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_41_31_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_41_31_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_41_31_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_41_31_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_41_31_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_41_31_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_41_31_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_41_31_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_41_31_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_41_31_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_41_31_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_41_31_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_41_31_.port_b_first_bit_number =  31;
defparam mem_I_1_MEM0_mem_41_31_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_41_31_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_41_31_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_41_31_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_41_31_.port_a_first_bit_number =  31;
defparam mem_I_1_MEM0_mem_41_31_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_40_30_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_30)
);
defparam mem_I_1_MEM0_mem_40_30_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_40_30_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_40_30_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_40_30_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_40_30_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_40_30_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_40_30_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_40_30_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_40_30_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_40_30_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_40_30_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_40_30_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_40_30_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_40_30_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_40_30_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_40_30_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_40_30_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_40_30_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_40_30_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_40_30_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_40_30_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_40_30_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_40_30_.port_b_first_bit_number =  30;
defparam mem_I_1_MEM0_mem_40_30_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_40_30_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_40_30_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_40_30_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_40_30_.port_a_first_bit_number =  30;
defparam mem_I_1_MEM0_mem_40_30_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_39_29_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_29)
);
defparam mem_I_1_MEM0_mem_39_29_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_39_29_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_39_29_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_39_29_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_39_29_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_39_29_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_39_29_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_39_29_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_39_29_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_39_29_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_39_29_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_39_29_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_39_29_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_39_29_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_39_29_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_39_29_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_39_29_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_39_29_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_39_29_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_39_29_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_39_29_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_39_29_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_39_29_.port_b_first_bit_number =  29;
defparam mem_I_1_MEM0_mem_39_29_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_39_29_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_39_29_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_39_29_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_39_29_.port_a_first_bit_number =  29;
defparam mem_I_1_MEM0_mem_39_29_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_38_28_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_28)
);
defparam mem_I_1_MEM0_mem_38_28_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_38_28_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_38_28_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_38_28_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_38_28_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_38_28_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_38_28_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_38_28_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_38_28_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_38_28_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_38_28_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_38_28_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_38_28_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_38_28_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_38_28_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_38_28_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_38_28_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_38_28_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_38_28_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_38_28_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_38_28_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_38_28_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_38_28_.port_b_first_bit_number =  28;
defparam mem_I_1_MEM0_mem_38_28_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_38_28_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_38_28_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_38_28_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_38_28_.port_a_first_bit_number =  28;
defparam mem_I_1_MEM0_mem_38_28_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_37_27_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_27)
);
defparam mem_I_1_MEM0_mem_37_27_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_37_27_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_37_27_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_37_27_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_37_27_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_37_27_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_37_27_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_37_27_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_37_27_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_37_27_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_37_27_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_37_27_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_37_27_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_37_27_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_37_27_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_37_27_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_37_27_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_37_27_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_37_27_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_37_27_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_37_27_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_37_27_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_37_27_.port_b_first_bit_number =  27;
defparam mem_I_1_MEM0_mem_37_27_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_37_27_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_37_27_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_37_27_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_37_27_.port_a_first_bit_number =  27;
defparam mem_I_1_MEM0_mem_37_27_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_36_26_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_26)
);
defparam mem_I_1_MEM0_mem_36_26_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_36_26_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_36_26_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_36_26_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_36_26_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_36_26_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_36_26_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_36_26_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_36_26_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_36_26_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_36_26_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_36_26_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_36_26_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_36_26_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_36_26_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_36_26_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_36_26_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_36_26_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_36_26_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_36_26_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_36_26_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_36_26_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_36_26_.port_b_first_bit_number =  26;
defparam mem_I_1_MEM0_mem_36_26_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_36_26_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_36_26_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_36_26_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_36_26_.port_a_first_bit_number =  26;
defparam mem_I_1_MEM0_mem_36_26_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_35_25_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_25)
);
defparam mem_I_1_MEM0_mem_35_25_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_35_25_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_35_25_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_35_25_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_35_25_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_35_25_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_35_25_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_35_25_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_35_25_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_35_25_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_35_25_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_35_25_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_35_25_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_35_25_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_35_25_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_35_25_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_35_25_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_35_25_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_35_25_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_35_25_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_35_25_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_35_25_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_35_25_.port_b_first_bit_number =  25;
defparam mem_I_1_MEM0_mem_35_25_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_35_25_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_35_25_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_35_25_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_35_25_.port_a_first_bit_number =  25;
defparam mem_I_1_MEM0_mem_35_25_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_34_24_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_24)
);
defparam mem_I_1_MEM0_mem_34_24_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_34_24_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_34_24_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_34_24_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_34_24_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_34_24_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_34_24_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_34_24_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_34_24_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_34_24_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_34_24_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_34_24_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_34_24_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_34_24_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_34_24_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_34_24_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_34_24_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_34_24_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_34_24_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_34_24_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_34_24_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_34_24_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_34_24_.port_b_first_bit_number =  24;
defparam mem_I_1_MEM0_mem_34_24_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_34_24_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_34_24_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_34_24_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_34_24_.port_a_first_bit_number =  24;
defparam mem_I_1_MEM0_mem_34_24_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_33_23_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_23)
);
defparam mem_I_1_MEM0_mem_33_23_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_33_23_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_33_23_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_33_23_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_33_23_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_33_23_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_33_23_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_33_23_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_33_23_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_33_23_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_33_23_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_33_23_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_33_23_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_33_23_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_33_23_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_33_23_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_33_23_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_33_23_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_33_23_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_33_23_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_33_23_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_33_23_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_33_23_.port_b_first_bit_number =  23;
defparam mem_I_1_MEM0_mem_33_23_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_33_23_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_33_23_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_33_23_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_33_23_.port_a_first_bit_number =  23;
defparam mem_I_1_MEM0_mem_33_23_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_32_22_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_22)
);
defparam mem_I_1_MEM0_mem_32_22_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_32_22_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_32_22_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_32_22_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_32_22_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_32_22_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_32_22_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_32_22_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_32_22_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_32_22_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_32_22_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_32_22_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_32_22_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_32_22_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_32_22_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_32_22_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_32_22_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_32_22_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_32_22_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_32_22_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_32_22_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_32_22_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_32_22_.port_b_first_bit_number =  22;
defparam mem_I_1_MEM0_mem_32_22_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_32_22_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_32_22_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_32_22_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_32_22_.port_a_first_bit_number =  22;
defparam mem_I_1_MEM0_mem_32_22_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_31_21_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_21)
);
defparam mem_I_1_MEM0_mem_31_21_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_31_21_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_31_21_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_31_21_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_31_21_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_31_21_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_31_21_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_31_21_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_31_21_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_31_21_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_31_21_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_31_21_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_31_21_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_31_21_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_31_21_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_31_21_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_31_21_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_31_21_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_31_21_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_31_21_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_31_21_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_31_21_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_31_21_.port_b_first_bit_number =  21;
defparam mem_I_1_MEM0_mem_31_21_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_31_21_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_31_21_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_31_21_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_31_21_.port_a_first_bit_number =  21;
defparam mem_I_1_MEM0_mem_31_21_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_30_20_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_20)
);
defparam mem_I_1_MEM0_mem_30_20_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_30_20_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_30_20_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_30_20_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_30_20_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_30_20_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_30_20_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_30_20_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_30_20_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_30_20_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_30_20_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_30_20_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_30_20_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_30_20_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_30_20_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_30_20_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_30_20_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_30_20_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_30_20_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_30_20_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_30_20_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_30_20_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_30_20_.port_b_first_bit_number =  20;
defparam mem_I_1_MEM0_mem_30_20_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_30_20_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_30_20_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_30_20_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_30_20_.port_a_first_bit_number =  20;
defparam mem_I_1_MEM0_mem_30_20_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_29_19_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_19)
);
defparam mem_I_1_MEM0_mem_29_19_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_29_19_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_29_19_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_29_19_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_29_19_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_29_19_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_29_19_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_29_19_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_29_19_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_29_19_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_29_19_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_29_19_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_29_19_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_29_19_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_29_19_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_29_19_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_29_19_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_29_19_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_29_19_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_29_19_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_29_19_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_29_19_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_29_19_.port_b_first_bit_number =  19;
defparam mem_I_1_MEM0_mem_29_19_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_29_19_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_29_19_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_29_19_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_29_19_.port_a_first_bit_number =  19;
defparam mem_I_1_MEM0_mem_29_19_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_28_18_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_18)
);
defparam mem_I_1_MEM0_mem_28_18_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_28_18_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_28_18_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_28_18_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_28_18_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_28_18_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_28_18_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_28_18_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_28_18_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_28_18_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_28_18_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_28_18_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_28_18_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_28_18_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_28_18_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_28_18_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_28_18_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_28_18_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_28_18_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_28_18_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_28_18_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_28_18_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_28_18_.port_b_first_bit_number =  18;
defparam mem_I_1_MEM0_mem_28_18_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_28_18_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_28_18_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_28_18_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_28_18_.port_a_first_bit_number =  18;
defparam mem_I_1_MEM0_mem_28_18_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_27_17_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_17)
);
defparam mem_I_1_MEM0_mem_27_17_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_27_17_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_27_17_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_27_17_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_27_17_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_27_17_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_27_17_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_27_17_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_27_17_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_27_17_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_27_17_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_27_17_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_27_17_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_27_17_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_27_17_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_27_17_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_27_17_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_27_17_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_27_17_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_27_17_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_27_17_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_27_17_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_27_17_.port_b_first_bit_number =  17;
defparam mem_I_1_MEM0_mem_27_17_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_27_17_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_27_17_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_27_17_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_27_17_.port_a_first_bit_number =  17;
defparam mem_I_1_MEM0_mem_27_17_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_26_16_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_16)
);
defparam mem_I_1_MEM0_mem_26_16_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_26_16_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_26_16_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_26_16_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_26_16_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_26_16_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_26_16_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_26_16_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_26_16_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_26_16_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_26_16_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_26_16_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_26_16_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_26_16_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_26_16_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_26_16_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_26_16_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_26_16_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_26_16_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_26_16_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_26_16_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_26_16_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_26_16_.port_b_first_bit_number =  16;
defparam mem_I_1_MEM0_mem_26_16_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_26_16_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_26_16_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_26_16_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_26_16_.port_a_first_bit_number =  16;
defparam mem_I_1_MEM0_mem_26_16_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_25_15_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_15)
);
defparam mem_I_1_MEM0_mem_25_15_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_25_15_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_25_15_.mem_init0 = 16'b0000000101000101;
defparam mem_I_1_MEM0_mem_25_15_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_25_15_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_25_15_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_25_15_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_25_15_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_25_15_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_25_15_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_25_15_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_25_15_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_25_15_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_25_15_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_25_15_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_25_15_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_25_15_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_25_15_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_25_15_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_25_15_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_25_15_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_25_15_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_25_15_.port_b_first_bit_number =  15;
defparam mem_I_1_MEM0_mem_25_15_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_25_15_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_25_15_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_25_15_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_25_15_.port_a_first_bit_number =  15;
defparam mem_I_1_MEM0_mem_25_15_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_24_14_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_14)
);
defparam mem_I_1_MEM0_mem_24_14_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_24_14_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_24_14_.mem_init0 = 16'b0000010001010001;
defparam mem_I_1_MEM0_mem_24_14_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_24_14_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_24_14_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_24_14_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_24_14_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_24_14_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_24_14_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_24_14_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_24_14_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_24_14_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_24_14_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_24_14_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_24_14_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_24_14_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_24_14_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_24_14_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_24_14_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_24_14_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_24_14_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_24_14_.port_b_first_bit_number =  14;
defparam mem_I_1_MEM0_mem_24_14_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_24_14_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_24_14_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_24_14_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_24_14_.port_a_first_bit_number =  14;
defparam mem_I_1_MEM0_mem_24_14_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_23_13_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_13)
);
defparam mem_I_1_MEM0_mem_23_13_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_23_13_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_23_13_.mem_init0 = 16'b0000000101000101;
defparam mem_I_1_MEM0_mem_23_13_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_23_13_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_23_13_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_23_13_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_23_13_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_23_13_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_23_13_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_23_13_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_23_13_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_23_13_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_23_13_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_23_13_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_23_13_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_23_13_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_23_13_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_23_13_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_23_13_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_23_13_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_23_13_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_23_13_.port_b_first_bit_number =  13;
defparam mem_I_1_MEM0_mem_23_13_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_23_13_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_23_13_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_23_13_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_23_13_.port_a_first_bit_number =  13;
defparam mem_I_1_MEM0_mem_23_13_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_22_12_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_12)
);
defparam mem_I_1_MEM0_mem_22_12_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_22_12_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_22_12_.mem_init0 = 16'b0000011000011000;
defparam mem_I_1_MEM0_mem_22_12_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_22_12_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_22_12_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_22_12_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_22_12_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_22_12_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_22_12_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_22_12_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_22_12_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_22_12_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_22_12_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_22_12_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_22_12_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_22_12_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_22_12_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_22_12_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_22_12_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_22_12_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_22_12_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_22_12_.port_b_first_bit_number =  12;
defparam mem_I_1_MEM0_mem_22_12_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_22_12_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_22_12_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_22_12_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_22_12_.port_a_first_bit_number =  12;
defparam mem_I_1_MEM0_mem_22_12_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_21_11_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_11)
);
defparam mem_I_1_MEM0_mem_21_11_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_21_11_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_21_11_.mem_init0 = 16'b0000010001010001;
defparam mem_I_1_MEM0_mem_21_11_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_21_11_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_21_11_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_21_11_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_21_11_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_21_11_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_21_11_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_21_11_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_21_11_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_21_11_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_21_11_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_21_11_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_21_11_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_21_11_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_21_11_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_21_11_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_21_11_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_21_11_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_21_11_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_21_11_.port_b_first_bit_number =  11;
defparam mem_I_1_MEM0_mem_21_11_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_21_11_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_21_11_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_21_11_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_21_11_.port_a_first_bit_number =  11;
defparam mem_I_1_MEM0_mem_21_11_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_20_10_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_10)
);
defparam mem_I_1_MEM0_mem_20_10_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_20_10_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_20_10_.mem_init0 = 16'b0000010001010001;
defparam mem_I_1_MEM0_mem_20_10_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_20_10_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_20_10_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_20_10_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_20_10_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_20_10_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_20_10_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_20_10_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_20_10_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_20_10_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_20_10_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_20_10_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_20_10_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_20_10_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_20_10_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_20_10_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_20_10_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_20_10_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_20_10_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_20_10_.port_b_first_bit_number =  10;
defparam mem_I_1_MEM0_mem_20_10_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_20_10_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_20_10_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_20_10_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_20_10_.port_a_first_bit_number =  10;
defparam mem_I_1_MEM0_mem_20_10_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_19_9_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_9)
);
defparam mem_I_1_MEM0_mem_19_9_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_19_9_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_19_9_.mem_init0 = 16'b0000000101000101;
defparam mem_I_1_MEM0_mem_19_9_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_19_9_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_19_9_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_19_9_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_19_9_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_19_9_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_19_9_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_19_9_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_19_9_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_19_9_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_19_9_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_19_9_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_19_9_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_19_9_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_19_9_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_19_9_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_19_9_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_19_9_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_19_9_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_19_9_.port_b_first_bit_number =  9;
defparam mem_I_1_MEM0_mem_19_9_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_19_9_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_19_9_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_19_9_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_19_9_.port_a_first_bit_number =  9;
defparam mem_I_1_MEM0_mem_19_9_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_18_8_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_8)
);
defparam mem_I_1_MEM0_mem_18_8_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_18_8_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_18_8_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_18_8_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_18_8_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_18_8_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_18_8_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_18_8_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_18_8_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_18_8_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_18_8_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_18_8_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_18_8_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_18_8_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_18_8_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_18_8_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_18_8_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_18_8_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_18_8_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_18_8_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_18_8_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_18_8_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_18_8_.port_b_first_bit_number =  8;
defparam mem_I_1_MEM0_mem_18_8_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_18_8_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_18_8_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_18_8_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_18_8_.port_a_first_bit_number =  8;
defparam mem_I_1_MEM0_mem_18_8_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_17_7_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_7)
);
defparam mem_I_1_MEM0_mem_17_7_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_17_7_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_17_7_.mem_init0 = 16'b0000000101000101;
defparam mem_I_1_MEM0_mem_17_7_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_17_7_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_17_7_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_17_7_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_17_7_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_17_7_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_17_7_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_17_7_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_17_7_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_17_7_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_17_7_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_17_7_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_17_7_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_17_7_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_17_7_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_17_7_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_17_7_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_17_7_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_17_7_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_17_7_.port_b_first_bit_number =  7;
defparam mem_I_1_MEM0_mem_17_7_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_17_7_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_17_7_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_17_7_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_17_7_.port_a_first_bit_number =  7;
defparam mem_I_1_MEM0_mem_17_7_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_16_6_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_6)
);
defparam mem_I_1_MEM0_mem_16_6_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_16_6_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_16_6_.mem_init0 = 16'b0000010001010001;
defparam mem_I_1_MEM0_mem_16_6_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_16_6_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_16_6_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_16_6_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_16_6_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_16_6_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_16_6_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_16_6_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_16_6_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_16_6_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_16_6_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_16_6_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_16_6_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_16_6_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_16_6_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_16_6_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_16_6_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_16_6_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_16_6_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_16_6_.port_b_first_bit_number =  6;
defparam mem_I_1_MEM0_mem_16_6_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_16_6_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_16_6_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_16_6_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_16_6_.port_a_first_bit_number =  6;
defparam mem_I_1_MEM0_mem_16_6_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_15_5_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_5)
);
defparam mem_I_1_MEM0_mem_15_5_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_15_5_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_15_5_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_15_5_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_15_5_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_15_5_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_15_5_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_15_5_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_15_5_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_15_5_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_15_5_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_15_5_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_15_5_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_15_5_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_15_5_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_15_5_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_15_5_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_15_5_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_15_5_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_15_5_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_15_5_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_15_5_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_15_5_.port_b_first_bit_number =  5;
defparam mem_I_1_MEM0_mem_15_5_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_15_5_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_15_5_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_15_5_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_15_5_.port_a_first_bit_number =  5;
defparam mem_I_1_MEM0_mem_15_5_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_14_4_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_4)
);
defparam mem_I_1_MEM0_mem_14_4_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_14_4_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_14_4_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_14_4_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_14_4_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_14_4_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_14_4_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_14_4_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_14_4_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_14_4_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_14_4_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_14_4_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_14_4_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_14_4_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_14_4_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_14_4_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_14_4_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_14_4_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_14_4_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_14_4_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_14_4_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_14_4_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_14_4_.port_b_first_bit_number =  4;
defparam mem_I_1_MEM0_mem_14_4_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_14_4_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_14_4_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_14_4_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_14_4_.port_a_first_bit_number =  4;
defparam mem_I_1_MEM0_mem_14_4_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_13_3_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_3)
);
defparam mem_I_1_MEM0_mem_13_3_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_13_3_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_13_3_.mem_init0 = 16'b0000010001010001;
defparam mem_I_1_MEM0_mem_13_3_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_13_3_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_13_3_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_13_3_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_13_3_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_13_3_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_13_3_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_13_3_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_13_3_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_13_3_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_13_3_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_13_3_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_13_3_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_13_3_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_13_3_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_13_3_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_13_3_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_13_3_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_13_3_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_13_3_.port_b_first_bit_number =  3;
defparam mem_I_1_MEM0_mem_13_3_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_13_3_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_13_3_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_13_3_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_13_3_.port_a_first_bit_number =  3;
defparam mem_I_1_MEM0_mem_13_3_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_12_2_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_2)
);
defparam mem_I_1_MEM0_mem_12_2_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_12_2_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_12_2_.mem_init0 = 16'b0000001100001100;
defparam mem_I_1_MEM0_mem_12_2_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_12_2_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_12_2_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_12_2_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_12_2_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_12_2_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_12_2_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_12_2_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_12_2_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_12_2_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_12_2_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_12_2_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_12_2_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_12_2_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_12_2_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_12_2_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_12_2_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_12_2_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_12_2_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_12_2_.port_b_first_bit_number =  2;
defparam mem_I_1_MEM0_mem_12_2_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_12_2_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_12_2_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_12_2_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_12_2_.port_a_first_bit_number =  2;
defparam mem_I_1_MEM0_mem_12_2_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_11_1_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_1)
);
defparam mem_I_1_MEM0_mem_11_1_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_11_1_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_11_1_.mem_init0 = 16'b0000000101000101;
defparam mem_I_1_MEM0_mem_11_1_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_11_1_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_11_1_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_11_1_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_11_1_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_11_1_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_11_1_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_11_1_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_11_1_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_11_1_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_11_1_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_11_1_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_11_1_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_11_1_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_11_1_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_11_1_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_11_1_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_11_1_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_11_1_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_11_1_.port_b_first_bit_number =  1;
defparam mem_I_1_MEM0_mem_11_1_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_11_1_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_11_1_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_11_1_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_11_1_.port_a_first_bit_number =  1;
defparam mem_I_1_MEM0_mem_11_1_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_10_0_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_0)
);
defparam mem_I_1_MEM0_mem_10_0_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_10_0_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_10_0_.mem_init0 = 16'b0000011101011101;
defparam mem_I_1_MEM0_mem_10_0_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_10_0_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_10_0_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_10_0_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_10_0_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_10_0_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_10_0_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_10_0_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_10_0_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_10_0_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_10_0_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_10_0_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_10_0_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_10_0_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_10_0_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_10_0_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_10_0_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_10_0_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_10_0_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_10_0_.port_b_first_bit_number =  0;
defparam mem_I_1_MEM0_mem_10_0_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_10_0_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_10_0_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_10_0_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_10_0_.port_a_first_bit_number =  0;
defparam mem_I_1_MEM0_mem_10_0_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_130_120_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_120)
);
defparam mem_I_1_MEM0_mem_130_120_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_130_120_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_130_120_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_130_120_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_130_120_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_130_120_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_130_120_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_130_120_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_130_120_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_130_120_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_130_120_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_130_120_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_130_120_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_130_120_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_130_120_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_130_120_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_130_120_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_130_120_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_130_120_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_130_120_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_130_120_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_130_120_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_130_120_.port_b_first_bit_number =  120;
defparam mem_I_1_MEM0_mem_130_120_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_130_120_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_130_120_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_130_120_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_130_120_.port_a_first_bit_number =  120;
defparam mem_I_1_MEM0_mem_130_120_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_129_119_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_119)
);
defparam mem_I_1_MEM0_mem_129_119_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_129_119_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_129_119_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_129_119_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_129_119_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_129_119_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_129_119_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_129_119_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_129_119_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_129_119_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_129_119_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_129_119_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_129_119_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_129_119_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_129_119_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_129_119_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_129_119_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_129_119_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_129_119_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_129_119_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_129_119_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_129_119_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_129_119_.port_b_first_bit_number =  119;
defparam mem_I_1_MEM0_mem_129_119_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_129_119_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_129_119_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_129_119_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_129_119_.port_a_first_bit_number =  119;
defparam mem_I_1_MEM0_mem_129_119_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_128_118_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_118)
);
defparam mem_I_1_MEM0_mem_128_118_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_128_118_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_128_118_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_128_118_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_128_118_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_128_118_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_128_118_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_128_118_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_128_118_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_128_118_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_128_118_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_128_118_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_128_118_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_128_118_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_128_118_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_128_118_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_128_118_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_128_118_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_128_118_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_128_118_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_128_118_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_128_118_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_128_118_.port_b_first_bit_number =  118;
defparam mem_I_1_MEM0_mem_128_118_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_128_118_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_128_118_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_128_118_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_128_118_.port_a_first_bit_number =  118;
defparam mem_I_1_MEM0_mem_128_118_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_127_117_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_117)
);
defparam mem_I_1_MEM0_mem_127_117_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_127_117_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_127_117_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_127_117_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_127_117_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_127_117_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_127_117_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_127_117_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_127_117_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_127_117_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_127_117_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_127_117_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_127_117_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_127_117_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_127_117_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_127_117_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_127_117_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_127_117_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_127_117_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_127_117_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_127_117_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_127_117_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_127_117_.port_b_first_bit_number =  117;
defparam mem_I_1_MEM0_mem_127_117_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_127_117_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_127_117_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_127_117_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_127_117_.port_a_first_bit_number =  117;
defparam mem_I_1_MEM0_mem_127_117_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_126_116_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_116)
);
defparam mem_I_1_MEM0_mem_126_116_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_126_116_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_126_116_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_126_116_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_126_116_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_126_116_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_126_116_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_126_116_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_126_116_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_126_116_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_126_116_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_126_116_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_126_116_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_126_116_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_126_116_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_126_116_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_126_116_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_126_116_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_126_116_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_126_116_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_126_116_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_126_116_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_126_116_.port_b_first_bit_number =  116;
defparam mem_I_1_MEM0_mem_126_116_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_126_116_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_126_116_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_126_116_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_126_116_.port_a_first_bit_number =  116;
defparam mem_I_1_MEM0_mem_126_116_.lpm_type =  "cyclonev_ram_block";
// @17:62
  cyclonev_ram_block mem_I_1_MEM0_mem_125_115_ (
	.portadatain(GND),
	.portaaddr({GND, GND, GND, GND}),
	.portawe(GND),
	.portbaddr({addr_streamer_mem_3, addr_streamer_mem_2, addr_streamer_mem_1, addr_streamer_mem_0}),
	.portbre(VCC),
	.clk0(clock_c),
	.ena0(state_d_0),
	.ena2(VCC),
	.clr1(reset_c),
	.portbdataout(instruction_read_c_115)
);
defparam mem_I_1_MEM0_mem_125_115_.logical_ram_name =  "MEM0.mem.I_1.MEM0_ALTSYNCRAM_1";
defparam mem_I_1_MEM0_mem_125_115_.init_file_layout =  "port_a";
defparam mem_I_1_MEM0_mem_125_115_.mem_init0 = 16'b0000000100101110;
defparam mem_I_1_MEM0_mem_125_115_.port_b_data_out_clear =  "clear1";
defparam mem_I_1_MEM0_mem_125_115_.clk0_output_clock_enable =  "ena0";
defparam mem_I_1_MEM0_mem_125_115_.clk0_core_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_125_115_.clk0_input_clock_enable =  "ena2";
defparam mem_I_1_MEM0_mem_125_115_.init_file =  "proj_1_MEM0_mem_383_0_.hex";
defparam mem_I_1_MEM0_mem_125_115_.port_b_read_enable_clock =  "clock0";
defparam mem_I_1_MEM0_mem_125_115_.port_b_address_clock =  "clock0";
defparam mem_I_1_MEM0_mem_125_115_.port_b_data_out_clock =  "clock0";
defparam mem_I_1_MEM0_mem_125_115_.mixed_port_feed_through_mode =  "dont_care";
defparam mem_I_1_MEM0_mem_125_115_.port_b_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_125_115_.port_b_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_125_115_.operation_mode =  "dual_port";
defparam mem_I_1_MEM0_mem_125_115_.port_a_logical_ram_width =  384;
defparam mem_I_1_MEM0_mem_125_115_.port_a_logical_ram_depth =  16;
defparam mem_I_1_MEM0_mem_125_115_.ram_block_type =  "auto";
defparam mem_I_1_MEM0_mem_125_115_.port_b_address_width =  4;
defparam mem_I_1_MEM0_mem_125_115_.port_b_data_width =  1;
defparam mem_I_1_MEM0_mem_125_115_.port_b_last_address =  15;
defparam mem_I_1_MEM0_mem_125_115_.port_b_first_address =  0;
defparam mem_I_1_MEM0_mem_125_115_.port_b_first_bit_number =  115;
defparam mem_I_1_MEM0_mem_125_115_.port_a_data_width =  1;
defparam mem_I_1_MEM0_mem_125_115_.port_a_last_address =  15;
defparam mem_I_1_MEM0_mem_125_115_.port_a_address_width =  4;
defparam mem_I_1_MEM0_mem_125_115_.port_a_first_address =  0;
defparam mem_I_1_MEM0_mem_125_115_.port_a_first_bit_number =  115;
defparam mem_I_1_MEM0_mem_125_115_.lpm_type =  "cyclonev_ram_block";
endmodule /* sramb_16s_12s_384s */

// VQM4.1+ 
module ray_tracer_top (
  clock,
  reset,
  in_wr_en,
  ray_in,
  in_full,
  instruction_read
)
;

/*  Synopsys
.origName=ray_tracer_top
.langParams="D_BITS Q_BITS M_BITS"
D_BITS=32
Q_BITS=10
M_BITS=12
 */
input clock ;
input reset ;
input in_wr_en ;
input [191:0] ray_in ;
output in_full ;
output [575:0] instruction_read ;
wire clock ;
wire reset ;
wire in_wr_en ;
wire in_full ;
wire [575:0] instruction_read_c;
wire [191:0] ray_in_c;
wire [3:0] addr_streamer_mem;
wire [2:2] STREAMER0_state_d;
wire GND ;
wire VCC ;
wire clock_c ;
wire reset_c ;
wire in_wr_en_c ;
wire reset_in_RNIPCR1 ;
wire INPUT_RAY_FIFO_empty_i ;
wire STREAMER0_state_1160_d ;
wire in_full_c ;
wire rd_streamer_fifo0 ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
  assign  reset_in_RNIPCR1 = ~ reset_c;
// @15:12
  cyclonev_io_ibuf ray_in_in_191_ (
	.o(ray_in_c[191]),
	.i(ray_in[191]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_190_ (
	.o(ray_in_c[190]),
	.i(ray_in[190]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_189_ (
	.o(ray_in_c[189]),
	.i(ray_in[189]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_188_ (
	.o(ray_in_c[188]),
	.i(ray_in[188]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_187_ (
	.o(ray_in_c[187]),
	.i(ray_in[187]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_186_ (
	.o(ray_in_c[186]),
	.i(ray_in[186]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_185_ (
	.o(ray_in_c[185]),
	.i(ray_in[185]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_184_ (
	.o(ray_in_c[184]),
	.i(ray_in[184]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_183_ (
	.o(ray_in_c[183]),
	.i(ray_in[183]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_182_ (
	.o(ray_in_c[182]),
	.i(ray_in[182]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_181_ (
	.o(ray_in_c[181]),
	.i(ray_in[181]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_180_ (
	.o(ray_in_c[180]),
	.i(ray_in[180]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_179_ (
	.o(ray_in_c[179]),
	.i(ray_in[179]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_178_ (
	.o(ray_in_c[178]),
	.i(ray_in[178]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_177_ (
	.o(ray_in_c[177]),
	.i(ray_in[177]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_176_ (
	.o(ray_in_c[176]),
	.i(ray_in[176]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_175_ (
	.o(ray_in_c[175]),
	.i(ray_in[175]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_174_ (
	.o(ray_in_c[174]),
	.i(ray_in[174]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_173_ (
	.o(ray_in_c[173]),
	.i(ray_in[173]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_172_ (
	.o(ray_in_c[172]),
	.i(ray_in[172]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_171_ (
	.o(ray_in_c[171]),
	.i(ray_in[171]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_170_ (
	.o(ray_in_c[170]),
	.i(ray_in[170]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_169_ (
	.o(ray_in_c[169]),
	.i(ray_in[169]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_168_ (
	.o(ray_in_c[168]),
	.i(ray_in[168]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_167_ (
	.o(ray_in_c[167]),
	.i(ray_in[167]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_166_ (
	.o(ray_in_c[166]),
	.i(ray_in[166]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_165_ (
	.o(ray_in_c[165]),
	.i(ray_in[165]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_164_ (
	.o(ray_in_c[164]),
	.i(ray_in[164]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_163_ (
	.o(ray_in_c[163]),
	.i(ray_in[163]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_162_ (
	.o(ray_in_c[162]),
	.i(ray_in[162]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_161_ (
	.o(ray_in_c[161]),
	.i(ray_in[161]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_160_ (
	.o(ray_in_c[160]),
	.i(ray_in[160]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_159_ (
	.o(ray_in_c[159]),
	.i(ray_in[159]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_158_ (
	.o(ray_in_c[158]),
	.i(ray_in[158]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_157_ (
	.o(ray_in_c[157]),
	.i(ray_in[157]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_156_ (
	.o(ray_in_c[156]),
	.i(ray_in[156]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_155_ (
	.o(ray_in_c[155]),
	.i(ray_in[155]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_154_ (
	.o(ray_in_c[154]),
	.i(ray_in[154]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_153_ (
	.o(ray_in_c[153]),
	.i(ray_in[153]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_152_ (
	.o(ray_in_c[152]),
	.i(ray_in[152]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_151_ (
	.o(ray_in_c[151]),
	.i(ray_in[151]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_150_ (
	.o(ray_in_c[150]),
	.i(ray_in[150]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_149_ (
	.o(ray_in_c[149]),
	.i(ray_in[149]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_148_ (
	.o(ray_in_c[148]),
	.i(ray_in[148]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_147_ (
	.o(ray_in_c[147]),
	.i(ray_in[147]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_146_ (
	.o(ray_in_c[146]),
	.i(ray_in[146]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_145_ (
	.o(ray_in_c[145]),
	.i(ray_in[145]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_144_ (
	.o(ray_in_c[144]),
	.i(ray_in[144]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_143_ (
	.o(ray_in_c[143]),
	.i(ray_in[143]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_142_ (
	.o(ray_in_c[142]),
	.i(ray_in[142]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_141_ (
	.o(ray_in_c[141]),
	.i(ray_in[141]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_140_ (
	.o(ray_in_c[140]),
	.i(ray_in[140]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_139_ (
	.o(ray_in_c[139]),
	.i(ray_in[139]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_138_ (
	.o(ray_in_c[138]),
	.i(ray_in[138]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_137_ (
	.o(ray_in_c[137]),
	.i(ray_in[137]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_136_ (
	.o(ray_in_c[136]),
	.i(ray_in[136]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_135_ (
	.o(ray_in_c[135]),
	.i(ray_in[135]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_134_ (
	.o(ray_in_c[134]),
	.i(ray_in[134]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_133_ (
	.o(ray_in_c[133]),
	.i(ray_in[133]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_132_ (
	.o(ray_in_c[132]),
	.i(ray_in[132]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_131_ (
	.o(ray_in_c[131]),
	.i(ray_in[131]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_130_ (
	.o(ray_in_c[130]),
	.i(ray_in[130]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_129_ (
	.o(ray_in_c[129]),
	.i(ray_in[129]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_128_ (
	.o(ray_in_c[128]),
	.i(ray_in[128]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_127_ (
	.o(ray_in_c[127]),
	.i(ray_in[127]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_126_ (
	.o(ray_in_c[126]),
	.i(ray_in[126]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_125_ (
	.o(ray_in_c[125]),
	.i(ray_in[125]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_124_ (
	.o(ray_in_c[124]),
	.i(ray_in[124]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_123_ (
	.o(ray_in_c[123]),
	.i(ray_in[123]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_122_ (
	.o(ray_in_c[122]),
	.i(ray_in[122]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_121_ (
	.o(ray_in_c[121]),
	.i(ray_in[121]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_120_ (
	.o(ray_in_c[120]),
	.i(ray_in[120]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_119_ (
	.o(ray_in_c[119]),
	.i(ray_in[119]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_118_ (
	.o(ray_in_c[118]),
	.i(ray_in[118]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_117_ (
	.o(ray_in_c[117]),
	.i(ray_in[117]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_116_ (
	.o(ray_in_c[116]),
	.i(ray_in[116]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_115_ (
	.o(ray_in_c[115]),
	.i(ray_in[115]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_114_ (
	.o(ray_in_c[114]),
	.i(ray_in[114]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_113_ (
	.o(ray_in_c[113]),
	.i(ray_in[113]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_112_ (
	.o(ray_in_c[112]),
	.i(ray_in[112]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_111_ (
	.o(ray_in_c[111]),
	.i(ray_in[111]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_110_ (
	.o(ray_in_c[110]),
	.i(ray_in[110]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_109_ (
	.o(ray_in_c[109]),
	.i(ray_in[109]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_108_ (
	.o(ray_in_c[108]),
	.i(ray_in[108]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_107_ (
	.o(ray_in_c[107]),
	.i(ray_in[107]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_106_ (
	.o(ray_in_c[106]),
	.i(ray_in[106]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_105_ (
	.o(ray_in_c[105]),
	.i(ray_in[105]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_104_ (
	.o(ray_in_c[104]),
	.i(ray_in[104]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_103_ (
	.o(ray_in_c[103]),
	.i(ray_in[103]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_102_ (
	.o(ray_in_c[102]),
	.i(ray_in[102]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_101_ (
	.o(ray_in_c[101]),
	.i(ray_in[101]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_100_ (
	.o(ray_in_c[100]),
	.i(ray_in[100]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_99_ (
	.o(ray_in_c[99]),
	.i(ray_in[99]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_98_ (
	.o(ray_in_c[98]),
	.i(ray_in[98]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_97_ (
	.o(ray_in_c[97]),
	.i(ray_in[97]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_96_ (
	.o(ray_in_c[96]),
	.i(ray_in[96]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_95_ (
	.o(ray_in_c[95]),
	.i(ray_in[95]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_94_ (
	.o(ray_in_c[94]),
	.i(ray_in[94]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_93_ (
	.o(ray_in_c[93]),
	.i(ray_in[93]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_92_ (
	.o(ray_in_c[92]),
	.i(ray_in[92]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_91_ (
	.o(ray_in_c[91]),
	.i(ray_in[91]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_90_ (
	.o(ray_in_c[90]),
	.i(ray_in[90]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_89_ (
	.o(ray_in_c[89]),
	.i(ray_in[89]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_88_ (
	.o(ray_in_c[88]),
	.i(ray_in[88]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_87_ (
	.o(ray_in_c[87]),
	.i(ray_in[87]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_86_ (
	.o(ray_in_c[86]),
	.i(ray_in[86]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_85_ (
	.o(ray_in_c[85]),
	.i(ray_in[85]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_84_ (
	.o(ray_in_c[84]),
	.i(ray_in[84]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_83_ (
	.o(ray_in_c[83]),
	.i(ray_in[83]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_82_ (
	.o(ray_in_c[82]),
	.i(ray_in[82]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_81_ (
	.o(ray_in_c[81]),
	.i(ray_in[81]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_80_ (
	.o(ray_in_c[80]),
	.i(ray_in[80]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_79_ (
	.o(ray_in_c[79]),
	.i(ray_in[79]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_78_ (
	.o(ray_in_c[78]),
	.i(ray_in[78]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_77_ (
	.o(ray_in_c[77]),
	.i(ray_in[77]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_76_ (
	.o(ray_in_c[76]),
	.i(ray_in[76]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_75_ (
	.o(ray_in_c[75]),
	.i(ray_in[75]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_74_ (
	.o(ray_in_c[74]),
	.i(ray_in[74]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_73_ (
	.o(ray_in_c[73]),
	.i(ray_in[73]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_72_ (
	.o(ray_in_c[72]),
	.i(ray_in[72]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_71_ (
	.o(ray_in_c[71]),
	.i(ray_in[71]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_70_ (
	.o(ray_in_c[70]),
	.i(ray_in[70]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_69_ (
	.o(ray_in_c[69]),
	.i(ray_in[69]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_68_ (
	.o(ray_in_c[68]),
	.i(ray_in[68]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_67_ (
	.o(ray_in_c[67]),
	.i(ray_in[67]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_66_ (
	.o(ray_in_c[66]),
	.i(ray_in[66]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_65_ (
	.o(ray_in_c[65]),
	.i(ray_in[65]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_64_ (
	.o(ray_in_c[64]),
	.i(ray_in[64]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_63_ (
	.o(ray_in_c[63]),
	.i(ray_in[63]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_62_ (
	.o(ray_in_c[62]),
	.i(ray_in[62]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_61_ (
	.o(ray_in_c[61]),
	.i(ray_in[61]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_60_ (
	.o(ray_in_c[60]),
	.i(ray_in[60]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_59_ (
	.o(ray_in_c[59]),
	.i(ray_in[59]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_58_ (
	.o(ray_in_c[58]),
	.i(ray_in[58]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_57_ (
	.o(ray_in_c[57]),
	.i(ray_in[57]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_56_ (
	.o(ray_in_c[56]),
	.i(ray_in[56]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_55_ (
	.o(ray_in_c[55]),
	.i(ray_in[55]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_54_ (
	.o(ray_in_c[54]),
	.i(ray_in[54]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_53_ (
	.o(ray_in_c[53]),
	.i(ray_in[53]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_52_ (
	.o(ray_in_c[52]),
	.i(ray_in[52]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_51_ (
	.o(ray_in_c[51]),
	.i(ray_in[51]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_50_ (
	.o(ray_in_c[50]),
	.i(ray_in[50]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_49_ (
	.o(ray_in_c[49]),
	.i(ray_in[49]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_48_ (
	.o(ray_in_c[48]),
	.i(ray_in[48]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_47_ (
	.o(ray_in_c[47]),
	.i(ray_in[47]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_46_ (
	.o(ray_in_c[46]),
	.i(ray_in[46]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_45_ (
	.o(ray_in_c[45]),
	.i(ray_in[45]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_44_ (
	.o(ray_in_c[44]),
	.i(ray_in[44]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_43_ (
	.o(ray_in_c[43]),
	.i(ray_in[43]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_42_ (
	.o(ray_in_c[42]),
	.i(ray_in[42]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_41_ (
	.o(ray_in_c[41]),
	.i(ray_in[41]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_40_ (
	.o(ray_in_c[40]),
	.i(ray_in[40]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_39_ (
	.o(ray_in_c[39]),
	.i(ray_in[39]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_38_ (
	.o(ray_in_c[38]),
	.i(ray_in[38]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_37_ (
	.o(ray_in_c[37]),
	.i(ray_in[37]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_36_ (
	.o(ray_in_c[36]),
	.i(ray_in[36]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_35_ (
	.o(ray_in_c[35]),
	.i(ray_in[35]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_34_ (
	.o(ray_in_c[34]),
	.i(ray_in[34]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_33_ (
	.o(ray_in_c[33]),
	.i(ray_in[33]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_32_ (
	.o(ray_in_c[32]),
	.i(ray_in[32]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_31_ (
	.o(ray_in_c[31]),
	.i(ray_in[31]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_30_ (
	.o(ray_in_c[30]),
	.i(ray_in[30]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_29_ (
	.o(ray_in_c[29]),
	.i(ray_in[29]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_28_ (
	.o(ray_in_c[28]),
	.i(ray_in[28]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_27_ (
	.o(ray_in_c[27]),
	.i(ray_in[27]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_26_ (
	.o(ray_in_c[26]),
	.i(ray_in[26]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_25_ (
	.o(ray_in_c[25]),
	.i(ray_in[25]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_24_ (
	.o(ray_in_c[24]),
	.i(ray_in[24]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_23_ (
	.o(ray_in_c[23]),
	.i(ray_in[23]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_22_ (
	.o(ray_in_c[22]),
	.i(ray_in[22]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_21_ (
	.o(ray_in_c[21]),
	.i(ray_in[21]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_20_ (
	.o(ray_in_c[20]),
	.i(ray_in[20]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_19_ (
	.o(ray_in_c[19]),
	.i(ray_in[19]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_18_ (
	.o(ray_in_c[18]),
	.i(ray_in[18]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_17_ (
	.o(ray_in_c[17]),
	.i(ray_in[17]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_16_ (
	.o(ray_in_c[16]),
	.i(ray_in[16]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_15_ (
	.o(ray_in_c[15]),
	.i(ray_in[15]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_14_ (
	.o(ray_in_c[14]),
	.i(ray_in[14]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_13_ (
	.o(ray_in_c[13]),
	.i(ray_in[13]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_12_ (
	.o(ray_in_c[12]),
	.i(ray_in[12]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_11_ (
	.o(ray_in_c[11]),
	.i(ray_in[11]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_10_ (
	.o(ray_in_c[10]),
	.i(ray_in[10]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_9_ (
	.o(ray_in_c[9]),
	.i(ray_in[9]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_8_ (
	.o(ray_in_c[8]),
	.i(ray_in[8]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_7_ (
	.o(ray_in_c[7]),
	.i(ray_in[7]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_6_ (
	.o(ray_in_c[6]),
	.i(ray_in[6]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_5_ (
	.o(ray_in_c[5]),
	.i(ray_in[5]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_4_ (
	.o(ray_in_c[4]),
	.i(ray_in[4]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_3_ (
	.o(ray_in_c[3]),
	.i(ray_in[3]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_2_ (
	.o(ray_in_c[2]),
	.i(ray_in[2]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_1_ (
	.o(ray_in_c[1]),
	.i(ray_in[1]),
	.ibar(GND)
);
// @15:12
  cyclonev_io_ibuf ray_in_in_0_ (
	.o(ray_in_c[0]),
	.i(ray_in[0]),
	.ibar(GND)
);
// @15:11
  cyclonev_io_ibuf in_wr_en_in (
	.o(in_wr_en_c),
	.i(in_wr_en),
	.ibar(GND)
);
// @15:9
  cyclonev_io_ibuf reset_in (
	.o(reset_c),
	.i(reset),
	.ibar(GND)
);
// @15:8
  cyclonev_io_ibuf clock_in (
	.o(clock_c),
	.i(clock),
	.ibar(GND)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_575_ (
	.o(instruction_read[575]),
	.i(instruction_read_c[575]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_574_ (
	.o(instruction_read[574]),
	.i(instruction_read_c[574]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_573_ (
	.o(instruction_read[573]),
	.i(instruction_read_c[573]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_572_ (
	.o(instruction_read[572]),
	.i(instruction_read_c[572]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_571_ (
	.o(instruction_read[571]),
	.i(instruction_read_c[571]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_570_ (
	.o(instruction_read[570]),
	.i(instruction_read_c[570]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_569_ (
	.o(instruction_read[569]),
	.i(instruction_read_c[569]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_568_ (
	.o(instruction_read[568]),
	.i(instruction_read_c[568]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_567_ (
	.o(instruction_read[567]),
	.i(instruction_read_c[567]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_566_ (
	.o(instruction_read[566]),
	.i(instruction_read_c[566]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_565_ (
	.o(instruction_read[565]),
	.i(instruction_read_c[565]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_564_ (
	.o(instruction_read[564]),
	.i(instruction_read_c[564]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_563_ (
	.o(instruction_read[563]),
	.i(instruction_read_c[563]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_562_ (
	.o(instruction_read[562]),
	.i(instruction_read_c[562]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_561_ (
	.o(instruction_read[561]),
	.i(instruction_read_c[561]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_560_ (
	.o(instruction_read[560]),
	.i(instruction_read_c[560]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_559_ (
	.o(instruction_read[559]),
	.i(instruction_read_c[559]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_558_ (
	.o(instruction_read[558]),
	.i(instruction_read_c[558]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_557_ (
	.o(instruction_read[557]),
	.i(instruction_read_c[557]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_556_ (
	.o(instruction_read[556]),
	.i(instruction_read_c[556]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_555_ (
	.o(instruction_read[555]),
	.i(instruction_read_c[555]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_554_ (
	.o(instruction_read[554]),
	.i(instruction_read_c[554]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_553_ (
	.o(instruction_read[553]),
	.i(instruction_read_c[553]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_552_ (
	.o(instruction_read[552]),
	.i(instruction_read_c[552]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_551_ (
	.o(instruction_read[551]),
	.i(instruction_read_c[551]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_550_ (
	.o(instruction_read[550]),
	.i(instruction_read_c[550]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_549_ (
	.o(instruction_read[549]),
	.i(instruction_read_c[549]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_548_ (
	.o(instruction_read[548]),
	.i(instruction_read_c[548]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_547_ (
	.o(instruction_read[547]),
	.i(instruction_read_c[547]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_546_ (
	.o(instruction_read[546]),
	.i(instruction_read_c[546]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_545_ (
	.o(instruction_read[545]),
	.i(instruction_read_c[545]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_544_ (
	.o(instruction_read[544]),
	.i(instruction_read_c[544]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_543_ (
	.o(instruction_read[543]),
	.i(instruction_read_c[543]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_542_ (
	.o(instruction_read[542]),
	.i(instruction_read_c[542]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_541_ (
	.o(instruction_read[541]),
	.i(instruction_read_c[541]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_540_ (
	.o(instruction_read[540]),
	.i(instruction_read_c[540]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_539_ (
	.o(instruction_read[539]),
	.i(instruction_read_c[539]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_538_ (
	.o(instruction_read[538]),
	.i(instruction_read_c[538]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_537_ (
	.o(instruction_read[537]),
	.i(instruction_read_c[537]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_536_ (
	.o(instruction_read[536]),
	.i(instruction_read_c[536]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_535_ (
	.o(instruction_read[535]),
	.i(instruction_read_c[535]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_534_ (
	.o(instruction_read[534]),
	.i(instruction_read_c[534]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_533_ (
	.o(instruction_read[533]),
	.i(instruction_read_c[533]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_532_ (
	.o(instruction_read[532]),
	.i(instruction_read_c[532]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_531_ (
	.o(instruction_read[531]),
	.i(instruction_read_c[531]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_530_ (
	.o(instruction_read[530]),
	.i(instruction_read_c[530]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_529_ (
	.o(instruction_read[529]),
	.i(instruction_read_c[529]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_528_ (
	.o(instruction_read[528]),
	.i(instruction_read_c[528]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_527_ (
	.o(instruction_read[527]),
	.i(instruction_read_c[527]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_526_ (
	.o(instruction_read[526]),
	.i(instruction_read_c[526]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_525_ (
	.o(instruction_read[525]),
	.i(instruction_read_c[525]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_524_ (
	.o(instruction_read[524]),
	.i(instruction_read_c[524]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_523_ (
	.o(instruction_read[523]),
	.i(instruction_read_c[523]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_522_ (
	.o(instruction_read[522]),
	.i(instruction_read_c[522]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_521_ (
	.o(instruction_read[521]),
	.i(instruction_read_c[521]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_520_ (
	.o(instruction_read[520]),
	.i(instruction_read_c[520]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_519_ (
	.o(instruction_read[519]),
	.i(instruction_read_c[519]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_518_ (
	.o(instruction_read[518]),
	.i(instruction_read_c[518]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_517_ (
	.o(instruction_read[517]),
	.i(instruction_read_c[517]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_516_ (
	.o(instruction_read[516]),
	.i(instruction_read_c[516]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_515_ (
	.o(instruction_read[515]),
	.i(instruction_read_c[515]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_514_ (
	.o(instruction_read[514]),
	.i(instruction_read_c[514]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_513_ (
	.o(instruction_read[513]),
	.i(instruction_read_c[513]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_512_ (
	.o(instruction_read[512]),
	.i(instruction_read_c[512]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_511_ (
	.o(instruction_read[511]),
	.i(instruction_read_c[511]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_510_ (
	.o(instruction_read[510]),
	.i(instruction_read_c[510]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_509_ (
	.o(instruction_read[509]),
	.i(instruction_read_c[509]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_508_ (
	.o(instruction_read[508]),
	.i(instruction_read_c[508]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_507_ (
	.o(instruction_read[507]),
	.i(instruction_read_c[507]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_506_ (
	.o(instruction_read[506]),
	.i(instruction_read_c[506]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_505_ (
	.o(instruction_read[505]),
	.i(instruction_read_c[505]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_504_ (
	.o(instruction_read[504]),
	.i(instruction_read_c[504]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_503_ (
	.o(instruction_read[503]),
	.i(instruction_read_c[503]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_502_ (
	.o(instruction_read[502]),
	.i(instruction_read_c[502]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_501_ (
	.o(instruction_read[501]),
	.i(instruction_read_c[501]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_500_ (
	.o(instruction_read[500]),
	.i(instruction_read_c[500]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_499_ (
	.o(instruction_read[499]),
	.i(instruction_read_c[499]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_498_ (
	.o(instruction_read[498]),
	.i(instruction_read_c[498]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_497_ (
	.o(instruction_read[497]),
	.i(instruction_read_c[497]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_496_ (
	.o(instruction_read[496]),
	.i(instruction_read_c[496]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_495_ (
	.o(instruction_read[495]),
	.i(instruction_read_c[495]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_494_ (
	.o(instruction_read[494]),
	.i(instruction_read_c[494]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_493_ (
	.o(instruction_read[493]),
	.i(instruction_read_c[493]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_492_ (
	.o(instruction_read[492]),
	.i(instruction_read_c[492]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_491_ (
	.o(instruction_read[491]),
	.i(instruction_read_c[491]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_490_ (
	.o(instruction_read[490]),
	.i(instruction_read_c[490]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_489_ (
	.o(instruction_read[489]),
	.i(instruction_read_c[489]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_488_ (
	.o(instruction_read[488]),
	.i(instruction_read_c[488]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_487_ (
	.o(instruction_read[487]),
	.i(instruction_read_c[487]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_486_ (
	.o(instruction_read[486]),
	.i(instruction_read_c[486]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_485_ (
	.o(instruction_read[485]),
	.i(instruction_read_c[485]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_484_ (
	.o(instruction_read[484]),
	.i(instruction_read_c[484]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_483_ (
	.o(instruction_read[483]),
	.i(instruction_read_c[483]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_482_ (
	.o(instruction_read[482]),
	.i(instruction_read_c[482]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_481_ (
	.o(instruction_read[481]),
	.i(instruction_read_c[481]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_480_ (
	.o(instruction_read[480]),
	.i(instruction_read_c[480]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_479_ (
	.o(instruction_read[479]),
	.i(instruction_read_c[479]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_478_ (
	.o(instruction_read[478]),
	.i(instruction_read_c[478]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_477_ (
	.o(instruction_read[477]),
	.i(instruction_read_c[477]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_476_ (
	.o(instruction_read[476]),
	.i(instruction_read_c[476]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_475_ (
	.o(instruction_read[475]),
	.i(instruction_read_c[475]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_474_ (
	.o(instruction_read[474]),
	.i(instruction_read_c[474]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_473_ (
	.o(instruction_read[473]),
	.i(instruction_read_c[473]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_472_ (
	.o(instruction_read[472]),
	.i(instruction_read_c[472]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_471_ (
	.o(instruction_read[471]),
	.i(instruction_read_c[471]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_470_ (
	.o(instruction_read[470]),
	.i(instruction_read_c[470]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_469_ (
	.o(instruction_read[469]),
	.i(instruction_read_c[469]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_468_ (
	.o(instruction_read[468]),
	.i(instruction_read_c[468]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_467_ (
	.o(instruction_read[467]),
	.i(instruction_read_c[467]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_466_ (
	.o(instruction_read[466]),
	.i(instruction_read_c[466]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_465_ (
	.o(instruction_read[465]),
	.i(instruction_read_c[465]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_464_ (
	.o(instruction_read[464]),
	.i(instruction_read_c[464]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_463_ (
	.o(instruction_read[463]),
	.i(instruction_read_c[463]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_462_ (
	.o(instruction_read[462]),
	.i(instruction_read_c[462]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_461_ (
	.o(instruction_read[461]),
	.i(instruction_read_c[461]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_460_ (
	.o(instruction_read[460]),
	.i(instruction_read_c[460]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_459_ (
	.o(instruction_read[459]),
	.i(instruction_read_c[459]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_458_ (
	.o(instruction_read[458]),
	.i(instruction_read_c[458]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_457_ (
	.o(instruction_read[457]),
	.i(instruction_read_c[457]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_456_ (
	.o(instruction_read[456]),
	.i(instruction_read_c[456]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_455_ (
	.o(instruction_read[455]),
	.i(instruction_read_c[455]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_454_ (
	.o(instruction_read[454]),
	.i(instruction_read_c[454]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_453_ (
	.o(instruction_read[453]),
	.i(instruction_read_c[453]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_452_ (
	.o(instruction_read[452]),
	.i(instruction_read_c[452]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_451_ (
	.o(instruction_read[451]),
	.i(instruction_read_c[451]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_450_ (
	.o(instruction_read[450]),
	.i(instruction_read_c[450]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_449_ (
	.o(instruction_read[449]),
	.i(instruction_read_c[449]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_448_ (
	.o(instruction_read[448]),
	.i(instruction_read_c[448]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_447_ (
	.o(instruction_read[447]),
	.i(instruction_read_c[447]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_446_ (
	.o(instruction_read[446]),
	.i(instruction_read_c[446]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_445_ (
	.o(instruction_read[445]),
	.i(instruction_read_c[445]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_444_ (
	.o(instruction_read[444]),
	.i(instruction_read_c[444]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_443_ (
	.o(instruction_read[443]),
	.i(instruction_read_c[443]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_442_ (
	.o(instruction_read[442]),
	.i(instruction_read_c[442]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_441_ (
	.o(instruction_read[441]),
	.i(instruction_read_c[441]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_440_ (
	.o(instruction_read[440]),
	.i(instruction_read_c[440]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_439_ (
	.o(instruction_read[439]),
	.i(instruction_read_c[439]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_438_ (
	.o(instruction_read[438]),
	.i(instruction_read_c[438]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_437_ (
	.o(instruction_read[437]),
	.i(instruction_read_c[437]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_436_ (
	.o(instruction_read[436]),
	.i(instruction_read_c[436]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_435_ (
	.o(instruction_read[435]),
	.i(instruction_read_c[435]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_434_ (
	.o(instruction_read[434]),
	.i(instruction_read_c[434]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_433_ (
	.o(instruction_read[433]),
	.i(instruction_read_c[433]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_432_ (
	.o(instruction_read[432]),
	.i(instruction_read_c[432]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_431_ (
	.o(instruction_read[431]),
	.i(instruction_read_c[431]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_430_ (
	.o(instruction_read[430]),
	.i(instruction_read_c[430]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_429_ (
	.o(instruction_read[429]),
	.i(instruction_read_c[429]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_428_ (
	.o(instruction_read[428]),
	.i(instruction_read_c[428]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_427_ (
	.o(instruction_read[427]),
	.i(instruction_read_c[427]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_426_ (
	.o(instruction_read[426]),
	.i(instruction_read_c[426]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_425_ (
	.o(instruction_read[425]),
	.i(instruction_read_c[425]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_424_ (
	.o(instruction_read[424]),
	.i(instruction_read_c[424]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_423_ (
	.o(instruction_read[423]),
	.i(instruction_read_c[423]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_422_ (
	.o(instruction_read[422]),
	.i(instruction_read_c[422]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_421_ (
	.o(instruction_read[421]),
	.i(instruction_read_c[421]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_420_ (
	.o(instruction_read[420]),
	.i(instruction_read_c[420]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_419_ (
	.o(instruction_read[419]),
	.i(instruction_read_c[419]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_418_ (
	.o(instruction_read[418]),
	.i(instruction_read_c[418]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_417_ (
	.o(instruction_read[417]),
	.i(instruction_read_c[417]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_416_ (
	.o(instruction_read[416]),
	.i(instruction_read_c[416]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_415_ (
	.o(instruction_read[415]),
	.i(instruction_read_c[415]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_414_ (
	.o(instruction_read[414]),
	.i(instruction_read_c[414]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_413_ (
	.o(instruction_read[413]),
	.i(instruction_read_c[413]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_412_ (
	.o(instruction_read[412]),
	.i(instruction_read_c[412]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_411_ (
	.o(instruction_read[411]),
	.i(instruction_read_c[411]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_410_ (
	.o(instruction_read[410]),
	.i(instruction_read_c[410]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_409_ (
	.o(instruction_read[409]),
	.i(instruction_read_c[409]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_408_ (
	.o(instruction_read[408]),
	.i(instruction_read_c[408]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_407_ (
	.o(instruction_read[407]),
	.i(instruction_read_c[407]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_406_ (
	.o(instruction_read[406]),
	.i(instruction_read_c[406]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_405_ (
	.o(instruction_read[405]),
	.i(instruction_read_c[405]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_404_ (
	.o(instruction_read[404]),
	.i(instruction_read_c[404]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_403_ (
	.o(instruction_read[403]),
	.i(instruction_read_c[403]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_402_ (
	.o(instruction_read[402]),
	.i(instruction_read_c[402]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_401_ (
	.o(instruction_read[401]),
	.i(instruction_read_c[401]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_400_ (
	.o(instruction_read[400]),
	.i(instruction_read_c[400]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_399_ (
	.o(instruction_read[399]),
	.i(instruction_read_c[399]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_398_ (
	.o(instruction_read[398]),
	.i(instruction_read_c[398]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_397_ (
	.o(instruction_read[397]),
	.i(instruction_read_c[397]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_396_ (
	.o(instruction_read[396]),
	.i(instruction_read_c[396]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_395_ (
	.o(instruction_read[395]),
	.i(instruction_read_c[395]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_394_ (
	.o(instruction_read[394]),
	.i(instruction_read_c[394]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_393_ (
	.o(instruction_read[393]),
	.i(instruction_read_c[393]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_392_ (
	.o(instruction_read[392]),
	.i(instruction_read_c[392]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_391_ (
	.o(instruction_read[391]),
	.i(instruction_read_c[391]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_390_ (
	.o(instruction_read[390]),
	.i(instruction_read_c[390]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_389_ (
	.o(instruction_read[389]),
	.i(instruction_read_c[389]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_388_ (
	.o(instruction_read[388]),
	.i(instruction_read_c[388]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_387_ (
	.o(instruction_read[387]),
	.i(instruction_read_c[387]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_386_ (
	.o(instruction_read[386]),
	.i(instruction_read_c[386]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_385_ (
	.o(instruction_read[385]),
	.i(instruction_read_c[385]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_384_ (
	.o(instruction_read[384]),
	.i(instruction_read_c[384]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_383_ (
	.o(instruction_read[383]),
	.i(instruction_read_c[383]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_382_ (
	.o(instruction_read[382]),
	.i(instruction_read_c[382]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_381_ (
	.o(instruction_read[381]),
	.i(instruction_read_c[381]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_380_ (
	.o(instruction_read[380]),
	.i(instruction_read_c[380]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_379_ (
	.o(instruction_read[379]),
	.i(instruction_read_c[379]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_378_ (
	.o(instruction_read[378]),
	.i(instruction_read_c[378]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_377_ (
	.o(instruction_read[377]),
	.i(instruction_read_c[377]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_376_ (
	.o(instruction_read[376]),
	.i(instruction_read_c[376]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_375_ (
	.o(instruction_read[375]),
	.i(instruction_read_c[375]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_374_ (
	.o(instruction_read[374]),
	.i(instruction_read_c[374]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_373_ (
	.o(instruction_read[373]),
	.i(instruction_read_c[373]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_372_ (
	.o(instruction_read[372]),
	.i(instruction_read_c[372]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_371_ (
	.o(instruction_read[371]),
	.i(instruction_read_c[371]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_370_ (
	.o(instruction_read[370]),
	.i(instruction_read_c[370]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_369_ (
	.o(instruction_read[369]),
	.i(instruction_read_c[369]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_368_ (
	.o(instruction_read[368]),
	.i(instruction_read_c[368]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_367_ (
	.o(instruction_read[367]),
	.i(instruction_read_c[367]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_366_ (
	.o(instruction_read[366]),
	.i(instruction_read_c[366]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_365_ (
	.o(instruction_read[365]),
	.i(instruction_read_c[365]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_364_ (
	.o(instruction_read[364]),
	.i(instruction_read_c[364]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_363_ (
	.o(instruction_read[363]),
	.i(instruction_read_c[363]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_362_ (
	.o(instruction_read[362]),
	.i(instruction_read_c[362]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_361_ (
	.o(instruction_read[361]),
	.i(instruction_read_c[361]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_360_ (
	.o(instruction_read[360]),
	.i(instruction_read_c[360]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_359_ (
	.o(instruction_read[359]),
	.i(instruction_read_c[359]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_358_ (
	.o(instruction_read[358]),
	.i(instruction_read_c[358]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_357_ (
	.o(instruction_read[357]),
	.i(instruction_read_c[357]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_356_ (
	.o(instruction_read[356]),
	.i(instruction_read_c[356]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_355_ (
	.o(instruction_read[355]),
	.i(instruction_read_c[355]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_354_ (
	.o(instruction_read[354]),
	.i(instruction_read_c[354]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_353_ (
	.o(instruction_read[353]),
	.i(instruction_read_c[353]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_352_ (
	.o(instruction_read[352]),
	.i(instruction_read_c[352]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_351_ (
	.o(instruction_read[351]),
	.i(instruction_read_c[351]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_350_ (
	.o(instruction_read[350]),
	.i(instruction_read_c[350]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_349_ (
	.o(instruction_read[349]),
	.i(instruction_read_c[349]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_348_ (
	.o(instruction_read[348]),
	.i(instruction_read_c[348]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_347_ (
	.o(instruction_read[347]),
	.i(instruction_read_c[347]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_346_ (
	.o(instruction_read[346]),
	.i(instruction_read_c[346]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_345_ (
	.o(instruction_read[345]),
	.i(instruction_read_c[345]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_344_ (
	.o(instruction_read[344]),
	.i(instruction_read_c[344]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_343_ (
	.o(instruction_read[343]),
	.i(instruction_read_c[343]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_342_ (
	.o(instruction_read[342]),
	.i(instruction_read_c[342]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_341_ (
	.o(instruction_read[341]),
	.i(instruction_read_c[341]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_340_ (
	.o(instruction_read[340]),
	.i(instruction_read_c[340]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_339_ (
	.o(instruction_read[339]),
	.i(instruction_read_c[339]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_338_ (
	.o(instruction_read[338]),
	.i(instruction_read_c[338]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_337_ (
	.o(instruction_read[337]),
	.i(instruction_read_c[337]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_336_ (
	.o(instruction_read[336]),
	.i(instruction_read_c[336]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_335_ (
	.o(instruction_read[335]),
	.i(instruction_read_c[335]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_334_ (
	.o(instruction_read[334]),
	.i(instruction_read_c[334]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_333_ (
	.o(instruction_read[333]),
	.i(instruction_read_c[333]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_332_ (
	.o(instruction_read[332]),
	.i(instruction_read_c[332]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_331_ (
	.o(instruction_read[331]),
	.i(instruction_read_c[331]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_330_ (
	.o(instruction_read[330]),
	.i(instruction_read_c[330]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_329_ (
	.o(instruction_read[329]),
	.i(instruction_read_c[329]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_328_ (
	.o(instruction_read[328]),
	.i(instruction_read_c[328]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_327_ (
	.o(instruction_read[327]),
	.i(instruction_read_c[327]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_326_ (
	.o(instruction_read[326]),
	.i(instruction_read_c[326]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_325_ (
	.o(instruction_read[325]),
	.i(instruction_read_c[325]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_324_ (
	.o(instruction_read[324]),
	.i(instruction_read_c[324]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_323_ (
	.o(instruction_read[323]),
	.i(instruction_read_c[323]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_322_ (
	.o(instruction_read[322]),
	.i(instruction_read_c[322]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_321_ (
	.o(instruction_read[321]),
	.i(instruction_read_c[321]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_320_ (
	.o(instruction_read[320]),
	.i(instruction_read_c[320]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_319_ (
	.o(instruction_read[319]),
	.i(instruction_read_c[319]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_318_ (
	.o(instruction_read[318]),
	.i(instruction_read_c[318]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_317_ (
	.o(instruction_read[317]),
	.i(instruction_read_c[317]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_316_ (
	.o(instruction_read[316]),
	.i(instruction_read_c[316]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_315_ (
	.o(instruction_read[315]),
	.i(instruction_read_c[315]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_314_ (
	.o(instruction_read[314]),
	.i(instruction_read_c[314]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_313_ (
	.o(instruction_read[313]),
	.i(instruction_read_c[313]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_312_ (
	.o(instruction_read[312]),
	.i(instruction_read_c[312]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_311_ (
	.o(instruction_read[311]),
	.i(instruction_read_c[311]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_310_ (
	.o(instruction_read[310]),
	.i(instruction_read_c[310]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_309_ (
	.o(instruction_read[309]),
	.i(instruction_read_c[309]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_308_ (
	.o(instruction_read[308]),
	.i(instruction_read_c[308]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_307_ (
	.o(instruction_read[307]),
	.i(instruction_read_c[307]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_306_ (
	.o(instruction_read[306]),
	.i(instruction_read_c[306]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_305_ (
	.o(instruction_read[305]),
	.i(instruction_read_c[305]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_304_ (
	.o(instruction_read[304]),
	.i(instruction_read_c[304]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_303_ (
	.o(instruction_read[303]),
	.i(instruction_read_c[303]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_302_ (
	.o(instruction_read[302]),
	.i(instruction_read_c[302]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_301_ (
	.o(instruction_read[301]),
	.i(instruction_read_c[301]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_300_ (
	.o(instruction_read[300]),
	.i(instruction_read_c[300]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_299_ (
	.o(instruction_read[299]),
	.i(instruction_read_c[299]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_298_ (
	.o(instruction_read[298]),
	.i(instruction_read_c[298]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_297_ (
	.o(instruction_read[297]),
	.i(instruction_read_c[297]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_296_ (
	.o(instruction_read[296]),
	.i(instruction_read_c[296]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_295_ (
	.o(instruction_read[295]),
	.i(instruction_read_c[295]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_294_ (
	.o(instruction_read[294]),
	.i(instruction_read_c[294]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_293_ (
	.o(instruction_read[293]),
	.i(instruction_read_c[293]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_292_ (
	.o(instruction_read[292]),
	.i(instruction_read_c[292]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_291_ (
	.o(instruction_read[291]),
	.i(instruction_read_c[291]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_290_ (
	.o(instruction_read[290]),
	.i(instruction_read_c[290]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_289_ (
	.o(instruction_read[289]),
	.i(instruction_read_c[289]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_288_ (
	.o(instruction_read[288]),
	.i(instruction_read_c[288]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_287_ (
	.o(instruction_read[287]),
	.i(instruction_read_c[287]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_286_ (
	.o(instruction_read[286]),
	.i(instruction_read_c[286]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_285_ (
	.o(instruction_read[285]),
	.i(instruction_read_c[285]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_284_ (
	.o(instruction_read[284]),
	.i(instruction_read_c[284]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_283_ (
	.o(instruction_read[283]),
	.i(instruction_read_c[283]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_282_ (
	.o(instruction_read[282]),
	.i(instruction_read_c[282]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_281_ (
	.o(instruction_read[281]),
	.i(instruction_read_c[281]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_280_ (
	.o(instruction_read[280]),
	.i(instruction_read_c[280]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_279_ (
	.o(instruction_read[279]),
	.i(instruction_read_c[279]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_278_ (
	.o(instruction_read[278]),
	.i(instruction_read_c[278]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_277_ (
	.o(instruction_read[277]),
	.i(instruction_read_c[277]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_276_ (
	.o(instruction_read[276]),
	.i(instruction_read_c[276]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_275_ (
	.o(instruction_read[275]),
	.i(instruction_read_c[275]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_274_ (
	.o(instruction_read[274]),
	.i(instruction_read_c[274]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_273_ (
	.o(instruction_read[273]),
	.i(instruction_read_c[273]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_272_ (
	.o(instruction_read[272]),
	.i(instruction_read_c[272]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_271_ (
	.o(instruction_read[271]),
	.i(instruction_read_c[271]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_270_ (
	.o(instruction_read[270]),
	.i(instruction_read_c[270]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_269_ (
	.o(instruction_read[269]),
	.i(instruction_read_c[269]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_268_ (
	.o(instruction_read[268]),
	.i(instruction_read_c[268]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_267_ (
	.o(instruction_read[267]),
	.i(instruction_read_c[267]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_266_ (
	.o(instruction_read[266]),
	.i(instruction_read_c[266]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_265_ (
	.o(instruction_read[265]),
	.i(instruction_read_c[265]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_264_ (
	.o(instruction_read[264]),
	.i(instruction_read_c[264]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_263_ (
	.o(instruction_read[263]),
	.i(instruction_read_c[263]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_262_ (
	.o(instruction_read[262]),
	.i(instruction_read_c[262]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_261_ (
	.o(instruction_read[261]),
	.i(instruction_read_c[261]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_260_ (
	.o(instruction_read[260]),
	.i(instruction_read_c[260]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_259_ (
	.o(instruction_read[259]),
	.i(instruction_read_c[259]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_258_ (
	.o(instruction_read[258]),
	.i(instruction_read_c[258]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_257_ (
	.o(instruction_read[257]),
	.i(instruction_read_c[257]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_256_ (
	.o(instruction_read[256]),
	.i(instruction_read_c[256]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_255_ (
	.o(instruction_read[255]),
	.i(instruction_read_c[255]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_254_ (
	.o(instruction_read[254]),
	.i(instruction_read_c[254]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_253_ (
	.o(instruction_read[253]),
	.i(instruction_read_c[253]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_252_ (
	.o(instruction_read[252]),
	.i(instruction_read_c[252]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_251_ (
	.o(instruction_read[251]),
	.i(instruction_read_c[251]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_250_ (
	.o(instruction_read[250]),
	.i(instruction_read_c[250]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_249_ (
	.o(instruction_read[249]),
	.i(instruction_read_c[249]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_248_ (
	.o(instruction_read[248]),
	.i(instruction_read_c[248]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_247_ (
	.o(instruction_read[247]),
	.i(instruction_read_c[247]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_246_ (
	.o(instruction_read[246]),
	.i(instruction_read_c[246]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_245_ (
	.o(instruction_read[245]),
	.i(instruction_read_c[245]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_244_ (
	.o(instruction_read[244]),
	.i(instruction_read_c[244]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_243_ (
	.o(instruction_read[243]),
	.i(instruction_read_c[243]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_242_ (
	.o(instruction_read[242]),
	.i(instruction_read_c[242]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_241_ (
	.o(instruction_read[241]),
	.i(instruction_read_c[241]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_240_ (
	.o(instruction_read[240]),
	.i(instruction_read_c[240]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_239_ (
	.o(instruction_read[239]),
	.i(instruction_read_c[239]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_238_ (
	.o(instruction_read[238]),
	.i(instruction_read_c[238]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_237_ (
	.o(instruction_read[237]),
	.i(instruction_read_c[237]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_236_ (
	.o(instruction_read[236]),
	.i(instruction_read_c[236]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_235_ (
	.o(instruction_read[235]),
	.i(instruction_read_c[235]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_234_ (
	.o(instruction_read[234]),
	.i(instruction_read_c[234]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_233_ (
	.o(instruction_read[233]),
	.i(instruction_read_c[233]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_232_ (
	.o(instruction_read[232]),
	.i(instruction_read_c[232]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_231_ (
	.o(instruction_read[231]),
	.i(instruction_read_c[231]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_230_ (
	.o(instruction_read[230]),
	.i(instruction_read_c[230]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_229_ (
	.o(instruction_read[229]),
	.i(instruction_read_c[229]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_228_ (
	.o(instruction_read[228]),
	.i(instruction_read_c[228]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_227_ (
	.o(instruction_read[227]),
	.i(instruction_read_c[227]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_226_ (
	.o(instruction_read[226]),
	.i(instruction_read_c[226]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_225_ (
	.o(instruction_read[225]),
	.i(instruction_read_c[225]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_224_ (
	.o(instruction_read[224]),
	.i(instruction_read_c[224]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_223_ (
	.o(instruction_read[223]),
	.i(instruction_read_c[223]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_222_ (
	.o(instruction_read[222]),
	.i(instruction_read_c[222]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_221_ (
	.o(instruction_read[221]),
	.i(instruction_read_c[221]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_220_ (
	.o(instruction_read[220]),
	.i(instruction_read_c[220]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_219_ (
	.o(instruction_read[219]),
	.i(instruction_read_c[219]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_218_ (
	.o(instruction_read[218]),
	.i(instruction_read_c[218]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_217_ (
	.o(instruction_read[217]),
	.i(instruction_read_c[217]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_216_ (
	.o(instruction_read[216]),
	.i(instruction_read_c[216]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_215_ (
	.o(instruction_read[215]),
	.i(instruction_read_c[215]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_214_ (
	.o(instruction_read[214]),
	.i(instruction_read_c[214]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_213_ (
	.o(instruction_read[213]),
	.i(instruction_read_c[213]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_212_ (
	.o(instruction_read[212]),
	.i(instruction_read_c[212]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_211_ (
	.o(instruction_read[211]),
	.i(instruction_read_c[211]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_210_ (
	.o(instruction_read[210]),
	.i(instruction_read_c[210]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_209_ (
	.o(instruction_read[209]),
	.i(instruction_read_c[209]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_208_ (
	.o(instruction_read[208]),
	.i(instruction_read_c[208]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_207_ (
	.o(instruction_read[207]),
	.i(instruction_read_c[207]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_206_ (
	.o(instruction_read[206]),
	.i(instruction_read_c[206]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_205_ (
	.o(instruction_read[205]),
	.i(instruction_read_c[205]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_204_ (
	.o(instruction_read[204]),
	.i(instruction_read_c[204]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_203_ (
	.o(instruction_read[203]),
	.i(instruction_read_c[203]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_202_ (
	.o(instruction_read[202]),
	.i(instruction_read_c[202]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_201_ (
	.o(instruction_read[201]),
	.i(instruction_read_c[201]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_200_ (
	.o(instruction_read[200]),
	.i(instruction_read_c[200]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_199_ (
	.o(instruction_read[199]),
	.i(instruction_read_c[199]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_198_ (
	.o(instruction_read[198]),
	.i(instruction_read_c[198]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_197_ (
	.o(instruction_read[197]),
	.i(instruction_read_c[197]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_196_ (
	.o(instruction_read[196]),
	.i(instruction_read_c[196]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_195_ (
	.o(instruction_read[195]),
	.i(instruction_read_c[195]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_194_ (
	.o(instruction_read[194]),
	.i(instruction_read_c[194]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_193_ (
	.o(instruction_read[193]),
	.i(instruction_read_c[193]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_192_ (
	.o(instruction_read[192]),
	.i(instruction_read_c[192]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_191_ (
	.o(instruction_read[191]),
	.i(instruction_read_c[191]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_190_ (
	.o(instruction_read[190]),
	.i(instruction_read_c[190]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_189_ (
	.o(instruction_read[189]),
	.i(instruction_read_c[189]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_188_ (
	.o(instruction_read[188]),
	.i(instruction_read_c[188]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_187_ (
	.o(instruction_read[187]),
	.i(instruction_read_c[187]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_186_ (
	.o(instruction_read[186]),
	.i(instruction_read_c[186]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_185_ (
	.o(instruction_read[185]),
	.i(instruction_read_c[185]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_184_ (
	.o(instruction_read[184]),
	.i(instruction_read_c[184]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_183_ (
	.o(instruction_read[183]),
	.i(instruction_read_c[183]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_182_ (
	.o(instruction_read[182]),
	.i(instruction_read_c[182]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_181_ (
	.o(instruction_read[181]),
	.i(instruction_read_c[181]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_180_ (
	.o(instruction_read[180]),
	.i(instruction_read_c[180]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_179_ (
	.o(instruction_read[179]),
	.i(instruction_read_c[179]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_178_ (
	.o(instruction_read[178]),
	.i(instruction_read_c[178]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_177_ (
	.o(instruction_read[177]),
	.i(instruction_read_c[177]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_176_ (
	.o(instruction_read[176]),
	.i(instruction_read_c[176]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_175_ (
	.o(instruction_read[175]),
	.i(instruction_read_c[175]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_174_ (
	.o(instruction_read[174]),
	.i(instruction_read_c[174]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_173_ (
	.o(instruction_read[173]),
	.i(instruction_read_c[173]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_172_ (
	.o(instruction_read[172]),
	.i(instruction_read_c[172]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_171_ (
	.o(instruction_read[171]),
	.i(instruction_read_c[171]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_170_ (
	.o(instruction_read[170]),
	.i(instruction_read_c[170]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_169_ (
	.o(instruction_read[169]),
	.i(instruction_read_c[169]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_168_ (
	.o(instruction_read[168]),
	.i(instruction_read_c[168]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_167_ (
	.o(instruction_read[167]),
	.i(instruction_read_c[167]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_166_ (
	.o(instruction_read[166]),
	.i(instruction_read_c[166]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_165_ (
	.o(instruction_read[165]),
	.i(instruction_read_c[165]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_164_ (
	.o(instruction_read[164]),
	.i(instruction_read_c[164]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_163_ (
	.o(instruction_read[163]),
	.i(instruction_read_c[163]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_162_ (
	.o(instruction_read[162]),
	.i(instruction_read_c[162]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_161_ (
	.o(instruction_read[161]),
	.i(instruction_read_c[161]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_160_ (
	.o(instruction_read[160]),
	.i(instruction_read_c[160]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_159_ (
	.o(instruction_read[159]),
	.i(instruction_read_c[159]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_158_ (
	.o(instruction_read[158]),
	.i(instruction_read_c[158]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_157_ (
	.o(instruction_read[157]),
	.i(instruction_read_c[157]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_156_ (
	.o(instruction_read[156]),
	.i(instruction_read_c[156]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_155_ (
	.o(instruction_read[155]),
	.i(instruction_read_c[155]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_154_ (
	.o(instruction_read[154]),
	.i(instruction_read_c[154]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_153_ (
	.o(instruction_read[153]),
	.i(instruction_read_c[153]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_152_ (
	.o(instruction_read[152]),
	.i(instruction_read_c[152]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_151_ (
	.o(instruction_read[151]),
	.i(instruction_read_c[151]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_150_ (
	.o(instruction_read[150]),
	.i(instruction_read_c[150]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_149_ (
	.o(instruction_read[149]),
	.i(instruction_read_c[149]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_148_ (
	.o(instruction_read[148]),
	.i(instruction_read_c[148]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_147_ (
	.o(instruction_read[147]),
	.i(instruction_read_c[147]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_146_ (
	.o(instruction_read[146]),
	.i(instruction_read_c[146]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_145_ (
	.o(instruction_read[145]),
	.i(instruction_read_c[145]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_144_ (
	.o(instruction_read[144]),
	.i(instruction_read_c[144]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_143_ (
	.o(instruction_read[143]),
	.i(instruction_read_c[143]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_142_ (
	.o(instruction_read[142]),
	.i(instruction_read_c[142]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_141_ (
	.o(instruction_read[141]),
	.i(instruction_read_c[141]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_140_ (
	.o(instruction_read[140]),
	.i(instruction_read_c[140]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_139_ (
	.o(instruction_read[139]),
	.i(instruction_read_c[139]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_138_ (
	.o(instruction_read[138]),
	.i(instruction_read_c[138]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_137_ (
	.o(instruction_read[137]),
	.i(instruction_read_c[137]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_136_ (
	.o(instruction_read[136]),
	.i(instruction_read_c[136]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_135_ (
	.o(instruction_read[135]),
	.i(instruction_read_c[135]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_134_ (
	.o(instruction_read[134]),
	.i(instruction_read_c[134]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_133_ (
	.o(instruction_read[133]),
	.i(instruction_read_c[133]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_132_ (
	.o(instruction_read[132]),
	.i(instruction_read_c[132]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_131_ (
	.o(instruction_read[131]),
	.i(instruction_read_c[131]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_130_ (
	.o(instruction_read[130]),
	.i(instruction_read_c[130]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_129_ (
	.o(instruction_read[129]),
	.i(instruction_read_c[129]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_128_ (
	.o(instruction_read[128]),
	.i(instruction_read_c[128]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_127_ (
	.o(instruction_read[127]),
	.i(instruction_read_c[127]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_126_ (
	.o(instruction_read[126]),
	.i(instruction_read_c[126]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_125_ (
	.o(instruction_read[125]),
	.i(instruction_read_c[125]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_124_ (
	.o(instruction_read[124]),
	.i(instruction_read_c[124]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_123_ (
	.o(instruction_read[123]),
	.i(instruction_read_c[123]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_122_ (
	.o(instruction_read[122]),
	.i(instruction_read_c[122]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_121_ (
	.o(instruction_read[121]),
	.i(instruction_read_c[121]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_120_ (
	.o(instruction_read[120]),
	.i(instruction_read_c[120]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_119_ (
	.o(instruction_read[119]),
	.i(instruction_read_c[119]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_118_ (
	.o(instruction_read[118]),
	.i(instruction_read_c[118]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_117_ (
	.o(instruction_read[117]),
	.i(instruction_read_c[117]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_116_ (
	.o(instruction_read[116]),
	.i(instruction_read_c[116]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_115_ (
	.o(instruction_read[115]),
	.i(instruction_read_c[115]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_114_ (
	.o(instruction_read[114]),
	.i(instruction_read_c[114]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_113_ (
	.o(instruction_read[113]),
	.i(instruction_read_c[113]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_112_ (
	.o(instruction_read[112]),
	.i(instruction_read_c[112]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_111_ (
	.o(instruction_read[111]),
	.i(instruction_read_c[111]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_110_ (
	.o(instruction_read[110]),
	.i(instruction_read_c[110]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_109_ (
	.o(instruction_read[109]),
	.i(instruction_read_c[109]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_108_ (
	.o(instruction_read[108]),
	.i(instruction_read_c[108]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_107_ (
	.o(instruction_read[107]),
	.i(instruction_read_c[107]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_106_ (
	.o(instruction_read[106]),
	.i(instruction_read_c[106]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_105_ (
	.o(instruction_read[105]),
	.i(instruction_read_c[105]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_104_ (
	.o(instruction_read[104]),
	.i(instruction_read_c[104]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_103_ (
	.o(instruction_read[103]),
	.i(instruction_read_c[103]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_102_ (
	.o(instruction_read[102]),
	.i(instruction_read_c[102]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_101_ (
	.o(instruction_read[101]),
	.i(instruction_read_c[101]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_100_ (
	.o(instruction_read[100]),
	.i(instruction_read_c[100]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_99_ (
	.o(instruction_read[99]),
	.i(instruction_read_c[99]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_98_ (
	.o(instruction_read[98]),
	.i(instruction_read_c[98]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_97_ (
	.o(instruction_read[97]),
	.i(instruction_read_c[97]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_96_ (
	.o(instruction_read[96]),
	.i(instruction_read_c[96]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_95_ (
	.o(instruction_read[95]),
	.i(instruction_read_c[95]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_94_ (
	.o(instruction_read[94]),
	.i(instruction_read_c[94]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_93_ (
	.o(instruction_read[93]),
	.i(instruction_read_c[93]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_92_ (
	.o(instruction_read[92]),
	.i(instruction_read_c[92]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_91_ (
	.o(instruction_read[91]),
	.i(instruction_read_c[91]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_90_ (
	.o(instruction_read[90]),
	.i(instruction_read_c[90]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_89_ (
	.o(instruction_read[89]),
	.i(instruction_read_c[89]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_88_ (
	.o(instruction_read[88]),
	.i(instruction_read_c[88]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_87_ (
	.o(instruction_read[87]),
	.i(instruction_read_c[87]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_86_ (
	.o(instruction_read[86]),
	.i(instruction_read_c[86]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_85_ (
	.o(instruction_read[85]),
	.i(instruction_read_c[85]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_84_ (
	.o(instruction_read[84]),
	.i(instruction_read_c[84]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_83_ (
	.o(instruction_read[83]),
	.i(instruction_read_c[83]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_82_ (
	.o(instruction_read[82]),
	.i(instruction_read_c[82]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_81_ (
	.o(instruction_read[81]),
	.i(instruction_read_c[81]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_80_ (
	.o(instruction_read[80]),
	.i(instruction_read_c[80]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_79_ (
	.o(instruction_read[79]),
	.i(instruction_read_c[79]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_78_ (
	.o(instruction_read[78]),
	.i(instruction_read_c[78]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_77_ (
	.o(instruction_read[77]),
	.i(instruction_read_c[77]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_76_ (
	.o(instruction_read[76]),
	.i(instruction_read_c[76]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_75_ (
	.o(instruction_read[75]),
	.i(instruction_read_c[75]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_74_ (
	.o(instruction_read[74]),
	.i(instruction_read_c[74]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_73_ (
	.o(instruction_read[73]),
	.i(instruction_read_c[73]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_72_ (
	.o(instruction_read[72]),
	.i(instruction_read_c[72]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_71_ (
	.o(instruction_read[71]),
	.i(instruction_read_c[71]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_70_ (
	.o(instruction_read[70]),
	.i(instruction_read_c[70]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_69_ (
	.o(instruction_read[69]),
	.i(instruction_read_c[69]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_68_ (
	.o(instruction_read[68]),
	.i(instruction_read_c[68]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_67_ (
	.o(instruction_read[67]),
	.i(instruction_read_c[67]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_66_ (
	.o(instruction_read[66]),
	.i(instruction_read_c[66]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_65_ (
	.o(instruction_read[65]),
	.i(instruction_read_c[65]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_64_ (
	.o(instruction_read[64]),
	.i(instruction_read_c[64]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_63_ (
	.o(instruction_read[63]),
	.i(instruction_read_c[63]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_62_ (
	.o(instruction_read[62]),
	.i(instruction_read_c[62]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_61_ (
	.o(instruction_read[61]),
	.i(instruction_read_c[61]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_60_ (
	.o(instruction_read[60]),
	.i(instruction_read_c[60]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_59_ (
	.o(instruction_read[59]),
	.i(instruction_read_c[59]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_58_ (
	.o(instruction_read[58]),
	.i(instruction_read_c[58]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_57_ (
	.o(instruction_read[57]),
	.i(instruction_read_c[57]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_56_ (
	.o(instruction_read[56]),
	.i(instruction_read_c[56]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_55_ (
	.o(instruction_read[55]),
	.i(instruction_read_c[55]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_54_ (
	.o(instruction_read[54]),
	.i(instruction_read_c[54]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_53_ (
	.o(instruction_read[53]),
	.i(instruction_read_c[53]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_52_ (
	.o(instruction_read[52]),
	.i(instruction_read_c[52]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_51_ (
	.o(instruction_read[51]),
	.i(instruction_read_c[51]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_50_ (
	.o(instruction_read[50]),
	.i(instruction_read_c[50]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_49_ (
	.o(instruction_read[49]),
	.i(instruction_read_c[49]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_48_ (
	.o(instruction_read[48]),
	.i(instruction_read_c[48]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_47_ (
	.o(instruction_read[47]),
	.i(instruction_read_c[47]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_46_ (
	.o(instruction_read[46]),
	.i(instruction_read_c[46]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_45_ (
	.o(instruction_read[45]),
	.i(instruction_read_c[45]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_44_ (
	.o(instruction_read[44]),
	.i(instruction_read_c[44]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_43_ (
	.o(instruction_read[43]),
	.i(instruction_read_c[43]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_42_ (
	.o(instruction_read[42]),
	.i(instruction_read_c[42]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_41_ (
	.o(instruction_read[41]),
	.i(instruction_read_c[41]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_40_ (
	.o(instruction_read[40]),
	.i(instruction_read_c[40]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_39_ (
	.o(instruction_read[39]),
	.i(instruction_read_c[39]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_38_ (
	.o(instruction_read[38]),
	.i(instruction_read_c[38]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_37_ (
	.o(instruction_read[37]),
	.i(instruction_read_c[37]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_36_ (
	.o(instruction_read[36]),
	.i(instruction_read_c[36]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_35_ (
	.o(instruction_read[35]),
	.i(instruction_read_c[35]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_34_ (
	.o(instruction_read[34]),
	.i(instruction_read_c[34]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_33_ (
	.o(instruction_read[33]),
	.i(instruction_read_c[33]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_32_ (
	.o(instruction_read[32]),
	.i(instruction_read_c[32]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_31_ (
	.o(instruction_read[31]),
	.i(instruction_read_c[31]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_30_ (
	.o(instruction_read[30]),
	.i(instruction_read_c[30]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_29_ (
	.o(instruction_read[29]),
	.i(instruction_read_c[29]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_28_ (
	.o(instruction_read[28]),
	.i(instruction_read_c[28]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_27_ (
	.o(instruction_read[27]),
	.i(instruction_read_c[27]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_26_ (
	.o(instruction_read[26]),
	.i(instruction_read_c[26]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_25_ (
	.o(instruction_read[25]),
	.i(instruction_read_c[25]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_24_ (
	.o(instruction_read[24]),
	.i(instruction_read_c[24]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_23_ (
	.o(instruction_read[23]),
	.i(instruction_read_c[23]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_22_ (
	.o(instruction_read[22]),
	.i(instruction_read_c[22]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_21_ (
	.o(instruction_read[21]),
	.i(instruction_read_c[21]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_20_ (
	.o(instruction_read[20]),
	.i(instruction_read_c[20]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_19_ (
	.o(instruction_read[19]),
	.i(instruction_read_c[19]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_18_ (
	.o(instruction_read[18]),
	.i(instruction_read_c[18]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_17_ (
	.o(instruction_read[17]),
	.i(instruction_read_c[17]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_16_ (
	.o(instruction_read[16]),
	.i(instruction_read_c[16]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_15_ (
	.o(instruction_read[15]),
	.i(instruction_read_c[15]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_14_ (
	.o(instruction_read[14]),
	.i(instruction_read_c[14]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_13_ (
	.o(instruction_read[13]),
	.i(instruction_read_c[13]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_12_ (
	.o(instruction_read[12]),
	.i(instruction_read_c[12]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_11_ (
	.o(instruction_read[11]),
	.i(instruction_read_c[11]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_10_ (
	.o(instruction_read[10]),
	.i(instruction_read_c[10]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_9_ (
	.o(instruction_read[9]),
	.i(instruction_read_c[9]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_8_ (
	.o(instruction_read[8]),
	.i(instruction_read_c[8]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_7_ (
	.o(instruction_read[7]),
	.i(instruction_read_c[7]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_6_ (
	.o(instruction_read[6]),
	.i(instruction_read_c[6]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_5_ (
	.o(instruction_read[5]),
	.i(instruction_read_c[5]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_4_ (
	.o(instruction_read[4]),
	.i(instruction_read_c[4]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_3_ (
	.o(instruction_read[3]),
	.i(instruction_read_c[3]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_2_ (
	.o(instruction_read[2]),
	.i(instruction_read_c[2]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_1_ (
	.o(instruction_read[1]),
	.i(instruction_read_c[1]),
	.oe(VCC)
);
// @15:16
  cyclonev_io_obuf instruction_read_out_0_ (
	.o(instruction_read[0]),
	.i(instruction_read_c[0]),
	.oe(VCC)
);
// @15:14
  cyclonev_io_obuf in_full_out (
	.o(in_full),
	.i(in_full_c),
	.oe(VCC)
);
// @15:40
  fifo_192_300_10s INPUT_RAY_FIFO (
	.instruction_read_c_180(instruction_read_c[180]),
	.instruction_read_c_181(instruction_read_c[181]),
	.instruction_read_c_182(instruction_read_c[182]),
	.instruction_read_c_183(instruction_read_c[183]),
	.instruction_read_c_184(instruction_read_c[184]),
	.instruction_read_c_185(instruction_read_c[185]),
	.instruction_read_c_186(instruction_read_c[186]),
	.instruction_read_c_187(instruction_read_c[187]),
	.instruction_read_c_188(instruction_read_c[188]),
	.instruction_read_c_189(instruction_read_c[189]),
	.instruction_read_c_190(instruction_read_c[190]),
	.instruction_read_c_191(instruction_read_c[191]),
	.instruction_read_c_160(instruction_read_c[160]),
	.instruction_read_c_161(instruction_read_c[161]),
	.instruction_read_c_162(instruction_read_c[162]),
	.instruction_read_c_163(instruction_read_c[163]),
	.instruction_read_c_164(instruction_read_c[164]),
	.instruction_read_c_165(instruction_read_c[165]),
	.instruction_read_c_166(instruction_read_c[166]),
	.instruction_read_c_167(instruction_read_c[167]),
	.instruction_read_c_168(instruction_read_c[168]),
	.instruction_read_c_169(instruction_read_c[169]),
	.instruction_read_c_170(instruction_read_c[170]),
	.instruction_read_c_171(instruction_read_c[171]),
	.instruction_read_c_172(instruction_read_c[172]),
	.instruction_read_c_173(instruction_read_c[173]),
	.instruction_read_c_174(instruction_read_c[174]),
	.instruction_read_c_175(instruction_read_c[175]),
	.instruction_read_c_176(instruction_read_c[176]),
	.instruction_read_c_177(instruction_read_c[177]),
	.instruction_read_c_178(instruction_read_c[178]),
	.instruction_read_c_179(instruction_read_c[179]),
	.instruction_read_c_140(instruction_read_c[140]),
	.instruction_read_c_141(instruction_read_c[141]),
	.instruction_read_c_142(instruction_read_c[142]),
	.instruction_read_c_143(instruction_read_c[143]),
	.instruction_read_c_144(instruction_read_c[144]),
	.instruction_read_c_145(instruction_read_c[145]),
	.instruction_read_c_146(instruction_read_c[146]),
	.instruction_read_c_147(instruction_read_c[147]),
	.instruction_read_c_148(instruction_read_c[148]),
	.instruction_read_c_149(instruction_read_c[149]),
	.instruction_read_c_150(instruction_read_c[150]),
	.instruction_read_c_151(instruction_read_c[151]),
	.instruction_read_c_152(instruction_read_c[152]),
	.instruction_read_c_153(instruction_read_c[153]),
	.instruction_read_c_154(instruction_read_c[154]),
	.instruction_read_c_155(instruction_read_c[155]),
	.instruction_read_c_156(instruction_read_c[156]),
	.instruction_read_c_157(instruction_read_c[157]),
	.instruction_read_c_158(instruction_read_c[158]),
	.instruction_read_c_159(instruction_read_c[159]),
	.instruction_read_c_120(instruction_read_c[120]),
	.instruction_read_c_121(instruction_read_c[121]),
	.instruction_read_c_122(instruction_read_c[122]),
	.instruction_read_c_123(instruction_read_c[123]),
	.instruction_read_c_124(instruction_read_c[124]),
	.instruction_read_c_125(instruction_read_c[125]),
	.instruction_read_c_126(instruction_read_c[126]),
	.instruction_read_c_127(instruction_read_c[127]),
	.instruction_read_c_128(instruction_read_c[128]),
	.instruction_read_c_129(instruction_read_c[129]),
	.instruction_read_c_130(instruction_read_c[130]),
	.instruction_read_c_131(instruction_read_c[131]),
	.instruction_read_c_132(instruction_read_c[132]),
	.instruction_read_c_133(instruction_read_c[133]),
	.instruction_read_c_134(instruction_read_c[134]),
	.instruction_read_c_135(instruction_read_c[135]),
	.instruction_read_c_136(instruction_read_c[136]),
	.instruction_read_c_137(instruction_read_c[137]),
	.instruction_read_c_138(instruction_read_c[138]),
	.instruction_read_c_139(instruction_read_c[139]),
	.instruction_read_c_100(instruction_read_c[100]),
	.instruction_read_c_101(instruction_read_c[101]),
	.instruction_read_c_102(instruction_read_c[102]),
	.instruction_read_c_103(instruction_read_c[103]),
	.instruction_read_c_104(instruction_read_c[104]),
	.instruction_read_c_105(instruction_read_c[105]),
	.instruction_read_c_106(instruction_read_c[106]),
	.instruction_read_c_107(instruction_read_c[107]),
	.instruction_read_c_108(instruction_read_c[108]),
	.instruction_read_c_109(instruction_read_c[109]),
	.instruction_read_c_110(instruction_read_c[110]),
	.instruction_read_c_111(instruction_read_c[111]),
	.instruction_read_c_112(instruction_read_c[112]),
	.instruction_read_c_113(instruction_read_c[113]),
	.instruction_read_c_114(instruction_read_c[114]),
	.instruction_read_c_115(instruction_read_c[115]),
	.instruction_read_c_116(instruction_read_c[116]),
	.instruction_read_c_117(instruction_read_c[117]),
	.instruction_read_c_118(instruction_read_c[118]),
	.instruction_read_c_119(instruction_read_c[119]),
	.instruction_read_c_80(instruction_read_c[80]),
	.instruction_read_c_81(instruction_read_c[81]),
	.instruction_read_c_82(instruction_read_c[82]),
	.instruction_read_c_83(instruction_read_c[83]),
	.instruction_read_c_84(instruction_read_c[84]),
	.instruction_read_c_85(instruction_read_c[85]),
	.instruction_read_c_86(instruction_read_c[86]),
	.instruction_read_c_87(instruction_read_c[87]),
	.instruction_read_c_88(instruction_read_c[88]),
	.instruction_read_c_89(instruction_read_c[89]),
	.instruction_read_c_90(instruction_read_c[90]),
	.instruction_read_c_91(instruction_read_c[91]),
	.instruction_read_c_92(instruction_read_c[92]),
	.instruction_read_c_93(instruction_read_c[93]),
	.instruction_read_c_94(instruction_read_c[94]),
	.instruction_read_c_95(instruction_read_c[95]),
	.instruction_read_c_96(instruction_read_c[96]),
	.instruction_read_c_97(instruction_read_c[97]),
	.instruction_read_c_98(instruction_read_c[98]),
	.instruction_read_c_99(instruction_read_c[99]),
	.instruction_read_c_60(instruction_read_c[60]),
	.instruction_read_c_61(instruction_read_c[61]),
	.instruction_read_c_62(instruction_read_c[62]),
	.instruction_read_c_63(instruction_read_c[63]),
	.instruction_read_c_64(instruction_read_c[64]),
	.instruction_read_c_65(instruction_read_c[65]),
	.instruction_read_c_66(instruction_read_c[66]),
	.instruction_read_c_67(instruction_read_c[67]),
	.instruction_read_c_68(instruction_read_c[68]),
	.instruction_read_c_69(instruction_read_c[69]),
	.instruction_read_c_70(instruction_read_c[70]),
	.instruction_read_c_71(instruction_read_c[71]),
	.instruction_read_c_72(instruction_read_c[72]),
	.instruction_read_c_73(instruction_read_c[73]),
	.instruction_read_c_74(instruction_read_c[74]),
	.instruction_read_c_75(instruction_read_c[75]),
	.instruction_read_c_76(instruction_read_c[76]),
	.instruction_read_c_77(instruction_read_c[77]),
	.instruction_read_c_78(instruction_read_c[78]),
	.instruction_read_c_79(instruction_read_c[79]),
	.instruction_read_c_40(instruction_read_c[40]),
	.instruction_read_c_41(instruction_read_c[41]),
	.instruction_read_c_42(instruction_read_c[42]),
	.instruction_read_c_43(instruction_read_c[43]),
	.instruction_read_c_44(instruction_read_c[44]),
	.instruction_read_c_45(instruction_read_c[45]),
	.instruction_read_c_46(instruction_read_c[46]),
	.instruction_read_c_47(instruction_read_c[47]),
	.instruction_read_c_48(instruction_read_c[48]),
	.instruction_read_c_49(instruction_read_c[49]),
	.instruction_read_c_50(instruction_read_c[50]),
	.instruction_read_c_51(instruction_read_c[51]),
	.instruction_read_c_52(instruction_read_c[52]),
	.instruction_read_c_53(instruction_read_c[53]),
	.instruction_read_c_54(instruction_read_c[54]),
	.instruction_read_c_55(instruction_read_c[55]),
	.instruction_read_c_56(instruction_read_c[56]),
	.instruction_read_c_57(instruction_read_c[57]),
	.instruction_read_c_58(instruction_read_c[58]),
	.instruction_read_c_59(instruction_read_c[59]),
	.instruction_read_c_20(instruction_read_c[20]),
	.instruction_read_c_21(instruction_read_c[21]),
	.instruction_read_c_22(instruction_read_c[22]),
	.instruction_read_c_23(instruction_read_c[23]),
	.instruction_read_c_24(instruction_read_c[24]),
	.instruction_read_c_25(instruction_read_c[25]),
	.instruction_read_c_26(instruction_read_c[26]),
	.instruction_read_c_27(instruction_read_c[27]),
	.instruction_read_c_28(instruction_read_c[28]),
	.instruction_read_c_29(instruction_read_c[29]),
	.instruction_read_c_30(instruction_read_c[30]),
	.instruction_read_c_31(instruction_read_c[31]),
	.instruction_read_c_32(instruction_read_c[32]),
	.instruction_read_c_33(instruction_read_c[33]),
	.instruction_read_c_34(instruction_read_c[34]),
	.instruction_read_c_35(instruction_read_c[35]),
	.instruction_read_c_36(instruction_read_c[36]),
	.instruction_read_c_37(instruction_read_c[37]),
	.instruction_read_c_38(instruction_read_c[38]),
	.instruction_read_c_39(instruction_read_c[39]),
	.instruction_read_c_0(instruction_read_c[0]),
	.instruction_read_c_1(instruction_read_c[1]),
	.instruction_read_c_2(instruction_read_c[2]),
	.instruction_read_c_3(instruction_read_c[3]),
	.instruction_read_c_4(instruction_read_c[4]),
	.instruction_read_c_5(instruction_read_c[5]),
	.instruction_read_c_6(instruction_read_c[6]),
	.instruction_read_c_7(instruction_read_c[7]),
	.instruction_read_c_8(instruction_read_c[8]),
	.instruction_read_c_9(instruction_read_c[9]),
	.instruction_read_c_10(instruction_read_c[10]),
	.instruction_read_c_11(instruction_read_c[11]),
	.instruction_read_c_12(instruction_read_c[12]),
	.instruction_read_c_13(instruction_read_c[13]),
	.instruction_read_c_14(instruction_read_c[14]),
	.instruction_read_c_15(instruction_read_c[15]),
	.instruction_read_c_16(instruction_read_c[16]),
	.instruction_read_c_17(instruction_read_c[17]),
	.instruction_read_c_18(instruction_read_c[18]),
	.instruction_read_c_19(instruction_read_c[19]),
	.ray_in_c_180(ray_in_c[180]),
	.ray_in_c_181(ray_in_c[181]),
	.ray_in_c_182(ray_in_c[182]),
	.ray_in_c_183(ray_in_c[183]),
	.ray_in_c_184(ray_in_c[184]),
	.ray_in_c_185(ray_in_c[185]),
	.ray_in_c_186(ray_in_c[186]),
	.ray_in_c_187(ray_in_c[187]),
	.ray_in_c_188(ray_in_c[188]),
	.ray_in_c_189(ray_in_c[189]),
	.ray_in_c_190(ray_in_c[190]),
	.ray_in_c_191(ray_in_c[191]),
	.ray_in_c_160(ray_in_c[160]),
	.ray_in_c_161(ray_in_c[161]),
	.ray_in_c_162(ray_in_c[162]),
	.ray_in_c_163(ray_in_c[163]),
	.ray_in_c_164(ray_in_c[164]),
	.ray_in_c_165(ray_in_c[165]),
	.ray_in_c_166(ray_in_c[166]),
	.ray_in_c_167(ray_in_c[167]),
	.ray_in_c_168(ray_in_c[168]),
	.ray_in_c_169(ray_in_c[169]),
	.ray_in_c_170(ray_in_c[170]),
	.ray_in_c_171(ray_in_c[171]),
	.ray_in_c_172(ray_in_c[172]),
	.ray_in_c_173(ray_in_c[173]),
	.ray_in_c_174(ray_in_c[174]),
	.ray_in_c_175(ray_in_c[175]),
	.ray_in_c_176(ray_in_c[176]),
	.ray_in_c_177(ray_in_c[177]),
	.ray_in_c_178(ray_in_c[178]),
	.ray_in_c_179(ray_in_c[179]),
	.ray_in_c_140(ray_in_c[140]),
	.ray_in_c_141(ray_in_c[141]),
	.ray_in_c_142(ray_in_c[142]),
	.ray_in_c_143(ray_in_c[143]),
	.ray_in_c_144(ray_in_c[144]),
	.ray_in_c_145(ray_in_c[145]),
	.ray_in_c_146(ray_in_c[146]),
	.ray_in_c_147(ray_in_c[147]),
	.ray_in_c_148(ray_in_c[148]),
	.ray_in_c_149(ray_in_c[149]),
	.ray_in_c_150(ray_in_c[150]),
	.ray_in_c_151(ray_in_c[151]),
	.ray_in_c_152(ray_in_c[152]),
	.ray_in_c_153(ray_in_c[153]),
	.ray_in_c_154(ray_in_c[154]),
	.ray_in_c_155(ray_in_c[155]),
	.ray_in_c_156(ray_in_c[156]),
	.ray_in_c_157(ray_in_c[157]),
	.ray_in_c_158(ray_in_c[158]),
	.ray_in_c_159(ray_in_c[159]),
	.ray_in_c_120(ray_in_c[120]),
	.ray_in_c_121(ray_in_c[121]),
	.ray_in_c_122(ray_in_c[122]),
	.ray_in_c_123(ray_in_c[123]),
	.ray_in_c_124(ray_in_c[124]),
	.ray_in_c_125(ray_in_c[125]),
	.ray_in_c_126(ray_in_c[126]),
	.ray_in_c_127(ray_in_c[127]),
	.ray_in_c_128(ray_in_c[128]),
	.ray_in_c_129(ray_in_c[129]),
	.ray_in_c_130(ray_in_c[130]),
	.ray_in_c_131(ray_in_c[131]),
	.ray_in_c_132(ray_in_c[132]),
	.ray_in_c_133(ray_in_c[133]),
	.ray_in_c_134(ray_in_c[134]),
	.ray_in_c_135(ray_in_c[135]),
	.ray_in_c_136(ray_in_c[136]),
	.ray_in_c_137(ray_in_c[137]),
	.ray_in_c_138(ray_in_c[138]),
	.ray_in_c_139(ray_in_c[139]),
	.ray_in_c_100(ray_in_c[100]),
	.ray_in_c_101(ray_in_c[101]),
	.ray_in_c_102(ray_in_c[102]),
	.ray_in_c_103(ray_in_c[103]),
	.ray_in_c_104(ray_in_c[104]),
	.ray_in_c_105(ray_in_c[105]),
	.ray_in_c_106(ray_in_c[106]),
	.ray_in_c_107(ray_in_c[107]),
	.ray_in_c_108(ray_in_c[108]),
	.ray_in_c_109(ray_in_c[109]),
	.ray_in_c_110(ray_in_c[110]),
	.ray_in_c_111(ray_in_c[111]),
	.ray_in_c_112(ray_in_c[112]),
	.ray_in_c_113(ray_in_c[113]),
	.ray_in_c_114(ray_in_c[114]),
	.ray_in_c_115(ray_in_c[115]),
	.ray_in_c_116(ray_in_c[116]),
	.ray_in_c_117(ray_in_c[117]),
	.ray_in_c_118(ray_in_c[118]),
	.ray_in_c_119(ray_in_c[119]),
	.ray_in_c_80(ray_in_c[80]),
	.ray_in_c_81(ray_in_c[81]),
	.ray_in_c_82(ray_in_c[82]),
	.ray_in_c_83(ray_in_c[83]),
	.ray_in_c_84(ray_in_c[84]),
	.ray_in_c_85(ray_in_c[85]),
	.ray_in_c_86(ray_in_c[86]),
	.ray_in_c_87(ray_in_c[87]),
	.ray_in_c_88(ray_in_c[88]),
	.ray_in_c_89(ray_in_c[89]),
	.ray_in_c_90(ray_in_c[90]),
	.ray_in_c_91(ray_in_c[91]),
	.ray_in_c_92(ray_in_c[92]),
	.ray_in_c_93(ray_in_c[93]),
	.ray_in_c_94(ray_in_c[94]),
	.ray_in_c_95(ray_in_c[95]),
	.ray_in_c_96(ray_in_c[96]),
	.ray_in_c_97(ray_in_c[97]),
	.ray_in_c_98(ray_in_c[98]),
	.ray_in_c_99(ray_in_c[99]),
	.ray_in_c_60(ray_in_c[60]),
	.ray_in_c_61(ray_in_c[61]),
	.ray_in_c_62(ray_in_c[62]),
	.ray_in_c_63(ray_in_c[63]),
	.ray_in_c_64(ray_in_c[64]),
	.ray_in_c_65(ray_in_c[65]),
	.ray_in_c_66(ray_in_c[66]),
	.ray_in_c_67(ray_in_c[67]),
	.ray_in_c_68(ray_in_c[68]),
	.ray_in_c_69(ray_in_c[69]),
	.ray_in_c_70(ray_in_c[70]),
	.ray_in_c_71(ray_in_c[71]),
	.ray_in_c_72(ray_in_c[72]),
	.ray_in_c_73(ray_in_c[73]),
	.ray_in_c_74(ray_in_c[74]),
	.ray_in_c_75(ray_in_c[75]),
	.ray_in_c_76(ray_in_c[76]),
	.ray_in_c_77(ray_in_c[77]),
	.ray_in_c_78(ray_in_c[78]),
	.ray_in_c_79(ray_in_c[79]),
	.ray_in_c_40(ray_in_c[40]),
	.ray_in_c_41(ray_in_c[41]),
	.ray_in_c_42(ray_in_c[42]),
	.ray_in_c_43(ray_in_c[43]),
	.ray_in_c_44(ray_in_c[44]),
	.ray_in_c_45(ray_in_c[45]),
	.ray_in_c_46(ray_in_c[46]),
	.ray_in_c_47(ray_in_c[47]),
	.ray_in_c_48(ray_in_c[48]),
	.ray_in_c_49(ray_in_c[49]),
	.ray_in_c_50(ray_in_c[50]),
	.ray_in_c_51(ray_in_c[51]),
	.ray_in_c_52(ray_in_c[52]),
	.ray_in_c_53(ray_in_c[53]),
	.ray_in_c_54(ray_in_c[54]),
	.ray_in_c_55(ray_in_c[55]),
	.ray_in_c_56(ray_in_c[56]),
	.ray_in_c_57(ray_in_c[57]),
	.ray_in_c_58(ray_in_c[58]),
	.ray_in_c_59(ray_in_c[59]),
	.ray_in_c_20(ray_in_c[20]),
	.ray_in_c_21(ray_in_c[21]),
	.ray_in_c_22(ray_in_c[22]),
	.ray_in_c_23(ray_in_c[23]),
	.ray_in_c_24(ray_in_c[24]),
	.ray_in_c_25(ray_in_c[25]),
	.ray_in_c_26(ray_in_c[26]),
	.ray_in_c_27(ray_in_c[27]),
	.ray_in_c_28(ray_in_c[28]),
	.ray_in_c_29(ray_in_c[29]),
	.ray_in_c_30(ray_in_c[30]),
	.ray_in_c_31(ray_in_c[31]),
	.ray_in_c_32(ray_in_c[32]),
	.ray_in_c_33(ray_in_c[33]),
	.ray_in_c_34(ray_in_c[34]),
	.ray_in_c_35(ray_in_c[35]),
	.ray_in_c_36(ray_in_c[36]),
	.ray_in_c_37(ray_in_c[37]),
	.ray_in_c_38(ray_in_c[38]),
	.ray_in_c_39(ray_in_c[39]),
	.ray_in_c_0(ray_in_c[0]),
	.ray_in_c_1(ray_in_c[1]),
	.ray_in_c_2(ray_in_c[2]),
	.ray_in_c_3(ray_in_c[3]),
	.ray_in_c_4(ray_in_c[4]),
	.ray_in_c_5(ray_in_c[5]),
	.ray_in_c_6(ray_in_c[6]),
	.ray_in_c_7(ray_in_c[7]),
	.ray_in_c_8(ray_in_c[8]),
	.ray_in_c_9(ray_in_c[9]),
	.ray_in_c_10(ray_in_c[10]),
	.ray_in_c_11(ray_in_c[11]),
	.ray_in_c_12(ray_in_c[12]),
	.ray_in_c_13(ray_in_c[13]),
	.ray_in_c_14(ray_in_c[14]),
	.ray_in_c_15(ray_in_c[15]),
	.ray_in_c_16(ray_in_c[16]),
	.ray_in_c_17(ray_in_c[17]),
	.ray_in_c_18(ray_in_c[18]),
	.ray_in_c_19(ray_in_c[19]),
	.state_1160_d(STREAMER0_state_1160_d),
	.reset_c(reset_c),
	.in_full_c(in_full_c),
	.rd_streamer_fifo0(rd_streamer_fifo0),
	.in_wr_en_c(in_wr_en_c),
	.empty_i(INPUT_RAY_FIFO_empty_i),
	.reset_in_RNIPCR1(reset_in_RNIPCR1),
	.clock_c(clock_c)
);
// @15:75
  streamer_10_32_12_11 STREAMER0 (
	.state_d_0(STREAMER0_state_d[2]),
	.addr_streamer_mem_1(addr_streamer_mem[1]),
	.addr_streamer_mem_0(addr_streamer_mem[0]),
	.addr_streamer_mem_3(addr_streamer_mem[3]),
	.addr_streamer_mem_2(addr_streamer_mem[2]),
	.state_1160_d(STREAMER0_state_1160_d),
	.empty_i(INPUT_RAY_FIFO_empty_i),
	.rd_streamer_fifo0(rd_streamer_fifo0),
	.reset_in_RNIPCR1(reset_in_RNIPCR1),
	.clock_c(clock_c)
);
// @15:115
  sramb_16s_12s_384s MEM0 (
	.instruction_read_c_383(instruction_read_c[575]),
	.instruction_read_c_382(instruction_read_c[574]),
	.instruction_read_c_381(instruction_read_c[573]),
	.instruction_read_c_380(instruction_read_c[572]),
	.instruction_read_c_379(instruction_read_c[571]),
	.instruction_read_c_378(instruction_read_c[570]),
	.instruction_read_c_377(instruction_read_c[569]),
	.instruction_read_c_376(instruction_read_c[568]),
	.instruction_read_c_375(instruction_read_c[567]),
	.instruction_read_c_374(instruction_read_c[566]),
	.instruction_read_c_373(instruction_read_c[565]),
	.instruction_read_c_372(instruction_read_c[564]),
	.instruction_read_c_371(instruction_read_c[563]),
	.instruction_read_c_370(instruction_read_c[562]),
	.instruction_read_c_369(instruction_read_c[561]),
	.instruction_read_c_368(instruction_read_c[560]),
	.instruction_read_c_367(instruction_read_c[559]),
	.instruction_read_c_366(instruction_read_c[558]),
	.instruction_read_c_365(instruction_read_c[557]),
	.instruction_read_c_364(instruction_read_c[556]),
	.instruction_read_c_363(instruction_read_c[555]),
	.instruction_read_c_362(instruction_read_c[554]),
	.instruction_read_c_361(instruction_read_c[553]),
	.instruction_read_c_360(instruction_read_c[552]),
	.instruction_read_c_359(instruction_read_c[551]),
	.instruction_read_c_358(instruction_read_c[550]),
	.instruction_read_c_357(instruction_read_c[549]),
	.instruction_read_c_356(instruction_read_c[548]),
	.instruction_read_c_355(instruction_read_c[547]),
	.instruction_read_c_354(instruction_read_c[546]),
	.instruction_read_c_353(instruction_read_c[545]),
	.instruction_read_c_352(instruction_read_c[544]),
	.instruction_read_c_351(instruction_read_c[543]),
	.instruction_read_c_350(instruction_read_c[542]),
	.instruction_read_c_349(instruction_read_c[541]),
	.instruction_read_c_348(instruction_read_c[540]),
	.instruction_read_c_347(instruction_read_c[539]),
	.instruction_read_c_346(instruction_read_c[538]),
	.instruction_read_c_345(instruction_read_c[537]),
	.instruction_read_c_344(instruction_read_c[536]),
	.instruction_read_c_343(instruction_read_c[535]),
	.instruction_read_c_342(instruction_read_c[534]),
	.instruction_read_c_341(instruction_read_c[533]),
	.instruction_read_c_340(instruction_read_c[532]),
	.instruction_read_c_339(instruction_read_c[531]),
	.instruction_read_c_338(instruction_read_c[530]),
	.instruction_read_c_337(instruction_read_c[529]),
	.instruction_read_c_336(instruction_read_c[528]),
	.instruction_read_c_335(instruction_read_c[527]),
	.instruction_read_c_334(instruction_read_c[526]),
	.instruction_read_c_333(instruction_read_c[525]),
	.instruction_read_c_332(instruction_read_c[524]),
	.instruction_read_c_331(instruction_read_c[523]),
	.instruction_read_c_330(instruction_read_c[522]),
	.instruction_read_c_329(instruction_read_c[521]),
	.instruction_read_c_328(instruction_read_c[520]),
	.instruction_read_c_327(instruction_read_c[519]),
	.instruction_read_c_326(instruction_read_c[518]),
	.instruction_read_c_325(instruction_read_c[517]),
	.instruction_read_c_324(instruction_read_c[516]),
	.instruction_read_c_323(instruction_read_c[515]),
	.instruction_read_c_322(instruction_read_c[514]),
	.instruction_read_c_321(instruction_read_c[513]),
	.instruction_read_c_320(instruction_read_c[512]),
	.instruction_read_c_319(instruction_read_c[511]),
	.instruction_read_c_318(instruction_read_c[510]),
	.instruction_read_c_317(instruction_read_c[509]),
	.instruction_read_c_316(instruction_read_c[508]),
	.instruction_read_c_315(instruction_read_c[507]),
	.instruction_read_c_314(instruction_read_c[506]),
	.instruction_read_c_313(instruction_read_c[505]),
	.instruction_read_c_312(instruction_read_c[504]),
	.instruction_read_c_311(instruction_read_c[503]),
	.instruction_read_c_310(instruction_read_c[502]),
	.instruction_read_c_309(instruction_read_c[501]),
	.instruction_read_c_308(instruction_read_c[500]),
	.instruction_read_c_307(instruction_read_c[499]),
	.instruction_read_c_306(instruction_read_c[498]),
	.instruction_read_c_305(instruction_read_c[497]),
	.instruction_read_c_304(instruction_read_c[496]),
	.instruction_read_c_303(instruction_read_c[495]),
	.instruction_read_c_302(instruction_read_c[494]),
	.instruction_read_c_301(instruction_read_c[493]),
	.instruction_read_c_300(instruction_read_c[492]),
	.instruction_read_c_299(instruction_read_c[491]),
	.instruction_read_c_298(instruction_read_c[490]),
	.instruction_read_c_297(instruction_read_c[489]),
	.instruction_read_c_296(instruction_read_c[488]),
	.instruction_read_c_295(instruction_read_c[487]),
	.instruction_read_c_294(instruction_read_c[486]),
	.instruction_read_c_293(instruction_read_c[485]),
	.instruction_read_c_292(instruction_read_c[484]),
	.instruction_read_c_291(instruction_read_c[483]),
	.instruction_read_c_290(instruction_read_c[482]),
	.instruction_read_c_289(instruction_read_c[481]),
	.instruction_read_c_288(instruction_read_c[480]),
	.instruction_read_c_287(instruction_read_c[479]),
	.instruction_read_c_286(instruction_read_c[478]),
	.instruction_read_c_285(instruction_read_c[477]),
	.instruction_read_c_284(instruction_read_c[476]),
	.instruction_read_c_283(instruction_read_c[475]),
	.instruction_read_c_282(instruction_read_c[474]),
	.instruction_read_c_281(instruction_read_c[473]),
	.instruction_read_c_280(instruction_read_c[472]),
	.instruction_read_c_279(instruction_read_c[471]),
	.instruction_read_c_278(instruction_read_c[470]),
	.instruction_read_c_277(instruction_read_c[469]),
	.instruction_read_c_276(instruction_read_c[468]),
	.instruction_read_c_275(instruction_read_c[467]),
	.instruction_read_c_274(instruction_read_c[466]),
	.instruction_read_c_273(instruction_read_c[465]),
	.instruction_read_c_272(instruction_read_c[464]),
	.instruction_read_c_271(instruction_read_c[463]),
	.instruction_read_c_270(instruction_read_c[462]),
	.instruction_read_c_269(instruction_read_c[461]),
	.instruction_read_c_268(instruction_read_c[460]),
	.instruction_read_c_267(instruction_read_c[459]),
	.instruction_read_c_266(instruction_read_c[458]),
	.instruction_read_c_265(instruction_read_c[457]),
	.instruction_read_c_264(instruction_read_c[456]),
	.instruction_read_c_263(instruction_read_c[455]),
	.instruction_read_c_262(instruction_read_c[454]),
	.instruction_read_c_261(instruction_read_c[453]),
	.instruction_read_c_260(instruction_read_c[452]),
	.instruction_read_c_259(instruction_read_c[451]),
	.instruction_read_c_258(instruction_read_c[450]),
	.instruction_read_c_257(instruction_read_c[449]),
	.instruction_read_c_256(instruction_read_c[448]),
	.instruction_read_c_255(instruction_read_c[447]),
	.instruction_read_c_254(instruction_read_c[446]),
	.instruction_read_c_253(instruction_read_c[445]),
	.instruction_read_c_252(instruction_read_c[444]),
	.instruction_read_c_251(instruction_read_c[443]),
	.instruction_read_c_250(instruction_read_c[442]),
	.instruction_read_c_249(instruction_read_c[441]),
	.instruction_read_c_248(instruction_read_c[440]),
	.instruction_read_c_247(instruction_read_c[439]),
	.instruction_read_c_246(instruction_read_c[438]),
	.instruction_read_c_245(instruction_read_c[437]),
	.instruction_read_c_244(instruction_read_c[436]),
	.instruction_read_c_243(instruction_read_c[435]),
	.instruction_read_c_242(instruction_read_c[434]),
	.instruction_read_c_241(instruction_read_c[433]),
	.instruction_read_c_240(instruction_read_c[432]),
	.instruction_read_c_239(instruction_read_c[431]),
	.instruction_read_c_238(instruction_read_c[430]),
	.instruction_read_c_237(instruction_read_c[429]),
	.instruction_read_c_236(instruction_read_c[428]),
	.instruction_read_c_235(instruction_read_c[427]),
	.instruction_read_c_234(instruction_read_c[426]),
	.instruction_read_c_233(instruction_read_c[425]),
	.instruction_read_c_232(instruction_read_c[424]),
	.instruction_read_c_231(instruction_read_c[423]),
	.instruction_read_c_230(instruction_read_c[422]),
	.instruction_read_c_229(instruction_read_c[421]),
	.instruction_read_c_228(instruction_read_c[420]),
	.instruction_read_c_227(instruction_read_c[419]),
	.instruction_read_c_226(instruction_read_c[418]),
	.instruction_read_c_225(instruction_read_c[417]),
	.instruction_read_c_224(instruction_read_c[416]),
	.instruction_read_c_223(instruction_read_c[415]),
	.instruction_read_c_222(instruction_read_c[414]),
	.instruction_read_c_221(instruction_read_c[413]),
	.instruction_read_c_220(instruction_read_c[412]),
	.instruction_read_c_219(instruction_read_c[411]),
	.instruction_read_c_218(instruction_read_c[410]),
	.instruction_read_c_217(instruction_read_c[409]),
	.instruction_read_c_216(instruction_read_c[408]),
	.instruction_read_c_215(instruction_read_c[407]),
	.instruction_read_c_214(instruction_read_c[406]),
	.instruction_read_c_213(instruction_read_c[405]),
	.instruction_read_c_212(instruction_read_c[404]),
	.instruction_read_c_211(instruction_read_c[403]),
	.instruction_read_c_210(instruction_read_c[402]),
	.instruction_read_c_209(instruction_read_c[401]),
	.instruction_read_c_208(instruction_read_c[400]),
	.instruction_read_c_207(instruction_read_c[399]),
	.instruction_read_c_206(instruction_read_c[398]),
	.instruction_read_c_205(instruction_read_c[397]),
	.instruction_read_c_204(instruction_read_c[396]),
	.instruction_read_c_203(instruction_read_c[395]),
	.instruction_read_c_202(instruction_read_c[394]),
	.instruction_read_c_201(instruction_read_c[393]),
	.instruction_read_c_200(instruction_read_c[392]),
	.instruction_read_c_199(instruction_read_c[391]),
	.instruction_read_c_198(instruction_read_c[390]),
	.instruction_read_c_197(instruction_read_c[389]),
	.instruction_read_c_196(instruction_read_c[388]),
	.instruction_read_c_195(instruction_read_c[387]),
	.instruction_read_c_194(instruction_read_c[386]),
	.instruction_read_c_193(instruction_read_c[385]),
	.instruction_read_c_192(instruction_read_c[384]),
	.instruction_read_c_191(instruction_read_c[383]),
	.instruction_read_c_190(instruction_read_c[382]),
	.instruction_read_c_189(instruction_read_c[381]),
	.instruction_read_c_188(instruction_read_c[380]),
	.instruction_read_c_187(instruction_read_c[379]),
	.instruction_read_c_186(instruction_read_c[378]),
	.instruction_read_c_185(instruction_read_c[377]),
	.instruction_read_c_184(instruction_read_c[376]),
	.instruction_read_c_183(instruction_read_c[375]),
	.instruction_read_c_182(instruction_read_c[374]),
	.instruction_read_c_181(instruction_read_c[373]),
	.instruction_read_c_180(instruction_read_c[372]),
	.instruction_read_c_179(instruction_read_c[371]),
	.instruction_read_c_178(instruction_read_c[370]),
	.instruction_read_c_177(instruction_read_c[369]),
	.instruction_read_c_176(instruction_read_c[368]),
	.instruction_read_c_175(instruction_read_c[367]),
	.instruction_read_c_174(instruction_read_c[366]),
	.instruction_read_c_173(instruction_read_c[365]),
	.instruction_read_c_172(instruction_read_c[364]),
	.instruction_read_c_171(instruction_read_c[363]),
	.instruction_read_c_170(instruction_read_c[362]),
	.instruction_read_c_169(instruction_read_c[361]),
	.instruction_read_c_168(instruction_read_c[360]),
	.instruction_read_c_167(instruction_read_c[359]),
	.instruction_read_c_166(instruction_read_c[358]),
	.instruction_read_c_165(instruction_read_c[357]),
	.instruction_read_c_164(instruction_read_c[356]),
	.instruction_read_c_163(instruction_read_c[355]),
	.instruction_read_c_162(instruction_read_c[354]),
	.instruction_read_c_161(instruction_read_c[353]),
	.instruction_read_c_160(instruction_read_c[352]),
	.instruction_read_c_159(instruction_read_c[351]),
	.instruction_read_c_158(instruction_read_c[350]),
	.instruction_read_c_157(instruction_read_c[349]),
	.instruction_read_c_156(instruction_read_c[348]),
	.instruction_read_c_155(instruction_read_c[347]),
	.instruction_read_c_154(instruction_read_c[346]),
	.instruction_read_c_153(instruction_read_c[345]),
	.instruction_read_c_152(instruction_read_c[344]),
	.instruction_read_c_151(instruction_read_c[343]),
	.instruction_read_c_150(instruction_read_c[342]),
	.instruction_read_c_149(instruction_read_c[341]),
	.instruction_read_c_148(instruction_read_c[340]),
	.instruction_read_c_147(instruction_read_c[339]),
	.instruction_read_c_146(instruction_read_c[338]),
	.instruction_read_c_145(instruction_read_c[337]),
	.instruction_read_c_144(instruction_read_c[336]),
	.instruction_read_c_143(instruction_read_c[335]),
	.instruction_read_c_142(instruction_read_c[334]),
	.instruction_read_c_141(instruction_read_c[333]),
	.instruction_read_c_140(instruction_read_c[332]),
	.instruction_read_c_139(instruction_read_c[331]),
	.instruction_read_c_138(instruction_read_c[330]),
	.instruction_read_c_137(instruction_read_c[329]),
	.instruction_read_c_136(instruction_read_c[328]),
	.instruction_read_c_135(instruction_read_c[327]),
	.instruction_read_c_134(instruction_read_c[326]),
	.instruction_read_c_133(instruction_read_c[325]),
	.instruction_read_c_132(instruction_read_c[324]),
	.instruction_read_c_131(instruction_read_c[323]),
	.instruction_read_c_130(instruction_read_c[322]),
	.instruction_read_c_129(instruction_read_c[321]),
	.instruction_read_c_128(instruction_read_c[320]),
	.instruction_read_c_127(instruction_read_c[319]),
	.instruction_read_c_126(instruction_read_c[318]),
	.instruction_read_c_125(instruction_read_c[317]),
	.instruction_read_c_124(instruction_read_c[316]),
	.instruction_read_c_123(instruction_read_c[315]),
	.instruction_read_c_122(instruction_read_c[314]),
	.instruction_read_c_121(instruction_read_c[313]),
	.instruction_read_c_120(instruction_read_c[312]),
	.instruction_read_c_119(instruction_read_c[311]),
	.instruction_read_c_118(instruction_read_c[310]),
	.instruction_read_c_117(instruction_read_c[309]),
	.instruction_read_c_116(instruction_read_c[308]),
	.instruction_read_c_115(instruction_read_c[307]),
	.instruction_read_c_114(instruction_read_c[306]),
	.instruction_read_c_113(instruction_read_c[305]),
	.instruction_read_c_112(instruction_read_c[304]),
	.instruction_read_c_111(instruction_read_c[303]),
	.instruction_read_c_110(instruction_read_c[302]),
	.instruction_read_c_109(instruction_read_c[301]),
	.instruction_read_c_108(instruction_read_c[300]),
	.instruction_read_c_107(instruction_read_c[299]),
	.instruction_read_c_106(instruction_read_c[298]),
	.instruction_read_c_105(instruction_read_c[297]),
	.instruction_read_c_104(instruction_read_c[296]),
	.instruction_read_c_103(instruction_read_c[295]),
	.instruction_read_c_102(instruction_read_c[294]),
	.instruction_read_c_101(instruction_read_c[293]),
	.instruction_read_c_100(instruction_read_c[292]),
	.instruction_read_c_99(instruction_read_c[291]),
	.instruction_read_c_98(instruction_read_c[290]),
	.instruction_read_c_97(instruction_read_c[289]),
	.instruction_read_c_96(instruction_read_c[288]),
	.instruction_read_c_95(instruction_read_c[287]),
	.instruction_read_c_94(instruction_read_c[286]),
	.instruction_read_c_93(instruction_read_c[285]),
	.instruction_read_c_92(instruction_read_c[284]),
	.instruction_read_c_91(instruction_read_c[283]),
	.instruction_read_c_90(instruction_read_c[282]),
	.instruction_read_c_89(instruction_read_c[281]),
	.instruction_read_c_88(instruction_read_c[280]),
	.instruction_read_c_87(instruction_read_c[279]),
	.instruction_read_c_86(instruction_read_c[278]),
	.instruction_read_c_85(instruction_read_c[277]),
	.instruction_read_c_84(instruction_read_c[276]),
	.instruction_read_c_83(instruction_read_c[275]),
	.instruction_read_c_82(instruction_read_c[274]),
	.instruction_read_c_81(instruction_read_c[273]),
	.instruction_read_c_80(instruction_read_c[272]),
	.instruction_read_c_79(instruction_read_c[271]),
	.instruction_read_c_78(instruction_read_c[270]),
	.instruction_read_c_77(instruction_read_c[269]),
	.instruction_read_c_76(instruction_read_c[268]),
	.instruction_read_c_75(instruction_read_c[267]),
	.instruction_read_c_74(instruction_read_c[266]),
	.instruction_read_c_73(instruction_read_c[265]),
	.instruction_read_c_72(instruction_read_c[264]),
	.instruction_read_c_71(instruction_read_c[263]),
	.instruction_read_c_70(instruction_read_c[262]),
	.instruction_read_c_69(instruction_read_c[261]),
	.instruction_read_c_68(instruction_read_c[260]),
	.instruction_read_c_67(instruction_read_c[259]),
	.instruction_read_c_66(instruction_read_c[258]),
	.instruction_read_c_65(instruction_read_c[257]),
	.instruction_read_c_64(instruction_read_c[256]),
	.instruction_read_c_63(instruction_read_c[255]),
	.instruction_read_c_62(instruction_read_c[254]),
	.instruction_read_c_61(instruction_read_c[253]),
	.instruction_read_c_60(instruction_read_c[252]),
	.instruction_read_c_59(instruction_read_c[251]),
	.instruction_read_c_58(instruction_read_c[250]),
	.instruction_read_c_57(instruction_read_c[249]),
	.instruction_read_c_56(instruction_read_c[248]),
	.instruction_read_c_55(instruction_read_c[247]),
	.instruction_read_c_54(instruction_read_c[246]),
	.instruction_read_c_53(instruction_read_c[245]),
	.instruction_read_c_52(instruction_read_c[244]),
	.instruction_read_c_51(instruction_read_c[243]),
	.instruction_read_c_50(instruction_read_c[242]),
	.instruction_read_c_49(instruction_read_c[241]),
	.instruction_read_c_48(instruction_read_c[240]),
	.instruction_read_c_47(instruction_read_c[239]),
	.instruction_read_c_46(instruction_read_c[238]),
	.instruction_read_c_45(instruction_read_c[237]),
	.instruction_read_c_44(instruction_read_c[236]),
	.instruction_read_c_43(instruction_read_c[235]),
	.instruction_read_c_42(instruction_read_c[234]),
	.instruction_read_c_41(instruction_read_c[233]),
	.instruction_read_c_40(instruction_read_c[232]),
	.instruction_read_c_39(instruction_read_c[231]),
	.instruction_read_c_38(instruction_read_c[230]),
	.instruction_read_c_37(instruction_read_c[229]),
	.instruction_read_c_36(instruction_read_c[228]),
	.instruction_read_c_35(instruction_read_c[227]),
	.instruction_read_c_34(instruction_read_c[226]),
	.instruction_read_c_33(instruction_read_c[225]),
	.instruction_read_c_32(instruction_read_c[224]),
	.instruction_read_c_31(instruction_read_c[223]),
	.instruction_read_c_30(instruction_read_c[222]),
	.instruction_read_c_29(instruction_read_c[221]),
	.instruction_read_c_28(instruction_read_c[220]),
	.instruction_read_c_27(instruction_read_c[219]),
	.instruction_read_c_26(instruction_read_c[218]),
	.instruction_read_c_25(instruction_read_c[217]),
	.instruction_read_c_24(instruction_read_c[216]),
	.instruction_read_c_23(instruction_read_c[215]),
	.instruction_read_c_22(instruction_read_c[214]),
	.instruction_read_c_21(instruction_read_c[213]),
	.instruction_read_c_20(instruction_read_c[212]),
	.instruction_read_c_19(instruction_read_c[211]),
	.instruction_read_c_18(instruction_read_c[210]),
	.instruction_read_c_17(instruction_read_c[209]),
	.instruction_read_c_16(instruction_read_c[208]),
	.instruction_read_c_15(instruction_read_c[207]),
	.instruction_read_c_14(instruction_read_c[206]),
	.instruction_read_c_13(instruction_read_c[205]),
	.instruction_read_c_12(instruction_read_c[204]),
	.instruction_read_c_11(instruction_read_c[203]),
	.instruction_read_c_10(instruction_read_c[202]),
	.instruction_read_c_9(instruction_read_c[201]),
	.instruction_read_c_8(instruction_read_c[200]),
	.instruction_read_c_7(instruction_read_c[199]),
	.instruction_read_c_6(instruction_read_c[198]),
	.instruction_read_c_5(instruction_read_c[197]),
	.instruction_read_c_4(instruction_read_c[196]),
	.instruction_read_c_3(instruction_read_c[195]),
	.instruction_read_c_2(instruction_read_c[194]),
	.instruction_read_c_1(instruction_read_c[193]),
	.instruction_read_c_0(instruction_read_c[192]),
	.addr_streamer_mem_3(addr_streamer_mem[3]),
	.addr_streamer_mem_2(addr_streamer_mem[2]),
	.addr_streamer_mem_1(addr_streamer_mem[1]),
	.addr_streamer_mem_0(addr_streamer_mem[0]),
	.state_d_0(STREAMER0_state_d[2]),
	.clock_c(clock_c),
	.reset_c(reset_c)
);
endmodule /* ray_tracer_top */

