module partsel_00754(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [31:6] x4;
  wire [1:25] x5;
  wire [4:28] x6;
  wire signed [30:6] x7;
  wire signed [27:7] x8;
  wire [28:4] x9;
  wire [31:5] x10;
  wire signed [26:4] x11;
  wire [28:6] x12;
  wire [27:7] x13;
  wire signed [29:4] x14;
  wire [5:30] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [28:1] p0 = 658025574;
  localparam [27:4] p1 = 342157605;
  localparam signed [29:3] p2 = 432954349;
  localparam signed [29:7] p3 = 543124935;
  assign x4 = {2{(ctrl[1] && !ctrl[0] && ctrl[1] ? (((x2[30 + s3 +: 8] & x2[17 + s1]) - {2{x1[19 + s3]}}) & ({2{p0[13 + s0]}} ^ x1[8 +: 2])) : {x0, x2[14 +: 2]})}};
  assign x5 = p0[8 + s2 -: 8];
  assign x6 = x5;
  assign x7 = {(p0[22 -: 1] - (!ctrl[0] || !ctrl[2] && !ctrl[0] ? {x1[14 + s3], (x4 ^ x5[14 + s1 -: 1])} : (ctrl[1] && !ctrl[2] && !ctrl[2] ? {2{x0}} : (x5 | x5[14 -: 3])))), (p3[28 + s0 +: 8] - x5[13 +: 2])};
  assign x8 = (p3[5 + s1] - x1[4 + s1 -: 1]);
  assign x9 = {2{(ctrl[0] && ctrl[3] || !ctrl[3] ? (p3[16 + s0] ^ p0[18 + s3 -: 4]) : x5[17])}};
  assign x10 = x3[6 + s0 -: 7];
  assign x11 = (ctrl[0] || ctrl[1] && !ctrl[0] ? p1[20 -: 4] : (((!ctrl[2] && !ctrl[1] || !ctrl[1] ? x3 : x4) - (x8[10] - ((x10[15] ^ ((p0[19 + s0 -: 2] & x4[10 + s0 -: 5]) | (x2 & (p3[18 +: 1] & p3[5 + s0 -: 6])))) | p0[3 + s2 +: 7]))) + p2[13 + s3]));
  assign x12 = p3[29 + s0 -: 4];
  assign x13 = {2{x11[10]}};
  assign x14 = {2{x4}};
  assign x15 = (ctrl[1] || ctrl[1] || !ctrl[3] ? x4[19 -: 4] : p2[13 +: 1]);
  assign y0 = x0[14 + s1 -: 7];
  assign y1 = (x4 - (p3[16 -: 3] & {2{{2{{2{p2[13 + s2]}}}}}}));
  assign y2 = x7[15 + s3];
  assign y3 = p0[21 -: 4];
endmodule
