

================================================================
== Vitis HLS Report for 'matmul_1_Loop_VITIS_LOOP_112_1_proc'
================================================================
* Date:           Thu Oct  2 22:23:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      783|      783|  3.132 us|  3.132 us|  783|  783|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66  |matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1  |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       13|       56|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      165|     -|
|Register             |        -|      -|       78|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       91|      223|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+
    |                                 Instance                                |                             Module                            | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+
    |grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66  |matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1  |        0|   0|  13|  56|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                                    |                                                               |        0|   0|  13|  56|    0|
    +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   5|         15|    1|         15|
    |ap_done                 |   1|          2|    1|          2|
    |gmem1_blk_n_AW          |   1|          2|    1|          2|
    |gmem1_blk_n_B           |   1|          2|    1|          2|
    |m_axi_gmem1_0_AWADDR    |  64|          3|   64|        192|
    |m_axi_gmem1_0_AWBURST   |   8|          2|    2|          4|
    |m_axi_gmem1_0_AWCACHE   |   8|          2|    4|          8|
    |m_axi_gmem1_0_AWID      |   1|          2|    1|          2|
    |m_axi_gmem1_0_AWLEN     |  32|          3|   32|         96|
    |m_axi_gmem1_0_AWLOCK    |   8|          2|    2|          4|
    |m_axi_gmem1_0_AWPROT    |   8|          2|    3|          6|
    |m_axi_gmem1_0_AWQOS     |   8|          2|    4|          8|
    |m_axi_gmem1_0_AWREGION  |   8|          2|    4|          8|
    |m_axi_gmem1_0_AWSIZE    |   8|          2|    3|          6|
    |m_axi_gmem1_0_AWUSER    |   1|          2|    1|          2|
    |m_axi_gmem1_0_AWVALID   |   1|          3|    1|          3|
    |m_axi_gmem1_0_BREADY    |   1|          3|    1|          3|
    |m_axi_gmem1_0_WVALID    |   1|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 165|         53|  127|        365|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |  14|   0|   14|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_106                                                                      |  62|   0|   62|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |  78|   0|   78|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  matmul.1_Loop_VITIS_LOOP_112_1_proc|  return value|
|o_vec                      |   in|   64|   ap_stable|                                o_vec|        scalar|
|m_axi_gmem1_0_AWVALID      |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWREADY      |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWADDR       |  out|   64|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWID         |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWLEN        |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWBURST      |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK       |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE      |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWPROT       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWQOS        |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWREGION     |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_AWUSER       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WVALID       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WREADY       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WDATA        |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WSTRB        |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WLAST        |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WID          |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_WUSER        |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARVALID      |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARREADY      |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARADDR       |  out|   64|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARID         |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARLEN        |  out|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARBURST      |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK       |  out|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE      |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARPROT       |  out|    3|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARQOS        |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARREGION     |  out|    4|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_ARUSER       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RVALID       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RREADY       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RDATA        |   in|   32|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RLAST        |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RID          |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM     |   in|    9|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RUSER        |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_RRESP        |   in|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BVALID       |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BREADY       |  out|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BRESP        |   in|    2|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BID          |   in|    1|       m_axi|                                gmem1|       pointer|
|m_axi_gmem1_0_BUSER        |   in|    1|       m_axi|                                gmem1|       pointer|
|res_stream_dout            |   in|   32|     ap_fifo|                           res_stream|       pointer|
|res_stream_empty_n         |   in|    1|     ap_fifo|                           res_stream|       pointer|
|res_stream_read            |  out|    1|     ap_fifo|                           res_stream|       pointer|
|res_stream_num_data_valid  |   in|    7|     ap_fifo|                           res_stream|       pointer|
|res_stream_fifo_cap        |   in|    7|     ap_fifo|                           res_stream|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %o_vec" [kernel_MatMul.cpp:112]   --->   Operation 15 'read' 'o_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %o_vec_read, i32 2, i32 63" [kernel_MatMul.cpp:112]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i62 %trunc_ln" [kernel_MatMul.cpp:112]   --->   Operation 17 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln112" [kernel_MatMul.cpp:112]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i64 %gmem1_addr"   --->   Operation 19 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 20 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.08ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem1_addr, i64 768" [kernel_MatMul.cpp:112]   --->   Operation 21 'writereq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, i32 %gmem1, i62 %trunc_ln, i32 %res_stream" [kernel_MatMul.cpp:112]   --->   Operation 22 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 23 [1/2] (1.28ns)   --->   "%call_ln112 = call void @matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1, i32 %gmem1, i62 %trunc_ln, i32 %res_stream" [kernel_MatMul.cpp:112]   --->   Operation 23 'call' 'call_ln112' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_190 = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicAXIMCE_to_empty_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [11/11] (1.08ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 25 'writeresp' 'empty_190' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 26 [10/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 26 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 27 [9/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 27 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 28 [8/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 28 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 29 [7/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 29 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 30 [6/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 30 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 31 [5/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 31 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 32 [4/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 32 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 33 [3/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 33 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 34 [2/11] (2.92ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 34 'writeresp' 'empty_190' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.58>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %o_vec, i1 1, void @p_str"   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_54, void @empty_53, void @empty_107, i32 16, i32 16, i32 16, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/11] (0.58ns)   --->   "%empty_190 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:116]   --->   Operation 38 'writeresp' 'empty_190' <Predicate = true> <Delay = 0.58> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ res_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
o_vec_read                  (read             ) [ 000000000000000]
trunc_ln                    (partselect       ) [ 001100000000000]
sext_ln112                  (sext             ) [ 000000000000000]
gmem1_addr                  (getelementptr    ) [ 001111111111111]
muxLogicAXIMAddr_to_empty   (muxlogic         ) [ 000000000000000]
muxLogicAXIMBurst_to_empty  (muxlogic         ) [ 000000000000000]
empty                       (writereq         ) [ 000000000000000]
call_ln112                  (call             ) [ 000000000000000]
muxLogicAXIMCE_to_empty_190 (muxlogic         ) [ 000000000000000]
specstablecontent_ln0       (specstablecontent) [ 000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000]
specinterface_ln0           (specinterface    ) [ 000000000000000]
empty_190                   (writeresp        ) [ 000000000000000]
ret_ln0                     (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o_vec">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="o_vec_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_vec_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="empty_writereq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="11" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_writeresp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="3"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_190/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="62" slack="1"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="trunc_ln_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="62" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="0" index="3" bw="7" slack="0"/>
<pin id="80" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln112_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="62" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="gmem1_addr_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="muxLogicAXIMAddr_to_empty_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="muxLogicAXIMBurst_to_empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="muxLogicAXIMCE_to_empty_190_fu_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_empty_190/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="trunc_ln_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="62" slack="1"/>
<pin id="108" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="111" class="1005" name="gmem1_addr_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="3"/>
<pin id="113" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="48" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="88"><net_src comp="75" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="85" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="89" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="99"><net_src comp="89" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="75" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="114"><net_src comp="89" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="61" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
 - Input state : 
	Port: matmul.1_Loop_VITIS_LOOP_112_1_proc : o_vec | {1 }
	Port: matmul.1_Loop_VITIS_LOOP_112_1_proc : gmem1 | {}
	Port: matmul.1_Loop_VITIS_LOOP_112_1_proc : res_stream | {2 3 }
  - Chain level:
	State 1
		sext_ln112 : 1
		gmem1_addr : 2
		muxLogicAXIMAddr_to_empty : 3
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|
| Operation|                             Functional Unit                             |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   call   | grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66 |    74   |    14   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   read   |                          o_vec_read_read_fu_48                          |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
| writereq |                           empty_writereq_fu_54                          |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
| writeresp|                           grp_writeresp_fu_61                           |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|partselect|                              trunc_ln_fu_75                             |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   sext   |                             sext_ln112_fu_85                            |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|          |                     muxLogicAXIMAddr_to_empty_fu_96                     |    0    |    0    |
| muxlogic |                    muxLogicAXIMBurst_to_empty_fu_100                    |    0    |    0    |
|          |                    muxLogicAXIMCE_to_empty_190_fu_104                   |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                         |    74   |    14   |
|----------|-------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem1_addr_reg_111|   32   |
| trunc_ln_reg_106 |   62   |
+------------------+--------+
|       Total      |   94   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   74   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   94   |    -   |
+-----------+--------+--------+
|   Total   |   168  |   14   |
+-----------+--------+--------+
