Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul 20 09:53:56 2020
| Host         : LAPTOP-7AIFQ6TN running 64-bit major release  (build 9200)
| Command      : report_drc -file Gyro_Demo_Verilog_drc_opted.rpt -pb Gyro_Demo_Verilog_drc_opted.pb -rpx Gyro_Demo_Verilog_drc_opted.rpx
| Design       : Gyro_Demo_Verilog
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT UART0_Ctrl/UART0/UART_CLK/FSM_sequential_state_current[1]_i_2__0 is driving clock pin of 23 cells. This could lead to large hold time violations. First few involved cells are:
    UART0_Ctrl/UART0/UART_Tx0/FSM_sequential_state_current_reg[0] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/FSM_sequential_state_current_reg[1] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/data_cnt_reg[0] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/data_cnt_reg[1] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/data_cnt_reg[2] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[0] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[1] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[2] {FDCE}
    UART0_Ctrl/UART0/UART_Tx0/data_i_reg[3] {FDCE}

Related violations: <none>


