
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 10.1.03 Build EDK_K_SP3.6
# Sat Oct  6 14:38:29 2012
# Target Board:  Custom
# Family:    virtex2p
# Device:    xc2vp50
# Package:   ff1152
# Speed Grade:  -6
# Processor: ppc405_0
# Processor clock frequency: 100.00 MHz
# Bus clock frequency: 100.00 MHz
# On Chip Memory :  64 KB
# Total Off Chip Memory : 256 MB
# - SDR_SDRAM_CUSTOM = 256 MB
# ##############################################################################
# ##############################################################################
# Template for PPC405 v3 with PLBv46 bus interface
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RS232_RX = fpga_0_RS232_RX, DIR = I
 PORT RS232_TX = fpga_0_RS232_TX, DIR = O
 PORT LEDS_GPIO = fpga_0_LEDS_GPIO_d_out, DIR = O, VEC = [0:4]
 PORT SDRAM_A = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr, DIR = O, VEC = [11:0]
 PORT SDRAM_BA = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_BankAddr, DIR = O, VEC = [1:0]
 PORT SDRAM_CAS = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CAS_n, DIR = O
 PORT SDRAM_RAS = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_RAS_n, DIR = O
 PORT SDRAM_WE = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_WE_n, DIR = O
 PORT SDRAM_CKE = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CE, DIR = O
 PORT SDRAM_CS = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CS_n, DIR = O, VEC = [1:0]
 PORT SDRAM_CLK = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Clk, DIR = O, VEC = [3:0]
 PORT SDRAM_DM = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DM, DIR = O, VEC = [3:0]
 PORT SDRAM_DQ = SDRAM_DQ, DIR = IO, VEC = [31:0]
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
 PORT PHY_tx_data = net_gnd, DIR = O, VEC = [3:0]
 PORT PHY_tx_en = net_gnd, DIR = O
 PORT PHY_rst_n = net_vcc, DIR = O
 PORT PHY_rx_er = xps_ethernetlite_0_PHY_rx_er, DIR = I
 PORT PHY_col = xps_ethernetlite_0_PHY_col, DIR = I
 PORT PHY_rx_data = xps_ethernetlite_0_PHY_rx_data, DIR = I, VEC = [3:0]
 PORT PHY_dv = xps_ethernetlite_0_PHY_dv, DIR = I
 PORT PHY_crs = xps_ethernetlite_0_PHY_crs, DIR = I
 PORT PHY_rx_clk = xps_ethernetlite_0_PHY_rx_clk, DIR = I
 PORT PHY_tx_clk = xps_ethernetlite_0_PHY_tx_clk, DIR = I
 PORT PHY_tx_er = net_gnd, DIR = O
 PORT PHY_mdc = net_vcc, DIR = O
 PORT PHY_mdio = net_ExternalPort_0, DIR = I
 PORT SD_CS = xps_spi_0_SS_O, DIR = O, VEC = [0:0]
 PORT SD_DO = xps_spi_0_MOSI_O, DIR = O
 PORT SD_DI = xps_spi_0_MISO_I, DIR = I
 PORT SD_CLK = xps_spi_0_SCK_O, DIR = O
 PORT MAX_CS = xps_spi_max_SS_O, DIR = O, VEC = [0:0]
 PORT MAX_DI = xps_spi_max_MOSI_O, DIR = O
 PORT MAX_DO = xps_spi_max_MISO_I, DIR = I
 PORT MAX_SCK = xps_spi_max_SCK_O, DIR = O
 PORT OSRAM_LOAD = osram_load_inv_Res, DIR = O, VEC = [0:0]
 PORT OSRAM_DATA = osram_data_inv_Res, DIR = O
 PORT OSRAM_CLK = osram_clk_inv_Res, DIR = O
 PORT RS485_DE = RS485_TX_Active, DIR = O
 PORT RS485_TX = RS485_TX, DIR = O
 PORT RS485_RX = RS485_RX, DIR = I


BEGIN xps_spi
 PARAMETER INSTANCE = xps_spi_sd
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84050000
 PARAMETER C_HIGHADDR = 0x8405ffff
 BUS_INTERFACE SPLB = plb0
 PORT SPISEL = net_vcc
 PORT SS_O = xps_spi_0_SS_O
 PORT MOSI_O = xps_spi_0_MOSI_O
 PORT MISO_I = xps_spi_0_MISO_I
 PORT SCK_O = xps_spi_0_SCK_O
 PORT MOSI_I = net_gnd
 PORT SCK_I = net_gnd
 PORT IP2INTC_Irpt = xps_spi_sd_IP2INTC_Irpt
END

BEGIN xps_spi
 PARAMETER INSTANCE = xps_spi_osram
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_SCK_RATIO = 128
 PARAMETER C_BASEADDR = 0x84060000
 PARAMETER C_HIGHADDR = 0x8406ffff
 BUS_INTERFACE SPLB = plb0
 PORT SS_O = xps_spi_osram_SS_O
 PORT SPISEL = net_vcc
 PORT MOSI_O = xps_spi_osram_MOSI_O
 PORT SCK_O = xps_spi_osram_SCK_O
 PORT IP2INTC_Irpt = xps_spi_osram_IP2INTC_Irpt
END

BEGIN xps_spi
 PARAMETER INSTANCE = xps_spi_max
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84070000
 PARAMETER C_HIGHADDR = 0x8407ffff
 BUS_INTERFACE SPLB = plb0
 PORT SS_O = xps_spi_max_SS_O
 PORT SPISEL = net_vcc
 PORT MOSI_O = xps_spi_max_MOSI_O
 PORT MISO_I = xps_spi_max_MISO_I
 PORT SCK_O = xps_spi_max_SCK_O
 PORT IP2INTC_Irpt = xps_spi_max_IP2INTC_Irpt
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER C_BASEADDR = 0xfffe0000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE SPLB = plb0
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
 PORT Slowest_sync_clk = sys_clk_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = ppc405_0_iplb1
 PARAMETER HW_VER = 1.03.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = ppc405_0_dplb1
 PARAMETER HW_VER = 1.03.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN ppc405
 PARAMETER INSTANCE = ppc405_0
 PARAMETER HW_VER = 3.00.a
 BUS_INTERFACE DPLB0 = plb0
 BUS_INTERFACE IPLB0 = plb0
 BUS_INTERFACE JTAGPPC = jtagppc_cntlr_0_0
 BUS_INTERFACE IPLB1 = ppc405_0_iplb1
 BUS_INTERFACE DPLB1 = ppc405_0_dplb1
 BUS_INTERFACE RESETPPC = ppc_reset_bus
 PORT CPMC405CLOCK = sys_clk_s
 PORT EICC405EXTINPUTIRQ = EICC405EXTINPUTIRQ
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb0
 PARAMETER C_NUM_CLK_PLB2OPB_REARB = 100
 PARAMETER HW_VER = 1.03.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x84040000
 PARAMETER C_HIGHADDR = 0x8404ffff
 BUS_INTERFACE SPLB = plb0
 PORT Irq = EICC405EXTINPUTIRQ
 PORT Intr = xps_spi_sd_IP2INTC_Irpt&xps_spi_max_IP2INTC_Irpt&xps_spi_osram_IP2INTC_Irpt&RS232_Interrupt&RS485_Interrupt
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = osram_load_inv
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = xor
 PARAMETER C_SIZE = 1
 PORT Op2 = net_vcc
 PORT Op1 = xps_spi_osram_SS_O
 PORT Res = osram_load_inv_Res
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = osram_data_inv
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = xor
 PARAMETER C_SIZE = 1
 PORT Op1 = xps_spi_osram_MOSI_O
 PORT Op2 = net_vcc
 PORT Res = osram_data_inv_Res
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = osram_clk_inv
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_OPERATION = xor
 PARAMETER C_SIZE = 1
 PORT Op1 = xps_spi_osram_SCK_O
 PORT Op2 = net_vcc
 PORT Res = osram_clk_inv_Res
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_cntlr_0
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = jtagppc_cntlr_0_0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = DCM0
 PARAMETER C_CLKOUT1_FREQ = 100000000
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT1_PHASE = 90
 PARAMETER C_CLKOUT1_GROUP = DCM0
 PORT CLKOUT0 = sys_clk_s
 PORT CLKOUT1 = SDR_SDRAM_CUSTOM_mpmc_clk_90_s
 PORT CLKIN = dcm_clk_s
 PORT LOCKED = Dcm_all_locked
 PORT RST = net_gnd
END

BEGIN mpmc
 PARAMETER INSTANCE = SDR_SDRAM_CUSTOM
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_NUM_PORTS = 2
 PARAMETER C_MEM_PARTNO = MT48LC8M16A2-75
 PARAMETER C_MEM_TYPE = SDRAM
 PARAMETER C_MEM_CE_WIDTH = 1
 PARAMETER C_MEM_CS_N_WIDTH = 2
 PARAMETER C_MEM_CLK_WIDTH = 4
 PARAMETER C_MEM_NUM_RANKS = 2
 PARAMETER C_MEM_DATA_WIDTH = 32
 PARAMETER C_PIM1_BASETYPE = 2
 PARAMETER C_MPMC_CLK0_PERIOD_PS = 10000
 PARAMETER C_MPMC_CTRL_BASEADDR = 0x84030000
 PARAMETER C_MPMC_CTRL_HIGHADDR = 0x8403FFFF
 PARAMETER C_MPMC_BASEADDR = 0x00000000
 PARAMETER C_MPMC_HIGHADDR = 0x03ffffff
 BUS_INTERFACE SPLB0 = ppc405_0_iplb1
 BUS_INTERFACE SPLB1 = ppc405_0_dplb1
 BUS_INTERFACE MPMC_CTRL = plb0
 PORT SDRAM_Addr = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Addr
 PORT SDRAM_BankAddr = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_BankAddr
 PORT SDRAM_CAS_n = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CAS_n
 PORT SDRAM_RAS_n = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_RAS_n
 PORT SDRAM_WE_n = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_WE_n
 PORT SDRAM_CE = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CE
 PORT SDRAM_CS_n = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_CS_n
 PORT SDRAM_Clk = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_Clk
 PORT SDRAM_DM = fpga_0_SDR_SDRAM_CUSTOM_SDRAM_DM
 PORT SDRAM_DQ = SDRAM_DQ
 PORT MPMC_Clk0 = sys_clk_s
 PORT MPMC_Clk90 = SDR_SDRAM_CUSTOM_mpmc_clk_90_s
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem = sys_clk_s
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = plb0
 PORT Interrupt = RS232_Interrupt
 PORT TX = fpga_0_RS232_TX
 PORT RX = fpga_0_RS232_RX
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS485
 PARAMETER HW_VER = 1.00.s
 PARAMETER C_BAUDRATE = 38400
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BASEADDR = 0x84010000
 PARAMETER C_HIGHADDR = 0x8401ffff
 BUS_INTERFACE SPLB = plb0
 PORT TX_Active = RS485_TX_Active
 PORT TX = RS485_TX
 PORT RX = RS485_RX
 PORT Interrupt = RS485_Interrupt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = LEDS
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_IS_BIDIR = 0
 PARAMETER C_BASEADDR = 0x84020000
 PARAMETER C_HIGHADDR = 0x8402ffff
 BUS_INTERFACE SPLB = plb0
 PORT GPIO_d_out = fpga_0_LEDS_GPIO_d_out
END

