// Seed: 1011292021
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2
);
  assign id_0 = id_2;
  case (id_1)
    1'b0: begin
      wire id_4;
    end
    id_1:
    if (1'b0) reg id_5;
    else begin
      assign id_0 = 1;
      always @(negedge id_2) begin
        $display(1, 1, "");
        id_5 <= id_2;
        id_5 <= 1'b0;
      end
      reg id_7;
      initial begin
        id_7 <= 1'd0;
      end
    end
  endcase
  module_0();
endmodule
