// Seed: 2633108769
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    input wire id_4
);
  logic id_6 = id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd53,
    parameter id_5 = 32'd86
) (
    input tri1 id_0,
    input tri id_1[id_4 : 1 'b0],
    input tri0 id_2,
    input uwire id_3[id_5 : 1],
    output tri1 _id_4,
    input tri0 _id_5,
    output wire id_6,
    input tri0 id_7[1 : 1],
    output supply1 id_8,
    input tri0 id_9,
    output supply0 id_10
    , id_13,
    input supply1 id_11
);
  wire  id_14;
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_8,
      id_6,
      id_11
  );
endmodule
