

================================================================
== Vitis HLS Report for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'
================================================================
* Date:           Thu Aug 15 17:58:30 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.905 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_1  |        ?|        ?|         5|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     103|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     111|    -|
|Register         |        -|     -|     117|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     117|     214|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_169_p2                |         +|   0|  0|  23|          16|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_store_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_fu_181_p2              |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1069_fu_143_p2              |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1081_2_fu_192_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1081_fu_155_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 103|         119|          77|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  20|          4|    1|          4|
    |ap_done_int                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_V_18                |   9|          2|   16|         32|
    |current_V_16_fu_44                           |   9|          2|   16|         32|
    |event_queue_buffer_is_issued_V_1_address0    |  14|          3|    7|         21|
    |event_queue_lp_oldest_unissued_V_1_address0  |  14|          3|    2|          6|
    |event_queue_unissued_size_V_1_o              |   9|          2|   16|         32|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 111|         24|   62|        135|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                        |   1|   0|    1|          0|
    |current_V_16_fu_44                                             |  16|   0|   16|          0|
    |current_V_18_reg_209                                           |  16|   0|   16|          0|
    |current_V_18_reg_209_pp0_iter1_reg                             |  16|   0|   16|          0|
    |event_queue_buffer_event_recv_time_V_1_load_reg_238            |  32|   0|   32|          0|
    |event_queue_buffer_is_issued_V_1_addr_reg_247                  |   7|   0|    7|          0|
    |event_queue_buffer_is_issued_V_1_load_reg_252                  |   1|   0|    1|          0|
    |event_queue_lp_oldest_unissued_V_1_addr_reg_214                |   2|   0|    2|          0|
    |event_queue_lp_oldest_unissued_V_1_addr_reg_214_pp0_iter1_reg  |   2|   0|    2|          0|
    |icmp_ln1065_reg_256                                            |   1|   0|    1|          0|
    |icmp_ln1069_reg_219                                            |   1|   0|    1|          0|
    |icmp_ln1081_reg_243                                            |   1|   0|    1|          0|
    |zext_ln587_reg_223                                             |  16|   0|   64|         48|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 117|   0|  165|         48|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_271_1|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_271_1|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_271_1|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_271_1|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_271_1|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|  event_queue_top<0>_Pipeline_VITIS_LOOP_271_1|  return value|
|current_V                                        |   in|   16|     ap_none|                                     current_V|        scalar|
|zext_ln145                                       |   in|    2|     ap_none|                                    zext_ln145|        scalar|
|tmp_to_time_V                                    |   in|   32|     ap_none|                                 tmp_to_time_V|        scalar|
|event_queue_buffer_next_V_1_address0             |  out|    7|   ap_memory|                   event_queue_buffer_next_V_1|         array|
|event_queue_buffer_next_V_1_ce0                  |  out|    1|   ap_memory|                   event_queue_buffer_next_V_1|         array|
|event_queue_buffer_next_V_1_q0                   |   in|   16|   ap_memory|                   event_queue_buffer_next_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_address0  |  out|    7|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_ce0       |  out|    1|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_q0        |   in|   32|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_address1  |  out|    7|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_ce1       |  out|    1|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_event_recv_time_V_1_q1        |   in|   32|   ap_memory|        event_queue_buffer_event_recv_time_V_1|         array|
|event_queue_buffer_is_issued_V_1_address0        |  out|    7|   ap_memory|              event_queue_buffer_is_issued_V_1|         array|
|event_queue_buffer_is_issued_V_1_ce0             |  out|    1|   ap_memory|              event_queue_buffer_is_issued_V_1|         array|
|event_queue_buffer_is_issued_V_1_we0             |  out|    1|   ap_memory|              event_queue_buffer_is_issued_V_1|         array|
|event_queue_buffer_is_issued_V_1_d0              |  out|    1|   ap_memory|              event_queue_buffer_is_issued_V_1|         array|
|event_queue_buffer_is_issued_V_1_q0              |   in|    1|   ap_memory|              event_queue_buffer_is_issued_V_1|         array|
|event_queue_unissued_size_V_1_i                  |   in|   16|     ap_ovld|                 event_queue_unissued_size_V_1|       pointer|
|event_queue_unissued_size_V_1_o                  |  out|   16|     ap_ovld|                 event_queue_unissued_size_V_1|       pointer|
|event_queue_unissued_size_V_1_o_ap_vld           |  out|    1|     ap_ovld|                 event_queue_unissued_size_V_1|       pointer|
|event_queue_lp_oldest_unissued_V_1_address0      |  out|    2|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
|event_queue_lp_oldest_unissued_V_1_ce0           |  out|    1|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
|event_queue_lp_oldest_unissued_V_1_we0           |  out|    1|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
|event_queue_lp_oldest_unissued_V_1_d0            |  out|   16|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
|event_queue_lp_oldest_unissued_V_1_q0            |   in|   16|   ap_memory|            event_queue_lp_oldest_unissued_V_1|         array|
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

