# ADC_Input_With_Testbench
An example of HDL work which connects to an external ADC reads the data from this and passes it to the nest stage of the design with a full test bench
