Source Block: hdl/projects/fmcomms7/zc706/system_top.v@271:338@HdlStmProcess
  wire            adc_valid_0;
  wire            adc_valid_1;

  // adc-dac data

  always @(posedge dac_clk) begin
    case ({dac_enable_1, dac_enable_0})
      2'b11: begin
        dac_drd <= dac_valid_0 & dac_valid_1;
        dac_ddata_0[63:48] <= dac_ddata[111: 96];
        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];
        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];
        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        dac_ddata_1[63:48] <= dac_ddata[127:112];
        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];
        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];
        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b10: begin
        dac_drd <= dac_valid_1 & ~dac_drd;
        dac_ddata_0 <= 64'd0;
        if (dac_drd == 1'b1) begin
          dac_ddata_1[63:48] <= dac_ddata[127:112];
          dac_ddata_1[47:32] <= dac_ddata[111: 96];
          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b01: begin
        dac_drd <= dac_valid_0 & ~dac_drd;
        if (dac_drd == 1'b1) begin
          dac_ddata_0[63:48] <= dac_ddata[127:112];
          dac_ddata_0[47:32] <= dac_ddata[111: 96];
          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      default: begin
        dac_drd <= 1'b0;
        dac_ddata_0 <= 64'd0;
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
    endcase
  end

  always @(posedge adc_clk) begin
    case ({adc_enable_1, adc_enable_0})
      2'b11: begin
        adc_dsync <= 1'b1;

Diff Content:
- 277     case ({dac_enable_1, dac_enable_0})
- 278       2'b11: begin
- 279         dac_drd <= dac_valid_0 & dac_valid_1;
- 280         dac_ddata_0[63:48] <= dac_ddata[111: 96];
- 281         dac_ddata_0[47:32] <= dac_ddata[ 79: 64];
- 282         dac_ddata_0[31:16] <= dac_ddata[ 47: 32];
- 283         dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
- 284         dac_ddata_1[63:48] <= dac_ddata[127:112];
- 285         dac_ddata_1[47:32] <= dac_ddata[ 95: 80];
- 286         dac_ddata_1[31:16] <= dac_ddata[ 63: 48];
- 287         dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];
- 288         dac_ddata_2 <= 64'd0;
- 289         dac_ddata_3 <= 64'd0;
- 291       2'b10: begin
- 292         dac_drd <= dac_valid_1 & ~dac_drd;
- 295           dac_ddata_1[63:48] <= dac_ddata[127:112];
- 296           dac_ddata_1[47:32] <= dac_ddata[111: 96];
- 297           dac_ddata_1[31:16] <= dac_ddata[ 95: 80];
- 298           dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];
- 300           dac_ddata_1[63:48] <= dac_ddata[ 63: 48];
- 301           dac_ddata_1[47:32] <= dac_ddata[ 47: 32];
- 302           dac_ddata_1[31:16] <= dac_ddata[ 31: 16];
- 303           dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];
- 307       end
- 308       2'b01: begin
- 309         dac_drd <= dac_valid_0 & ~dac_drd;
- 311           dac_ddata_0[63:48] <= dac_ddata[127:112];
- 312           dac_ddata_0[47:32] <= dac_ddata[111: 96];
- 313           dac_ddata_0[31:16] <= dac_ddata[ 95: 80];
- 314           dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];
- 316           dac_ddata_0[63:48] <= dac_ddata[ 63: 48];
- 317           dac_ddata_0[47:32] <= dac_ddata[ 47: 32];
- 318           dac_ddata_0[31:16] <= dac_ddata[ 31: 16];
- 319           dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
- 321         dac_ddata_1 <= 64'd0;
- 322         dac_ddata_2 <= 64'd0;
- 323         dac_ddata_3 <= 64'd0;
+ 289     case ({dac_enable_3, dac_enable_2, dac_enable_1, dac_enable_0})
+ 289       4'b1111: begin
+ 289         dac_drd <= dac_valid_0 & dac_valid_1 & dac_valid_2 & dac_valid_3;
+ 289         dac_ddata_0[15: 0] <= dac_ddata[((16* 0)+15):(16* 0)];
+ 289         dac_ddata_1[15: 0] <= dac_ddata[((16* 1)+15):(16* 1)];
+ 289         dac_ddata_2[15: 0] <= dac_ddata[((16* 2)+15):(16* 2)];
+ 289         dac_ddata_3[15: 0] <= dac_ddata[((16* 3)+15):(16* 3)];
+ 289         dac_ddata_0[31:16] <= dac_ddata[((16* 4)+15):(16* 4)];
+ 289         dac_ddata_1[31:16] <= dac_ddata[((16* 5)+15):(16* 5)];
+ 289         dac_ddata_2[31:16] <= dac_ddata[((16* 6)+15):(16* 6)];
+ 289         dac_ddata_3[31:16] <= dac_ddata[((16* 7)+15):(16* 7)];
+ 289         dac_ddata_0[47:32] <= dac_ddata[((16* 8)+15):(16* 8)];
+ 289         dac_ddata_1[47:32] <= dac_ddata[((16* 9)+15):(16* 9)];
+ 289         dac_ddata_2[47:32] <= dac_ddata[((16*10)+15):(16*10)];
+ 289         dac_ddata_3[47:32] <= dac_ddata[((16*11)+15):(16*11)];
+ 289         dac_ddata_0[63:48] <= dac_ddata[((16*12)+15):(16*12)];
+ 289         dac_ddata_1[63:48] <= dac_ddata[((16*13)+15):(16*13)];
+ 289         dac_ddata_2[63:48] <= dac_ddata[((16*14)+15):(16*14)];
+ 289         dac_ddata_3[63:48] <= dac_ddata[((16*15)+15):(16*15)];
+ 292       4'b1100: begin
+ 292         dac_drd <= dac_valid_2 & dac_valid_3 & ~dac_drd;
+ 293         dac_ddata_1 <= 64'd0;
+ 298           dac_ddata_2[15: 0] <= dac_ddata[((16* 0)+15):(16* 0)];
+ 298           dac_ddata_3[15: 0] <= dac_ddata[((16* 1)+15):(16* 1)];
+ 298           dac_ddata_2[31:16] <= dac_ddata[((16* 2)+15):(16* 2)];
+ 298           dac_ddata_3[31:16] <= dac_ddata[((16* 3)+15):(16* 3)];
+ 298           dac_ddata_2[47:32] <= dac_ddata[((16* 4)+15):(16* 4)];
+ 298           dac_ddata_3[47:32] <= dac_ddata[((16* 5)+15):(16* 5)];
+ 298           dac_ddata_2[63:48] <= dac_ddata[((16* 6)+15):(16* 6)];
+ 298           dac_ddata_3[63:48] <= dac_ddata[((16* 7)+15):(16* 7)];
+ 303           dac_ddata_2[15: 0] <= dac_ddata[((16* 8)+15):(16* 8)];
+ 303           dac_ddata_3[15: 0] <= dac_ddata[((16* 9)+15):(16* 9)];
+ 303           dac_ddata_2[31:16] <= dac_ddata[((16*10)+15):(16*10)];
+ 303           dac_ddata_3[31:16] <= dac_ddata[((16*11)+15):(16*11)];
+ 303           dac_ddata_2[47:32] <= dac_ddata[((16*12)+15):(16*12)];
+ 303           dac_ddata_3[47:32] <= dac_ddata[((16*13)+15):(16*13)];
+ 303           dac_ddata_2[63:48] <= dac_ddata[((16*14)+15):(16*14)];
+ 303           dac_ddata_3[63:48] <= dac_ddata[((16*15)+15):(16*15)];
+ 304       end
+ 304       4'b0011: begin
+ 304         dac_drd <= dac_valid_0 & dac_valid_1 & ~dac_drd;
+ 314           dac_ddata_0[15: 0] <= dac_ddata[((16* 0)+15):(16* 0)];
+ 314           dac_ddata_1[15: 0] <= dac_ddata[((16* 1)+15):(16* 1)];
+ 314           dac_ddata_0[31:16] <= dac_ddata[((16* 2)+15):(16* 2)];
+ 314           dac_ddata_1[31:16] <= dac_ddata[((16* 3)+15):(16* 3)];
+ 314           dac_ddata_0[47:32] <= dac_ddata[((16* 4)+15):(16* 4)];
+ 314           dac_ddata_1[47:32] <= dac_ddata[((16* 5)+15):(16* 5)];
+ 314           dac_ddata_0[63:48] <= dac_ddata[((16* 6)+15):(16* 6)];
+ 314           dac_ddata_1[63:48] <= dac_ddata[((16* 7)+15):(16* 7)];
+ 319           dac_ddata_0[15: 0] <= dac_ddata[((16* 8)+15):(16* 8)];
+ 319           dac_ddata_1[15: 0] <= dac_ddata[((16* 9)+15):(16* 9)];
+ 319           dac_ddata_0[31:16] <= dac_ddata[((16*10)+15):(16*10)];
+ 319           dac_ddata_1[31:16] <= dac_ddata[((16*11)+15):(16*11)];
+ 319           dac_ddata_0[47:32] <= dac_ddata[((16*12)+15):(16*12)];
+ 319           dac_ddata_1[47:32] <= dac_ddata[((16*13)+15):(16*13)];
+ 319           dac_ddata_0[63:48] <= dac_ddata[((16*14)+15):(16*14)];
+ 319           dac_ddata_1[63:48] <= dac_ddata[((16*15)+15):(16*15)];

Clone Blocks:
Clone Blocks 1:
hdl/projects/daq2/kcu105/system_top.v@263:330
  wire    [ 4:0]  gpio_status_t;
  wire    [31:0]  mb_intrs;

  // adc-dac data

  always @(posedge dac_clk) begin
    case ({dac_enable_1, dac_enable_0})
      2'b11: begin
        dac_drd <= dac_valid_0 & dac_valid_1;
        dac_ddata_0[63:48] <= dac_ddata[111: 96];
        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];
        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];
        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        dac_ddata_1[63:48] <= dac_ddata[127:112];
        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];
        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];
        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b10: begin
        dac_drd <= dac_valid_1 & ~dac_drd;
        dac_ddata_0 <= 64'd0;
        if (dac_drd == 1'b1) begin
          dac_ddata_1[63:48] <= dac_ddata[127:112];
          dac_ddata_1[47:32] <= dac_ddata[111: 96];
          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b01: begin
        dac_drd <= dac_valid_0 & ~dac_drd;
        if (dac_drd == 1'b1) begin
          dac_ddata_0[63:48] <= dac_ddata[127:112];
          dac_ddata_0[47:32] <= dac_ddata[111: 96];
          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      default: begin
        dac_drd <= 1'b0;
        dac_ddata_0 <= 64'd0;
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
    endcase
  end

  always @(posedge adc_clk) begin
    case ({adc_enable_1, adc_enable_0})
      2'b11: begin
        adc_dsync <= 1'b1;

Clone Blocks 2:
hdl/projects/daq2/zc706/system_top.v@271:338
  wire            adc_valid_0;
  wire            adc_valid_1;

  // adc-dac data

  always @(posedge dac_clk) begin
    case ({dac_enable_1, dac_enable_0})
      2'b11: begin
        dac_drd <= dac_valid_0 & dac_valid_1;
        dac_ddata_0[63:48] <= dac_ddata[111: 96];
        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];
        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];
        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        dac_ddata_1[63:48] <= dac_ddata[127:112];
        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];
        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];
        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b10: begin
        dac_drd <= dac_valid_1 & ~dac_drd;
        dac_ddata_0 <= 64'd0;
        if (dac_drd == 1'b1) begin
          dac_ddata_1[63:48] <= dac_ddata[127:112];
          dac_ddata_1[47:32] <= dac_ddata[111: 96];
          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b01: begin
        dac_drd <= dac_valid_0 & ~dac_drd;
        if (dac_drd == 1'b1) begin
          dac_ddata_0[63:48] <= dac_ddata[127:112];
          dac_ddata_0[47:32] <= dac_ddata[111: 96];
          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      default: begin
        dac_drd <= 1'b0;
        dac_ddata_0 <= 64'd0;
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
    endcase
  end

  always @(posedge adc_clk) begin
    case ({adc_enable_1, adc_enable_0})
      2'b11: begin
        adc_dsync <= 1'b1;

Clone Blocks 3:
hdl/projects/daq2/kc705/system_top.v@276:343
  wire    [ 4:0]  gpio_status_o;
  wire    [ 4:0]  gpio_status_t;

  // adc-dac data

  always @(posedge dac_clk) begin
    case ({dac_enable_1, dac_enable_0})
      2'b11: begin
        dac_drd <= dac_valid_0 & dac_valid_1;
        dac_ddata_0[63:48] <= dac_ddata[111: 96];
        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];
        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];
        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        dac_ddata_1[63:48] <= dac_ddata[127:112];
        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];
        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];
        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b10: begin
        dac_drd <= dac_valid_1 & ~dac_drd;
        dac_ddata_0 <= 64'd0;
        if (dac_drd == 1'b1) begin
          dac_ddata_1[63:48] <= dac_ddata[127:112];
          dac_ddata_1[47:32] <= dac_ddata[111: 96];
          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      2'b01: begin
        dac_drd <= dac_valid_0 & ~dac_drd;
        if (dac_drd == 1'b1) begin
          dac_ddata_0[63:48] <= dac_ddata[127:112];
          dac_ddata_0[47:32] <= dac_ddata[111: 96];
          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
      default: begin
        dac_drd <= 1'b0;
        dac_ddata_0 <= 64'd0;
        dac_ddata_1 <= 64'd0;
        dac_ddata_2 <= 64'd0;
        dac_ddata_3 <= 64'd0;
      end
    endcase
  end

  always @(posedge adc_clk) begin
    case ({adc_enable_1, adc_enable_0})
      2'b11: begin
        adc_dsync <= 1'b1;

Clone Blocks 4:
hdl/projects/daq3/zc706/system_top.v@264:323
  wire            adc_valid_0;
  wire            adc_valid_1;

  // adc-dac data

  always @(posedge dac_clk) begin
    case ({dac_enable_1, dac_enable_0})
      2'b11: begin
        dac_drd <= dac_valid_0 & dac_valid_1;
        dac_ddata_0[63:48] <= dac_ddata[111: 96];
        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];
        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];
        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        dac_ddata_1[63:48] <= dac_ddata[127:112];
        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];
        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];
        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];
      end
      2'b10: begin
        dac_drd <= dac_valid_1 & ~dac_drd;
        dac_ddata_0 <= 64'd0;
        if (dac_drd == 1'b1) begin
          dac_ddata_1[63:48] <= dac_ddata[127:112];
          dac_ddata_1[47:32] <= dac_ddata[111: 96];
          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];
        end
      end
      2'b01: begin
        dac_drd <= dac_valid_0 & ~dac_drd;
        if (dac_drd == 1'b1) begin
          dac_ddata_0[63:48] <= dac_ddata[127:112];
          dac_ddata_0[47:32] <= dac_ddata[111: 96];
          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];
          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];
        end else begin
          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];
          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];
          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];
          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];
        end
        dac_ddata_1 <= 64'd0;
      end
      default: begin
        dac_drd <= 1'b0;
        dac_ddata_0 <= 64'd0;
        dac_ddata_1 <= 64'd0;
      end
    endcase
  end

  always @(posedge adc_clk) begin
    case ({adc_enable_1, adc_enable_0})
      2'b11: begin
        adc_dsync <= 1'b1;

