$date
	Sat Aug 08 23:15:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var reg 1 $ A1 $end
$var reg 1 % B1 $end
$var reg 1 & C1 $end
$scope module pos1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ! out3 $end
$upscope $end
$scope module s1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 # out1 $end
$var wire 1 ' wBn $end
$var wire 1 ( wa1 $end
$var wire 1 ) wa2 $end
$upscope $end
$scope module sop1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 " out2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
1'
0&
0%
0$
0#
0"
0!
$end
#1
1&
#2
0'
0&
1%
#3
1&
#4
1"
1!
1#
1(
1'
0&
0%
1$
#5
1)
1&
#6
0!
0"
0#
0(
0)
0'
0&
1%
#7
1!
1#
1"
1)
1&
#9
0!
0"
0#
1'
0)
0&
0%
0$
#10
1&
#11
0'
0&
1%
#12
1&
#13
1"
1!
1#
1(
1'
0&
0%
1$
#14
1)
1&
#15
0!
0"
0#
0(
0)
0'
0&
1%
#16
1!
1#
1"
1)
1&
#17
0!
0"
0#
1'
0)
0&
0%
0$
#18
1&
#19
0'
0&
1%
#20
1&
#21
1"
1!
1#
1(
1'
0&
0%
1$
#22
1)
1&
#23
0!
0"
0#
0(
0)
0'
0&
1%
#24
1!
1#
1"
1)
1&
#100
