{"sha": "9d09e0d11cf62688db3b34d6303b30d6f54aebd1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWQwOWUwZDExY2Y2MjY4OGRiM2IzNGQ2MzAzYjMwZDZmNTRhZWJkMQ==", "commit": {"author": {"name": "David S. Miller", "email": "davem@gcc.gnu.org", "date": "1998-08-23T23:03:03Z"}, "committer": {"name": "David S. Miller", "email": "davem@gcc.gnu.org", "date": "1998-08-23T23:03:03Z"}, "message": "Fix thinko in previous commit.\n\nFrom-SVN: r21920", "tree": {"sha": "d07e9154a38cd8186c5745a938f60e2cd8b106ff", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d07e9154a38cd8186c5745a938f60e2cd8b106ff"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9d09e0d11cf62688db3b34d6303b30d6f54aebd1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d09e0d11cf62688db3b34d6303b30d6f54aebd1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9d09e0d11cf62688db3b34d6303b30d6f54aebd1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d09e0d11cf62688db3b34d6303b30d6f54aebd1/comments", "author": null, "committer": null, "parents": [{"sha": "7164820232443f455b5b2777afc03d9ddea15a52", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7164820232443f455b5b2777afc03d9ddea15a52", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7164820232443f455b5b2777afc03d9ddea15a52"}], "stats": {"total": 8, "additions": 4, "deletions": 4}, "files": [{"sha": "558d15a17d0d6ada8491b7850c76bf1b5945f5cf", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9d09e0d11cf62688db3b34d6303b30d6f54aebd1/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9d09e0d11cf62688db3b34d6303b30d6f54aebd1/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=9d09e0d11cf62688db3b34d6303b30d6f54aebd1", "patch": "@@ -2039,8 +2039,8 @@\n ;; We always work with constants here.\n (define_insn \"*movhi_lo_sum\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n-\t(ior:HI (match_operand:HI 1 \"register_operand\" \"r\")\n-                (match_operand:HI 2 \"immediate_operand\" \"in\")))]\n+\t(ior:HI (match_operand:HI 1 \"arith_operand\" \"%r\")\n+                (match_operand:HI 2 \"arith_operand\" \"I\")))]\n   \"\"\n   \"or\\\\t%1, %2, %0\"\n   [(set_attr \"type\" \"ialu\")\n@@ -3033,8 +3033,8 @@\n ;; We have available v9 double floats but not 64-bit\n ;; integer registers.\n (define_insn \"*movdf_insn_v9only\"\n-  [(set (match_operand:DF 0 \"general_operand\" \"=e,e,m,r,U,T,r,o\")\n-        (match_operand:DF 1 \"input_operand\"    \"e,m,e,r,T,U,o,r\"))]\n+  [(set (match_operand:DF 0 \"general_operand\" \"=e,e,m,U,T,r,r,o\")\n+        (match_operand:DF 1 \"input_operand\"    \"e,m,e,T,U,r,o,r\"))]\n   \"TARGET_FPU\n    && TARGET_V9\n    && ! TARGET_ARCH64"}]}