// Seed: 3707524061
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply0 id_8,
    output uwire id_9
    , id_12,
    input wire id_10
);
  wire id_13 = 1 & 1;
  assign id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri id_3
);
  module_0(
      id_2, id_0, id_0, id_2, id_2, id_3, id_1, id_1, id_2, id_2, id_1
  );
endmodule
