

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4'
================================================================
* Date:           Wed Jan 17 08:24:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_611_4  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inc311623 = alloca i32 1"   --->   Operation 6 'alloca' 'inc311623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pred_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pred_r"   --->   Operation 7 'read' 'pred_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln374_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln374"   --->   Operation 8 'read' 'mul_ln374_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%DFG_NodesCount_kernels_values_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %DFG_NodesCount_kernels_values_load"   --->   Operation 9 'read' 'DFG_NodesCount_kernels_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %inc311623"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%inc311623_load = load i6 %inc311623" [DynMap/DynMap_4HLS.cpp:611]   --->   Operation 12 'load' 'inc311623_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.07ns)   --->   "%icmp_ln611 = icmp_ult  i6 %inc311623_load, i6 %DFG_NodesCount_kernels_values_load_read" [DynMap/DynMap_4HLS.cpp:611]   --->   Operation 14 'icmp' 'icmp_ln611' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.28ns)   --->   "%add_ln611 = add i6 %inc311623_load, i6 1" [DynMap/DynMap_4HLS.cpp:611]   --->   Operation 15 'add' 'add_ln611' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln611 = br i1 %icmp_ln611, void %..loopexit10.loopexit_crit_edge.exitStub, void %.split5" [DynMap/DynMap_4HLS.cpp:611]   --->   Operation 16 'br' 'br_ln611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i6 %inc311623_load" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 17 'zext' 'zext_ln612' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.41ns)   --->   "%add_ln612 = add i10 %mul_ln374_read, i10 %zext_ln612" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 18 'add' 'add_ln612' <Predicate = (icmp_ln611)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln612_2 = zext i10 %add_ln612" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 19 'zext' 'zext_ln612_2' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln612_2" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 20 'getelementptr' 'placement_static_kernels_values_addr' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 21 'load' 'placement_static_kernels_values_load' <Predicate = (icmp_ln611)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln612 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 22 'specloopname' 'specloopname_ln612' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 23 'load' 'placement_static_kernels_values_load' <Predicate = (icmp_ln611)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln612_1 = zext i6 %placement_static_kernels_values_load" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 24 'zext' 'zext_ln612_1' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.31ns)   --->   "%icmp_ln612 = icmp_eq  i8 %pred_read, i8 %zext_ln612_1" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 25 'icmp' 'icmp_ln612' <Predicate = (icmp_ln611)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln612 = br i1 %icmp_ln612, void, void %.split5..loopexit10.loopexit_crit_edge.exitStub" [DynMap/DynMap_4HLS.cpp:612]   --->   Operation 26 'br' 'br_ln612' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln611 = store i6 %add_ln611, i6 %inc311623" [DynMap/DynMap_4HLS.cpp:611]   --->   Operation 27 'store' 'store_ln611' <Predicate = (icmp_ln611 & !icmp_ln612)> <Delay = 1.29>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (icmp_ln611 & !icmp_ln612)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln611 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %inc311623_out, i6 %inc311623_load" [DynMap/DynMap_4HLS.cpp:611]   --->   Operation 29 'write' 'write_ln611' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 30 'br' 'br_ln0' <Predicate = (icmp_ln611)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln611 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %inc311623_out, i6 %inc311623_load" [DynMap/DynMap_4HLS.cpp:611]   --->   Operation 32 'write' 'write_ln611' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DFG_NodesCount_kernels_values_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln374]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pred_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inc311623_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ placement_static_kernels_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inc311623                               (alloca       ) [ 011100]
pred_read                               (read         ) [ 001100]
mul_ln374_read                          (read         ) [ 001100]
DFG_NodesCount_kernels_values_load_read (read         ) [ 001100]
store_ln0                               (store        ) [ 000000]
br_ln0                                  (br           ) [ 000000]
inc311623_load                          (load         ) [ 000111]
specpipeline_ln0                        (specpipeline ) [ 000000]
icmp_ln611                              (icmp         ) [ 001111]
add_ln611                               (add          ) [ 000100]
br_ln611                                (br           ) [ 000000]
zext_ln612                              (zext         ) [ 000000]
add_ln612                               (add          ) [ 000000]
zext_ln612_2                            (zext         ) [ 000000]
placement_static_kernels_values_addr    (getelementptr) [ 000100]
specloopname_ln612                      (specloopname ) [ 000000]
placement_static_kernels_values_load    (load         ) [ 000000]
zext_ln612_1                            (zext         ) [ 000000]
icmp_ln612                              (icmp         ) [ 001100]
br_ln612                                (br           ) [ 000000]
store_ln611                             (store        ) [ 000000]
br_ln0                                  (br           ) [ 000000]
write_ln611                             (write        ) [ 000000]
br_ln0                                  (br           ) [ 000000]
ret_ln0                                 (ret          ) [ 000000]
write_ln611                             (write        ) [ 000000]
br_ln0                                  (br           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DFG_NodesCount_kernels_values_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln374">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln374"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pred_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inc311623_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inc311623_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="placement_static_kernels_values">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="inc311623_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc311623/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="pred_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pred_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mul_ln374_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln374_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="DFG_NodesCount_kernels_values_load_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DFG_NodesCount_kernels_values_load_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln611/4 write_ln611/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="placement_static_kernels_values_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="10" slack="0"/>
<pin id="71" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_static_kernels_values_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_static_kernels_values_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="inc311623_load_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="1"/>
<pin id="87" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc311623_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln611_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="1"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln611/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln611_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln611/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln612_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln612_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="1"/>
<pin id="105" dir="0" index="1" bw="6" slack="0"/>
<pin id="106" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln612/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln612_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln612_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln612_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="2"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln611_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="0" index="1" bw="6" slack="2"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln611/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="inc311623_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="inc311623 "/>
</bind>
</comp>

<comp id="133" class="1005" name="pred_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="2"/>
<pin id="135" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pred_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="mul_ln374_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="1"/>
<pin id="140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln374_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="DFG_NodesCount_kernels_values_load_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="1"/>
<pin id="145" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="DFG_NodesCount_kernels_values_load_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="inc311623_load_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="1"/>
<pin id="150" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inc311623_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln611_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln611 "/>
</bind>
</comp>

<comp id="157" class="1005" name="add_ln611_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln611 "/>
</bind>
</comp>

<comp id="162" class="1005" name="placement_static_kernels_values_addr_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="1"/>
<pin id="164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="placement_static_kernels_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="85" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="85" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="103" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="116"><net_src comp="74" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="38" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="136"><net_src comp="42" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="141"><net_src comp="48" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="146"><net_src comp="54" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="151"><net_src comp="85" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="156"><net_src comp="88" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="93" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="165"><net_src comp="67" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inc311623_out | {4 5 }
 - Input state : 
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 : DFG_NodesCount_kernels_values_load | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 : mul_ln374 | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 : pred_r | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4 : placement_static_kernels_values | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln611 : 1
		add_ln611 : 1
		br_ln611 : 2
		zext_ln612 : 1
		add_ln612 : 2
		zext_ln612_2 : 3
		placement_static_kernels_values_addr : 4
		placement_static_kernels_values_load : 5
	State 3
		zext_ln612_1 : 1
		icmp_ln612 : 2
		br_ln612 : 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|
|    add   |                   add_ln611_fu_93                  |    0    |    6    |
|          |                  add_ln612_fu_103                  |    0    |    10   |
|----------|----------------------------------------------------|---------|---------|
|   icmp   |                  icmp_ln611_fu_88                  |    0    |    3    |
|          |                  icmp_ln612_fu_117                 |    0    |    4    |
|----------|----------------------------------------------------|---------|---------|
|          |                pred_read_read_fu_42                |    0    |    0    |
|   read   |              mul_ln374_read_read_fu_48             |    0    |    0    |
|          | DFG_NodesCount_kernels_values_load_read_read_fu_54 |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   write  |                   grp_write_fu_60                  |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                  zext_ln612_fu_99                  |    0    |    0    |
|   zext   |                 zext_ln612_2_fu_108                |    0    |    0    |
|          |                 zext_ln612_1_fu_113                |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   Total  |                                                    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------+--------+
|                                               |   FF   |
+-----------------------------------------------+--------+
|DFG_NodesCount_kernels_values_load_read_reg_143|    6   |
|               add_ln611_reg_157               |    6   |
|               icmp_ln611_reg_153              |    1   |
|             inc311623_load_reg_148            |    6   |
|               inc311623_reg_126               |    6   |
|             mul_ln374_read_reg_138            |   10   |
|  placement_static_kernels_values_addr_reg_162 |   10   |
|               pred_read_reg_133               |    8   |
+-----------------------------------------------+--------+
|                     Total                     |   53   |
+-----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   32   |
+-----------+--------+--------+--------+
