Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Tue Mar 14 22:16:52 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.960      -11.908                      2                  382        0.139        0.000                      0                  382        3.000        0.000                       0                   182  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.960      -11.908                      2                  382        0.139        0.000                      0                  382       19.020        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -5.960ns,  Total Violation      -11.908ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.960ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.877ns  (logic 29.544ns (64.398%)  route 16.333ns (35.602%))
  Logic Levels:           97  (CARRY4=73 DSP48E1=2 LUT1=2 LUT2=6 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557    -0.955    v1/clk_out1
    SLICE_X12Y19         FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.443     0.007    v1/Q[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.124     0.131 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.131    v1/d0_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.681 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.681    v1/d0_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.795 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.108 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.869     1.977    S1/d1[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.195 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.197    S1/d0__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.715 r  S1/d0__1/P[3]
                         net (fo=2, routed)           0.894     8.609    S1/d0__1_n_102
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  S1/Red[0]_i_782/O
                         net (fo=1, routed)           0.000     8.733    S1/Red[0]_i_782_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.246 r  S1/Red_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000     9.246    S1/Red_reg[0]_i_637_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.465 f  S1/Red_reg[0]_i_523/O[0]
                         net (fo=1, routed)           0.562    10.028    S1_n_34
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.295    10.323 r  Red[0]_i_519/O
                         net (fo=1, routed)           0.000    10.323    S1/d0__1_2[3]
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.699 r  S1/Red_reg[0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    10.699    S1/Red_reg[0]_i_417_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  S1/Red_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.816    S1/Red_reg[0]_i_349_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.139 f  S1/Red_reg[0]_i_271/O[1]
                         net (fo=21, routed)          0.491    11.629    p_0_in[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.306    11.935 r  Red[0]_i_427/O
                         net (fo=1, routed)           0.000    11.935    A[2]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.485 r  Red_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    12.485    Red_reg[0]_i_353_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.756 r  Red_reg[0]_i_272/CO[0]
                         net (fo=18, routed)          0.642    13.398    Red_reg[0]_i_272_n_3
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.373    13.771 r  Red[0]_i_430/O
                         net (fo=1, routed)           0.000    13.771    Red[0]_i_430_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.172 r  Red_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    14.172    Red_reg[0]_i_354_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  Red_reg[0]_i_273/CO[3]
                         net (fo=18, routed)          0.947    15.234    Red_reg[0]_i_273_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.358 r  Red[0]_i_439/O
                         net (fo=1, routed)           0.000    15.358    Red[0]_i_439_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.890 r  Red_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    15.890    Red_reg[0]_i_358_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.118 r  Red_reg[0]_i_274/CO[2]
                         net (fo=18, routed)          0.550    16.668    Red_reg[0]_i_274_n_1
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.313    16.981 r  Red[0]_i_754/O
                         net (fo=1, routed)           0.000    16.981    Red[0]_i_754_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.357 r  Red_reg[0]_i_610/CO[3]
                         net (fo=1, routed)           0.009    17.366    Red_reg[0]_i_610_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.483 r  Red_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    17.483    Red_reg[0]_i_498_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.600 r  Red_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    17.600    Red_reg[0]_i_406_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.757 r  Red_reg[0]_i_345/CO[1]
                         net (fo=18, routed)          0.694    18.451    Red_reg[0]_i_345_n_2
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.332    18.783 r  Red[0]_i_759/O
                         net (fo=1, routed)           0.000    18.783    Red[0]_i_759_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.181 r  Red_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    19.181    Red_reg[0]_i_616_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.295 r  Red_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    19.295    Red_reg[0]_i_503_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.409 r  Red_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    19.409    Red_reg[0]_i_408_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.523 r  Red_reg[0]_i_346/CO[3]
                         net (fo=17, routed)          0.998    20.521    Red_reg[0]_i_346_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.124    20.645 r  Red[0]_i_766/O
                         net (fo=1, routed)           0.000    20.645    Red[0]_i_766_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  Red_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    21.195    Red_reg[0]_i_622_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.309 r  Red_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    21.309    Red_reg[0]_i_508_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.423 r  Red_reg[0]_i_413/CO[3]
                         net (fo=1, routed)           0.000    21.423    Red_reg[0]_i_413_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.645 r  Red_reg[0]_i_347/O[0]
                         net (fo=18, routed)          0.666    22.311    Red_reg[0]_i_347_n_7
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.299    22.610 r  Red[0]_i_896/O
                         net (fo=1, routed)           0.000    22.610    Red[0]_i_896_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.986 r  Red_reg[0]_i_768/CO[3]
                         net (fo=1, routed)           0.000    22.986    Red_reg[0]_i_768_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.103 r  Red_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    23.103    Red_reg[0]_i_627_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.220 r  Red_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    23.220    Red_reg[0]_i_513_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.337 r  Red_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    23.337    Red_reg[0]_i_415_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.556 r  Red_reg[0]_i_348/O[0]
                         net (fo=18, routed)          0.687    24.243    Red_reg[0]_i_348_n_7
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.295    24.538 r  Red[0]_i_986/O
                         net (fo=1, routed)           0.000    24.538    Red[0]_i_986_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.914 r  Red_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.914    Red_reg[0]_i_872_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.031 r  Red_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.031    Red_reg[0]_i_734_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.148 r  Red_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.148    Red_reg[0]_i_590_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.265 r  Red_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.265    Red_reg[0]_i_490_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.484 r  Red_reg[0]_i_402/O[0]
                         net (fo=18, routed)          0.668    26.152    Red_reg[0]_i_402_n_7
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.295    26.447 r  Red[0]_i_743/O
                         net (fo=1, routed)           0.000    26.447    Red[0]_i_743_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.979 r  Red_reg[0]_i_595/CO[3]
                         net (fo=1, routed)           0.000    26.979    Red_reg[0]_i_595_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.093 r  Red_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.093    Red_reg[0]_i_492_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.315 r  Red_reg[0]_i_403/O[0]
                         net (fo=18, routed)          0.669    27.984    Red_reg[0]_i_403_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    28.283 r  Red[0]_i_994/O
                         net (fo=1, routed)           0.000    28.283    Red[0]_i_994_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.659 r  Red_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    28.659    Red_reg[0]_i_882_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.776 r  Red_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.776    Red_reg[0]_i_744_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.893 r  Red_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    28.893    Red_reg[0]_i_600_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.010 r  Red_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.010    Red_reg[0]_i_494_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.229 r  Red_reg[0]_i_404/O[0]
                         net (fo=18, routed)          0.545    29.774    Red_reg[0]_i_404_n_7
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.295    30.069 r  Red[0]_i_998/O
                         net (fo=1, routed)           0.000    30.069    Red[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.470 r  Red_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    30.470    Red_reg[0]_i_887_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.584 r  Red_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    30.584    Red_reg[0]_i_749_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Red_reg[0]_i_605/CO[3]
                         net (fo=1, routed)           0.000    30.698    Red_reg[0]_i_605_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.812 r  Red_reg[0]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.812    Red_reg[0]_i_496_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.034 r  Red_reg[0]_i_405/O[0]
                         net (fo=18, routed)          0.780    31.814    Red_reg[0]_i_405_n_7
    SLICE_X13Y35         LUT3 (Prop_lut3_I1_O)        0.299    32.113 r  Red[0]_i_1048/O
                         net (fo=1, routed)           0.000    32.113    Red[0]_i_1048_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.514 r  Red_reg[0]_i_966/CO[3]
                         net (fo=1, routed)           0.000    32.514    Red_reg[0]_i_966_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.628 r  Red_reg[0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    32.628    Red_reg[0]_i_852_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.742 r  Red_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    32.742    Red_reg[0]_i_714_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.856 r  Red_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.856    Red_reg[0]_i_582_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.078 r  Red_reg[0]_i_486/O[0]
                         net (fo=18, routed)          0.564    33.642    Red_reg[0]_i_486_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    33.941 r  Red[0]_i_1052/O
                         net (fo=1, routed)           0.000    33.941    Red[0]_i_1052_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.317 r  Red_reg[0]_i_971/CO[3]
                         net (fo=1, routed)           0.000    34.317    Red_reg[0]_i_971_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.434 r  Red_reg[0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    34.434    Red_reg[0]_i_857_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.551 r  Red_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    34.551    Red_reg[0]_i_719_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.668 r  Red_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    34.668    Red_reg[0]_i_584_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.887 r  Red_reg[0]_i_487/O[0]
                         net (fo=18, routed)          0.652    35.539    Red_reg[0]_i_487_n_7
    SLICE_X13Y41         LUT3 (Prop_lut3_I1_O)        0.295    35.834 r  Red[0]_i_979/O
                         net (fo=1, routed)           0.000    35.834    Red[0]_i_979_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  Red_reg[0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    36.384    Red_reg[0]_i_862_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  Red_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.498    Red_reg[0]_i_724_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  Red_reg[0]_i_586/CO[3]
                         net (fo=1, routed)           0.000    36.612    Red_reg[0]_i_586_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.834 r  Red_reg[0]_i_488/O[0]
                         net (fo=17, routed)          0.817    37.652    Red_reg[0]_i_488_n_7
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.299    37.951 r  Red[0]_i_1061/O
                         net (fo=1, routed)           0.000    37.951    S1/d0__0_1[2]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.331 r  S1/Red_reg[0]_i_981/CO[3]
                         net (fo=1, routed)           0.000    38.331    S1/Red_reg[0]_i_981_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.448 r  S1/Red_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    38.448    S1/Red_reg[0]_i_867_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.565 r  S1/Red_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    38.565    S1/Red_reg[0]_i_729_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.682 r  S1/Red_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    38.682    S1/Red_reg[0]_i_588_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.901 r  S1/Red_reg[0]_i_489/O[0]
                         net (fo=2, routed)           0.493    39.394    S1/Red_reg[0]_i_489_n_7
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.295    39.689 r  S1/Red[0]_i_393/O
                         net (fo=1, routed)           0.000    39.689    S1/Red[0]_i_393_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.202 r  S1/Red_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    40.202    S1/Red_reg[0]_i_294_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.319 r  S1/Red_reg[0]_i_293/CO[3]
                         net (fo=1, routed)           0.000    40.319    S1/Red_reg[0]_i_293_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.642 r  S1/Red_reg[0]_i_199/O[1]
                         net (fo=6, routed)           0.972    41.614    S1/Red_reg[0]_34[1]
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.306    41.920 r  S1/Red[0]_i_111/O
                         net (fo=1, routed)           0.000    41.920    S1/Red[0]_i_111_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.433 r  S1/Red_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.433    S1/Red_reg[0]_i_39_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.687 r  S1/Red_reg[0]_i_9/CO[0]
                         net (fo=1, routed)           0.906    43.593    v1/x_pos_reg[8]_11[0]
    SLICE_X6Y52          LUT6 (Prop_lut6_I3_O)        0.367    43.960 f  v1/Red[0]_i_2/O
                         net (fo=1, routed)           0.811    44.771    v1/Red[0]_i_2_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.152    44.923 r  v1/Red[0]_i_1/O
                         net (fo=2, routed)           0.000    44.923    S1/Green0
    SLICE_X6Y53          FDRE                                         r  S1/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.507    38.511    S1/clk_out1
    SLICE_X6Y53          FDRE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.484    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.065    38.962    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                         -44.923    
  -------------------------------------------------------------------
                         slack                                 -5.960    

Slack (VIOLATED) :        -5.947ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.877ns  (logic 29.544ns (64.398%)  route 16.333ns (35.602%))
  Logic Levels:           97  (CARRY4=73 DSP48E1=2 LUT1=2 LUT2=6 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.557    -0.955    v1/clk_out1
    SLICE_X12Y19         FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  v1/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.443     0.007    v1/Q[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.124     0.131 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.131    v1/d0_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.681 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.681    v1/d0_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.795 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.795    v1/d0_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.108 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.869     1.977    S1/d1[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.195 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.197    S1/d0__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.715 r  S1/d0__1/P[3]
                         net (fo=2, routed)           0.894     8.609    S1/d0__1_n_102
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  S1/Red[0]_i_782/O
                         net (fo=1, routed)           0.000     8.733    S1/Red[0]_i_782_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.246 r  S1/Red_reg[0]_i_637/CO[3]
                         net (fo=1, routed)           0.000     9.246    S1/Red_reg[0]_i_637_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.465 f  S1/Red_reg[0]_i_523/O[0]
                         net (fo=1, routed)           0.562    10.028    S1_n_34
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.295    10.323 r  Red[0]_i_519/O
                         net (fo=1, routed)           0.000    10.323    S1/d0__1_2[3]
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.699 r  S1/Red_reg[0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    10.699    S1/Red_reg[0]_i_417_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  S1/Red_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.816    S1/Red_reg[0]_i_349_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.139 f  S1/Red_reg[0]_i_271/O[1]
                         net (fo=21, routed)          0.491    11.629    p_0_in[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.306    11.935 r  Red[0]_i_427/O
                         net (fo=1, routed)           0.000    11.935    A[2]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.485 r  Red_reg[0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    12.485    Red_reg[0]_i_353_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.756 r  Red_reg[0]_i_272/CO[0]
                         net (fo=18, routed)          0.642    13.398    Red_reg[0]_i_272_n_3
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.373    13.771 r  Red[0]_i_430/O
                         net (fo=1, routed)           0.000    13.771    Red[0]_i_430_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.172 r  Red_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    14.172    Red_reg[0]_i_354_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.286 r  Red_reg[0]_i_273/CO[3]
                         net (fo=18, routed)          0.947    15.234    Red_reg[0]_i_273_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    15.358 r  Red[0]_i_439/O
                         net (fo=1, routed)           0.000    15.358    Red[0]_i_439_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.890 r  Red_reg[0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    15.890    Red_reg[0]_i_358_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.118 r  Red_reg[0]_i_274/CO[2]
                         net (fo=18, routed)          0.550    16.668    Red_reg[0]_i_274_n_1
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.313    16.981 r  Red[0]_i_754/O
                         net (fo=1, routed)           0.000    16.981    Red[0]_i_754_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.357 r  Red_reg[0]_i_610/CO[3]
                         net (fo=1, routed)           0.009    17.366    Red_reg[0]_i_610_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.483 r  Red_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    17.483    Red_reg[0]_i_498_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.600 r  Red_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    17.600    Red_reg[0]_i_406_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.757 r  Red_reg[0]_i_345/CO[1]
                         net (fo=18, routed)          0.694    18.451    Red_reg[0]_i_345_n_2
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.332    18.783 r  Red[0]_i_759/O
                         net (fo=1, routed)           0.000    18.783    Red[0]_i_759_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.181 r  Red_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    19.181    Red_reg[0]_i_616_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.295 r  Red_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    19.295    Red_reg[0]_i_503_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.409 r  Red_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    19.409    Red_reg[0]_i_408_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.523 r  Red_reg[0]_i_346/CO[3]
                         net (fo=17, routed)          0.998    20.521    Red_reg[0]_i_346_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.124    20.645 r  Red[0]_i_766/O
                         net (fo=1, routed)           0.000    20.645    Red[0]_i_766_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  Red_reg[0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    21.195    Red_reg[0]_i_622_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.309 r  Red_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    21.309    Red_reg[0]_i_508_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.423 r  Red_reg[0]_i_413/CO[3]
                         net (fo=1, routed)           0.000    21.423    Red_reg[0]_i_413_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.645 r  Red_reg[0]_i_347/O[0]
                         net (fo=18, routed)          0.666    22.311    Red_reg[0]_i_347_n_7
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.299    22.610 r  Red[0]_i_896/O
                         net (fo=1, routed)           0.000    22.610    Red[0]_i_896_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.986 r  Red_reg[0]_i_768/CO[3]
                         net (fo=1, routed)           0.000    22.986    Red_reg[0]_i_768_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.103 r  Red_reg[0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    23.103    Red_reg[0]_i_627_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.220 r  Red_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    23.220    Red_reg[0]_i_513_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.337 r  Red_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    23.337    Red_reg[0]_i_415_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.556 r  Red_reg[0]_i_348/O[0]
                         net (fo=18, routed)          0.687    24.243    Red_reg[0]_i_348_n_7
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.295    24.538 r  Red[0]_i_986/O
                         net (fo=1, routed)           0.000    24.538    Red[0]_i_986_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.914 r  Red_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    24.914    Red_reg[0]_i_872_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.031 r  Red_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.031    Red_reg[0]_i_734_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.148 r  Red_reg[0]_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.148    Red_reg[0]_i_590_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.265 r  Red_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    25.265    Red_reg[0]_i_490_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.484 r  Red_reg[0]_i_402/O[0]
                         net (fo=18, routed)          0.668    26.152    Red_reg[0]_i_402_n_7
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.295    26.447 r  Red[0]_i_743/O
                         net (fo=1, routed)           0.000    26.447    Red[0]_i_743_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.979 r  Red_reg[0]_i_595/CO[3]
                         net (fo=1, routed)           0.000    26.979    Red_reg[0]_i_595_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.093 r  Red_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.093    Red_reg[0]_i_492_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.315 r  Red_reg[0]_i_403/O[0]
                         net (fo=18, routed)          0.669    27.984    Red_reg[0]_i_403_n_7
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.299    28.283 r  Red[0]_i_994/O
                         net (fo=1, routed)           0.000    28.283    Red[0]_i_994_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.659 r  Red_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    28.659    Red_reg[0]_i_882_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.776 r  Red_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.776    Red_reg[0]_i_744_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.893 r  Red_reg[0]_i_600/CO[3]
                         net (fo=1, routed)           0.000    28.893    Red_reg[0]_i_600_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.010 r  Red_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.010    Red_reg[0]_i_494_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.229 r  Red_reg[0]_i_404/O[0]
                         net (fo=18, routed)          0.545    29.774    Red_reg[0]_i_404_n_7
    SLICE_X15Y34         LUT3 (Prop_lut3_I1_O)        0.295    30.069 r  Red[0]_i_998/O
                         net (fo=1, routed)           0.000    30.069    Red[0]_i_998_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.470 r  Red_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    30.470    Red_reg[0]_i_887_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.584 r  Red_reg[0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    30.584    Red_reg[0]_i_749_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  Red_reg[0]_i_605/CO[3]
                         net (fo=1, routed)           0.000    30.698    Red_reg[0]_i_605_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.812 r  Red_reg[0]_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.812    Red_reg[0]_i_496_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.034 r  Red_reg[0]_i_405/O[0]
                         net (fo=18, routed)          0.780    31.814    Red_reg[0]_i_405_n_7
    SLICE_X13Y35         LUT3 (Prop_lut3_I1_O)        0.299    32.113 r  Red[0]_i_1048/O
                         net (fo=1, routed)           0.000    32.113    Red[0]_i_1048_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.514 r  Red_reg[0]_i_966/CO[3]
                         net (fo=1, routed)           0.000    32.514    Red_reg[0]_i_966_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.628 r  Red_reg[0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    32.628    Red_reg[0]_i_852_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.742 r  Red_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    32.742    Red_reg[0]_i_714_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.856 r  Red_reg[0]_i_582/CO[3]
                         net (fo=1, routed)           0.000    32.856    Red_reg[0]_i_582_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.078 r  Red_reg[0]_i_486/O[0]
                         net (fo=18, routed)          0.564    33.642    Red_reg[0]_i_486_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    33.941 r  Red[0]_i_1052/O
                         net (fo=1, routed)           0.000    33.941    Red[0]_i_1052_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.317 r  Red_reg[0]_i_971/CO[3]
                         net (fo=1, routed)           0.000    34.317    Red_reg[0]_i_971_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.434 r  Red_reg[0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    34.434    Red_reg[0]_i_857_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.551 r  Red_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    34.551    Red_reg[0]_i_719_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.668 r  Red_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    34.668    Red_reg[0]_i_584_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.887 r  Red_reg[0]_i_487/O[0]
                         net (fo=18, routed)          0.652    35.539    Red_reg[0]_i_487_n_7
    SLICE_X13Y41         LUT3 (Prop_lut3_I1_O)        0.295    35.834 r  Red[0]_i_979/O
                         net (fo=1, routed)           0.000    35.834    Red[0]_i_979_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  Red_reg[0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    36.384    Red_reg[0]_i_862_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  Red_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.498    Red_reg[0]_i_724_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  Red_reg[0]_i_586/CO[3]
                         net (fo=1, routed)           0.000    36.612    Red_reg[0]_i_586_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.834 r  Red_reg[0]_i_488/O[0]
                         net (fo=17, routed)          0.817    37.652    Red_reg[0]_i_488_n_7
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.299    37.951 r  Red[0]_i_1061/O
                         net (fo=1, routed)           0.000    37.951    S1/d0__0_1[2]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.331 r  S1/Red_reg[0]_i_981/CO[3]
                         net (fo=1, routed)           0.000    38.331    S1/Red_reg[0]_i_981_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.448 r  S1/Red_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    38.448    S1/Red_reg[0]_i_867_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.565 r  S1/Red_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    38.565    S1/Red_reg[0]_i_729_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.682 r  S1/Red_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    38.682    S1/Red_reg[0]_i_588_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.901 r  S1/Red_reg[0]_i_489/O[0]
                         net (fo=2, routed)           0.493    39.394    S1/Red_reg[0]_i_489_n_7
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.295    39.689 r  S1/Red[0]_i_393/O
                         net (fo=1, routed)           0.000    39.689    S1/Red[0]_i_393_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.202 r  S1/Red_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    40.202    S1/Red_reg[0]_i_294_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.319 r  S1/Red_reg[0]_i_293/CO[3]
                         net (fo=1, routed)           0.000    40.319    S1/Red_reg[0]_i_293_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.642 r  S1/Red_reg[0]_i_199/O[1]
                         net (fo=6, routed)           0.972    41.614    S1/Red_reg[0]_34[1]
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.306    41.920 r  S1/Red[0]_i_111/O
                         net (fo=1, routed)           0.000    41.920    S1/Red[0]_i_111_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.433 r  S1/Red_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.433    S1/Red_reg[0]_i_39_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.687 r  S1/Red_reg[0]_i_9/CO[0]
                         net (fo=1, routed)           0.906    43.593    v1/x_pos_reg[8]_11[0]
    SLICE_X6Y52          LUT6 (Prop_lut6_I3_O)        0.367    43.960 f  v1/Red[0]_i_2/O
                         net (fo=1, routed)           0.811    44.771    v1/Red[0]_i_2_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.152    44.923 r  v1/Red[0]_i_1/O
                         net (fo=2, routed)           0.000    44.923    S1/Green0
    SLICE_X6Y53          FDRE                                         r  S1/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.507    38.511    S1/clk_out1
    SLICE_X6Y53          FDRE                                         r  S1/Blue_reg[1]/C
                         clock pessimism              0.484    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)        0.078    38.975    S1/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                         -44.923    
  -------------------------------------------------------------------
                         slack                                 -5.947    

Slack (MET) :             24.609ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.834ns  (logic 6.243ns (42.086%)  route 8.591ns (57.914%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.617    13.951    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  S1/sync_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.504    38.509    S1/clk_out1
    SLICE_X3Y23          FDRE                                         r  S1/sync_count_reg[29]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    38.560    S1/sync_count_reg[29]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 24.609    

Slack (MET) :             24.609ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.834ns  (logic 6.243ns (42.086%)  route 8.591ns (57.914%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.617    13.951    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  S1/sync_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.504    38.509    S1/clk_out1
    SLICE_X3Y23          FDRE                                         r  S1/sync_count_reg[30]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    38.560    S1/sync_count_reg[30]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 24.609    

Slack (MET) :             24.609ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.834ns  (logic 6.243ns (42.086%)  route 8.591ns (57.914%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.617    13.951    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  S1/sync_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.504    38.509    S1/clk_out1
    SLICE_X3Y23          FDRE                                         r  S1/sync_count_reg[31]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    38.560    S1/sync_count_reg[31]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 24.609    

Slack (MET) :             24.748ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.695ns  (logic 6.243ns (42.483%)  route 8.452ns (57.517%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.479    13.813    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.505    38.510    S1/clk_out1
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[25]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    38.561    S1/sync_count_reg[25]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 24.748    

Slack (MET) :             24.748ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.695ns  (logic 6.243ns (42.483%)  route 8.452ns (57.517%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.479    13.813    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.505    38.510    S1/clk_out1
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[26]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    38.561    S1/sync_count_reg[26]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 24.748    

Slack (MET) :             24.748ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.695ns  (logic 6.243ns (42.483%)  route 8.452ns (57.517%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.479    13.813    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.505    38.510    S1/clk_out1
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[27]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    38.561    S1/sync_count_reg[27]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 24.748    

Slack (MET) :             24.748ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.695ns  (logic 6.243ns (42.483%)  route 8.452ns (57.517%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.479    13.813    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.505    38.510    S1/clk_out1
    SLICE_X3Y22          FDRE                                         r  S1/sync_count_reg[28]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    38.561    S1/sync_count_reg[28]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 24.748    

Slack (MET) :             24.898ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.547ns  (logic 6.243ns (42.916%)  route 8.304ns (57.084%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.629    -0.883    S1/clk_out1
    SLICE_X3Y17          FDRE                                         r  S1/sync_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  S1/sync_count_reg[5]/Q
                         net (fo=14, routed)          1.603     1.176    S1/A_0[5]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.300 r  S1/sync_count_rep[0]_i_163/O
                         net (fo=1, routed)           0.000     1.300    S1/sync_count_rep[0]_i_163_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.850 r  S1/sync_count_reg_rep[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     1.850    S1/sync_count_reg_rep[0]_i_149_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.184 r  S1/sync_count_reg_rep[0]_i_148/O[1]
                         net (fo=1, routed)           0.581     2.766    S1/sync_count_reg_rep[0]_i_148_n_6
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     3.069 r  S1/sync_count_rep[0]_i_132/O
                         net (fo=1, routed)           0.000     3.069    S1/sync_count_rep[0]_i_132_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.619 r  S1/sync_count_reg_rep[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     3.619    S1/sync_count_reg_rep[0]_i_117_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.953 r  S1/sync_count_reg_rep[0]_i_116/O[1]
                         net (fo=2, routed)           0.656     4.609    S1/sync_count_reg_rep[0]_i_116_n_6
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     4.941 r  S1/sync_count_rep[0]_i_68/O
                         net (fo=2, routed)           1.045     5.987    S1/sync_count_rep[0]_i_68_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.327     6.314 r  S1/sync_count_rep[0]_i_72/O
                         net (fo=1, routed)           0.000     6.314    S1/sync_count_rep[0]_i_72_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.715 r  S1/sync_count_reg_rep[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.715    S1/sync_count_reg_rep[0]_i_42_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.938 r  S1/sync_count_reg_rep[0]_i_60/O[0]
                         net (fo=1, routed)           0.791     7.728    S1/sync_count_reg[15]_0[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     8.560 r  S1/sync_count_reg_rep[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.560    S1/sync_count_reg_rep[0]_i_15_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.883 r  S1/sync_count_reg_rep[0]_i_14/O[1]
                         net (fo=1, routed)           1.053     9.936    S1/count1[26]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.306    10.242 r  S1/sync_count_rep[0]_i_6/O
                         net (fo=1, routed)           0.000    10.242    S1/sync_count_rep[0]_i_6_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    10.780 r  S1/sync_count_reg_rep[0]_i_1/CO[2]
                         net (fo=101, routed)         1.244    12.024    S1/sync_count_reg_rep[0]_i_1_n_1
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.310    12.334 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=47, routed)          1.331    13.665    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  S1/sync_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         1.507    38.512    S1/clk_out1
    SLICE_X3Y21          FDRE                                         r  S1/sync_count_reg[21]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.098    38.992    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    38.563    S1/sync_count_reg[21]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 24.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.729%)  route 0.220ns (57.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y28          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.220    -0.242    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y28          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.218    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.083%)  route 0.217ns (62.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X9Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.217    -0.278    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130    -0.436    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.522%)  route 0.267ns (65.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X9Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.267    -0.215    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.655%)  route 0.266ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X9Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.266    -0.216    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.247%)  route 0.271ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  W1/ROM_ADDRESS_reg[5]/Q
                         net (fo=2, routed)           0.271    -0.213    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.247%)  route 0.271ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  W1/ROM_ADDRESS_reg[5]/Q
                         net (fo=2, routed)           0.271    -0.213    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.872%)  route 0.275ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X9Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.275    -0.207    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X9Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.274    -0.209    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 W1/col2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/INTENSITY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.585    -0.596    W1/clk_out1
    SLICE_X6Y30          FDRE                                         r  W1/col2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  W1/col2_reg[3]/Q
                         net (fo=1, routed)           0.082    -0.350    W1/col2[3]
    SLICE_X7Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.305 r  W1/INTENSITY_i_1/O
                         net (fo=1, routed)           0.000    -0.305    W1/INTENSITY
    SLICE_X7Y30          FDRE                                         r  W1/INTENSITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=176, routed)         0.854    -0.836    W1/clk_out1
    SLICE_X7Y30          FDRE                                         r  W1/INTENSITY_reg/C
                         clock pessimism              0.252    -0.583    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092    -0.491    W1/INTENSITY_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y16      S1/increase_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y15      S1/sync_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y18      S1/sync_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y18      S1/sync_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y18      S1/sync_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y19      S1/sync_count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      S1/sync_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     S1/y_pos_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y16      S1/increase_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      S1/sync_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



