// Seed: 3961804518
module module_0;
  wire id_1;
  assign id_1 = id_1 == 1 && 1;
  assign id_1 = 1'h0;
  tri1 id_2, id_3;
  wire id_4;
  id_5(
      .id_0(1)
  );
  assign id_1 = id_3 | 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  int id_5;
  always if ((id_1)) id_4 <= 1;
  or (id_3, id_4, id_5);
  always_comb id_4 = 1;
  module_0();
endmodule
