// Seed: 1517804939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  assign module_1.id_2 = 0;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wand id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_26;
  localparam id_27 = 1;
  assign id_6 = -1 ? 1'h0 : 1 ? -1 : id_21;
  always @* id_26 = id_10;
  assign id_26 = 1;
  always disable id_28;
endmodule
module module_1 #(
    parameter id_2 = 32'd11,
    parameter id_3 = 32'd22,
    parameter id_4 = 32'd28,
    parameter id_6 = 32'd99
) (
    id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  input wire _id_4;
  inout wire _id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_3 = id_4;
  logic [1 : {  id_3  !=  id_2  {  id_4  }  }] id_7[id_6 : id_4];
  ;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire [1 'b0 : ""] id_8;
endmodule
