// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "04/03/2021 20:12:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DDS_selector (
	clk,
	reset,
	en,
	lfsr,
	phase_inc,
	fsk_phase_inc,
	sig_sel,
	mod_sel,
	sig_out,
	mod_out);
input 	clk;
input 	reset;
input 	en;
input 	lfsr;
input 	[31:0] phase_inc;
input 	[31:0] fsk_phase_inc;
input 	[7:0] sig_sel;
input 	[3:0] mod_sel;
output 	[11:0] sig_out;
output 	[11:0] mod_out;

// Design Ports Information
// sig_out[0]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[1]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[3]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[4]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[5]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[7]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[9]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[10]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sig_out[11]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[0]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[1]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[2]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[3]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[4]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[5]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[6]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[7]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[8]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[9]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[10]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mod_out[11]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[1]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[2]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[4]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[5]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[6]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sig_sel[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// lfsr	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mod_sel[0]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mod_sel[1]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mod_sel[2]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mod_sel[3]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// en	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[20]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[20]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[21]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[21]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[22]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[22]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[23]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[23]	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[24]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[24]	=>  Location: PIN_AG1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[25]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[25]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[26]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[26]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[27]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[27]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[28]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[28]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[29]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[29]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[30]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[30]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[31]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[31]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[19]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[19]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[18]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[18]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[17]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[17]	=>  Location: PIN_AJ1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[16]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[16]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[15]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[15]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[14]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[14]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[13]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[13]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[12]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[12]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[11]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[11]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[10]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[10]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[9]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[9]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[8]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[8]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[7]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[7]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[6]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[6]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[5]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[4]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[4]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[3]	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[3]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[2]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[1]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[1]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fsk_phase_inc[0]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// phase_inc[0]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \en~input_o ;
wire \fsk_phase_inc[20]~input_o ;
wire \tuning_word[20]~feeder_combout ;
wire \phase_inc[20]~input_o ;
wire \mod_sel[2]~input_o ;
wire \mod_sel[3]~input_o ;
wire \mod_sel[0]~input_o ;
wire \tuning_word~0_combout ;
wire \fsk_phase_inc[19]~input_o ;
wire \tuning_word[19]~feeder_combout ;
wire \phase_inc[19]~input_o ;
wire \fsk_phase_inc[18]~input_o ;
wire \tuning_word[18]~feeder_combout ;
wire \phase_inc[18]~input_o ;
wire \fsk_phase_inc[17]~input_o ;
wire \tuning_word[17]~feeder_combout ;
wire \phase_inc[17]~input_o ;
wire \fsk_phase_inc[16]~input_o ;
wire \tuning_word[16]~feeder_combout ;
wire \phase_inc[16]~input_o ;
wire \fsk_phase_inc[15]~input_o ;
wire \tuning_word[15]~feeder_combout ;
wire \phase_inc[15]~input_o ;
wire \fsk_phase_inc[14]~input_o ;
wire \tuning_word[14]~feeder_combout ;
wire \phase_inc[14]~input_o ;
wire \fsk_phase_inc[13]~input_o ;
wire \tuning_word[13]~feeder_combout ;
wire \phase_inc[13]~input_o ;
wire \fsk_phase_inc[12]~input_o ;
wire \tuning_word[12]~feeder_combout ;
wire \phase_inc[12]~input_o ;
wire \fsk_phase_inc[11]~input_o ;
wire \tuning_word[11]~feeder_combout ;
wire \phase_inc[11]~input_o ;
wire \fsk_phase_inc[10]~input_o ;
wire \tuning_word[10]~feeder_combout ;
wire \phase_inc[10]~input_o ;
wire \fsk_phase_inc[9]~input_o ;
wire \tuning_word[9]~feeder_combout ;
wire \phase_inc[9]~input_o ;
wire \fsk_phase_inc[8]~input_o ;
wire \tuning_word[8]~feeder_combout ;
wire \phase_inc[8]~input_o ;
wire \fsk_phase_inc[7]~input_o ;
wire \tuning_word[7]~feeder_combout ;
wire \phase_inc[7]~input_o ;
wire \fsk_phase_inc[6]~input_o ;
wire \tuning_word[6]~feeder_combout ;
wire \phase_inc[6]~input_o ;
wire \fsk_phase_inc[5]~input_o ;
wire \tuning_word[5]~feeder_combout ;
wire \phase_inc[5]~input_o ;
wire \fsk_phase_inc[4]~input_o ;
wire \tuning_word[4]~feeder_combout ;
wire \phase_inc[4]~input_o ;
wire \fsk_phase_inc[3]~input_o ;
wire \tuning_word[3]~feeder_combout ;
wire \phase_inc[3]~input_o ;
wire \fsk_phase_inc[2]~input_o ;
wire \tuning_word[2]~feeder_combout ;
wire \phase_inc[2]~input_o ;
wire \fsk_phase_inc[1]~input_o ;
wire \tuning_word[1]~feeder_combout ;
wire \phase_inc[1]~input_o ;
wire \fsk_phase_inc[0]~input_o ;
wire \tuning_word[0]~feeder_combout ;
wire \phase_inc[0]~input_o ;
wire \waveform|Add0~125_sumout ;
wire \reset~input_o ;
wire \waveform|Add0~126 ;
wire \waveform|Add0~121_sumout ;
wire \waveform|Add0~122 ;
wire \waveform|Add0~117_sumout ;
wire \waveform|Add0~118 ;
wire \waveform|Add0~113_sumout ;
wire \waveform|Add0~114 ;
wire \waveform|Add0~109_sumout ;
wire \waveform|Add0~110 ;
wire \waveform|Add0~105_sumout ;
wire \waveform|Add0~106 ;
wire \waveform|Add0~101_sumout ;
wire \waveform|Add0~102 ;
wire \waveform|Add0~97_sumout ;
wire \waveform|Add0~98 ;
wire \waveform|Add0~93_sumout ;
wire \waveform|Add0~94 ;
wire \waveform|Add0~89_sumout ;
wire \waveform|Add0~90 ;
wire \waveform|Add0~85_sumout ;
wire \waveform|Add0~86 ;
wire \waveform|Add0~81_sumout ;
wire \waveform|Add0~82 ;
wire \waveform|Add0~77_sumout ;
wire \waveform|Add0~78 ;
wire \waveform|Add0~73_sumout ;
wire \waveform|Add0~74 ;
wire \waveform|Add0~69_sumout ;
wire \waveform|Add0~70 ;
wire \waveform|Add0~65_sumout ;
wire \waveform|Add0~66 ;
wire \waveform|Add0~61_sumout ;
wire \waveform|Add0~62 ;
wire \waveform|Add0~57_sumout ;
wire \waveform|Add0~58 ;
wire \waveform|Add0~53_sumout ;
wire \waveform|Add0~54 ;
wire \waveform|Add0~49_sumout ;
wire \waveform|Add0~50 ;
wire \waveform|Add0~1_sumout ;
wire \fsk_phase_inc[21]~input_o ;
wire \tuning_word[21]~feeder_combout ;
wire \phase_inc[21]~input_o ;
wire \waveform|Add0~2 ;
wire \waveform|Add0~5_sumout ;
wire \fsk_phase_inc[22]~input_o ;
wire \tuning_word[22]~feeder_combout ;
wire \phase_inc[22]~input_o ;
wire \waveform|Add0~6 ;
wire \waveform|Add0~9_sumout ;
wire \fsk_phase_inc[23]~input_o ;
wire \tuning_word[23]~feeder_combout ;
wire \phase_inc[23]~input_o ;
wire \waveform|Add0~10 ;
wire \waveform|Add0~13_sumout ;
wire \fsk_phase_inc[24]~input_o ;
wire \tuning_word[24]~feeder_combout ;
wire \phase_inc[24]~input_o ;
wire \waveform|Add0~14 ;
wire \waveform|Add0~17_sumout ;
wire \fsk_phase_inc[25]~input_o ;
wire \tuning_word[25]~feeder_combout ;
wire \phase_inc[25]~input_o ;
wire \waveform|Add0~18 ;
wire \waveform|Add0~21_sumout ;
wire \fsk_phase_inc[26]~input_o ;
wire \tuning_word[26]~feeder_combout ;
wire \phase_inc[26]~input_o ;
wire \waveform|Add0~22 ;
wire \waveform|Add0~25_sumout ;
wire \fsk_phase_inc[27]~input_o ;
wire \tuning_word[27]~feeder_combout ;
wire \phase_inc[27]~input_o ;
wire \waveform|Add0~26 ;
wire \waveform|Add0~29_sumout ;
wire \fsk_phase_inc[28]~input_o ;
wire \tuning_word[28]~feeder_combout ;
wire \phase_inc[28]~input_o ;
wire \waveform|Add0~30 ;
wire \waveform|Add0~33_sumout ;
wire \fsk_phase_inc[29]~input_o ;
wire \tuning_word[29]~feeder_combout ;
wire \phase_inc[29]~input_o ;
wire \waveform|Add0~34 ;
wire \waveform|Add0~37_sumout ;
wire \fsk_phase_inc[30]~input_o ;
wire \tuning_word[30]~feeder_combout ;
wire \phase_inc[30]~input_o ;
wire \waveform|Add0~38 ;
wire \waveform|Add0~41_sumout ;
wire \fsk_phase_inc[31]~input_o ;
wire \tuning_word[31]~feeder_combout ;
wire \phase_inc[31]~input_o ;
wire \waveform|Add0~42 ;
wire \waveform|Add0~45_sumout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \sig_sel[1]~input_o ;
wire \sig_sel[0]~input_o ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ;
wire \waveform|lut_addr_reg[11]~feeder_combout ;
wire \Selector11~0_combout ;
wire \sig_sel[4]~input_o ;
wire \sig_sel[7]~input_o ;
wire \sig_sel[3]~input_o ;
wire \sig_sel[5]~input_o ;
wire \sig_sel[6]~input_o ;
wire \sig_sel[2]~input_o ;
wire \sig_out[1]~0_combout ;
wire \sig_out[0]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \waveform|lut_addr_reg[1]~feeder_combout ;
wire \Selector10~0_combout ;
wire \sig_out[1]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12 ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \waveform|lut_addr_reg[2]~feeder_combout ;
wire \Selector9~0_combout ;
wire \sig_out[2]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13 ;
wire \Selector8~0_combout ;
wire \sig_out[3]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14 ;
wire \waveform|lut_addr_reg[4]~feeder_combout ;
wire \Selector7~0_combout ;
wire \sig_out[4]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ;
wire \Selector6~0_combout ;
wire \sig_out[5]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ;
wire \waveform|lut_addr_reg[6]~feeder_combout ;
wire \Selector5~0_combout ;
wire \sig_out[6]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17 ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \Selector4~0_combout ;
wire \sig_out[7]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18 ;
wire \Selector3~0_combout ;
wire \sig_out[8]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19 ;
wire \Selector2~0_combout ;
wire \sig_out[9]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ;
wire \Selector1~0_combout ;
wire \sig_out[10]~reg0_q ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21 ;
wire \Selector0~0_combout ;
wire \sig_out[11]~reg0_q ;
wire \lfsr~input_o ;
wire \Add0~1_sumout ;
wire \mod_sel[1]~input_o ;
wire \mod_out[2]~0_combout ;
wire \mod_out[0]~reg0_q ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \mod_out[1]~reg0_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \mod_out[2]~reg0_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \mod_out[3]~reg0_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \mod_out[4]~reg0_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \mod_out[5]~reg0_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \mod_out[6]~reg0_q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \mod_out[7]~reg0_q ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \mod_out[8]~reg0_q ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \mod_out[9]~reg0_q ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \mod_out[10]~reg0_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Mux0~0_combout ;
wire \mod_out[11]~reg0_q ;
wire [31:0] tuning_word;
wire [11:0] \waveform|lut_addr_reg ;
wire [31:0] \waveform|phase_acc ;

wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10~portadataout  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21  = \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \sig_out[0]~output (
	.i(\sig_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[0]),
	.obar());
// synopsys translate_off
defparam \sig_out[0]~output .bus_hold = "false";
defparam \sig_out[0]~output .open_drain_output = "false";
defparam \sig_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \sig_out[1]~output (
	.i(\sig_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[1]),
	.obar());
// synopsys translate_off
defparam \sig_out[1]~output .bus_hold = "false";
defparam \sig_out[1]~output .open_drain_output = "false";
defparam \sig_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \sig_out[2]~output (
	.i(\sig_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[2]),
	.obar());
// synopsys translate_off
defparam \sig_out[2]~output .bus_hold = "false";
defparam \sig_out[2]~output .open_drain_output = "false";
defparam \sig_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \sig_out[3]~output (
	.i(\sig_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[3]),
	.obar());
// synopsys translate_off
defparam \sig_out[3]~output .bus_hold = "false";
defparam \sig_out[3]~output .open_drain_output = "false";
defparam \sig_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \sig_out[4]~output (
	.i(\sig_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[4]),
	.obar());
// synopsys translate_off
defparam \sig_out[4]~output .bus_hold = "false";
defparam \sig_out[4]~output .open_drain_output = "false";
defparam \sig_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \sig_out[5]~output (
	.i(\sig_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[5]),
	.obar());
// synopsys translate_off
defparam \sig_out[5]~output .bus_hold = "false";
defparam \sig_out[5]~output .open_drain_output = "false";
defparam \sig_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \sig_out[6]~output (
	.i(\sig_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[6]),
	.obar());
// synopsys translate_off
defparam \sig_out[6]~output .bus_hold = "false";
defparam \sig_out[6]~output .open_drain_output = "false";
defparam \sig_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \sig_out[7]~output (
	.i(\sig_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[7]),
	.obar());
// synopsys translate_off
defparam \sig_out[7]~output .bus_hold = "false";
defparam \sig_out[7]~output .open_drain_output = "false";
defparam \sig_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \sig_out[8]~output (
	.i(\sig_out[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[8]),
	.obar());
// synopsys translate_off
defparam \sig_out[8]~output .bus_hold = "false";
defparam \sig_out[8]~output .open_drain_output = "false";
defparam \sig_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \sig_out[9]~output (
	.i(\sig_out[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[9]),
	.obar());
// synopsys translate_off
defparam \sig_out[9]~output .bus_hold = "false";
defparam \sig_out[9]~output .open_drain_output = "false";
defparam \sig_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \sig_out[10]~output (
	.i(\sig_out[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[10]),
	.obar());
// synopsys translate_off
defparam \sig_out[10]~output .bus_hold = "false";
defparam \sig_out[10]~output .open_drain_output = "false";
defparam \sig_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \sig_out[11]~output (
	.i(\sig_out[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sig_out[11]),
	.obar());
// synopsys translate_off
defparam \sig_out[11]~output .bus_hold = "false";
defparam \sig_out[11]~output .open_drain_output = "false";
defparam \sig_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \mod_out[0]~output (
	.i(\mod_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[0]),
	.obar());
// synopsys translate_off
defparam \mod_out[0]~output .bus_hold = "false";
defparam \mod_out[0]~output .open_drain_output = "false";
defparam \mod_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \mod_out[1]~output (
	.i(\mod_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[1]),
	.obar());
// synopsys translate_off
defparam \mod_out[1]~output .bus_hold = "false";
defparam \mod_out[1]~output .open_drain_output = "false";
defparam \mod_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \mod_out[2]~output (
	.i(\mod_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[2]),
	.obar());
// synopsys translate_off
defparam \mod_out[2]~output .bus_hold = "false";
defparam \mod_out[2]~output .open_drain_output = "false";
defparam \mod_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \mod_out[3]~output (
	.i(\mod_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[3]),
	.obar());
// synopsys translate_off
defparam \mod_out[3]~output .bus_hold = "false";
defparam \mod_out[3]~output .open_drain_output = "false";
defparam \mod_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \mod_out[4]~output (
	.i(\mod_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[4]),
	.obar());
// synopsys translate_off
defparam \mod_out[4]~output .bus_hold = "false";
defparam \mod_out[4]~output .open_drain_output = "false";
defparam \mod_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \mod_out[5]~output (
	.i(\mod_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[5]),
	.obar());
// synopsys translate_off
defparam \mod_out[5]~output .bus_hold = "false";
defparam \mod_out[5]~output .open_drain_output = "false";
defparam \mod_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \mod_out[6]~output (
	.i(\mod_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[6]),
	.obar());
// synopsys translate_off
defparam \mod_out[6]~output .bus_hold = "false";
defparam \mod_out[6]~output .open_drain_output = "false";
defparam \mod_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \mod_out[7]~output (
	.i(\mod_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[7]),
	.obar());
// synopsys translate_off
defparam \mod_out[7]~output .bus_hold = "false";
defparam \mod_out[7]~output .open_drain_output = "false";
defparam \mod_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \mod_out[8]~output (
	.i(\mod_out[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[8]),
	.obar());
// synopsys translate_off
defparam \mod_out[8]~output .bus_hold = "false";
defparam \mod_out[8]~output .open_drain_output = "false";
defparam \mod_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \mod_out[9]~output (
	.i(\mod_out[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[9]),
	.obar());
// synopsys translate_off
defparam \mod_out[9]~output .bus_hold = "false";
defparam \mod_out[9]~output .open_drain_output = "false";
defparam \mod_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \mod_out[10]~output (
	.i(\mod_out[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[10]),
	.obar());
// synopsys translate_off
defparam \mod_out[10]~output .bus_hold = "false";
defparam \mod_out[10]~output .open_drain_output = "false";
defparam \mod_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \mod_out[11]~output (
	.i(\mod_out[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mod_out[11]),
	.obar());
// synopsys translate_off
defparam \mod_out[11]~output .bus_hold = "false";
defparam \mod_out[11]~output .open_drain_output = "false";
defparam \mod_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \fsk_phase_inc[20]~input (
	.i(fsk_phase_inc[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[20]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[20]~input .bus_hold = "false";
defparam \fsk_phase_inc[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N39
cyclonev_lcell_comb \tuning_word[20]~feeder (
// Equation(s):
// \tuning_word[20]~feeder_combout  = \fsk_phase_inc[20]~input_o 

	.dataa(!\fsk_phase_inc[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[20]~feeder .extended_lut = "off";
defparam \tuning_word[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \tuning_word[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \phase_inc[20]~input (
	.i(phase_inc[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[20]~input_o ));
// synopsys translate_off
defparam \phase_inc[20]~input .bus_hold = "false";
defparam \phase_inc[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \mod_sel[2]~input (
	.i(mod_sel[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mod_sel[2]~input_o ));
// synopsys translate_off
defparam \mod_sel[2]~input .bus_hold = "false";
defparam \mod_sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \mod_sel[3]~input (
	.i(mod_sel[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mod_sel[3]~input_o ));
// synopsys translate_off
defparam \mod_sel[3]~input .bus_hold = "false";
defparam \mod_sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \mod_sel[0]~input (
	.i(mod_sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mod_sel[0]~input_o ));
// synopsys translate_off
defparam \mod_sel[0]~input .bus_hold = "false";
defparam \mod_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N57
cyclonev_lcell_comb \tuning_word~0 (
// Equation(s):
// \tuning_word~0_combout  = ( \mod_sel[0]~input_o  & ( (\mod_sel[3]~input_o ) # (\mod_sel[2]~input_o ) ) ) # ( !\mod_sel[0]~input_o  )

	.dataa(!\mod_sel[2]~input_o ),
	.datab(gnd),
	.datac(!\mod_sel[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mod_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word~0 .extended_lut = "off";
defparam \tuning_word~0 .lut_mask = 64'hFFFFFFFF5F5F5F5F;
defparam \tuning_word~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N41
dffeas \tuning_word[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[20]~feeder_combout ),
	.asdata(\phase_inc[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[20]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[20] .is_wysiwyg = "true";
defparam \tuning_word[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \fsk_phase_inc[19]~input (
	.i(fsk_phase_inc[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[19]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[19]~input .bus_hold = "false";
defparam \fsk_phase_inc[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \tuning_word[19]~feeder (
// Equation(s):
// \tuning_word[19]~feeder_combout  = ( \fsk_phase_inc[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[19]~feeder .extended_lut = "off";
defparam \tuning_word[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \phase_inc[19]~input (
	.i(phase_inc[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[19]~input_o ));
// synopsys translate_off
defparam \phase_inc[19]~input .bus_hold = "false";
defparam \phase_inc[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y2_N49
dffeas \tuning_word[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[19]~feeder_combout ),
	.asdata(\phase_inc[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[19]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[19] .is_wysiwyg = "true";
defparam \tuning_word[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \fsk_phase_inc[18]~input (
	.i(fsk_phase_inc[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[18]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[18]~input .bus_hold = "false";
defparam \fsk_phase_inc[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \tuning_word[18]~feeder (
// Equation(s):
// \tuning_word[18]~feeder_combout  = ( \fsk_phase_inc[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[18]~feeder .extended_lut = "off";
defparam \tuning_word[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \phase_inc[18]~input (
	.i(phase_inc[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[18]~input_o ));
// synopsys translate_off
defparam \phase_inc[18]~input .bus_hold = "false";
defparam \phase_inc[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N25
dffeas \tuning_word[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[18]~feeder_combout ),
	.asdata(\phase_inc[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[18]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[18] .is_wysiwyg = "true";
defparam \tuning_word[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \fsk_phase_inc[17]~input (
	.i(fsk_phase_inc[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[17]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[17]~input .bus_hold = "false";
defparam \fsk_phase_inc[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N27
cyclonev_lcell_comb \tuning_word[17]~feeder (
// Equation(s):
// \tuning_word[17]~feeder_combout  = ( \fsk_phase_inc[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[17]~feeder .extended_lut = "off";
defparam \tuning_word[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \phase_inc[17]~input (
	.i(phase_inc[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[17]~input_o ));
// synopsys translate_off
defparam \phase_inc[17]~input .bus_hold = "false";
defparam \phase_inc[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N28
dffeas \tuning_word[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[17]~feeder_combout ),
	.asdata(\phase_inc[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[17]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[17] .is_wysiwyg = "true";
defparam \tuning_word[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \fsk_phase_inc[16]~input (
	.i(fsk_phase_inc[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[16]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[16]~input .bus_hold = "false";
defparam \fsk_phase_inc[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \tuning_word[16]~feeder (
// Equation(s):
// \tuning_word[16]~feeder_combout  = \fsk_phase_inc[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsk_phase_inc[16]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[16]~feeder .extended_lut = "off";
defparam \tuning_word[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \tuning_word[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \phase_inc[16]~input (
	.i(phase_inc[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[16]~input_o ));
// synopsys translate_off
defparam \phase_inc[16]~input .bus_hold = "false";
defparam \phase_inc[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N55
dffeas \tuning_word[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[16]~feeder_combout ),
	.asdata(\phase_inc[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[16]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[16] .is_wysiwyg = "true";
defparam \tuning_word[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \fsk_phase_inc[15]~input (
	.i(fsk_phase_inc[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[15]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[15]~input .bus_hold = "false";
defparam \fsk_phase_inc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \tuning_word[15]~feeder (
// Equation(s):
// \tuning_word[15]~feeder_combout  = ( \fsk_phase_inc[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[15]~feeder .extended_lut = "off";
defparam \tuning_word[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \phase_inc[15]~input (
	.i(phase_inc[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[15]~input_o ));
// synopsys translate_off
defparam \phase_inc[15]~input .bus_hold = "false";
defparam \phase_inc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N13
dffeas \tuning_word[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[15]~feeder_combout ),
	.asdata(\phase_inc[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[15]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[15] .is_wysiwyg = "true";
defparam \tuning_word[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \fsk_phase_inc[14]~input (
	.i(fsk_phase_inc[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[14]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[14]~input .bus_hold = "false";
defparam \fsk_phase_inc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \tuning_word[14]~feeder (
// Equation(s):
// \tuning_word[14]~feeder_combout  = ( \fsk_phase_inc[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[14]~feeder .extended_lut = "off";
defparam \tuning_word[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \phase_inc[14]~input (
	.i(phase_inc[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[14]~input_o ));
// synopsys translate_off
defparam \phase_inc[14]~input .bus_hold = "false";
defparam \phase_inc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N16
dffeas \tuning_word[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[14]~feeder_combout ),
	.asdata(\phase_inc[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[14]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[14] .is_wysiwyg = "true";
defparam \tuning_word[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \fsk_phase_inc[13]~input (
	.i(fsk_phase_inc[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[13]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[13]~input .bus_hold = "false";
defparam \fsk_phase_inc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \tuning_word[13]~feeder (
// Equation(s):
// \tuning_word[13]~feeder_combout  = ( \fsk_phase_inc[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[13]~feeder .extended_lut = "off";
defparam \tuning_word[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \phase_inc[13]~input (
	.i(phase_inc[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[13]~input_o ));
// synopsys translate_off
defparam \phase_inc[13]~input .bus_hold = "false";
defparam \phase_inc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N7
dffeas \tuning_word[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[13]~feeder_combout ),
	.asdata(\phase_inc[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[13]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[13] .is_wysiwyg = "true";
defparam \tuning_word[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \fsk_phase_inc[12]~input (
	.i(fsk_phase_inc[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[12]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[12]~input .bus_hold = "false";
defparam \fsk_phase_inc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \tuning_word[12]~feeder (
// Equation(s):
// \tuning_word[12]~feeder_combout  = ( \fsk_phase_inc[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[12]~feeder .extended_lut = "off";
defparam \tuning_word[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \phase_inc[12]~input (
	.i(phase_inc[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[12]~input_o ));
// synopsys translate_off
defparam \phase_inc[12]~input .bus_hold = "false";
defparam \phase_inc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y2_N13
dffeas \tuning_word[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[12]~feeder_combout ),
	.asdata(\phase_inc[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[12]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[12] .is_wysiwyg = "true";
defparam \tuning_word[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \fsk_phase_inc[11]~input (
	.i(fsk_phase_inc[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[11]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[11]~input .bus_hold = "false";
defparam \fsk_phase_inc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N51
cyclonev_lcell_comb \tuning_word[11]~feeder (
// Equation(s):
// \tuning_word[11]~feeder_combout  = ( \fsk_phase_inc[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[11]~feeder .extended_lut = "off";
defparam \tuning_word[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \phase_inc[11]~input (
	.i(phase_inc[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[11]~input_o ));
// synopsys translate_off
defparam \phase_inc[11]~input .bus_hold = "false";
defparam \phase_inc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N52
dffeas \tuning_word[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[11]~feeder_combout ),
	.asdata(\phase_inc[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[11]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[11] .is_wysiwyg = "true";
defparam \tuning_word[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \fsk_phase_inc[10]~input (
	.i(fsk_phase_inc[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[10]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[10]~input .bus_hold = "false";
defparam \fsk_phase_inc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N21
cyclonev_lcell_comb \tuning_word[10]~feeder (
// Equation(s):
// \tuning_word[10]~feeder_combout  = ( \fsk_phase_inc[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[10]~feeder .extended_lut = "off";
defparam \tuning_word[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \phase_inc[10]~input (
	.i(phase_inc[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[10]~input_o ));
// synopsys translate_off
defparam \phase_inc[10]~input .bus_hold = "false";
defparam \phase_inc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N22
dffeas \tuning_word[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[10]~feeder_combout ),
	.asdata(\phase_inc[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[10]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[10] .is_wysiwyg = "true";
defparam \tuning_word[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \fsk_phase_inc[9]~input (
	.i(fsk_phase_inc[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[9]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[9]~input .bus_hold = "false";
defparam \fsk_phase_inc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \tuning_word[9]~feeder (
// Equation(s):
// \tuning_word[9]~feeder_combout  = ( \fsk_phase_inc[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[9]~feeder .extended_lut = "off";
defparam \tuning_word[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \phase_inc[9]~input (
	.i(phase_inc[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[9]~input_o ));
// synopsys translate_off
defparam \phase_inc[9]~input .bus_hold = "false";
defparam \phase_inc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N43
dffeas \tuning_word[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[9]~feeder_combout ),
	.asdata(\phase_inc[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[9]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[9] .is_wysiwyg = "true";
defparam \tuning_word[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \fsk_phase_inc[8]~input (
	.i(fsk_phase_inc[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[8]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[8]~input .bus_hold = "false";
defparam \fsk_phase_inc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \tuning_word[8]~feeder (
// Equation(s):
// \tuning_word[8]~feeder_combout  = ( \fsk_phase_inc[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[8]~feeder .extended_lut = "off";
defparam \tuning_word[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \phase_inc[8]~input (
	.i(phase_inc[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[8]~input_o ));
// synopsys translate_off
defparam \phase_inc[8]~input .bus_hold = "false";
defparam \phase_inc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N34
dffeas \tuning_word[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[8]~feeder_combout ),
	.asdata(\phase_inc[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[8]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[8] .is_wysiwyg = "true";
defparam \tuning_word[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \fsk_phase_inc[7]~input (
	.i(fsk_phase_inc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[7]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[7]~input .bus_hold = "false";
defparam \fsk_phase_inc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \tuning_word[7]~feeder (
// Equation(s):
// \tuning_word[7]~feeder_combout  = \fsk_phase_inc[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsk_phase_inc[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[7]~feeder .extended_lut = "off";
defparam \tuning_word[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \tuning_word[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \phase_inc[7]~input (
	.i(phase_inc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[7]~input_o ));
// synopsys translate_off
defparam \phase_inc[7]~input .bus_hold = "false";
defparam \phase_inc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N13
dffeas \tuning_word[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[7]~feeder_combout ),
	.asdata(\phase_inc[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[7] .is_wysiwyg = "true";
defparam \tuning_word[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \fsk_phase_inc[6]~input (
	.i(fsk_phase_inc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[6]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[6]~input .bus_hold = "false";
defparam \fsk_phase_inc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \tuning_word[6]~feeder (
// Equation(s):
// \tuning_word[6]~feeder_combout  = \fsk_phase_inc[6]~input_o 

	.dataa(!\fsk_phase_inc[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[6]~feeder .extended_lut = "off";
defparam \tuning_word[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \tuning_word[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \phase_inc[6]~input (
	.i(phase_inc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[6]~input_o ));
// synopsys translate_off
defparam \phase_inc[6]~input .bus_hold = "false";
defparam \phase_inc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N22
dffeas \tuning_word[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[6]~feeder_combout ),
	.asdata(\phase_inc[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[6]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[6] .is_wysiwyg = "true";
defparam \tuning_word[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \fsk_phase_inc[5]~input (
	.i(fsk_phase_inc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[5]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[5]~input .bus_hold = "false";
defparam \fsk_phase_inc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \tuning_word[5]~feeder (
// Equation(s):
// \tuning_word[5]~feeder_combout  = \fsk_phase_inc[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsk_phase_inc[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[5]~feeder .extended_lut = "off";
defparam \tuning_word[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \tuning_word[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \phase_inc[5]~input (
	.i(phase_inc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[5]~input_o ));
// synopsys translate_off
defparam \phase_inc[5]~input .bus_hold = "false";
defparam \phase_inc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N37
dffeas \tuning_word[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[5]~feeder_combout ),
	.asdata(\phase_inc[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[5] .is_wysiwyg = "true";
defparam \tuning_word[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \fsk_phase_inc[4]~input (
	.i(fsk_phase_inc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[4]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[4]~input .bus_hold = "false";
defparam \fsk_phase_inc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \tuning_word[4]~feeder (
// Equation(s):
// \tuning_word[4]~feeder_combout  = ( \fsk_phase_inc[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[4]~feeder .extended_lut = "off";
defparam \tuning_word[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \phase_inc[4]~input (
	.i(phase_inc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[4]~input_o ));
// synopsys translate_off
defparam \phase_inc[4]~input .bus_hold = "false";
defparam \phase_inc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N40
dffeas \tuning_word[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[4]~feeder_combout ),
	.asdata(\phase_inc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[4] .is_wysiwyg = "true";
defparam \tuning_word[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \fsk_phase_inc[3]~input (
	.i(fsk_phase_inc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[3]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[3]~input .bus_hold = "false";
defparam \fsk_phase_inc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N57
cyclonev_lcell_comb \tuning_word[3]~feeder (
// Equation(s):
// \tuning_word[3]~feeder_combout  = ( \fsk_phase_inc[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[3]~feeder .extended_lut = "off";
defparam \tuning_word[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \phase_inc[3]~input (
	.i(phase_inc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[3]~input_o ));
// synopsys translate_off
defparam \phase_inc[3]~input .bus_hold = "false";
defparam \phase_inc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N58
dffeas \tuning_word[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[3]~feeder_combout ),
	.asdata(\phase_inc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[3] .is_wysiwyg = "true";
defparam \tuning_word[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \fsk_phase_inc[2]~input (
	.i(fsk_phase_inc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[2]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[2]~input .bus_hold = "false";
defparam \fsk_phase_inc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \tuning_word[2]~feeder (
// Equation(s):
// \tuning_word[2]~feeder_combout  = ( \fsk_phase_inc[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[2]~feeder .extended_lut = "off";
defparam \tuning_word[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \phase_inc[2]~input (
	.i(phase_inc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[2]~input_o ));
// synopsys translate_off
defparam \phase_inc[2]~input .bus_hold = "false";
defparam \phase_inc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N7
dffeas \tuning_word[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[2]~feeder_combout ),
	.asdata(\phase_inc[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[2] .is_wysiwyg = "true";
defparam \tuning_word[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \fsk_phase_inc[1]~input (
	.i(fsk_phase_inc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[1]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[1]~input .bus_hold = "false";
defparam \fsk_phase_inc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \tuning_word[1]~feeder (
// Equation(s):
// \tuning_word[1]~feeder_combout  = ( \fsk_phase_inc[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[1]~feeder .extended_lut = "off";
defparam \tuning_word[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \phase_inc[1]~input (
	.i(phase_inc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[1]~input_o ));
// synopsys translate_off
defparam \phase_inc[1]~input .bus_hold = "false";
defparam \phase_inc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N1
dffeas \tuning_word[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[1]~feeder_combout ),
	.asdata(\phase_inc[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[1] .is_wysiwyg = "true";
defparam \tuning_word[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \fsk_phase_inc[0]~input (
	.i(fsk_phase_inc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[0]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[0]~input .bus_hold = "false";
defparam \fsk_phase_inc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \tuning_word[0]~feeder (
// Equation(s):
// \tuning_word[0]~feeder_combout  = \fsk_phase_inc[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsk_phase_inc[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[0]~feeder .extended_lut = "off";
defparam \tuning_word[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \tuning_word[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \phase_inc[0]~input (
	.i(phase_inc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[0]~input_o ));
// synopsys translate_off
defparam \phase_inc[0]~input .bus_hold = "false";
defparam \phase_inc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \tuning_word[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[0]~feeder_combout ),
	.asdata(\phase_inc[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[0] .is_wysiwyg = "true";
defparam \tuning_word[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N0
cyclonev_lcell_comb \waveform|Add0~125 (
// Equation(s):
// \waveform|Add0~125_sumout  = SUM(( \waveform|phase_acc [0] ) + ( tuning_word[0] ) + ( !VCC ))
// \waveform|Add0~126  = CARRY(( \waveform|phase_acc [0] ) + ( tuning_word[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[0]),
	.datad(!\waveform|phase_acc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~125_sumout ),
	.cout(\waveform|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~125 .extended_lut = "off";
defparam \waveform|Add0~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y2_N2
dffeas \waveform|phase_acc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[0] .is_wysiwyg = "true";
defparam \waveform|phase_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N3
cyclonev_lcell_comb \waveform|Add0~121 (
// Equation(s):
// \waveform|Add0~121_sumout  = SUM(( \waveform|phase_acc [1] ) + ( tuning_word[1] ) + ( \waveform|Add0~126  ))
// \waveform|Add0~122  = CARRY(( \waveform|phase_acc [1] ) + ( tuning_word[1] ) + ( \waveform|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[1]),
	.datad(!\waveform|phase_acc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~121_sumout ),
	.cout(\waveform|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~121 .extended_lut = "off";
defparam \waveform|Add0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N5
dffeas \waveform|phase_acc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[1] .is_wysiwyg = "true";
defparam \waveform|phase_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N6
cyclonev_lcell_comb \waveform|Add0~117 (
// Equation(s):
// \waveform|Add0~117_sumout  = SUM(( \waveform|phase_acc [2] ) + ( tuning_word[2] ) + ( \waveform|Add0~122  ))
// \waveform|Add0~118  = CARRY(( \waveform|phase_acc [2] ) + ( tuning_word[2] ) + ( \waveform|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[2]),
	.datad(!\waveform|phase_acc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~117_sumout ),
	.cout(\waveform|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~117 .extended_lut = "off";
defparam \waveform|Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N8
dffeas \waveform|phase_acc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[2] .is_wysiwyg = "true";
defparam \waveform|phase_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N9
cyclonev_lcell_comb \waveform|Add0~113 (
// Equation(s):
// \waveform|Add0~113_sumout  = SUM(( \waveform|phase_acc [3] ) + ( tuning_word[3] ) + ( \waveform|Add0~118  ))
// \waveform|Add0~114  = CARRY(( \waveform|phase_acc [3] ) + ( tuning_word[3] ) + ( \waveform|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[3]),
	.datad(!\waveform|phase_acc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~113_sumout ),
	.cout(\waveform|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~113 .extended_lut = "off";
defparam \waveform|Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N11
dffeas \waveform|phase_acc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[3] .is_wysiwyg = "true";
defparam \waveform|phase_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N12
cyclonev_lcell_comb \waveform|Add0~109 (
// Equation(s):
// \waveform|Add0~109_sumout  = SUM(( \waveform|phase_acc [4] ) + ( tuning_word[4] ) + ( \waveform|Add0~114  ))
// \waveform|Add0~110  = CARRY(( \waveform|phase_acc [4] ) + ( tuning_word[4] ) + ( \waveform|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[4]),
	.datad(!\waveform|phase_acc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~109_sumout ),
	.cout(\waveform|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~109 .extended_lut = "off";
defparam \waveform|Add0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N14
dffeas \waveform|phase_acc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[4] .is_wysiwyg = "true";
defparam \waveform|phase_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N15
cyclonev_lcell_comb \waveform|Add0~105 (
// Equation(s):
// \waveform|Add0~105_sumout  = SUM(( \waveform|phase_acc [5] ) + ( tuning_word[5] ) + ( \waveform|Add0~110  ))
// \waveform|Add0~106  = CARRY(( \waveform|phase_acc [5] ) + ( tuning_word[5] ) + ( \waveform|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[5]),
	.datad(!\waveform|phase_acc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~105_sumout ),
	.cout(\waveform|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~105 .extended_lut = "off";
defparam \waveform|Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N17
dffeas \waveform|phase_acc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[5] .is_wysiwyg = "true";
defparam \waveform|phase_acc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N18
cyclonev_lcell_comb \waveform|Add0~101 (
// Equation(s):
// \waveform|Add0~101_sumout  = SUM(( \waveform|phase_acc [6] ) + ( tuning_word[6] ) + ( \waveform|Add0~106  ))
// \waveform|Add0~102  = CARRY(( \waveform|phase_acc [6] ) + ( tuning_word[6] ) + ( \waveform|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[6]),
	.datad(!\waveform|phase_acc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~101_sumout ),
	.cout(\waveform|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~101 .extended_lut = "off";
defparam \waveform|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N20
dffeas \waveform|phase_acc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[6] .is_wysiwyg = "true";
defparam \waveform|phase_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N21
cyclonev_lcell_comb \waveform|Add0~97 (
// Equation(s):
// \waveform|Add0~97_sumout  = SUM(( \waveform|phase_acc [7] ) + ( tuning_word[7] ) + ( \waveform|Add0~102  ))
// \waveform|Add0~98  = CARRY(( \waveform|phase_acc [7] ) + ( tuning_word[7] ) + ( \waveform|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[7]),
	.datad(!\waveform|phase_acc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~97_sumout ),
	.cout(\waveform|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~97 .extended_lut = "off";
defparam \waveform|Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N23
dffeas \waveform|phase_acc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[7] .is_wysiwyg = "true";
defparam \waveform|phase_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N24
cyclonev_lcell_comb \waveform|Add0~93 (
// Equation(s):
// \waveform|Add0~93_sumout  = SUM(( \waveform|phase_acc [8] ) + ( tuning_word[8] ) + ( \waveform|Add0~98  ))
// \waveform|Add0~94  = CARRY(( \waveform|phase_acc [8] ) + ( tuning_word[8] ) + ( \waveform|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[8]),
	.datad(!\waveform|phase_acc [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~93_sumout ),
	.cout(\waveform|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~93 .extended_lut = "off";
defparam \waveform|Add0~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N26
dffeas \waveform|phase_acc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[8] .is_wysiwyg = "true";
defparam \waveform|phase_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N27
cyclonev_lcell_comb \waveform|Add0~89 (
// Equation(s):
// \waveform|Add0~89_sumout  = SUM(( \waveform|phase_acc [9] ) + ( tuning_word[9] ) + ( \waveform|Add0~94  ))
// \waveform|Add0~90  = CARRY(( \waveform|phase_acc [9] ) + ( tuning_word[9] ) + ( \waveform|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[9]),
	.datad(!\waveform|phase_acc [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~89_sumout ),
	.cout(\waveform|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~89 .extended_lut = "off";
defparam \waveform|Add0~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N29
dffeas \waveform|phase_acc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[9] .is_wysiwyg = "true";
defparam \waveform|phase_acc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N30
cyclonev_lcell_comb \waveform|Add0~85 (
// Equation(s):
// \waveform|Add0~85_sumout  = SUM(( \waveform|phase_acc [10] ) + ( tuning_word[10] ) + ( \waveform|Add0~90  ))
// \waveform|Add0~86  = CARRY(( \waveform|phase_acc [10] ) + ( tuning_word[10] ) + ( \waveform|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[10]),
	.datad(!\waveform|phase_acc [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~85_sumout ),
	.cout(\waveform|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~85 .extended_lut = "off";
defparam \waveform|Add0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N32
dffeas \waveform|phase_acc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[10] .is_wysiwyg = "true";
defparam \waveform|phase_acc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N33
cyclonev_lcell_comb \waveform|Add0~81 (
// Equation(s):
// \waveform|Add0~81_sumout  = SUM(( \waveform|phase_acc [11] ) + ( tuning_word[11] ) + ( \waveform|Add0~86  ))
// \waveform|Add0~82  = CARRY(( \waveform|phase_acc [11] ) + ( tuning_word[11] ) + ( \waveform|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[11]),
	.datad(!\waveform|phase_acc [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~81_sumout ),
	.cout(\waveform|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~81 .extended_lut = "off";
defparam \waveform|Add0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N35
dffeas \waveform|phase_acc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[11] .is_wysiwyg = "true";
defparam \waveform|phase_acc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N36
cyclonev_lcell_comb \waveform|Add0~77 (
// Equation(s):
// \waveform|Add0~77_sumout  = SUM(( \waveform|phase_acc [12] ) + ( tuning_word[12] ) + ( \waveform|Add0~82  ))
// \waveform|Add0~78  = CARRY(( \waveform|phase_acc [12] ) + ( tuning_word[12] ) + ( \waveform|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[12]),
	.datad(!\waveform|phase_acc [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~77_sumout ),
	.cout(\waveform|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~77 .extended_lut = "off";
defparam \waveform|Add0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N38
dffeas \waveform|phase_acc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[12] .is_wysiwyg = "true";
defparam \waveform|phase_acc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N39
cyclonev_lcell_comb \waveform|Add0~73 (
// Equation(s):
// \waveform|Add0~73_sumout  = SUM(( \waveform|phase_acc [13] ) + ( tuning_word[13] ) + ( \waveform|Add0~78  ))
// \waveform|Add0~74  = CARRY(( \waveform|phase_acc [13] ) + ( tuning_word[13] ) + ( \waveform|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[13]),
	.datad(!\waveform|phase_acc [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~73_sumout ),
	.cout(\waveform|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~73 .extended_lut = "off";
defparam \waveform|Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N41
dffeas \waveform|phase_acc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[13] .is_wysiwyg = "true";
defparam \waveform|phase_acc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N42
cyclonev_lcell_comb \waveform|Add0~69 (
// Equation(s):
// \waveform|Add0~69_sumout  = SUM(( \waveform|phase_acc [14] ) + ( tuning_word[14] ) + ( \waveform|Add0~74  ))
// \waveform|Add0~70  = CARRY(( \waveform|phase_acc [14] ) + ( tuning_word[14] ) + ( \waveform|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[14]),
	.datad(!\waveform|phase_acc [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~69_sumout ),
	.cout(\waveform|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~69 .extended_lut = "off";
defparam \waveform|Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N44
dffeas \waveform|phase_acc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[14] .is_wysiwyg = "true";
defparam \waveform|phase_acc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N45
cyclonev_lcell_comb \waveform|Add0~65 (
// Equation(s):
// \waveform|Add0~65_sumout  = SUM(( \waveform|phase_acc [15] ) + ( tuning_word[15] ) + ( \waveform|Add0~70  ))
// \waveform|Add0~66  = CARRY(( \waveform|phase_acc [15] ) + ( tuning_word[15] ) + ( \waveform|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[15]),
	.datad(!\waveform|phase_acc [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~65_sumout ),
	.cout(\waveform|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~65 .extended_lut = "off";
defparam \waveform|Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N47
dffeas \waveform|phase_acc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[15] .is_wysiwyg = "true";
defparam \waveform|phase_acc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N48
cyclonev_lcell_comb \waveform|Add0~61 (
// Equation(s):
// \waveform|Add0~61_sumout  = SUM(( \waveform|phase_acc [16] ) + ( tuning_word[16] ) + ( \waveform|Add0~66  ))
// \waveform|Add0~62  = CARRY(( \waveform|phase_acc [16] ) + ( tuning_word[16] ) + ( \waveform|Add0~66  ))

	.dataa(gnd),
	.datab(!tuning_word[16]),
	.datac(gnd),
	.datad(!\waveform|phase_acc [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~61_sumout ),
	.cout(\waveform|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~61 .extended_lut = "off";
defparam \waveform|Add0~61 .lut_mask = 64'h0000CCCC000000FF;
defparam \waveform|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N50
dffeas \waveform|phase_acc[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[16] .is_wysiwyg = "true";
defparam \waveform|phase_acc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N51
cyclonev_lcell_comb \waveform|Add0~57 (
// Equation(s):
// \waveform|Add0~57_sumout  = SUM(( \waveform|phase_acc [17] ) + ( tuning_word[17] ) + ( \waveform|Add0~62  ))
// \waveform|Add0~58  = CARRY(( \waveform|phase_acc [17] ) + ( tuning_word[17] ) + ( \waveform|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[17]),
	.datad(!\waveform|phase_acc [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~57_sumout ),
	.cout(\waveform|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~57 .extended_lut = "off";
defparam \waveform|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \waveform|phase_acc[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[17] .is_wysiwyg = "true";
defparam \waveform|phase_acc[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N54
cyclonev_lcell_comb \waveform|Add0~53 (
// Equation(s):
// \waveform|Add0~53_sumout  = SUM(( \waveform|phase_acc [18] ) + ( tuning_word[18] ) + ( \waveform|Add0~58  ))
// \waveform|Add0~54  = CARRY(( \waveform|phase_acc [18] ) + ( tuning_word[18] ) + ( \waveform|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[18]),
	.datad(!\waveform|phase_acc [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~53_sumout ),
	.cout(\waveform|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~53 .extended_lut = "off";
defparam \waveform|Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N56
dffeas \waveform|phase_acc[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[18] .is_wysiwyg = "true";
defparam \waveform|phase_acc[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N57
cyclonev_lcell_comb \waveform|Add0~49 (
// Equation(s):
// \waveform|Add0~49_sumout  = SUM(( \waveform|phase_acc [19] ) + ( tuning_word[19] ) + ( \waveform|Add0~54  ))
// \waveform|Add0~50  = CARRY(( \waveform|phase_acc [19] ) + ( tuning_word[19] ) + ( \waveform|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[19]),
	.datad(!\waveform|phase_acc [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~49_sumout ),
	.cout(\waveform|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~49 .extended_lut = "off";
defparam \waveform|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N59
dffeas \waveform|phase_acc[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[19] .is_wysiwyg = "true";
defparam \waveform|phase_acc[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N0
cyclonev_lcell_comb \waveform|Add0~1 (
// Equation(s):
// \waveform|Add0~1_sumout  = SUM(( \waveform|phase_acc [20] ) + ( tuning_word[20] ) + ( \waveform|Add0~50  ))
// \waveform|Add0~2  = CARRY(( \waveform|phase_acc [20] ) + ( tuning_word[20] ) + ( \waveform|Add0~50  ))

	.dataa(gnd),
	.datab(!tuning_word[20]),
	.datac(gnd),
	.datad(!\waveform|phase_acc [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~1_sumout ),
	.cout(\waveform|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~1 .extended_lut = "off";
defparam \waveform|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \waveform|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N2
dffeas \waveform|phase_acc[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[20] .is_wysiwyg = "true";
defparam \waveform|phase_acc[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \fsk_phase_inc[21]~input (
	.i(fsk_phase_inc[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[21]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[21]~input .bus_hold = "false";
defparam \fsk_phase_inc[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N48
cyclonev_lcell_comb \tuning_word[21]~feeder (
// Equation(s):
// \tuning_word[21]~feeder_combout  = ( \fsk_phase_inc[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[21]~feeder .extended_lut = "off";
defparam \tuning_word[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \phase_inc[21]~input (
	.i(phase_inc[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[21]~input_o ));
// synopsys translate_off
defparam \phase_inc[21]~input .bus_hold = "false";
defparam \phase_inc[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N49
dffeas \tuning_word[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[21]~feeder_combout ),
	.asdata(\phase_inc[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[21]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[21] .is_wysiwyg = "true";
defparam \tuning_word[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N3
cyclonev_lcell_comb \waveform|Add0~5 (
// Equation(s):
// \waveform|Add0~5_sumout  = SUM(( \waveform|phase_acc [21] ) + ( tuning_word[21] ) + ( \waveform|Add0~2  ))
// \waveform|Add0~6  = CARRY(( \waveform|phase_acc [21] ) + ( tuning_word[21] ) + ( \waveform|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[21]),
	.datad(!\waveform|phase_acc [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~5_sumout ),
	.cout(\waveform|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~5 .extended_lut = "off";
defparam \waveform|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N5
dffeas \waveform|phase_acc[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[21] .is_wysiwyg = "true";
defparam \waveform|phase_acc[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \fsk_phase_inc[22]~input (
	.i(fsk_phase_inc[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[22]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[22]~input .bus_hold = "false";
defparam \fsk_phase_inc[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N57
cyclonev_lcell_comb \tuning_word[22]~feeder (
// Equation(s):
// \tuning_word[22]~feeder_combout  = \fsk_phase_inc[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsk_phase_inc[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[22]~feeder .extended_lut = "off";
defparam \tuning_word[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \tuning_word[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \phase_inc[22]~input (
	.i(phase_inc[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[22]~input_o ));
// synopsys translate_off
defparam \phase_inc[22]~input .bus_hold = "false";
defparam \phase_inc[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N58
dffeas \tuning_word[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[22]~feeder_combout ),
	.asdata(\phase_inc[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[22]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[22] .is_wysiwyg = "true";
defparam \tuning_word[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N6
cyclonev_lcell_comb \waveform|Add0~9 (
// Equation(s):
// \waveform|Add0~9_sumout  = SUM(( \waveform|phase_acc [22] ) + ( tuning_word[22] ) + ( \waveform|Add0~6  ))
// \waveform|Add0~10  = CARRY(( \waveform|phase_acc [22] ) + ( tuning_word[22] ) + ( \waveform|Add0~6  ))

	.dataa(gnd),
	.datab(!tuning_word[22]),
	.datac(gnd),
	.datad(!\waveform|phase_acc [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~9_sumout ),
	.cout(\waveform|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~9 .extended_lut = "off";
defparam \waveform|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \waveform|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N8
dffeas \waveform|phase_acc[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[22] .is_wysiwyg = "true";
defparam \waveform|phase_acc[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \fsk_phase_inc[23]~input (
	.i(fsk_phase_inc[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[23]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[23]~input .bus_hold = "false";
defparam \fsk_phase_inc[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N42
cyclonev_lcell_comb \tuning_word[23]~feeder (
// Equation(s):
// \tuning_word[23]~feeder_combout  = ( \fsk_phase_inc[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[23]~feeder .extended_lut = "off";
defparam \tuning_word[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \phase_inc[23]~input (
	.i(phase_inc[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[23]~input_o ));
// synopsys translate_off
defparam \phase_inc[23]~input .bus_hold = "false";
defparam \phase_inc[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y1_N44
dffeas \tuning_word[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[23]~feeder_combout ),
	.asdata(\phase_inc[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[23]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[23] .is_wysiwyg = "true";
defparam \tuning_word[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N9
cyclonev_lcell_comb \waveform|Add0~13 (
// Equation(s):
// \waveform|Add0~13_sumout  = SUM(( \waveform|phase_acc [23] ) + ( tuning_word[23] ) + ( \waveform|Add0~10  ))
// \waveform|Add0~14  = CARRY(( \waveform|phase_acc [23] ) + ( tuning_word[23] ) + ( \waveform|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[23]),
	.datad(!\waveform|phase_acc [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~13_sumout ),
	.cout(\waveform|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~13 .extended_lut = "off";
defparam \waveform|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N11
dffeas \waveform|phase_acc[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[23] .is_wysiwyg = "true";
defparam \waveform|phase_acc[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \fsk_phase_inc[24]~input (
	.i(fsk_phase_inc[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[24]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[24]~input .bus_hold = "false";
defparam \fsk_phase_inc[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N39
cyclonev_lcell_comb \tuning_word[24]~feeder (
// Equation(s):
// \tuning_word[24]~feeder_combout  = \fsk_phase_inc[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsk_phase_inc[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[24]~feeder .extended_lut = "off";
defparam \tuning_word[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \tuning_word[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \phase_inc[24]~input (
	.i(phase_inc[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[24]~input_o ));
// synopsys translate_off
defparam \phase_inc[24]~input .bus_hold = "false";
defparam \phase_inc[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N40
dffeas \tuning_word[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[24]~feeder_combout ),
	.asdata(\phase_inc[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[24]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[24] .is_wysiwyg = "true";
defparam \tuning_word[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N12
cyclonev_lcell_comb \waveform|Add0~17 (
// Equation(s):
// \waveform|Add0~17_sumout  = SUM(( \waveform|phase_acc [24] ) + ( tuning_word[24] ) + ( \waveform|Add0~14  ))
// \waveform|Add0~18  = CARRY(( \waveform|phase_acc [24] ) + ( tuning_word[24] ) + ( \waveform|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[24]),
	.datad(!\waveform|phase_acc [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~17_sumout ),
	.cout(\waveform|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~17 .extended_lut = "off";
defparam \waveform|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N14
dffeas \waveform|phase_acc[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[24] .is_wysiwyg = "true";
defparam \waveform|phase_acc[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \fsk_phase_inc[25]~input (
	.i(fsk_phase_inc[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[25]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[25]~input .bus_hold = "false";
defparam \fsk_phase_inc[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N33
cyclonev_lcell_comb \tuning_word[25]~feeder (
// Equation(s):
// \tuning_word[25]~feeder_combout  = \fsk_phase_inc[25]~input_o 

	.dataa(!\fsk_phase_inc[25]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[25]~feeder .extended_lut = "off";
defparam \tuning_word[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \tuning_word[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \phase_inc[25]~input (
	.i(phase_inc[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[25]~input_o ));
// synopsys translate_off
defparam \phase_inc[25]~input .bus_hold = "false";
defparam \phase_inc[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N34
dffeas \tuning_word[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[25]~feeder_combout ),
	.asdata(\phase_inc[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[25]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[25] .is_wysiwyg = "true";
defparam \tuning_word[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N15
cyclonev_lcell_comb \waveform|Add0~21 (
// Equation(s):
// \waveform|Add0~21_sumout  = SUM(( \waveform|phase_acc [25] ) + ( tuning_word[25] ) + ( \waveform|Add0~18  ))
// \waveform|Add0~22  = CARRY(( \waveform|phase_acc [25] ) + ( tuning_word[25] ) + ( \waveform|Add0~18  ))

	.dataa(!tuning_word[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\waveform|phase_acc [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~21_sumout ),
	.cout(\waveform|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~21 .extended_lut = "off";
defparam \waveform|Add0~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \waveform|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N17
dffeas \waveform|phase_acc[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[25] .is_wysiwyg = "true";
defparam \waveform|phase_acc[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \fsk_phase_inc[26]~input (
	.i(fsk_phase_inc[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[26]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[26]~input .bus_hold = "false";
defparam \fsk_phase_inc[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N24
cyclonev_lcell_comb \tuning_word[26]~feeder (
// Equation(s):
// \tuning_word[26]~feeder_combout  = ( \fsk_phase_inc[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[26]~feeder .extended_lut = "off";
defparam \tuning_word[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \phase_inc[26]~input (
	.i(phase_inc[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[26]~input_o ));
// synopsys translate_off
defparam \phase_inc[26]~input .bus_hold = "false";
defparam \phase_inc[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N25
dffeas \tuning_word[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[26]~feeder_combout ),
	.asdata(\phase_inc[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[26]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[26] .is_wysiwyg = "true";
defparam \tuning_word[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N18
cyclonev_lcell_comb \waveform|Add0~25 (
// Equation(s):
// \waveform|Add0~25_sumout  = SUM(( \waveform|phase_acc [26] ) + ( tuning_word[26] ) + ( \waveform|Add0~22  ))
// \waveform|Add0~26  = CARRY(( \waveform|phase_acc [26] ) + ( tuning_word[26] ) + ( \waveform|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[26]),
	.datad(!\waveform|phase_acc [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~25_sumout ),
	.cout(\waveform|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~25 .extended_lut = "off";
defparam \waveform|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N20
dffeas \waveform|phase_acc[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[26] .is_wysiwyg = "true";
defparam \waveform|phase_acc[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \fsk_phase_inc[27]~input (
	.i(fsk_phase_inc[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[27]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[27]~input .bus_hold = "false";
defparam \fsk_phase_inc[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N36
cyclonev_lcell_comb \tuning_word[27]~feeder (
// Equation(s):
// \tuning_word[27]~feeder_combout  = ( \fsk_phase_inc[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[27]~feeder .extended_lut = "off";
defparam \tuning_word[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \phase_inc[27]~input (
	.i(phase_inc[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[27]~input_o ));
// synopsys translate_off
defparam \phase_inc[27]~input .bus_hold = "false";
defparam \phase_inc[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y1_N38
dffeas \tuning_word[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[27]~feeder_combout ),
	.asdata(\phase_inc[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[27]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[27] .is_wysiwyg = "true";
defparam \tuning_word[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N21
cyclonev_lcell_comb \waveform|Add0~29 (
// Equation(s):
// \waveform|Add0~29_sumout  = SUM(( \waveform|phase_acc [27] ) + ( tuning_word[27] ) + ( \waveform|Add0~26  ))
// \waveform|Add0~30  = CARRY(( \waveform|phase_acc [27] ) + ( tuning_word[27] ) + ( \waveform|Add0~26  ))

	.dataa(!tuning_word[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\waveform|phase_acc [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~29_sumout ),
	.cout(\waveform|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~29 .extended_lut = "off";
defparam \waveform|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \waveform|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N23
dffeas \waveform|phase_acc[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[27] .is_wysiwyg = "true";
defparam \waveform|phase_acc[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \fsk_phase_inc[28]~input (
	.i(fsk_phase_inc[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[28]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[28]~input .bus_hold = "false";
defparam \fsk_phase_inc[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N42
cyclonev_lcell_comb \tuning_word[28]~feeder (
// Equation(s):
// \tuning_word[28]~feeder_combout  = ( \fsk_phase_inc[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[28]~feeder .extended_lut = "off";
defparam \tuning_word[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \phase_inc[28]~input (
	.i(phase_inc[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[28]~input_o ));
// synopsys translate_off
defparam \phase_inc[28]~input .bus_hold = "false";
defparam \phase_inc[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N43
dffeas \tuning_word[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[28]~feeder_combout ),
	.asdata(\phase_inc[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[28]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[28] .is_wysiwyg = "true";
defparam \tuning_word[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N24
cyclonev_lcell_comb \waveform|Add0~33 (
// Equation(s):
// \waveform|Add0~33_sumout  = SUM(( \waveform|phase_acc [28] ) + ( tuning_word[28] ) + ( \waveform|Add0~30  ))
// \waveform|Add0~34  = CARRY(( \waveform|phase_acc [28] ) + ( tuning_word[28] ) + ( \waveform|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[28]),
	.datad(!\waveform|phase_acc [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~33_sumout ),
	.cout(\waveform|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~33 .extended_lut = "off";
defparam \waveform|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N26
dffeas \waveform|phase_acc[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[28] .is_wysiwyg = "true";
defparam \waveform|phase_acc[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \fsk_phase_inc[29]~input (
	.i(fsk_phase_inc[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[29]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[29]~input .bus_hold = "false";
defparam \fsk_phase_inc[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N48
cyclonev_lcell_comb \tuning_word[29]~feeder (
// Equation(s):
// \tuning_word[29]~feeder_combout  = ( \fsk_phase_inc[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[29]~feeder .extended_lut = "off";
defparam \tuning_word[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \phase_inc[29]~input (
	.i(phase_inc[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[29]~input_o ));
// synopsys translate_off
defparam \phase_inc[29]~input .bus_hold = "false";
defparam \phase_inc[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y1_N50
dffeas \tuning_word[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[29]~feeder_combout ),
	.asdata(\phase_inc[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[29]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[29] .is_wysiwyg = "true";
defparam \tuning_word[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N27
cyclonev_lcell_comb \waveform|Add0~37 (
// Equation(s):
// \waveform|Add0~37_sumout  = SUM(( \waveform|phase_acc [29] ) + ( tuning_word[29] ) + ( \waveform|Add0~34  ))
// \waveform|Add0~38  = CARRY(( \waveform|phase_acc [29] ) + ( tuning_word[29] ) + ( \waveform|Add0~34  ))

	.dataa(!tuning_word[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\waveform|phase_acc [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~37_sumout ),
	.cout(\waveform|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~37 .extended_lut = "off";
defparam \waveform|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \waveform|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N29
dffeas \waveform|phase_acc[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[29] .is_wysiwyg = "true";
defparam \waveform|phase_acc[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \fsk_phase_inc[30]~input (
	.i(fsk_phase_inc[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[30]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[30]~input .bus_hold = "false";
defparam \fsk_phase_inc[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N51
cyclonev_lcell_comb \tuning_word[30]~feeder (
// Equation(s):
// \tuning_word[30]~feeder_combout  = \fsk_phase_inc[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsk_phase_inc[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[30]~feeder .extended_lut = "off";
defparam \tuning_word[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \tuning_word[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \phase_inc[30]~input (
	.i(phase_inc[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[30]~input_o ));
// synopsys translate_off
defparam \phase_inc[30]~input .bus_hold = "false";
defparam \phase_inc[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y1_N53
dffeas \tuning_word[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[30]~feeder_combout ),
	.asdata(\phase_inc[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[30]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[30] .is_wysiwyg = "true";
defparam \tuning_word[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N30
cyclonev_lcell_comb \waveform|Add0~41 (
// Equation(s):
// \waveform|Add0~41_sumout  = SUM(( \waveform|phase_acc [30] ) + ( tuning_word[30] ) + ( \waveform|Add0~38  ))
// \waveform|Add0~42  = CARRY(( \waveform|phase_acc [30] ) + ( tuning_word[30] ) + ( \waveform|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[30]),
	.datad(!\waveform|phase_acc [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~41_sumout ),
	.cout(\waveform|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~41 .extended_lut = "off";
defparam \waveform|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N32
dffeas \waveform|phase_acc[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[30] .is_wysiwyg = "true";
defparam \waveform|phase_acc[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \fsk_phase_inc[31]~input (
	.i(fsk_phase_inc[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fsk_phase_inc[31]~input_o ));
// synopsys translate_off
defparam \fsk_phase_inc[31]~input .bus_hold = "false";
defparam \fsk_phase_inc[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N12
cyclonev_lcell_comb \tuning_word[31]~feeder (
// Equation(s):
// \tuning_word[31]~feeder_combout  = ( \fsk_phase_inc[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsk_phase_inc[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tuning_word[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tuning_word[31]~feeder .extended_lut = "off";
defparam \tuning_word[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tuning_word[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \phase_inc[31]~input (
	.i(phase_inc[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\phase_inc[31]~input_o ));
// synopsys translate_off
defparam \phase_inc[31]~input .bus_hold = "false";
defparam \phase_inc[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N13
dffeas \tuning_word[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tuning_word[31]~feeder_combout ),
	.asdata(\phase_inc[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\tuning_word~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tuning_word[31]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_word[31] .is_wysiwyg = "true";
defparam \tuning_word[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N33
cyclonev_lcell_comb \waveform|Add0~45 (
// Equation(s):
// \waveform|Add0~45_sumout  = SUM(( \waveform|phase_acc [31] ) + ( tuning_word[31] ) + ( \waveform|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!tuning_word[31]),
	.datad(!\waveform|phase_acc [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\waveform|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\waveform|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waveform|Add0~45 .extended_lut = "off";
defparam \waveform|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \waveform|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N35
dffeas \waveform|phase_acc[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|phase_acc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|phase_acc[31] .is_wysiwyg = "true";
defparam \waveform|phase_acc[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "DF777DD8A2225DDD2225DC8B7621DC87723D8DCA72368D8DA723658D8DA6367249CD9CDB663267326D99CCD999CCCC9999998CCCCCCCCC99933336666999CCC3326798CD32618C92638CB670C9630DA70D872DA709E3D8749709F297097087DA1D78A5D682DF5E0A0F5F5F0A0A0A0282A0A0280A82A17F57F02A95FF02BD56AB55AAF503FEA5503FABFA1505405014150501414143EBEBC141EBED05AE947AE16F843A43A53E43A4B86F1E4396D386C396C31A4C39B4C71924C61932CC6799330CCE665999B3332664CCCCCCCCC6666664CCCE666CCE66D93399319B6CE6CE4939B196C6C69B1396C6C5B1394EC6F13B84EE11BB44EE9112EEE911146EFBBBEE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "EFBBBEE45111AEEE111AEC47B912EC4BB13E4EC5B1394E4E5B139A4E4E5939B186CE6CE799319B319E66CCE666CCCC6666664CCCCCCCCC66633339999666CCC3319B64CE31924C61934C79B0C6930E5B0E4B1E5B06D3E4B86B06F16B06B04BE52EB45AE941EFAD050FAFAF0505050141505014054152BFABF0156AFF017EA957AA55FA03FD5AA03F57F52A0A80A0282A0A02828283D7D7C282D7DE0A5D68B5D29F4835835A3D8358749F2D8369E349C369C3258C3678CB2618C92631CC9B66330CCD99A66673331998CCCCCCCCC9999998CCCD999CCD99E6336632679CD9CD86367269C9C9672369C9CA72368DC9F23748DD227788DD6221DDD622289DF777DD";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "DF777DD8A2225DDD2225DC8B7621DC87723D8DCA72368D8DA723658D8DA6367249CD9CDB663267326D99CCD999CCCC9999998CCCCCCCCC99933336666999CCC3326798CD32618C92638CB670C9630DA70D872DA709E3D8749709F297097087DA1D78A5D682DF5E0A0F5F5F0A0A0A0282A0A0280A82A17F57F02A95FF02BD56AB55AAF503FEA5503FABFA1505405014150501414143EBEBC141EBED05AE947AE16F843A43A53E43A4B86F1E4396D386C396C31A4C39B4C71924C61932CC6799330CCE665999B3332664CCCCCCCCC6666664CCCE666CCE66D93399319B6CE6CE4939B196C6C69B1396C6C5B1394EC6F13B84EE11BB44EE9112EEE911146EFBBBEE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "EFBBBEE45111AEEE111AEC47B912EC4BB13E4EC5B1394E4E5B139A4E4E5939B186CE6CE799319B319E66CCE666CCCC6666664CCCCCCCCC66633339999666CCC3319B64CE31924C61934C79B0C6930E5B0E4B1E5B06D3E4B86B06F16B06B04BE52EB45AE941EFAD050FAFAF0505050141505014054152BFABF0156AFF017EA957AA55FA03FD5AA03F57F52A0A80A0282A0A02828283D7D7C282D7DE0A5D68B5D29F4835835A3D8358749F2D8369E349C369C3258C3678CB2618C92631CC9B66330CCD99A66673331998CCCCCCCCC9999998CCCD999CCD99E6336632679CD9CD86367269C9C9672369C9CA72368DC9F23748DD227788DD6221DDD622289DF777DD";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \sig_sel[1]~input (
	.i(sig_sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[1]~input_o ));
// synopsys translate_off
defparam \sig_sel[1]~input .bus_hold = "false";
defparam \sig_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \sig_sel[0]~input (
	.i(sig_sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[0]~input_o ));
// synopsys translate_off
defparam \sig_sel[0]~input .bus_hold = "false";
defparam \sig_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y4_N7
dffeas \waveform|lut_addr_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\waveform|phase_acc [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[0] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \waveform|lut_addr_reg[11]~feeder (
// Equation(s):
// \waveform|lut_addr_reg[11]~feeder_combout  = ( \waveform|phase_acc [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\waveform|phase_acc [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waveform|lut_addr_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waveform|lut_addr_reg[11]~feeder .extended_lut = "off";
defparam \waveform|lut_addr_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \waveform|lut_addr_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \waveform|lut_addr_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|lut_addr_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[11] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \waveform|lut_addr_reg [0] & ( \waveform|lut_addr_reg [11] & ( ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ))) # (\sig_sel[0]~input_o  & 
// (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\sig_sel[1]~input_o ) ) ) ) # ( !\waveform|lut_addr_reg [0] & ( \waveform|lut_addr_reg [11] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & 
// ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22~portadataout )))) # (\sig_sel[1]~input_o  & (((\sig_sel[0]~input_o )))) ) ) ) # ( \waveform|lut_addr_reg [0] & ( 
// !\waveform|lut_addr_reg [11] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22~portadataout )))) # 
// (\sig_sel[1]~input_o  & (((!\sig_sel[0]~input_o )))) ) ) ) # ( !\waveform|lut_addr_reg [0] & ( !\waveform|lut_addr_reg [11] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ))) # 
// (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(!\sig_sel[1]~input_o ),
	.datac(!\sig_sel[0]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ),
	.datae(!\waveform|lut_addr_reg [0]),
	.dataf(!\waveform|lut_addr_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h04C434F407C737F7;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \sig_sel[4]~input (
	.i(sig_sel[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[4]~input_o ));
// synopsys translate_off
defparam \sig_sel[4]~input .bus_hold = "false";
defparam \sig_sel[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \sig_sel[7]~input (
	.i(sig_sel[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[7]~input_o ));
// synopsys translate_off
defparam \sig_sel[7]~input .bus_hold = "false";
defparam \sig_sel[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \sig_sel[3]~input (
	.i(sig_sel[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[3]~input_o ));
// synopsys translate_off
defparam \sig_sel[3]~input .bus_hold = "false";
defparam \sig_sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \sig_sel[5]~input (
	.i(sig_sel[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[5]~input_o ));
// synopsys translate_off
defparam \sig_sel[5]~input .bus_hold = "false";
defparam \sig_sel[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \sig_sel[6]~input (
	.i(sig_sel[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[6]~input_o ));
// synopsys translate_off
defparam \sig_sel[6]~input .bus_hold = "false";
defparam \sig_sel[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \sig_sel[2]~input (
	.i(sig_sel[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sig_sel[2]~input_o ));
// synopsys translate_off
defparam \sig_sel[2]~input .bus_hold = "false";
defparam \sig_sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \sig_out[1]~0 (
// Equation(s):
// \sig_out[1]~0_combout  = ( \sig_sel[6]~input_o  & ( \sig_sel[2]~input_o  ) ) # ( !\sig_sel[6]~input_o  & ( \sig_sel[2]~input_o  ) ) # ( \sig_sel[6]~input_o  & ( !\sig_sel[2]~input_o  ) ) # ( !\sig_sel[6]~input_o  & ( !\sig_sel[2]~input_o  & ( 
// (((\sig_sel[5]~input_o ) # (\sig_sel[3]~input_o )) # (\sig_sel[7]~input_o )) # (\sig_sel[4]~input_o ) ) ) )

	.dataa(!\sig_sel[4]~input_o ),
	.datab(!\sig_sel[7]~input_o ),
	.datac(!\sig_sel[3]~input_o ),
	.datad(!\sig_sel[5]~input_o ),
	.datae(!\sig_sel[6]~input_o ),
	.dataf(!\sig_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sig_out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sig_out[1]~0 .extended_lut = "off";
defparam \sig_out[1]~0 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \sig_out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N1
dffeas \sig_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[0]~reg0 .is_wysiwyg = "true";
defparam \sig_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "7F5F57D7F5F5A8280A0FD7D4A0A17D7A0A17D280F5E02D780F5E0FD287F0B5A0FC2D687E0F4A5A1F07C3D2D6968787C3C3C3D2D2D2D2D2C3CB4B4F0F0C3C7871E1A496D34B0C3861A492CF1C79A493CE3964B3CE3924C31864939E64931C64C339B6CC659B39926CC66CC63993399B31993319933198E664CCE673999B2664CD99336665999CCCF33266733666332673366732673267324D98CD9E633659CC92631CD9673CD9673CDB638C3259E71CB259E78C34DA79E38F3CB6DA79E1C30F2D34B6969A5A78786969E1E1E1E1E969696B4B4BC3C1E1695AD2F07A5A94BC1EB52F05A943E95AF856BC15AF854BE9507AFE1405AFEB415052BEBFAFABC1505014";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "1505014BFAFAFEBE050543EAF85016BFA501EBC05AF814BE05AF85EB41F852F07E94BC1F87A52F0F81E1694B4BC3C3E1E1E1E969696969E1E5A5A7878E1E3C30F2D24969A78E3CB2DA69E78C34DA69C73C9279C7349A638CB261CDB2618C92631CD9C632679CC99CC33663366336673266332663326673326CD999CC673330CCCC333398CE666CD933399933199331993399B319B319B30CE64CE799318E6CE31924C61936CE1934C71964B38E7924F38E596CB0C79E596D34F1C7965A492D3C30F1E1C78796969E1E5A5A5A5A5E1E1E1F0F0F4B4A5A1E07C3D29787E0F4A5F83D287E0B5E87D681F4A07D680F5E0297F5A0287D5F0A8281F5FD7D7F4A0282A0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "A0282A0F57D7F5F5282A0B5FD680A1FD782A5F4A87D6A0F5A87D6A5F0A5683D2B5E0F4A569783D2D6A5A1E0F0F4B4B5A5A5A5E1E1E1E1E5A5878796965A5B4B2D3C30E1E796DB4F3C71E796CB0C79E6934E39E6930C71B6CF39A6CF39A6CE31924CE69B319E6CC66C9339933993399B339933199B33999333CCCE666999B3266CC99936667399CCC999C66332663326633667326718CD98CD926736698CDB6730C98E32499E72498630C9271CF349A71CF249678E3CD24961870C34B2DA4961E3878F0C3C3CB4B4F0D2D2D2D2D2F0F0F0F8785A5AD2F0F83E1694BC1F85AD0FC16B43F852FC1EBC07AD01EBC052FA1417AFA1414AFAFC1405056BEBFAFABEBFA";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FABEBFAFABEB5050141FAFAD4142FAF4143FA505EBC15AF05EBC1FA50FA16B41F85AD0F81E94B43E1F87A5AD2D0F0F878787A5A5A5A5A58786969E1E1878F0F3C3492DA7961C70D349259E3CF249679C32D9679C32498734D9673CD9673CD986326D9CDB26736499CC99CC3366336673366332667334CC999CCCF333664D999B6666C99B333CCCE664CCB339993319B3399B319B30CE64CE649B39936CE6D931866CF39A6CF39A6CB3864930E79A6D30E79A493CF1E6924B2C38E1A796D24B0F3C3C7861E1E5A587869696969697878787C3C2D2D69787E1F0B4A5E07C2D687E0B5A17C297E0F5E83D6A0F5E8297F0A0BD7D0A0AD7D7E0A0282B5F57D7F5F57D";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \waveform|lut_addr_reg[1]~feeder (
// Equation(s):
// \waveform|lut_addr_reg[1]~feeder_combout  = ( \waveform|phase_acc [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\waveform|phase_acc [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waveform|lut_addr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waveform|lut_addr_reg[1]~feeder .extended_lut = "off";
defparam \waveform|lut_addr_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \waveform|lut_addr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \waveform|lut_addr_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|lut_addr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[1] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [1] & ( ((!\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 )) # (\sig_sel[0]~input_o  & 
// ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (\sig_sel[1]~input_o ) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [1] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & 
// (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 )) # (\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (\sig_sel[1]~input_o  & (((!\sig_sel[0]~input_o )))) ) ) ) # ( \waveform|lut_addr_reg [11] & 
// ( !\waveform|lut_addr_reg [1] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 )) # (\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # 
// (\sig_sel[1]~input_o  & (((\sig_sel[0]~input_o )))) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( !\waveform|lut_addr_reg [1] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 )) # 
// (\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 ),
	.datab(!\sig_sel[1]~input_o ),
	.datac(!\sig_sel[0]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\waveform|lut_addr_reg [11]),
	.dataf(!\waveform|lut_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h404C434F707C737F;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N43
dffeas \sig_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[1]~reg0 .is_wysiwyg = "true";
defparam \sig_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "DD77DDF77DD775DF77D8A2088229DF77DD6208A27DD7708A27DD7208A77DC228DF708A77D822DD628DF608F748A758A35CA35DA25DA25DA35C23D827DA358A7C8378B709768F60D62DE258358B78B60D61D23CA7CB78F69F2DE34878B69F2DA3CB68F0D21C34B78F0D25A7CB4961E3C34B6961E3C34B2D2DA587961E1C3878F1E1C387861E1A5A69692D3C3878696D3C3879692C3C79690E1E5B4F8692E1A5BC794F1ED3C5B4796F1ED3E53C4B06B0E91E53E53A4B94F94E90ED1EC1AE53E43BC5B847B44B946B847B04FB04FB047B847BA45BAC51AED11EE9146BB445BAE5116EBB4453AEE11447BAEE11445BAEEB94451044BBAEFBBEE91044114451144110";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "4411445114411045BBEEFBAEE91445114EBBAED11443BAEF11443BAE5116EBB4453AED116EB144BBC45BAC51AED12EF10EF106F906F906F10EB14E916F10ED1EE13E53AC1BC5B84B94F90E92E53E5384B86B16D1E53E5BC7B4F12C1E5BC794F1ED3C7A4B0E92D3C784B0F1E5A4B0F1E1A5B4B0F1E1A5B4B4F2C3C3870E1E1C7878E1E1C3870F0D3CB4B6961E3C34B6961E3C34969E3C34878F2D25C34978F2DE3CA78F69E0D23CB78F69F29E2DA358748729F29D25C27CA748768F60D729F21DE2DC23DA25CA35C23D827D827D823DC23DD22DD628D7688F748A35DA22DD7288B75DA229D7708A23DD7708A22DD775CA2288A25DD77DDF76882208A2288A2088";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "2208A2288A2088225DF77DD774882288A75DD7688A21DD7788A21DD7288B75DA229D7688B758A25DE22DD628D76897788778837C837C83788758A748B788768F709F29D60DE2DC25CA7CA749729F29E25C358348F29F2DE3DA78B68F2DE3CA78F6961D2587CB69E1C25A78F0D25A7870F2DA587870F2D25A596961E187870E1E3C7870E1E1A78696D2D34B0F1E1A5B4B0F1E1A4B4F9692C3C7B4B0E12C3C5B4F16D3E5B4784B1ED3E5BC7B4F94F12E1AC1B47B46B0691ED1AC1BC5BA43B47B04F946B16F906F10EB16E916E916EB14EB146B944BBC41BEC51AED106FB9443BEC510EFB94413AEF91443BAEF914411AEFBBEE510441146FBBEEBBAEFBBEEFBAEE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "BBAEFBBEEFBAEEBBAEF114411046BBEEFB844114EFBAE4114EFBA4411EEF9045BBE411EEF104FB845BBC41BEC11EE116E916EB14EB14EB16E906F10EF16E11ED12E53E43AC5BC4B84F94F12E13E53C5B86B0690ED3E5BC7B4F96D1E53C7B4F16D3C1A4B0696D3E5A4B0F1ED2C3879692D3C7869692D34B0F0E1E38786961A5A796961A587871E1C3C34B2D25A5878F2D25A7870D2DE3C34969F2DA5834960F2DA3CB78F29E2DA7CB78F69F2DC258358768F29F21D23CA7C8748F68D709F29D22DE21DA3DC23D825DA35CA35CA35DA25DA21DE20DF608F768877C823DDE209F768827DDE208977DCA209D77DCA208877DDF75882208A23DD775DD77DDF77DD775";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \waveform|lut_addr_reg[2]~feeder (
// Equation(s):
// \waveform|lut_addr_reg[2]~feeder_combout  = ( \waveform|phase_acc [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\waveform|phase_acc [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waveform|lut_addr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waveform|lut_addr_reg[2]~feeder .extended_lut = "off";
defparam \waveform|lut_addr_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \waveform|lut_addr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N46
dffeas \waveform|lut_addr_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|lut_addr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[2] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \sig_sel[0]~input_o  & ( \waveform|lut_addr_reg [2] & ( (!\sig_sel[1]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\sig_sel[1]~input_o  & (\waveform|lut_addr_reg [11])) ) ) ) # ( 
// !\sig_sel[0]~input_o  & ( \waveform|lut_addr_reg [2] & ( (\sig_sel[1]~input_o ) # (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12 ) ) ) ) # ( \sig_sel[0]~input_o  & ( !\waveform|lut_addr_reg [2] & ( (!\sig_sel[1]~input_o  & 
// ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\sig_sel[1]~input_o  & (\waveform|lut_addr_reg [11])) ) ) ) # ( !\sig_sel[0]~input_o  & ( !\waveform|lut_addr_reg [2] & ( (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12  
// & !\sig_sel[1]~input_o ) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\waveform|lut_addr_reg [11]),
	.datac(!\sig_sel[1]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\sig_sel[0]~input_o ),
	.dataf(!\waveform|lut_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N49
dffeas \sig_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[2]~reg0 .is_wysiwyg = "true";
defparam \sig_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F57D5F57D5FD7F5FD7F5FD5F57D4A0280A82A0A87F57D5F5780A82A0AD7F57D5A02A0AD7F57D0A82A5FD5F02A0AD5F56A0A95F57A0A85F56A0295FD2A03F5F80A97F42A17D5A80FD7A02F56A0BD5E80FD4A83F52A17F02B57A03F52A17E02F56A17F00FD4A95E80FF02F52A15E81FC03F42BD4A956A17A85FA07E81FE03F80FE01FC07F81FE05F817E856A952AD42FC03F817E856AD42BF01FA15AAD42FE05EAD40FE056AF407E854AFC056AF407EA541FA9503FA140FEA540FAB501FAFC056BFA1507EAF4152BFAD405ABFA54052BFAD4050BFAFE05014AFEBF814050BFAFEBD0140503FAFEBFAD405014050BFAFEBFAFEAFA14050140541505415054150140";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "50140501405415054150540503EAFABEAFEBFAD415014050BEAFEBFA5415014AFABFAD41501EAFEBD05407ABFAD4050BFAF40503FAFC050BFAB4056BFA1507EAF415ABF8142FE8543FA9503FA540FE8542FE152BF015ABD01FA152BF017A950BF817AA54AFC07E857AB50BF00FE05EA15AB54AF40BF01FE05F817E85FA15E857A85EA17E85FA07E81FE03F40BD4AB56A15E81FC03F42B57A85F80FD4A957A07F42A57A03F52A17E02F56A03F52A1FD0A85FC0A97F02A57F0A85FD0A07F56A0BD5F82A17F5A80B57F4280FD7F0280BD7F4280AD7F5780A82F5FD5E02A0AD7F57D4A02A0A97F5FD5F4280A02A0AD7F5FD5F57D5F0280A82A0A82A0A80A0280A028";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "0A02A0A82A0A82A0A80A0280A17D5FD7F5FD7F4280A0280AD7F5FD7F0280A02F5FD7F4280A07F5FD4A0281FD7F4280AD7F5280A97F5680AD7F52A0BD5F82A17F5A80FD7E02B57C0A95FC0A17F02A57E0A95F80BD5A80FD4A85F80BD5A81FC0AD5E81FD0AD56A17E03F50AD5A85FA07F00FD0AD52A55A85FA07E81FE07F80FE01FC07F01FE05F817E857A15AA54AF50BF00FE05EA152BD03FC05EA54AFC03FA15ABD01FA152BF017AB503FA152BF054AFC05EAF415ABD017AFC056AFA150BFA5407EBF0152FEA5015ABE85417ABEA5415ABEAD41503EAFE950542FABFAD415016AFABFAD41505407ABEAFABF8541505405014AFABEAFEBFAFEBFAFEAFABEAFABE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "AFABFAFEBFAFEBFAFEAFABEAFABC054150541501EAFABEAFE15054150BEAFABF054150BEAFAB50540FABEA54150BEAFC1503EAFE1501EAFC1503FAF4056BFA1507EAD417ABF014AFE054AF8152BF815AFC056AF407EA542FE056AF407E854AFC07EA54AFC03F815AB50AF407E857A952AD42FC03F807E05FA15E857A956A55A856A95AA57A85EA17E81F807F00FD0AD52A57A85F80BD42B56A07F00FD4A95F80FD4A85F80BD5A81FD0A95F80BD5A80FD6A07F52A07D4A81FD4A03F57A0AD5F82A17F5A80BD7F02A0FD5E02A1FD5F02A0FD5F42A0A95F57C0A82B57D5F42A0A83F57D5F42A0A82A1FD5F57D5E02A0A82A0A80F57D5F57D5FD7F5FD7F5FD7F57D5";
// synopsys translate_on

// Location: FF_X46_Y4_N1
dffeas \waveform|lut_addr_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\waveform|phase_acc [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[3] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13  & ( \waveform|lut_addr_reg [3] & ( (!\sig_sel[0]~input_o ) # ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (\sig_sel[1]~input_o  & ((\waveform|lut_addr_reg [11])))) ) ) ) # ( !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13  & ( \waveform|lut_addr_reg [3] & ( (!\sig_sel[0]~input_o  & (((\sig_sel[1]~input_o )))) # (\sig_sel[0]~input_o  & 
// ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\sig_sel[1]~input_o  & ((\waveform|lut_addr_reg [11]))))) ) ) ) # ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13  & ( !\waveform|lut_addr_reg [3] 
// & ( (!\sig_sel[0]~input_o  & (((!\sig_sel[1]~input_o )))) # (\sig_sel[0]~input_o  & ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\sig_sel[1]~input_o  & ((\waveform|lut_addr_reg [11]))))) ) ) ) # ( 
// !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13  & ( !\waveform|lut_addr_reg [3] & ( (\sig_sel[0]~input_o  & ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\sig_sel[1]~input_o  & 
// ((\waveform|lut_addr_reg [11]))))) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\sig_sel[0]~input_o ),
	.datac(!\sig_sel[1]~input_o ),
	.datad(!\waveform|lut_addr_reg [11]),
	.datae(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\waveform|lut_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N7
dffeas \sig_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[3]~reg0 .is_wysiwyg = "true";
defparam \sig_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFD55FFD55FFD55FFD55FFF557FF557FF557FF552AA800AA800AA800AFD557FF557FF502AA800AA805FFF557FF500AA800ABF557FF550AA8002BF557FFC00AAA017FFD542AA000FFD557AA800BFF555AAA003FFD542AA8157FFC002ABD557AA8017FFF000ABF555AAA8557FEA001FFFC002BFF5402ABD550AAAD554AAA9555AAAB5552AAB5550AABD5502ABFD5002FFFC0017FFA80557EAAB5540AAFFD0005FFAAA55502AFFF80055FAAAFD50007FFAAB554003FFEAA555000FFEAAB5500057EAABFF80055402BFFAAAF540055502BFFAAAFF4005550015FAABFFEAAFF40055400155003FFAABFFAAAFFEAAFF400554005550015500155001550015500155400";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "554005540055400554005550015500155001552ABFFEAAFFEAAFFEAA55400155001552ABFFEAAFFE80555001552AAFFEAAF550015502AFFEAAB5500155EAAFFFA0155402BFFAA8554003FFEAA555002FFFAA15540ABFFE80155EAABF54003FFEA81555AAAFD5002FFFE0015FFAA0555EAAB5550AABF5400AFFD4002FFF4002FFFD000BFFD000AFFD400ABF5542AAB555EAA8157FEA001FFFD002AFD556AAA055FFF000ABF555EAA005FFF540AAA157FFD002AA955FFF000AA8557FF500AAA017FFD55EAA002AB555FFD502AA002ABD55FFD552AA002AA805FFD55FFF552AA002AA000AA955FFD55FFD55FFF552AA002AA002AA002AA800AA800AA800AA800AA8";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00AAA002AA002AA002AA002AA002AA800AA800BFD55FFD557FF557FF002AA000AA800BFD55FFF557EA002AA800BFD557FF502AA800ABD557FF500AA8007FF555FA8002AB555FFC002AA955FFF000AAB557FF8002AFD557EA8007FFD502AA9557FE8002FFD540AAB555FAA8057FFA000FFFD002AFF5502AAF5542AAB5552AAB5556AAA5554AAAD5542AAF5500ABFF5000FFFE0015FFAA85556AABF54003FFFA00557AAAF55000FFFAA05550AAFFF001556AABFF400557AAAFFC001550AAFFFA0155400FFFAABF50005542ABFFAABF540055402BFFAABFFE805540055502BFFAABFFAAAFD40055400554005552ABFFAABFFAABFFAABFFEAAFFEAAFFEAAFFEAAFFE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "AAFFFAABFFAABFFAABFFAABFFAABFFEAAFFEAAFF40055400155001550ABFFAAAFFEAAF54005550015FAABFFEAAF540015502BFFEAAFF40015502AFFEAA95500057EAABFD000554AABFFE005552AAFFF001556AABFD40017FEAA955402BFFE00157EAAB55402AFFF0005FFEA81557AAAD5542ABFD5002BFF5000BFFD0003FFF0003FFF0002FFF4002BFF5002AFF550AAAD557AAA055FFE8003FFD500AAB555FAA001FFF500AAA555FFA000AFF555AAA003FFD552AA801FFF554AA8002FF555FA8002AA555FFD502AA000BFD55FFF502AA000ABD55FFF557EA002AA800ABD55FFD557FF542AA002AA000AA800BFD55FFD55FFF557FF557FF557FF557FF557FFD55";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \waveform|lut_addr_reg[4]~feeder (
// Equation(s):
// \waveform|lut_addr_reg[4]~feeder_combout  = ( \waveform|phase_acc [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\waveform|phase_acc [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waveform|lut_addr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waveform|lut_addr_reg[4]~feeder .extended_lut = "off";
defparam \waveform|lut_addr_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \waveform|lut_addr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N19
dffeas \waveform|lut_addr_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|lut_addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[4] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14  & ( \waveform|lut_addr_reg [4] & ( (!\sig_sel[0]~input_o ) # ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3~portadataout )) # 
// (\sig_sel[1]~input_o  & ((\waveform|lut_addr_reg [11])))) ) ) ) # ( !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14  & ( \waveform|lut_addr_reg [4] & ( (!\sig_sel[1]~input_o  & (\sig_sel[0]~input_o  & 
// (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o ) # ((\waveform|lut_addr_reg [11])))) ) ) ) # ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14  & ( !\waveform|lut_addr_reg 
// [4] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o ) # ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (\sig_sel[1]~input_o  & (\sig_sel[0]~input_o  & ((\waveform|lut_addr_reg [11])))) ) ) ) # ( 
// !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14  & ( !\waveform|lut_addr_reg [4] & ( (\sig_sel[0]~input_o  & ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\sig_sel[1]~input_o  & 
// ((\waveform|lut_addr_reg [11]))))) ) ) )

	.dataa(!\sig_sel[1]~input_o ),
	.datab(!\sig_sel[0]~input_o ),
	.datac(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\waveform|lut_addr_reg [11]),
	.datae(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\waveform|lut_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N40
dffeas \sig_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[4]~reg0 .is_wysiwyg = "true";
defparam \sig_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFFFF55555FFFFF55555FFFFFD55557FFFFD55557FFFFF55555FFFFF500002AAAA800002AAAAA00005FFFFFD55555FFFFF540002AAAAA000002BFFFD55555FFFFE8000002AAAAA555557FFFFF400000AAAAA9555557FFFEA8000002ABFFFD555542AAAAAA015555FFFFAA8000001FFFFFFD4000002ABFFFF5550000AAABFFF55540002AABFFFF55400002ABFFFFFD00000017FFFFFAA800015555FFAAAAAAF5555500002AFFFFFFAA00005555552AAAABFFFFFC00000555555AAAAABFFFFFA800015555500002BFFFFFAAAAAFFFFD400000555550000015FFFEAAAAAFFFFFAAAAABFFFFC00001555550000055555000005555540000155554000015555400000";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "55555000005555500000555554000015555400001555550000055555AAAAABFFFFEAAAABFFFFFAAA8055555400000555550AAAABFFFFFAAAAAB55554000005555FEAAAAABFFFFD00000155555AAAAAAFFFFF40000015557FEAAAAABF5555400002BFFFFFFA800005555FFEAAAAA05555554AAAAAABF55555002AAAAFFF55550002AAABFFD5555002AAAABF5555554AAAAAA8155555FFEAAA8000057FFFFFF500000AAAABF555555FFAAAA000000BFFFFD555556AAAAA000002FFFFF555555FEAAA800000AAAAB555557FFFFF555542AAAA800000AAAAA805557FFFFF55555FFFFF555556AAAA800002AAAAA00000AAAAA00000AAAAA800002AAAA800002AAAA8";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000AAAAA00000AAAAA00000AAAAA800002AAAA800002AAAAA00000FFFFF555557FFFFD55555FFFEA000002AAAA800000AFFFFD55557FFFFF500002AAAAA000057FFFFF555556AAAAA800000FFFFFF555552AAAAA8000157FFFFFD500002AAAABD555557FEAAAA0000557FFFFFA0000002FFFFFF5500000AABFFFF5550000AAABFFF55540002AABFFFF55000000AFFFFFFE000000557FFFEAAAA015555550AAAAAFFFF5500000055FFFFAAAAAA55555400000BFFFFFAAAAA9555550000005FFFFEAAAAAFFFF5000001555550000ABFFFFEAAAAAFFFFFE8000155555000005555500002BFFFFEAAAABFFFFFAAAAAFFFFFAAAAAFFFFFEAAAABFFFFEAAAABFFFFE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "AAAAAFFFFFAAAAAFFFFFAAAAAFFFFFEAAAABFFFFEAAAABFFFFFAAAAAF555500000155554000005555FAAAAABFFFFEAAAAAFD5554000015555502AAABFFFFFAAAA8155555000001FFFFFEAAAAAD55555000003FFFFFEAAA80155555402AAABFFFFD400000157FFFFAAAA001555557AAAAAABD55555002AAAAFFF55550002AAAFFFD5550002AAABFFD5555002AAAAAF5555557AAAAAA0015557FFFFAA000000AFFFFF555500AAAAAA005555FFFFFF000002AAAAAD55555FFFFFE000002AAAAA055557FFFFF555502AAAAA00000AAAAFD55555FFFFF555557EAAA800000AAAAA000002AAABD55557FFFFF55555FFFFF55555FFFFFD55557FFFFD55557FFFFD55555";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \waveform|lut_addr_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\waveform|phase_acc [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[5] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [5] & ( ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ))) # (\sig_sel[0]~input_o  & 
// (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\sig_sel[1]~input_o ) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [5] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & 
// ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4~portadataout )))) # (\sig_sel[1]~input_o  & (((!\sig_sel[0]~input_o )))) ) ) ) # ( \waveform|lut_addr_reg [11] & 
// ( !\waveform|lut_addr_reg [5] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4~portadataout )))) # 
// (\sig_sel[1]~input_o  & (((\sig_sel[0]~input_o )))) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( !\waveform|lut_addr_reg [5] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ))) # 
// (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4~portadataout )))) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\sig_sel[1]~input_o ),
	.datac(!\sig_sel[0]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\waveform|lut_addr_reg [11]),
	.dataf(!\waveform|lut_addr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h04C407C734F437F7;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \sig_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[5]~reg0 .is_wysiwyg = "true";
defparam \sig_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFF5555555555FFFFFFFFFFD5555555557FFFFFFFFFF55555555557FFFFFFFFFD5555555550AAAAAAAAAAA00000000002AAAAAAAAAA81555555555FFFFFFFFFFFD55555000002AAAAAAAAAAA000001555557FFFFFFFFFFFD540000000002AAAAAAABFFFF5555555555554AAAAAAAAAAAAA80155555555555FFFEAAAAAAAAAA8001555555555557FEAAAAAAAAAAAABD5555555555540000AAAAAAAAFFFFFFFFFFD50000000000005555557FFFFEAAAAAAAAAAAFFFFFF555554000000000015555555557EAAAAAAAAAAFFFFFFFFFFFAAAAAAAAAABF555555555000000000015555555554000000000055555555550000000000155555555540000000000";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "555555555500000000005555555555400000000015555555555000000000015555555554000000002AFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFE000000000055555555555400002AAAAABFFFFFFFFFFFAAAAA00000015555555555540AAAAAAAAAABFFFFFFFD5555000000000000AFFFFFFFFFFFFFEA000000000000555FFFFFFFFFFFEAA80000000000015FFFFFFFFFFFFFD4000000000002AAAAFFFFFFFF555555555540AAAAAAAAAAAA000000155557FFFFFFFFFFF55555500000AAAAAAAAAAA80000000001FFFFFFFFFFF55555555557FFFFFFFFFFD5000000000AAAAAAAAAA00000000002AAAAAAAAAA0000000000AAAAAAAAAA80000000002AAAAAAAAA8";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0000000000AAAAAAAAAA00000000002AAAAAAAAA80000000000AAAAAAAAAA00000000002AAAAAAAABF55555555557FFFFFFFFFFD5555555555FAAAAAAAAAA00000000000AAAAABFFFFFD55555555555FFFFFAAAAAA8000000000002AFFFFFFFFFFD555555540000AAAAAAAAAAAAF5555555555555FFAAAAAAAAAAAA00055555555555FFFEAAAAAAAAAAA0055555555555554AAAAAAAAAAAABFFFF555555550000000000AAFFFFFFFFFFFFAAAAAA00000155555555555000002AAAAAFFFFFFFFFFFEAAAAAAAAA05555555555500000000001555555555542AAAAAAAAAFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFEAAAAAAAAABFFFFFFFFFE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "AAAAAAAAAAFFFFFFFFFFAAAAAAAAAABFFFFFFFFFEAAAAAAAAAAFFFFFFFFFFAAAAAAAAAABFFFFFFFFF50000000000155555555554000000000057FFFFFFFFFAAAAAAAAAAAFFFFFF55555400000000000555557FFFFFEAAAAAAAAAAABFD555555555400000002AAAAFFFFFFFFFFFFD0000000000000557FFFFFFFFFFFAAA800000000005557FFFFFFFFFFFAA80000000000002FFFFFFFFFFFFD555500000000AAAAAAAAAAFF555555555555FFFFFFAAAAA800000000000AAAAABFFFFFD55555555557FFFFFFFFFA80000000000AAAAAAAAAAA00000000002BFFFFFFFFF55555555557FFFFFFFFFD5555555555FFFFFFFFFF55555555557FFFFFFFFFD5555555555";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \waveform|lut_addr_reg[6]~feeder (
// Equation(s):
// \waveform|lut_addr_reg[6]~feeder_combout  = ( \waveform|phase_acc [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\waveform|phase_acc [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\waveform|lut_addr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \waveform|lut_addr_reg[6]~feeder .extended_lut = "off";
defparam \waveform|lut_addr_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \waveform|lut_addr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N41
dffeas \waveform|lut_addr_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\waveform|lut_addr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[6] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [6] & ( ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ))) # (\sig_sel[0]~input_o  & 
// (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\sig_sel[1]~input_o ) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [6] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & 
// ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (\sig_sel[1]~input_o  & (((!\sig_sel[0]~input_o )))) ) ) ) # ( \waveform|lut_addr_reg [11] & 
// ( !\waveform|lut_addr_reg [6] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5~portadataout )))) # 
// (\sig_sel[1]~input_o  & (((\sig_sel[0]~input_o )))) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( !\waveform|lut_addr_reg [6] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ))) # 
// (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5~portadataout )))) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(!\sig_sel[1]~input_o ),
	.datac(!\sig_sel[0]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\waveform|lut_addr_reg [11]),
	.dataf(!\waveform|lut_addr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h04C407C734F437F7;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N31
dffeas \sig_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[6]~reg0 .is_wysiwyg = "true";
defparam \sig_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFF555555555555555555557FFFFFFFFFFFFFFFFFFFFD55555555555555555555FFFFFFFFFFFFFFFFFFFFFD555555555554000000000AAAAAAAAAAAAAAAAAAAAAA800000000000000001555557FFFFFFFFFFFFFFFFFFFFFFFD5555555400000000000000000AAAAAAAAAAAAAAABFFFFFFFFFFF555555555555555554000000000002AAAAAAAAAAAAAABFFFFFFFFFFFFFFFFF555555550000000000000000000000005555557FFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFD5555555555500000000000000000000015555555555555555555540000000000000000000055555555555555555555400000000000000000000";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "5555555555555555555500000000000000000000155555555555555555555400000000000000000000555555555555555555555400000000000AAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAA000000155555555555555555555555400000002AAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFF555555555555000000000000000002AAAAAAAAAAABFFFFFFFFFFFFFFD5555555555555555500000000AAAAAAAAAAAAAAAAAAAAAAAA00000015555555555555555FFFFFFFFFFFFFFFFFFFFFFD555555555400000000000AAAAAAAAAAAAAAAAAAAAA800000000000000000000AAAAAAAAAAAAAAAAAAAAA000000000000000000002AAAAAAAAAAAAAAAAAAA8";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000AAAAAAAAAAAAAAAAAAAA800000000000000000000AAAAAAAAAAAAAAAAAAAAA0000000000000000000002AAAAAAAAAAAFFFFFFFFFF55555555555555555555557FFFFFFFFFFFFFFFFAAAAAA8000000000000000000000002AAAAAAABFFFFFFFFFFFFFFFFF555555555555555000000000000AAAAAAAAAAAAAAAAABFFFFFFFFFFF555555555555555400000000000000000AAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFAAAAAA0000000000000000055555555555555555555554000000000AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFD5555555550000000000000000000000155555555555555557FFFFFEAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFD555555555555555550000000000000002AAAAAAAAAAAFFFFFFFFFFFFFFFFFD555555555550000000000000002AAAAAAAAAAAAAAAAAFFFFFFFF555555555555555555555555FFFFFFAAAAAAAAAAAAAAAAA00000000000000000000002AAAAAAAAAFFFFFFFFFFFF5555555555555555555557FFFFFFFFFFFFFFFFFFFFD55555555555555555555FFFFFFFFFFFFFFFFFFFFD55555555555555555555";
// synopsys translate_on

// Location: FF_X46_Y4_N43
dffeas \waveform|lut_addr_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\waveform|phase_acc [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[7] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \sig_sel[0]~input_o  & ( \waveform|lut_addr_reg [7] & ( (!\sig_sel[1]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\sig_sel[1]~input_o  & (\waveform|lut_addr_reg [11])) ) ) ) # ( 
// !\sig_sel[0]~input_o  & ( \waveform|lut_addr_reg [7] & ( (\sig_sel[1]~input_o ) # (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17 ) ) ) ) # ( \sig_sel[0]~input_o  & ( !\waveform|lut_addr_reg [7] & ( (!\sig_sel[1]~input_o  & 
// ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\sig_sel[1]~input_o  & (\waveform|lut_addr_reg [11])) ) ) ) # ( !\sig_sel[0]~input_o  & ( !\waveform|lut_addr_reg [7] & ( (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17  
// & !\sig_sel[1]~input_o ) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\waveform|lut_addr_reg [11]),
	.datac(!\sig_sel[1]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\sig_sel[0]~input_o ),
	.dataf(!\waveform|lut_addr_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N55
dffeas \sig_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[7]~reg0 .is_wysiwyg = "true";
defparam \sig_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5555555555555555555555555555555555555554000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA000000000000000155555555555555555555555555555555555555557FFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFD55555555555555555555555555555555555555400000000000000000000000000000000000000000015555555555555555555555555555555555555555500000000000000000000000000000000000000000";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "55555555555555555555555555555555555555554000000000000000000000000000000000000000005555555555555555555555555555555555555555555000000000000000000000000000000000000000AAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAA000000000000000000000000000000000000000001555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5555554000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA800000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFD5555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000015555555555555555555555555555555555555555555555555000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55555400000000000000000000000000000000000000000000000005555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAA80000000000000000000000000000000000000000000000000AAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555555555555555555555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55555555555555555555555555555555555555555";
// synopsys translate_on

// Location: FF_X46_Y4_N13
dffeas \waveform|lut_addr_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\waveform|phase_acc [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[8] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18  & ( \waveform|lut_addr_reg [8] & ( (!\sig_sel[0]~input_o ) # ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7~portadataout )) # 
// (\sig_sel[1]~input_o  & ((\waveform|lut_addr_reg [11])))) ) ) ) # ( !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18  & ( \waveform|lut_addr_reg [8] & ( (!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// ((\sig_sel[0]~input_o )))) # (\sig_sel[1]~input_o  & (((!\sig_sel[0]~input_o ) # (\waveform|lut_addr_reg [11])))) ) ) ) # ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18  & ( !\waveform|lut_addr_reg [8] & ( (!\sig_sel[1]~input_o  & 
// (((!\sig_sel[0]~input_o )) # (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\sig_sel[1]~input_o  & (((\waveform|lut_addr_reg [11] & \sig_sel[0]~input_o )))) ) ) ) # ( !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18  & ( 
// !\waveform|lut_addr_reg [8] & ( (\sig_sel[0]~input_o  & ((!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\sig_sel[1]~input_o  & ((\waveform|lut_addr_reg [11]))))) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(!\waveform|lut_addr_reg [11]),
	.datac(!\sig_sel[1]~input_o ),
	.datad(!\sig_sel[0]~input_o ),
	.datae(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\waveform|lut_addr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0053F0530F53FF53;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N25
dffeas \sig_out[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[8]~reg0 .is_wysiwyg = "true";
defparam \sig_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55555555555555555555555555555555555555555555555555555555555555555555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA80000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: FF_X46_Y4_N32
dffeas \waveform|lut_addr_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\waveform|phase_acc [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[9] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19  & ( \waveform|lut_addr_reg [11] & ( (!\sig_sel[0]~input_o  & ((!\sig_sel[1]~input_o ) # ((\waveform|lut_addr_reg [9])))) # (\sig_sel[0]~input_o  & 
// (((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\sig_sel[1]~input_o ))) ) ) ) # ( !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19  & ( \waveform|lut_addr_reg [11] & ( (!\sig_sel[0]~input_o  & (\sig_sel[1]~input_o  & 
// ((\waveform|lut_addr_reg [9])))) # (\sig_sel[0]~input_o  & (((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\sig_sel[1]~input_o ))) ) ) ) # ( \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19  & ( !\waveform|lut_addr_reg 
// [11] & ( (!\sig_sel[0]~input_o  & ((!\sig_sel[1]~input_o ) # ((\waveform|lut_addr_reg [9])))) # (\sig_sel[0]~input_o  & (!\sig_sel[1]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( 
// !\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19  & ( !\waveform|lut_addr_reg [11] & ( (!\sig_sel[0]~input_o  & (\sig_sel[1]~input_o  & ((\waveform|lut_addr_reg [9])))) # (\sig_sel[0]~input_o  & (!\sig_sel[1]~input_o  & 
// (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8~portadataout ))) ) ) )

	.dataa(!\sig_sel[0]~input_o ),
	.datab(!\sig_sel[1]~input_o ),
	.datac(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\waveform|lut_addr_reg [9]),
	.datae(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!\waveform|lut_addr_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N49
dffeas \sig_out[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[9]~reg0 .is_wysiwyg = "true";
defparam \sig_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: FF_X43_Y4_N23
dffeas \waveform|lut_addr_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\waveform|phase_acc [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\waveform|lut_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \waveform|lut_addr_reg[10] .is_wysiwyg = "true";
defparam \waveform|lut_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [10] & ( ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ))) # (\sig_sel[0]~input_o  & 
// (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (\sig_sel[1]~input_o ) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( \waveform|lut_addr_reg [10] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & 
// ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (\sig_sel[1]~input_o  & (((!\sig_sel[0]~input_o )))) ) ) ) # ( \waveform|lut_addr_reg [11] & 
// ( !\waveform|lut_addr_reg [10] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout )))) # 
// (\sig_sel[1]~input_o  & (((\sig_sel[0]~input_o )))) ) ) ) # ( !\waveform|lut_addr_reg [11] & ( !\waveform|lut_addr_reg [10] & ( (!\sig_sel[1]~input_o  & ((!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ))) # 
// (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout )))) ) ) )

	.dataa(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\sig_sel[1]~input_o ),
	.datac(!\sig_sel[0]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\waveform|lut_addr_reg [11]),
	.dataf(!\waveform|lut_addr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h04C407C734F437F7;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N55
dffeas \sig_out[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[10]~reg0 .is_wysiwyg = "true";
defparam \sig_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\en~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\waveform|phase_acc [31],\waveform|phase_acc [30],\waveform|phase_acc [29],\waveform|phase_acc [28],\waveform|phase_acc [27],\waveform|phase_acc [26],\waveform|phase_acc [25],\waveform|phase_acc [24],\waveform|phase_acc [23],\waveform|phase_acc [22],\waveform|phase_acc [21],\waveform|phase_acc [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .init_file = "dds_and_nios_lab.DDS_selector0.rtl.mif";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "waveform_gen:waveform|sincos_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_c4e1:auto_generated|ALTSYNCRAM";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554";
defparam \waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \sig_sel[1]~input_o  & ( \waveform|lut_addr_reg [11] & ( !\sig_sel[0]~input_o  ) ) ) # ( !\sig_sel[1]~input_o  & ( \waveform|lut_addr_reg [11] & ( (!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21 
// ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10~portadataout )) ) ) ) # ( \sig_sel[1]~input_o  & ( !\waveform|lut_addr_reg [11] & ( \sig_sel[0]~input_o  ) ) ) # ( !\sig_sel[1]~input_o  & ( !\waveform|lut_addr_reg [11] 
// & ( (!\sig_sel[0]~input_o  & ((\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21 ))) # (\sig_sel[0]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10~portadataout )) ) ) )

	.dataa(gnd),
	.datab(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(!\sig_sel[0]~input_o ),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\sig_sel[1]~input_o ),
	.dataf(!\waveform|lut_addr_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h03F30F0F03F3F0F0;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N13
dffeas \sig_out[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_out[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_out[11]~reg0 .is_wysiwyg = "true";
defparam \sig_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \lfsr~input (
	.i(lfsr),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\lfsr~input_o ));
// synopsys translate_off
defparam \lfsr~input .bus_hold = "false";
defparam \lfsr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ) ) + ( !\lfsr~input_o  ) + ( !VCC ))
// \Add0~2  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ) ) + ( !\lfsr~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h000033330000CC33;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \mod_sel[1]~input (
	.i(mod_sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mod_sel[1]~input_o ));
// synopsys translate_off
defparam \mod_sel[1]~input .bus_hold = "false";
defparam \mod_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \mod_out[2]~0 (
// Equation(s):
// \mod_out[2]~0_combout  = ( \mod_sel[1]~input_o  & ( \mod_sel[0]~input_o  ) ) # ( !\mod_sel[1]~input_o  & ( \mod_sel[0]~input_o  & ( (\mod_sel[3]~input_o ) # (\mod_sel[2]~input_o ) ) ) ) # ( \mod_sel[1]~input_o  & ( !\mod_sel[0]~input_o  & ( 
// (\mod_sel[3]~input_o ) # (\mod_sel[2]~input_o ) ) ) ) # ( !\mod_sel[1]~input_o  & ( !\mod_sel[0]~input_o  & ( ((!\lfsr~input_o ) # (\mod_sel[3]~input_o )) # (\mod_sel[2]~input_o ) ) ) )

	.dataa(!\mod_sel[2]~input_o ),
	.datab(!\lfsr~input_o ),
	.datac(!\mod_sel[3]~input_o ),
	.datad(gnd),
	.datae(!\mod_sel[1]~input_o ),
	.dataf(!\mod_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mod_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mod_out[2]~0 .extended_lut = "off";
defparam \mod_out[2]~0 .lut_mask = 64'hDFDF5F5F5F5FFFFF;
defparam \mod_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \mod_out[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a23 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[0]~reg0 .is_wysiwyg = "true";
defparam \mod_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 ) ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 ) ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N4
dffeas \mod_out[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[1]~reg0 .is_wysiwyg = "true";
defparam \mod_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12 ) ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12 ) ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \mod_out[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[2]~reg0 .is_wysiwyg = "true";
defparam \mod_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13 ) ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13 ) ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N10
dffeas \mod_out[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[3]~reg0 .is_wysiwyg = "true";
defparam \mod_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14 ) ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14 ) ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N13
dffeas \mod_out[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[4]~reg0 .is_wysiwyg = "true";
defparam \mod_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ) ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ) ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF0000C3C3;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \mod_out[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[5]~reg0 .is_wysiwyg = "true";
defparam \mod_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ) ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ) ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \mod_out[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a16 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[6]~reg0 .is_wysiwyg = "true";
defparam \mod_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17 ) ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17 ) ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \mod_out[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a17 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[7]~reg0 .is_wysiwyg = "true";
defparam \mod_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18 ) ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18 ) ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \mod_out[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a18 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[8]~reg0 .is_wysiwyg = "true";
defparam \mod_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19 ) ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19 ) ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N28
dffeas \mod_out[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a19 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[9]~reg0 .is_wysiwyg = "true";
defparam \mod_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ) ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ) ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF0000C3C3;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N31
dffeas \mod_out[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a20 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mod_out[2]~0_combout ),
	.sload(!\mod_sel[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[10]~reg0 .is_wysiwyg = "true";
defparam \mod_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( !\lfsr~input_o  $ (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21 ) ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!\lfsr~input_o ),
	.datac(gnd),
	.datad(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF0000CC33;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N48
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( !\mod_sel[1]~input_o  & ( (!\mod_sel[3]~input_o  & (\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21  & (!\mod_sel[2]~input_o  & ((\mod_sel[0]~input_o ) # (\lfsr~input_o ))))) ) ) # ( \mod_sel[1]~input_o  & ( 
// (!\mod_sel[3]~input_o  & (!\mod_sel[2]~input_o  & ((!\mod_sel[0]~input_o  & ((\Add0~45_sumout ))) # (\mod_sel[0]~input_o  & (!\lfsr~input_o ))))) ) )

	.dataa(!\mod_sel[3]~input_o ),
	.datab(!\lfsr~input_o ),
	.datac(!\Add0~45_sumout ),
	.datad(!\mod_sel[0]~input_o ),
	.datae(!\mod_sel[1]~input_o ),
	.dataf(!\mod_sel[2]~input_o ),
	.datag(!\waveform|lut|Mux22_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "on";
defparam \Mux0~0 .lut_mask = 64'h020A0A8800000000;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \mod_out[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mod_out[11]~reg0 .is_wysiwyg = "true";
defparam \mod_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y28_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
