<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">


<!-- Mirrored from www.officedaytime.com/simd512e/ by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 03 Jun 2025 00:03:46 GMT -->
<head>
    <meta content="text/html; charset=utf-8" http-equiv="Content-Type" />
    <meta content="en" http-equiv="Content-Language" />
    <title>x86/x64 SIMD Instruction List (SSE to AVX512)</title>
    <link rel="alternate" hreflang="ja" href="https://www.officedaytime.com/simd512/" />
    <link rel="alternate" hreflang="en" href="index.html" />
    <style type="text/css">
        .red {
            color: #FF0000;
        }

        h1 {
            font-size: 15pt;
            font-weight: bold;
            background-color: #8288FD;
            color: #FFFFFF;
            padding: 2pt;
        }

        body {
            font-family: sans-serif;
            font-size: 10pt;
        }

        h2 {
            font-weight: bold;
            padding: 2pt 2pt 0pt 0pt;
            font-size: 10pt;
            border-bottom-style: solid;
            border-bottom-width: 2px;
            border-bottom-color: #0000FF;
        }

        h3 {
            font-size: 10pt;
            font-weight: bold;
            color: #0000FF;
        }

        dt {
            font-weight: bold;
        }

        td {
            background-color: #FFFFFF;
            font-size: 9pt;
        }

        table {
            background-color: #C0C0C0;
        }

        th {
            background-color: #E0E0E0;
        }

        .srcprogdiv {
            border: 1px solid #0000FF;
            border-radius: 5px;
            padding: 5px 10px 5px 10px;
        }

        srcprogdiv {
        }

        .intr {
            color: #6778ED;
        }
        .intr_S1 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_S2 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_S3 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_SS3 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_S41 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_S42 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_V1 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_V2 {
            color: #6778ED;
            background-color: inherit;
        }
        .intr_V5 {
            color: #6778ED;
            background-color: inherit;
        }

        .IL {
            color: black;
        }
        .IL_S1 {
            color: black;
            background-color: inherit;
        }
        .IL_S2 {
            color: black;
            background-color: inherit;
        }
        .IL_S3 {
            color: black;
            background-color: inherit;
        }
        .IL_SS3 {
            color: black;
            background-color: inherit;
        }
        .IL_S41 {
            color: black;
            background-color: inherit;
        }
        .IL_S42 {
            color: black;
            background-color: inherit;
        }
        .IL_V1 {
            color: black;
            background-color: inherit;
        }
        .IL_V2 {
            color: black;
            background-color: inherit;
        }
        .IL_V5 {
            color: black;
            background-color: inherit;
        }

    </style>
    <script type="text/javascript">


var ac = ["", "S1", "S2", "S3", "SS3", "S41", "S42", "V1", "V2", "V5"];
var acRules = [];
var acRulesIntr = [];

var markerFromInit = 0;
var markerToInit = 0;
var markerColorInit = 0;

function onload() {
    var stylesheets = document.styleSheets[0];
    var arrayRules;
    if (stylesheets.cssRules) {
        arrayRules = stylesheets.cssRules;
    }
    else if (stylesheets.rules) {
        arrayRules = stylesheets.rules;
    }
    if (arrayRules) {
        for (var i = 0; i < arrayRules.length; i++) {
            for (var j = 1; j < ac.length; j++) {
                if (arrayRules[i].selectorText == ".IL_" + ac[j]) {
                    acRules[j] = arrayRules[i];
                }
                else if (arrayRules[i].selectorText == ".intr_" + ac[j]) {
                    acRulesIntr[j] = arrayRules[i];
                }
            }
        }
    }
    if (location.search.length > 2) {
        var params = location.search.substring(1).split('&');
        for (var i = 0; i < params.length; i++) {
            if (params[i].substring(0, 3) == "mf=") {
                var markerfromelem = document.getElementById("markerfrom");
                markerFromInit = params[i].substring(3) - 0;
                markerfromelem.selectedIndex = markerFromInit;
            }
            else if (params[i].substring(0, 3) == "mt=") {
                var markertoelem = document.getElementById("markerto");
                markerToInit = params[i].substring(3) - 0;
                markertoelem.selectedIndex = markerToInit;
            }
            else if (params[i].substring(0, 3) == "mc=") {
                var markercolorelem = document.getElementById("markercolor");
                markerColorInit = params[i].substring(3) - 0;
                markercolorelem.selectedIndex = markerColorInit;
            }
        }
    }


    onmarker();
}
function onmarker() {
    var markerfrom = document.getElementById("markerfrom").selectedIndex;
    var markerto = document.getElementById("markerto").selectedIndex;

    var markercolorelem = document.getElementById("markercolor");
    var markercolor = markercolorelem.selectedIndex;

    var colormarked = markercolorelem.options[markercolor].value;
    if (markerfrom != 0 && markerto == 0) {
        markerto = acRules.length - 1;
    }

    for (var i = 0; i < acRules.length; i++) {
        if (acRules[i]) {
            acRules[i].style.backgroundColor = (i >= markerfrom && i <= markerto) ? colormarked : "inherit";
        }
    }
    for (var i = 0; i < acRulesIntr.length; i++) {
        if (acRulesIntr[i]) {
            acRulesIntr[i].style.backgroundColor = (i >= markerfrom && i <= markerto) ? colormarked : "inherit";
        }
    }

    document.getElementById("markerpage").href = location.pathname + "?mf=" + markerfrom + "&mt=" + markerto + "&mc=" + markercolor;
    document.getElementById("markerpagespan").style.visibility = (markerfrom == markerFromInit && markerto == markerToInit && markercolor == markerColorInit) ? "hidden" : "visible";


}


//document.addEventListener("DOMContentLoaded", onload);
    </script>
</head>

<body onload="onload()">
    <div id="topnotice"></div>
    <script>
        {
            var dateNow = Date.now();
            var dateMStart = new Date(Date.UTC(2020, 2 - 1, 19, 17, 0, 0));
            var dateMEnd = new Date(Date.UTC(2020, 2 - 1, 19, 19, 30, 0));
            if (dateNow < dateMEnd) {
                var elemp = document.createElement("p");
                elemp.style.color = "white";
                elemp.style.backgroundColor = "red";

                var msgtext = "This site may be unaccessible due to server maintenance from ";
                msgtext += dateMStart.toLocaleString();
                msgtext += " to ";
                msgtext += dateMEnd.toLocaleString();
                msgtext += " (in your local time).";
                elemp.appendChild(document.createTextNode(msgtext));
                document.getElementById("topnotice").appendChild(elemp);
            }
        }
    </script>

    <span style="font-weight:bold">English</span> <a href="https://www.officedaytime.com/simd512/simd.html">Japanese</a>
    <h1>x86/x64 SIMD Instruction List (SSE to AVX512)</h1>
    <p>MMX register (64-bit) instructions are omitted.</p>
    <p>
        S1=SSE&nbsp; S2=SSE2 S3=SSE3 SS3=SSSE3 S4.1=SSE4.1 S4.2=SSE4.2 V1=AVX
        V2=AVX2 V5=AVX512 #=64-bit mode only
    </p>
    <p>Instructions marked with * become scalar instructions (only the lowest element is calculated) when PS/PD/DQ is changed to SS/SD/SI.</p>
    <p>
        C/C++ intrinsic name is written below each instruction in blue.
    </p>
    <p><strong>AVX/AVX2</strong></p>
    <ul>
        <li>Add prefix 'V' to change SSE instruction name to AVX instruction name.</li>
        <li>FP AVX instructions can do 256-bit operations on YMM registers.</li>
        <li>Integer AVX instructions can use YMM registers from AVX2.</li>
        <li>To use 256-bit intrinsics, change prefix _mm to _mm256, and suffix si128 to si256.</li>
        <li>Using YMM registers requires the support from OS (For Windows, 7 update 1 or later is required).</li>
        <li>
            YMM register is basically separated into 2 lanes (upper 128-bit and lower 128-bit) and operates within each lane.  Horizontal operations (unpacks, shuffles,
            horizontal calculations, byte shifts, conversions) can be anomalous.  Check the manuals out carefully.
        </li>
    </ul>
    <p><strong>AVX512</strong></p>
    <ul>
        <li>Instructions noted only "(V5" can be used if CPUID AVX512F flag is on.</li>
        <li>Instructions noted "(V5" and "+xx" can be used only if CPUID AVX512F flag is set and AVX512xx flag is also set.</li>
        <li>Using AVX512 instructions requires the support from OS.</li>
        <li>The features common to most AVX512 instructions ({k1}{z}, {er}/{sae}, bcst) are not mentioned in each instruction. See this -&gt; <a href="simdimg/avx512memo.html" target="_blank">AVX512 Memo</a></li>
        <li>Opmask register instructions are <a href="simdimg/opmaskinst.html" target="_blank">here</a>.</li>
    </ul>
    <p>This document is intended that you can find the correct instruction name that you are not sure of, and make it possible to search in the manuals.  Refer to the manuals before coding.</p>
    <p>
        Intel's manuals -&gt; <a href="https://software.intel.com/en-us/articles/intel-sdm">https://software.intel.com/en-us/articles/intel-sdm</a>
    </p>
    <p>
        When you find any error or something please post <a href="https://www.officedaytime.com/tips/simdfeedback/feedbackforme.php?src=simd.html" target="_blank">this feedback form</a> or email me to the address at the bottom of this page.
    </p>
    <p>&nbsp;</p>
    <p>
        Highlighter&nbsp;
        <select id="markerfrom" onchange="onmarker();">
            <option>&nbsp;</option>
            <option>SSE</option>
            <option>SSE2</option>
            <option>SSE3</option>
            <option>SSSE3</option>
            <option>SSE4.1</option>
            <option>SSE4.2</option>
            <option>AVX</option>
            <option>AVX2</option>
            <option>AVX512</option>
        </select>
        to
        <select id="markerto" onchange="onmarker();">
            <option>&nbsp;</option>
            <option>SSE</option>
            <option>SSE2</option>
            <option>SSE3</option>
            <option>SSSE3</option>
            <option>SSE4.1</option>
            <option>SSE4.2</option>
            <option>AVX</option>
            <option>AVX2</option>
            <option>AVX512</option>
        </select>
        &nbsp;
        Color
        &nbsp;
        <select id="markercolor" onchange="onmarker();">
            <option value="#C0FFA0">green</option>
            <option value="#FFFF80">yellow</option>
            <option value="#FFE0FF">pink</option>
            <option value="#FFE0C0">orange</option>
        </select>

        &nbsp;<span id="markerpagespan">To make these default, bookmark this page after clicking <a id="markerpage">here</a>.</span>
    </p>
    <h2>MOVE <span style="font-weight:100">&nbsp;&nbsp;&nbsp;&nbsp;?MM = XMM / YMM / ZMM</span></h2>
    <table>
        <tr>
            <th rowspan="2">&nbsp;</th>
            <th colspan="4">Integer</th>
            <th colspan="3">Floating-Point</th>
            <th rowspan="2">YMM lane (128-bit)</th>
        </tr>
        <tr>
            <th>QWORD</th>
            <th>DWORD</th>
            <th>WORD</th>
            <th>BYTE</th>
            <th>Double</th>
            <th>Single</th>
            <th>Half</th>
        </tr>
        <tr>
            <th rowspan="2">
                ?MM whole<br />
                <img src="simdimg/fromto.png" alt="from / to" /><br />
                ?MM/mem
            </th>
            <td colspan="4">
                <a href="simdimg/si94b0.html?f=movdqa" target="_blank" class="IL_S2">MOVDQA</a> (S2<br />
                <span class="intr">
                    _mm_load_si128<br />
                    _mm_store_si128<br />
                </span>
                <a href="simdimg/si94b0.html?f=movdqa" target="_blank" class="IL_S2">MOVDQU</a> (S2<br />
                <span class="intr">
                    _mm_loadu_si128 <br />
                    _mm_storeu_si128
                </span>
            </td>
            <td rowspan="2">
                <a href="simdimg/sic827.html?f=movapd" target="_blank" class="IL_S2">MOVAPD</a> (S2<br />
                <span class="intr">
                    _mm_load_pd<br />
                    _mm_loadr_pd <br />
                    _mm_store_pd <br />
                    _mm_storer_pd
                </span><br />
                <a href="simdimg/sic827.html?f=movapd" target="_blank" class="IL_S2">MOVUPD</a> (S2<br />
                <span class="intr">
                    _mm_loadu_pd <br />
                    _mm_storeu_pd
                </span>
            </td>
            <td rowspan="2">
                <a href="simdimg/si6e7c.html?f=movaps" target="_blank" class="IL_S1">MOVAPS</a> (S1<br />
                <span class="intr">
                    _mm_load_ps <br />
                    _mm_loadr_ps<br />
                    _mm_store_ps <br />
                    _mm_storer_ps
                </span><br />
                <a href="simdimg/si6e7c.html?f=movaps" target="_blank" class="IL_S1">MOVUPS</a> (S1<br />
                <span class="intr">
                    _mm_loadu_ps<br />
                    _mm_storeu_ps
                </span>
            </td>
            <td rowspan="2"></td>
            <td rowspan="2">&nbsp;</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/vmovdqa3575.html?f=vmovdqa64" target="_blank" class="IL_V5">VMOVDQA64</a> (V5...<br />
                <span class="intr">_mm_mask_load_epi64<br />_mm_mask_store_epi64<br />etc<br /></span>
                <a href="simdimg/vmovdqa3575.html?f=vmovdqa64" target="_blank" class="IL_V5">VMOVDQU64</a> (V5...<br />
                <span class="intr">_mm_mask_loadu_epi64<br />_mm_mask_store_epi64<br />etc<br /></span>
            </td>
            <td>
                <a href="simdimg/vmovdqaf86c.html?f=vmovdqa32" target="_blank" class="IL_V5">VMOVDQA32</a> (V5...<br />
                <span class="intr">_mm_mask_load_epi32<br />_mm_mask_store_epi32<br />etc<br /></span>
                <a href="simdimg/vmovdqaf86c.html?f=vmovdqa32" target="_blank" class="IL_V5">VMOVDQU32</a> (V5...<br />
                <span class="intr">_mm_mask_loadu_epi32<br />_mm_mask_storeu_epi32<br />etc<br /></span>
            </td>
            <td>
                <a href="simdimg/vmovdqacca6.html?f=vmovdqu16" target="_blank" class="IL_V5">VMOVDQU16</a> (V5+BW...<br />
                <span class="intr">_mm_mask_loadu_epi16<br />_mm_mask_storeu_epi16<br />etc<br /></span>
            </td>
            <td>
                <a href="simdimg/vmovdqaba29.html?f=vmovdqu8" target="_blank" class="IL_V5">VMOVDQU8</a> (V5+BW...<br />
                <span class="intr">_mm_mask_loadu_epi8<br />_mm_mask_storeu_epi8<br />etc<br /></span>
            </td>
        </tr>
        <tr>
            <th>
                XMM upper half<br />
                <img src="simdimg/fromto.png" alt="from / to" /><br />
                mem
            </th>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/sicd8c.html?f=movhpd" target="_blank" class="IL_S2">MOVHPD</a> (S2<br />
                <span class="intr">
                    _mm_loadh_pd<br />
                    _mm_storeh_pd
                </span>
            </td>
            <td>
                <a href="simdimg/si3206.html?f=movhps" target="_blank" class="IL_S1">MOVHPS</a> (S1<br />
                <span class="intr">
                    _mm_loadh_pi<br />
                    _mm_storeh_pi
                </span>
            </td>
            <td></td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>
                XMM upper half<br />
                <img src="simdimg/fromto.png" alt="from / to" /><br />
                XMM lower half
            </th>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/si7a59.html?f=movhlps" target="_blank" class="IL_S1">MOVHLPS</a> (S1<br />
                <span class="intr">_mm_movehl_ps</span><br />
                <a href="simdimg/si2fe4.html?f=movlhps" target="_blank" class="IL_S1">MOVLHPS</a> (S1<span class="intr">
                    <br />
                    _mm_movelh_ps
                </span>
            </td>
            <td></td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>
                XMM lower half<br />
                <img src="simdimg/fromto.png" alt="from / to" /><br />
                mem
            </th>
            <td>
                <a href="simdimg/sidfb1.html?f=movq" target="_blank" class="IL_S2">MOVQ</a> (S2<br />
                <span class="intr">
                    _mm_loadl_epi64<br />
                    _mm_storel_epi64
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si5228.html?f=movlpd" target="_blank" class="IL_S2">MOVLPD</a> (S2<br />
                <span class="intr">
                    _mm_loadl_pd<br />
                    _mm_storel_pd
                </span>
            </td>
            <td>
                <a href="simdimg/sibb26.html?f=movlps" target="_blank" class="IL_S1">MOVLPS</a> (S1<br />
                <span class="intr">
                    _mm_loadl_pi<br />
                    _mm_storel_pi
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>
                XMM lowest 1 elem<br />
                <img src="simdimg/fromto.png" alt="from / to" /><br />
                r/m
            </th>
            <td>
                <a href="simdimg/sidfb1.html?f=movq" target="_blank" class="IL_S2">MOVQ</a> (S2#<br />
                <span class="intr">
                    _mm_cvtsi64_si128<br />
                    _mm_cvtsi128_si64
                </span>
            </td>
            <td>
                <a href="simdimg/si6ffc.html?f=movd" target="_blank" class="IL_S2">MOVD</a> (S2<br />
                <span class="intr">
                    _mm_cvtsi32_si128<br />
                    _mm_cvtsi128_si32
                </span>
            </td>
            <td>
                <a href="simdimg/si2182.html?f=vmovw" target="_blank" class="IL_V5">VMOVW</a> (V5+FP16<br />
                <span class="intr">
                    _mm_cvtsi16_si128<br />
                    _mm_cvtsi128_si16
                </span>
            </td>
            <td></td>
            <td></td>
            <td>&nbsp;</td>
            <td></td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>
                XMM lowest 1 elem<br />
                <img src="simdimg/fromto.png" alt="from / to" /><br />
                XMM/mem
            </th>
            <td>
                <a href="simdimg/sidfb1.html?f=movq" target="_blank" class="IL_S2">MOVQ</a> (S2<br />
                <span class="intr">_mm_move_epi64</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si1183.html?f=movsd" target="_blank" class="IL_S2">MOVSD</a> (S2<br />
                <span class="intr">
                    _mm_load_sd<br />
                    _mm_store_sd<br />
                    _mm_move_sd
                </span>
            </td>
            <td>
                <a href="simdimg/si3389.html?f=movss" target="_blank" class="IL_S1">MOVSS</a> (S1<br />
                <span class="intr">
                    _mm_load_ss<br />
                    _mm_store_ss<br />
                    _mm_move_ss
                </span>
            </td>
            <td>
                <a href="simdimg/si161d.html?f=vmovsh" target="_blank" class="IL_V5">VMOVSH</a> (V5+FP16<br />
                <span class="intr">
                    _mm_load_sh<br />
                    _mm_store_sh<br />
                    _mm_move_sh
                </span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>
                XMM whole<br />
                <img src="simdimg/from.png" alt="from" /><br />
                1 elem<br />
            </th>
            <td>
                <a href="#tip2" target="_blank" class="IL_S2">TIP 2</a><br />
                <span class="intr_S2">_mm_set1_epi64x</span><br />
                <a href="simdimg/vpbroadcaste2c1.html?f=vpbroadcastq" target="_blank" class="IL_V2">VPBROADCASTQ</a> (V2<br />
                <span class="intr">_mm_broadcastq_epi64</span>
            </td>
            <td>
                <a href="#tip2" target="_blank" class="IL_S2">TIP 2</a><br />
                <span class="intr_S2">_mm_set1_epi32</span><br />
                <a href="simdimg/vpbroadcastaa86.html?f=vpbroadcastd" target="_blank" class="IL_V2">VPBROADCASTD</a> (V2<br />
                <span class="intr">_mm_broadcastd_epi32</span>
            </td>
            <td>
                <a href="#tip2" target="_blank" class="IL_S2">TIP 2</a><br />
                <span class="intr_S2">_mm_set1_epi16</span><br />
                <a href="simdimg/vpbroadcastdea0.html?f=vpbroadcastw" target="_blank" class="IL_V2">VPBROADCASTW</a> (V2<br />
                <span class="intr">_mm_broadcastw_epi16</span>
            </td>
            <td>
                <span class="intr_S2">_mm_set1_epi8</span><br />
                <a href="simdimg/vpbroadcast6756.html?f=vpbroadcastb" target="_blank" class="IL_V2">VPBROADCASTB</a> (V2<br />
                <span class="intr">_mm_broadcastb_epi8</span>
            </td>
            <td>
                <a href="#tip2" target="_blank" class="IL_S2">TIP 2</a><br />
                <span class="intr_S2">
                    _mm_set1_pd<br />
                    _mm_load1_pd<br />
                </span><a href="simdimg/sidfd7.html?f=movddup" target="_blank" class="IL_S3">MOVDDUP</a> (S3<br />
                <span class="intr">
                    _mm_movedup_pd<br />
                    _mm_loaddup_pd
                </span><br />
            </td>
            <td>
                <a href="#tip2" target="_blank" class="IL_S1">TIP 2</a>
                <span class="intr_S1">
                    <br />
                    _mm_set1_ps<br />
                    _mm_load1_ps
                </span><br />
                <a href="simdimg/si8d91.html?f=vbroadcastss" target="_blank" class="IL_V1">VBROADCASTSS</a> <br />
                from mem (V1<br />
                from XMM (V2<br />
                <span class="intr">_mm_broadcast_ss</span>
            </td>
            <td></td>
            <td></td>
        </tr>
        <tr>
            <th>
                YMM / ZMM whole<br />
                <img src="simdimg/from.png" alt="from" /><br />
                1 elem
            </th>
            <td>
                <a href="simdimg/vpbroadcaste2c1.html?f=vpbroadcastq" target="_blank" class="IL_V2">VPBROADCASTQ</a> (V2<br />
                <span class="intr">_mm256_broadcastq_epi64</span>
            </td>
            <td>
                <a href="simdimg/vpbroadcastaa86.html?f=vpbroadcastd" target="_blank" class="IL_V2">VPBROADCASTD</a> (V2<br />
                <span class="intr">_mm256_broadcastd_epi32</span>
            </td>
            <td>
                <a href="simdimg/vpbroadcastdea0.html?f=vpbroadcastw" target="_blank" class="IL_V2">VPBROADCASTW</a> (V2<br />
                <span class="intr">_mm256_broadcastw_epi16</span>
            </td>
            <td>
                <a href="simdimg/vpbroadcast6756.html?f=vpbroadcastb" target="_blank" class="IL_V2">VPBROADCASTB</a> (V2<br />
                <span class="intr">_mm256_broadcastb_epi8</span>
            </td>
            <td>
                <a href="simdimg/siddbd.html?f=vbroadcastsd" target="_blank" class="IL_V1">VBROADCASTSD</a> <br />
                &nbsp;from mem (V1<br />
                &nbsp;from XMM (V2<br />
                <span class="intr">_mm256_broadcast_sd</span>
            </td>
            <td>
                <a href="simdimg/si8d91.html?f=vbroadcastss" target="_blank" class="IL_V1">VBROADCASTSS</a> <br />
                &nbsp;from mem (V1<br />
                &nbsp;from XMM (V2<br />
                <span class="intr">_mm256_broadcast_ss</span>
            </td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si8e3e.html?f=vbroadcastf128" target="_blank" class="IL_V1">VBROADCASTF128</a> (V1<br />
                <span class="intr">
                    _mm256_broadcast_ps<br />
                    _mm256_broadcast_pd
                </span><br />
                <a href="simdimg/si8e3e.html?f=vbroadcastf128" target="_blank" class="IL_V2">VBROADCASTI128</a> (V2<br />
                <span class="intr">_mm256_broadcastsi128_si256</span>
            </td>
        </tr>
        <tr>
            <th>
                YMM / ZMM whole<br />
                <img src="simdimg/from.png" alt="from" /><br />
                2/4/8 elems
            </th>
            <td>
                <a href="simdimg/si6999.html?f=vbroadcastf64x2" target="_blank" class="IL_V5">VBROADCASTI64X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_broadcast_i64x2</span><br />
                <a href="simdimg/sid833.html?f=vbroadcastf64x4" target="_blank" class="IL_V5">VBROADCASTI64X4</a> (V5<br />
                <span class="intr">_mm512_broadcast_i64x4</span>
            </td>
            <td>
                <a href="simdimg/si18f8.html?f=vbroadcastf32x2" target="_blank" class="IL_V5">VBROADCASTI32X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_broadcast_i32x2</span><br />
                <a href="simdimg/si247c.html?f=vbroadcastf32x4" target="_blank" class="IL_V5">VBROADCASTI32X4</a> (V5...<br />
                <span class="intr">_mm512_broadcast_i32x4</span><br />
                <a href="simdimg/si7651.html?f=vbroadcastf32x8" target="_blank" class="IL_V5">VBROADCASTI32X8</a> (V5+DQ<br />
                <span class="intr">_mm512_broadcast_i32x8</span>
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/si6999.html?f=vbroadcastf64x2" target="_blank" class="IL_V5">VBROADCASTF64X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_broadcast_f64x2</span><br />
                <a href="simdimg/sid833.html?f=vbroadcastf64x4" target="_blank" class="IL_V5">VBROADCASTF64X4</a> (V5<br />
                <span class="intr">_mm512_broadcast_f64x4</span>
            </td>
            <td>
                <a href="simdimg/si18f8.html?f=vbroadcastf32x2" target="_blank" class="IL_V5">VBROADCASTF32X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_broadcast_f32x2</span><br />
                <a href="simdimg/si247c.html?f=vbroadcastf32x4" target="_blank" class="IL_V5">VBROADCASTF32X4</a> (V5...<br />
                <span class="intr">_mm512_broadcast_f32x4</span><br />
                <a href="simdimg/si7651.html?f=vbroadcastf32x8" target="_blank" class="IL_V5">VBROADCASTF32X8</a> (V5+DQ<br />
                <span class="intr">_mm512_broadcast_f32x8</span>
            </td>
            <td></td>
            <td></td>
        </tr>



        <tr>
            <th>
                ?MM<br />
                <img src="simdimg/from.png" alt="from" /><br />
                multiple elems
            </th>
            <td>
                <span class="intr_S2">
                    _mm_set_epi64x<br />
                    _mm_setr_epi64x
                </span>
            </td>
            <td>
                <span class="intr_S2">
                    _mm_set_epi32<br />
                    _mm_setr_epi32
                </span>
            </td>
            <td>
                <span class="intr_S2">
                    _mm_set_epi16<br />
                    _mm_setr_epi16
                </span>
            </td>
            <td>
                <span class="intr_S2">
                    _mm_set_epi8<br />
                    _mm_setr_epi8
                </span>
            </td>
            <td>
                <span class="intr_S2">
                    _mm_set_pd<br />
                    _mm_setr_pd
                </span>
            </td>
            <td>
                <span class="intr_S1">
                    _mm_set_ps<br />
                    _mm_setr_ps
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>
                ?MM whole<br />
                <img src="simdimg/from.png" alt="from" /><br />
                zero
            </th>
            <td colspan="4">
                <a href="#tip1" target="_blank" class="IL_S2">TIP 1</a><br />
                <span class="intr_S2">_mm_setzero_si128</span>
            </td>
            <td>
                <a href="#tip1" target="_blank" class="IL_S2">TIP 1</a><br />
                <span class="intr_S2">_mm_setzero_pd</span>
            </td>
            <td>
                <a href="#tip1" target="_blank" class="IL_S1">TIP 1</a><br />
                <span class="intr_S1">_mm_setzero_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>


        </tr>
        <tr>
            <th rowspan="2">extract</th>
            <td>
                <a href="simdimg/si87a5.html?f=pextrq" target="_blank" class="IL_S41">PEXTRQ</a> (S4.1#<br />
                <span class="intr">_mm_extract_epi64</span>
            </td>
            <td>
                <a href="simdimg/si9e72.html?f=pextrd" target="_blank" class="IL_S41">PEXTRD</a> (S4.1<br />
                <span class="intr">_mm_extract_epi32</span>
            </td>
            <td>
                <a href="simdimg/sid805.html?f=pextrw" target="_blank" class="IL_S2">PEXTRW</a> to r (S2<br />
                <a href="simdimg/sid805.html?f=pextrw" target="_blank" class="IL_S41">PEXTRW</a> to r/m (S4.1<br />
                <span class="intr">_mm_extract_epi16</span><br />
            </td>
            <td>
                <a href="simdimg/sieb09.html?f=pextrb" target="_blank" class="IL_S41">PEXTRB</a> (S4.1<br />
                <span class="intr">_mm_extract_epi8</span>
            </td>
            <td>
                -><a href="simdimg/sicd8c.html?f=movhpd" target="_blank" class="IL_S2">MOVHPD</a> (S2<br />
                <span class="intr">
                    _mm_loadh_pd<br />
                    _mm_storeh_pd
                </span><br />
                -><a href="simdimg/si5228.html?f=movlpd" target="_blank" class="IL_S2">MOVLPD</a> (S2<br />
                <span class="intr">
                    _mm_loadl_pd<br />
                    _mm_storel_pd
                </span>
            </td>
            <td>
                <a href="simdimg/si885c.html?f=extractps" target="_blank" class="IL_S41">EXTRACTPS</a> (S4.1<br />
                <span class="intr">_mm_extract_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/sie3a0.html?f=vextractf128" target="_blank" class="IL_V1">VEXTRACTF128</a> (V1<br />
                <span class="intr">
                    _mm256_extractf128_ps<br />
                    _mm256_extractf128_pd<br />
                    _mm256_extractf128_si256
                </span><br />
                <a href="simdimg/sie3a0.html?f=vextractf128" target="_blank" class="IL_V2">VEXTRACTI128</a> (V2<br />
                <span class="intr">_mm256_extracti128_si256</span>
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sia438.html?f=vextractf64x2" target="_blank" class="IL_V5">VEXTRACTI64X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_extracti64x2_epi64</span><br />
                <a href="simdimg/si4732.html?f=vextractf64x4" target="_blank" class="IL_V5">VEXTRACTI64X4</a> (V5<br />
                <span class="intr">_mm512_extracti64x4_epi64</span><br />
            </td>
            <td>
                <a href="simdimg/sie860.html?f=vextractf32x4" target="_blank" class="IL_V5">VEXTRACTI32X4</a> (V5...<br />
                <span class="intr">_mm512_extracti32x4_epi32</span><br />
                <a href="simdimg/sifcc2.html?f=vextractf32x8" target="_blank" class="IL_V5">VEXTRACTI32X8</a> (V5+DQ<br />
                <span class="intr">_mm512_extracti32x8_epi32</span><br />
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/sia438.html?f=vextractf64x2" target="_blank" class="IL_V5">VEXTRACTF64X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_extractf64x2_pd</span><br />
                <a href="simdimg/si4732.html?f=vextractf64x4" target="_blank" class="IL_V5">VEXTRACTF64X4</a> (V5<br />
                <span class="intr">_mm512_extractf64x4_pd</span><br />
            </td>
            <td>
                <a href="simdimg/sie860.html?f=vextractf32x4" target="_blank" class="IL_V5">VEXTRACTF32X4</a> (V5...<br />
                <span class="intr">_mm512_extractf32x4_ps</span><br />
                <a href="simdimg/sifcc2.html?f=vextractf32x8" target="_blank" class="IL_V5">VEXTRACTF32X8</a> (V5+DQ<br />
                <span class="intr">_mm512_extractf32x8_ps</span><br />
            </td>
            <td></td>
            <td></td>
        </tr>


        <tr>
            <th rowspan="2">insert</th>
            <td>
                <a href="simdimg/si21ef.html?f=pinsrq" target="_blank" class="IL_S41">PINSRQ</a> (S4.1#<br />
                <span class="intr">_mm_insert_epi64</span>
            </td>
            <td>
                <a href="simdimg/si4bcd.html?f=pinsrd" target="_blank" class="IL_S41">PINSRD</a> (S4.1<br />
                <span class="intr">_mm_insert_epi32</span>
            </td>
            <td>
                <a href="simdimg/si20ca.html?f=pinsrw" target="_blank" class="IL_S2">PINSRW</a> (S2<br />
                <span class="intr">_mm_insert_epi16</span>
            </td>
            <td>
                <a href="simdimg/si5327.html?f=pinsrb" target="_blank" class="IL_S41">PINSRB</a> (S4.1<br />
                <span class="intr">_mm_insert_epi8</span>
            </td>
            <td>
                -><a href="simdimg/sicd8c.html?f=movhpd" target="_blank" class="IL_S2">MOVHPD</a> (S2<br />
                <span class="intr">
                    _mm_loadh_pd<br />
                    _mm_storeh_pd
                </span><br />
                -><a href="simdimg/si5228.html?f=movlpd" target="_blank" class="IL_S2">MOVLPD</a> (S2<br />
                <span class="intr">
                    _mm_loadl_pd<br />
                    _mm_storel_pd
                </span>
            </td>
            <td>
                <a href="simdimg/si1b15.html?f=insertps" target="_blank" class="IL_S41">INSERTPS</a> (S4.1<br />
                <span class="intr">_mm_insert_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si7071.html?f=vinsertf128" target="_blank" class="IL_V1">VINSERTF128</a> (V1<br />
                <span class="intr">
                    _mm256_insertf128_ps<br />
                    _mm256_insertf128_pd<br />
                    _mm256_insertf128_si256
                </span><br />
                <a href="simdimg/si7071.html?f=vinsertf128" target="_blank" class="IL_V2">VINSERTI128</a> (V2<br />
                <span class="intr">_mm256_inserti128_si256</span>
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si848d.html?f=vinsertf64x2" target="_blank" class="IL_V5">VINSERTI64X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_inserrti64x2</span><br />
                <a href="simdimg/si7e94.html?f=vinsertf64x4" target="_blank" class="IL_V5">VINSERTI64X4</a> (V5...<br />
                <span class="intr">_mm512_inserti64x4</span><br />
            </td>
            <td>
                <a href="simdimg/si821e.html?f=vinsertf32x4" target="_blank" class="IL_V5">VINSERTI32X4</a> (V5...<br />
                <span class="intr">_mm512_inserti32x4</span><br />
                <a href="simdimg/si603c.html?f=vinsertf32x8" target="_blank" class="IL_V5">VINSERTI32X8</a> (V5+DQ<br />
                <span class="intr">_mm512_inserti32x8</span><br />
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/si848d.html?f=vinsertf64x2" target="_blank" class="IL_V5">VINSERTF64X2</a> (V5+DQ...<br />
                <span class="intr">_mm512_insertf64x2</span><br />
                <a href="simdimg/si7e94.html?f=vinsertf64x4" target="_blank" class="IL_V5">VINSERTF64X4</a> (V5<br />
                <span class="intr">_mm512_insertf64x4</span><br />
            </td>
            <td>
                <a href="simdimg/si821e.html?f=vinsertf32x4" target="_blank" class="IL_V5">VINSERTF32X4</a> (V5...<br />
                <span class="intr">_mm512_insertf32x4</span><br />
                <a href="simdimg/si603c.html?f=vinsertf32x8" target="_blank" class="IL_V5">VINSERTF32X8</a> (V5+DQ<br />
                <span class="intr">_mm512_insertf32x8</span><br />
            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th>unpack<br /><img src="simdimg/unpack.png" /></th>
            <td>
                <a href="simdimg/unpack8c57.html?f=punpckhqdq" target="_blank" class="IL_S2">PUNPCKHQDQ</a> (S2<br />
                <span class="intr">
                    _mm_unpackhi_epi64<br />
                </span><a href="simdimg/unpackcd9b.html?f=punpcklqdq" target="_blank" class="IL_S2">PUNPCKLQDQ</a> (S2<br />
                <span class="intr">_mm_unpacklo_epi64</span>
            </td>
            <td>
                <a href="simdimg/unpack7c1b.html?f=punpckhdq" target="_blank" class="IL_S2">PUNPCKHDQ</a> (S2<br />
                <span class="intr">_mm_unpackhi_epi32</span><br />
                <a href="simdimg/unpack93a7.html?f=punpckldq" target="_blank" class="IL_S2">PUNPCKLDQ</a> (S2<br />
                <span class="intr">_mm_unpacklo_epi32</span>
            </td>
            <td>
                <a href="simdimg/unpack3e55.html?f=punpckhwd" target="_blank" class="IL_S2">PUNPCKHWD</a> (S2<br />
                <span class="intr">_mm_unpackhi_epi16</span><br />
                <a href="simdimg/unpackbe84.html?f=punpcklwd" target="_blank" class="IL_S2">PUNPCKLWD</a> (S2<br />
                <span class="intr">_mm_unpacklo_epi16</span>
            </td>
            <td>
                <a href="simdimg/unpack6ef2.html?f=punpckhbw" target="_blank" class="IL_S2">PUNPCKHBW</a> (S2<br />
                <span class="intr">_mm_unpackhi_epi8</span><br />
                <a href="simdimg/unpack0b4e.html?f=punpcklbw" target="_blank" class="IL_S2">PUNPCKLBW</a> (S2<br />
                <span class="intr">_mm_unpacklo_epi8</span>
            </td>

            <td>
                <a href="simdimg/unpack54c6.html?f=unpckhpd" target="_blank" class="IL_S2">UNPCKHPD</a> (S2<br />
                <span class="intr">_mm_unpackhi_pd</span><br />
                <a href="simdimg/unpack8bd3.html?f=unpcklpd" target="_blank" class="IL_S2">UNPCKLPD</a> (S2<br />
                <span class="intr">_mm_unpacklo_pd</span>
            </td>
            <td>
                <a href="simdimg/unpack06be.html?f=unpckhps" target="_blank" class="IL_S1">UNPCKHPS</a> (S1<br />
                <span class="intr">_mm_unpackhi_ps</span><br />
                <a href="simdimg/unpack4b06.html?f=unpcklps" target="_blank" class="IL_S1">UNPCKLPS</a> (S1<br />
                <span class="intr">_mm_unpacklo_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th rowspan="2">
                shuffle/permute<br />
                <img src="simdimg/shuffle.png" />
            </th>
            <td>
                <a href="simdimg/siba76.html?f=vpermq" target="_blank" class="IL_V2">VPERMQ</a> (V2<br />
                <span class="intr">_mm256_permute4x64_epi64</span><br />
                <a href="simdimg/si8018.html?f=vpermi2q" target="_blank" class="IL_V5">VPERMI2Q</a> (V5...<br />
                <span class="intr">_mm_permutex2var_epi64</span><br />
                <a href="simdimg/si3458.html?f=vpermt2q" target="_blank" class="IL_V5">VPERMT2Q</a> (V5...<br />
                <span class="intr">_mm_permutex2var_epi64</span><br />
            </td>
            <td>
                <a href="simdimg/si91b0.html?f=pshufd" target="_blank" class="IL_S2">PSHUFD</a> (S2<br />
                <span class="intr">_mm_shuffle_epi32</span><br />
                <a href="simdimg/si53fd.html?f=vpermd" target="_blank" class="IL_V2">VPERMD</a> (V2<br />
                <span class="intr">_mm256_permutevar8x32_epi32</span><br />
                <span class="intr">_mm256_permutexvar_epi32</span><br />
                <a href="simdimg/sif8cf.html?f=vpermi2d" target="_blank" class="IL_V5">VPERMI2D</a> (V5...<br />
                <span class="intr">_mm_permutex2var_epi32</span><br />
                <a href="simdimg/sid9f6.html?f=vpermt2d" target="_blank" class="IL_V5">VPERMT2D</a> (V5...<br />
                <span class="intr">_mm_permutex2var_epi32</span><br />
            </td>
            <td>
                <a href="simdimg/si9f50.html?f=pshufhw" target="_blank" class="IL_S2">PSHUFHW</a> (S2<br />
                <span class="intr">_mm_shufflehi_epi16</span><br />
                <a href="simdimg/sif583.html?f=pshuflw" target="_blank" class="IL_S2">PSHUFLW</a> (S2<br />
                <span class="intr">_mm_shufflelo_epi16</span><br />
                <a href="simdimg/si7059.html?f=vpermw" target="_blank" class="IL_V5">VPERMW</a> (V5+BW...<br />
                <span class="intr">_mm_permutexvar_epi16</span><br />
                <a href="simdimg/si16a3.html?f=vpermi2w" target="_blank" class="IL_V5">VPERMI2W</a> (V5+BW...<br />
                <span class="intr">_mm_permutex2var_epi16</span><br />
                <a href="simdimg/sidc38.html?f=vpermt2w" target="_blank" class="IL_V5">VPERMT2W</a> (V5+BW...<br />
                <span class="intr">_mm_permutex2var_epi16</span><br />
            </td>
            <td>
                <a href="simdimg/si626c.html?f=pshufb" target="_blank" class="IL_SS3">PSHUFB</a> (SS3<br />
                <span class="intr">_mm_shuffle_epi8</span><br />
                <a href="simdimg/si214d.html?f=vpermb" target="_blank" class="IL_V5">VPERMB</a> (V5+VBMI...<br />
                <span class="intr">_mm_permutexvar_epi8</span><br />
                <a href="simdimg/sic7fa.html?f=vpermi2b" target="_blank" class="IL_V5">VPERMI2B</a> (V5+VBMI...<br />
                <span class="intr">_mm_permutex2var_epi8</span><br />
                <a href="simdimg/si91d3.html?f=vpermt2b" target="_blank" class="IL_V5">VPERMT2B</a> (V5+VBMI...<br />
                <span class="intr">_mm_permutex2var_epi8</span><br />
            </td>

            <td>
                <a href="simdimg/si843a.html?f=shufpd" target="_blank" class="IL_S2">SHUFPD</a> (S2<br />
                <span class="intr">_mm_shuffle_pd</span><br />
                <a href="simdimg/si45f0.html?f=vpermilpd" target="_blank" class="IL_V1">VPERMILPD</a> (V1<br />
                <span class="intr">
                    _mm_permute_pd<br />
                    _mm_permutevar_pd
                </span><br />
                <a href="simdimg/siba76.html?f=vpermq" target="_blank" class="IL_V2">VPERMPD</a> (V2<br />
                <span class="intr">_mm256_permute4x64_pd</span><br />
                <a href="simdimg/si8018.html?f=vpermi2q" target="_blank" class="IL_V5">VPERMI2PD</a> (V5...<br />
                <span class="intr">_mm_permutex2var_pd</span><br />
                <a href="simdimg/si3458.html?f=vpermt2q" target="_blank" class="IL_V5">VPERMT2PD</a> (V5...<br />
                <span class="intr">_mm_permutex2var_pd</span><br />
            </td>
            <td>
                <a href="simdimg/sia8fa.html?f=shufps" target="_blank" class="IL_S1">SHUFPS</a> (S1<br />
                <span class="intr">_mm_shuffle_ps</span><br />
                <a href="simdimg/si5997.html?f=vpermilps" target="_blank" class="IL_V1">VPERMILPS</a> (V1<br />
                <span class="intr">
                    _mm_permute_ps<br />
                    _mm_permutevar_ps
                </span><br />
                <a href="simdimg/si53fd.html?f=vpermd" target="_blank" class="IL_V2">VPERMPS</a> (V2<br />
                <span class="intr">_mm256_permutevar8x32_ps</span><br />
                <a href="simdimg/sif8cf.html?f=vpermi2d" target="_blank" class="IL_V5">VPERMI2PS</a> (V5...<br />
                <span class="intr">_mm_permutex2var_ps</span><br />
                <a href="simdimg/sid9f6.html?f=vpermt2d" target="_blank" class="IL_V5">VPERMT2PS</a> (V5...<br />
                <span class="intr">_mm_permutex2var_ps</span><br />
            </td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/sidfd0.html?f=vperm2f128" target="_blank" class="IL_V1">VPERM2F128</a> (V1<br />
                <span class="intr">
                    _mm256_permute2f128_ps<br />
                    _mm256_permute2f128_pd<br />
                    _mm256_permute2f128_si256
                </span><br />
                <a href="simdimg/sidfd0.html?f=vperm2f128" target="_blank" class="IL_V2">VPERM2I128</a> (V2<br />
                <span class="intr">_mm256_permute2x128_si256</span>
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si03c0.html?f=vshufi64x2" target="_blank" class="IL_V5">VSHUFI64X2</a> (V5...<br />
                <span class="intr">_mm512_shuffle_i64x2</span>
            </td>
            <td>
                <a href="simdimg/si45ca.html?f=vshufi32x4" target="_blank" class="IL_V5">VSHUFI32X4</a> (V5...<br />
                <span class="intr">_mm512_shuffle_i32x4</span>
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/si03c0.html?f=vshufi64x2" target="_blank" class="IL_V5">VSHUFF64X2</a> (V5...<br />
                <span class="intr">_mm512_shuffle_f64x2</span>
            </td>
            <td>
                <a href="simdimg/si45ca.html?f=vshufi32x4" target="_blank" class="IL_V5">VSHUFF32X4</a> (V5...<br />
                <span class="intr">_mm512_shuffle_f32x4</span>
            </td>
            <td></td>
            <td></td>

        </tr>

        <tr>
            <th>
                blend<br />
                <img src="simdimg/blend.png" />
            </th>
            <td>
                <a href="simdimg/si194c.html?f=vpblendmq" target="_blank" class="IL_V5">VPBLENDMQ</a> (V5...<br />
                <span class="intr">_mm_mask_blend_epi32</span><br />
            </td>
            <td>
                <a href="simdimg/si2dd4.html?f=vpblendd" target="_blank" class="IL_V2">VPBLENDD</a> (V2<br />
                <span class="intr">_mm_blend_epi32</span><br />
                <a href="simdimg/si91b6.html?f=vpblendmd" target="_blank" class="IL_V5">VPBLENDMD</a> (V5...<br />
                <span class="intr">_mm_mask_blend_epi32</span><br />
            </td>
            <td>
                <a href="simdimg/sidecf.html?f=pblendw" target="_blank" class="IL_S41">PBLENDW</a> (S4.1<br />
                <span class="intr">_mm_blend_epi16</span><br />
                <a href="simdimg/siba41.html?f=vpblendmw" target="_blank" class="IL_V5">VPBLENDMW</a> (V5+BW...<br />
                <span class="intr">_mm_mask_blend_epi16</span><br />
            </td>
            <td>
                <a href="simdimg/sidbe2.html?f=pblendvb" target="_blank" class="IL_S41">PBLENDVB</a> (S4.1<br />
                <span class="intr">_mm_blendv_epi8</span><br />
                <a href="simdimg/sifff7.html?f=vpblendmb" target="_blank" class="IL_V5">VPBLENDMB</a> (V5+BW...<br />
                <span class="intr">_mm_mask_blend_epi8</span><br />
            </td>

            <td>
                <a href="simdimg/sibe8e.html?f=blendpd" target="_blank" class="IL_S41">BLENDPD</a> (S4.1<br />
                <span class="intr">_mm_blend_pd</span><br />
                <a href="simdimg/sib8a3.html?f=blendvpd" target="_blank" class="IL_S41">BLENDVPD</a> (S4.1<br />
                <span class="intr">_mm_blendv_pd</span><br />
                <a href="simdimg/sife6a.html?f=vblendmpd" target="_blank" class="IL_V5">VBLENDMPD</a> (V5...<br />
                <span class="intr">_mm_mask_blend_pd</span>
            </td>
            <td>
                <a href="simdimg/si3932.html?f=blendps" target="_blank" class="IL_S41">BLENDPS</a> (S4.1<br />
                <span class="intr">_mm_blend_ps</span><br />
                <a href="simdimg/si4d2e.html?f=blendvps" target="_blank" class="IL_S41">BLENDVPS</a> (S4.1<br />
                <span class="intr">_mm_blendv_ps</span><br />
                <a href="simdimg/si8fe3.html?f=vblendmps" target="_blank" class="IL_V5">VBLENDMPS</a> (V5...<br />
                <span class="intr">_mm_mask_blend_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>move and duplicate</th>
            <td></td>
            <td></td>
            <td></td>
            <td></td>

            <td>
                <a href="simdimg/sidfd7.html?f=movddup" target="_blank" class="IL_S3">MOVDDUP</a> (S3<br />
                <span class="intr">
                    _mm_movedup_pd<br />
                    _mm_loaddup_pd
                </span>
            </td>
            <td>
                <a href="simdimg/si0508.html?f=movshdup" target="_blank" class="IL_S3">MOVSHDUP</a> (S3<br />
                <span class="intr">_mm_movehdup_ps</span><br />
                <a href="simdimg/si29a9.html?f=movsldup" target="_blank" class="IL_S3">MOVSLDUP</a> (S3<br />
                <span class="intr">_mm_moveldup_ps</span>
            </td>
            <td></td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>mask move</th>
            <td>
                <a href="simdimg/si95e7.html?f=vpmaskmovq" target="_blank" class="IL_V2">VPMASKMOVQ</a> (V2<br />
                <span class="intr">
                    _mm_maskload_epi64<br />
                    _mm_maskstore_epi64
                </span>
            </td>
            <td>
                <a href="simdimg/si8c5b.html?f=vpmaskmovd" target="_blank" class="IL_V2">VPMASKMOVD</a> (V2<br />
                <span class="intr">
                    _mm_maskload_epi32<br />
                    _mm_maskstore_epi32
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>

            <td>
                <a href="simdimg/sic702.html?f=vmaskmovpd" target="_blank" class="IL_V1">VMASKMOVPD</a> (V1<br />
                <span class="intr">
                    _mm_maskload_pd<br />
                    _mm_maskstore_pd
                </span>
            </td>
            <td>
                <a href="simdimg/sid12f.html?f=vmaskmovps" target="_blank" class="IL_V1">VMASKMOVPS</a> (V1<br />
                <span class="intr">
                    _mm_maskload_ps<br />
                    _mm_maskstore_ps
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th rowspan="2">extract highest bit</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si1f92.html?f=pmovmskb" target="_blank" class="IL_S2">PMOVMSKB</a> (S2<br />
                <span class="intr">_mm_movemask_epi8</span>
            </td>
            <td>
                <a href="simdimg/sidf6f.html?f=movmskpd" target="_blank" class="IL_S2">MOVMSKPD</a> (S2<br />
                <span class="intr">_mm_movemask_pd</span>
            </td>
            <td>
                <a href="simdimg/sib9ec.html?f=movmskps" target="_blank" class="IL_S1">MOVMSKPS</a> (S1<br />
                <span class="intr">_mm_movemask_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si5dc8.html?f=vpmovq2m" target="_blank" class="IL_V5">VPMOVQ2M</a> (V5+DQ...<br />
                <span class="intr">_mm_movepi64_mask</span>
            </td>
            <td>
                <a href="simdimg/sice43.html?f=vpmovd2m" target="_blank" class="IL_V5">VPMOVD2M</a> (V5+DQ...<br />
                <span class="intr">_mm_movepi32_mask</span>
            </td>
            <td>
                <a href="simdimg/siec77.html?f=vpmovw2m" target="_blank" class="IL_V5">VPMOVW2M</a> (V5+BW...<br />
                <span class="intr">_mm_movepi16_mask</span>
            </td>
            <td>
                <a href="simdimg/sia4de.html?f=vpmovb2m" target="_blank" class="IL_V5">VPMOVB2M</a> (V5+BW...<br />
                <span class="intr">_mm_movepi8_mask</span>
            </td>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
        </tr>


        <tr>
            <th>gather<br /><img src="simdimg/gather.png" /></th>
            <td>
                <a href="simdimg/siec9a.html?f=vpgatherdq" target="_blank" class="IL_V2">VPGATHERDQ</a> (V2<br />
                <span class="intr">
                    _mm_i32gather_epi64<br />
                    _mm_mask_i32gather_epi64
                </span><br />
                <a href="simdimg/si8b54.html?f=vpgatherqq" target="_blank" class="IL_V2">VPGATHERQQ</a> (V2<br />
                <span class="intr">
                    _mm_i64gather_epi64<br />
                    _mm_mask_i64gather_epi64
                </span>
            </td>
            <td>
                <a href="simdimg/sicc1b.html?f=vpgatherdd" target="_blank" class="IL_V2">VPGATHERDD</a> (V2<br />
                <span class="intr">
                    _mm_i32gather_epi32<br />
                    _mm_mask_i32gather_epi32
                </span><br />
                <a href="simdimg/si9f6d.html?f=vpgatherqd" target="_blank" class="IL_V2">VPGATHERQD</a> (V2<br />
                <span class="intr">
                    _mm_i64gather_epi32<br />
                    _mm_mask_i64gather_epi32
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>

            <td>
                <a href="simdimg/sia14c.html?f=vgatherdpd" target="_blank" class="IL_V2">VGATHERDPD</a> (V2<br />
                <span class="intr">
                    _mm_i32gather_pd<br />
                    _mm_mask_i32gather_pd
                </span><br />
                <a href="simdimg/si4af5.html?f=vgatherqpd" target="_blank" class="IL_V2">VGATHERQPD</a> (V2<br />
                <span class="intr">
                    _mm_i64gather_pd<br />
                    _mm_mask_i64gather_pd
                </span>
            </td>
            <td>
                <a href="simdimg/si0823.html?f=vgatherdps" target="_blank" class="IL_V2">VGATHERDPS</a> (V2<br />
                <span class="intr">
                    _mm_i32gather_ps<br />
                    _mm_mask_i32gather_ps
                </span><br />
                <a href="simdimg/sib897.html?f=vgatherqps" target="_blank" class="IL_V2">VGATHERQPS</a> (V2<br />
                <span class="intr">
                    _mm_i64gather_ps<br />
                    _mm_mask_i64gather_ps
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>scatter<br /><img src="simdimg/scatter.png" /></th>
            <td>
                <a href="simdimg/sid4e1.html?f=vpscatterdq" target="_blank" class="IL_V5">VPSCATTERDQ</a> (V5...<br />
                <span class="intr">
                    _mm_i32scatter_epi64<br />
                    _mm_mask_i32scatter_epi64
                </span><br />
                <a href="simdimg/si57eb.html?f=vpscatterqq" target="_blank" class="IL_V5">VPSCATTERQQ</a> (V5...<br />
                <span class="intr">
                    _mm_i64scatter_epi64<br />
                    _mm_mask_i64scatter_epi64
                </span>
            </td>
            <td>
                <a href="simdimg/si41f3.html?f=vpscatterdd" target="_blank" class="IL_V5">VPSCATTERDD</a> (V5...<br />
                <span class="intr">
                    _mm_i32scatter_epi32<br />
                    _mm_mask_i32scatter_epi32
                </span><br />
                <a href="simdimg/siaa4d.html?f=vpscatterqd" target="_blank" class="IL_V5">VPSCATTERQD</a> (V5...<br />
                <span class="intr">
                    _mm_i64scatter_epi32<br />
                    _mm_mask_i64scatter_epi32
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>

            <td>
                <a href="simdimg/si4b9d.html?f=vscatterdpd" target="_blank" class="IL_V5">VSCATTERDPD</a> (V5...<br />
                <span class="intr">
                    _mm_i32scatter_pd<br />
                    _mm_mask_i32scatter_pd
                </span><br />
                <a href="simdimg/sidee4.html?f=vscatterqpd" target="_blank" class="IL_V5">VSCATTERQPD</a> (V5...<br />
                <span class="intr">
                    _mm_i64scatter_pd<br />
                    _mm_mask_i64scatter_pd
                </span>
            </td>
            <td>
                <a href="simdimg/si6aa7.html?f=vscatterdps" target="_blank" class="IL_V5">VSCATTERDPS</a> (V5...<br />
                <span class="intr">
                    _mm_i32scatter_ps<br />
                    _mm_mask_i32scatter_ps
                </span><br />
                <a href="simdimg/sic1de.html?f=vscatterqps" target="_blank" class="IL_V5">VSCATTERQPS</a> (V5...<br />
                <span class="intr">
                    _mm_i64scatter_ps<br />
                    _mm_mask_i64scatter_ps
                </span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>

        <tr>
            <th>compress<br /><img src="simdimg/compress.png" /></th>
            <td>
                <a href="simdimg/compress654a.html?f=vpcompressq" target="_blank" class="IL_V5">VPCOMPRESSQ</a> (V5...<br />
                <span class="intr">_mm_mask_compress_epi64<br />_mm_mask_compressstoreu_epi64</span>
            </td>
            <td>
                <a href="simdimg/compress1d11.html?f=vpcompressd" target="_blank" class="IL_V5">VPCOMPRESSD</a> (V5...<br />
                <span class="intr">_mm_mask_compress_epi32<br />_mm_mask_compressstoreu_epi32</span>
            </td>
            <td>
                <a href="simdimg/compress8f10.html?f=vpcompressw" target="_blank" class="IL_V5">VPCOMPRESSW</a> (V5+VBMI2...<br />
                <span class="intr">_mm_mask_compress_epi16<br />_mm_mask_compressstoreu_epi16</span>
            </td>
            <td>
                <a href="simdimg/compress2068.html?f=vpcompressb" target="_blank" class="IL_V5">VPCOMPRESSB</a> (V5+VBMI2...<br />
                <span class="intr">_mm_mask_compress_epi8<br />_mm_mask_compressstoreu_epi8</span>
            </td>
            <td>
                <a href="simdimg/compressdf4e.html?f=vcompresspd" target="_blank" class="IL_V5">VCOMPRESSPD</a> (V5...<br />
                <span class="intr">_mm_mask_compress_pd<br />_mm_mask_compressstoreu_pd</span>
            </td>
            <td>
                <a href="simdimg/compress3264.html?f=vcompressps" target="_blank" class="IL_V5">VCOMPRESSPS</a> (V5...<br />
                <span class="intr">_mm_mask_compress_ps<br />_mm_mask_compressstoreu_ps</span>
            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th>expand<br /><img src="simdimg/expand.png" /></th>
            <td>
                <a href="simdimg/expand8256.html?f=vpexpandq" target="_blank" class="IL_V5">VPEXPANDQ</a> (V5...<br />
                <span class="intr">_mm_mask_expand_epi64<br />_mm_mask_expandloadu_epi64</span>
            </td>
            <td>
                <a href="simdimg/expand0e12.html?f=vpexpandd" target="_blank" class="IL_V5">VPEXPANDD</a> (V5...<br />
                <span class="intr">_mm_mask_expand_epi32<br />_mm_mask_expandloadu_epi32</span>
            </td>
            <td>
                <a href="simdimg/expanda590.html?f=vpexpandw" target="_blank" class="IL_V5">VPEXPANDW</a> (V5+VBMI2...<br />
                <span class="intr">_mm_mask_expand_epi16<br />_mm_mask_expandloadu_epi16</span>
            </td>
            <td>
                <a href="simdimg/expanddc1a.html?f=vpexpandb" target="_blank" class="IL_V5">VPEXPANDB</a> (V5+VBMI2...<br />
                <span class="intr">_mm_mask_expand_epi8<br />_mm_mask_expandloadu_epi8</span>
            </td>
            <td>
                <a href="simdimg/expand5719.html?f=vexpandpd" target="_blank" class="IL_V5">VEXPANDPD</a> (V5...<br />
                <span class="intr">_mm_mask_expand_pd<br />_mm_mask_expandloadu_pd</span>
            </td>
            <td>
                <a href="simdimg/expand902b.html?f=vexpandps" target="_blank" class="IL_V5">VEXPANDPS</a> (V5...<br />
                <span class="intr">_mm_mask_expand_ps<br />_mm_mask_expandloadu_ps</span>
            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th>align right</th>
            <td>
                <a href="simdimg/si09ab.html?f=valignq" target="_blank" class="IL_V5">VALIGNQ</a> (V5...<br />
                <span class="intr">_mm_alignr_epi64</span>
            </td>
            <td>
                <a href="simdimg/si6b8e.html?f=valignd" target="_blank" class="IL_V5">VALIGND</a> (V5...<br />
                <span class="intr">_mm_alignr_epi32</span>
            </td>
            <td></td>
            <td>
                <a href="simdimg/si3bcd.html?f=palignr" target="_blank" class="IL_SS3">PALIGNR</a> (SS3<br />
                <span class="intr">_mm_alignr_epi8</span>
            </td>
            <td></td>
            <td></td>
            <td></td>
            <td></td>


        </tr>

        <tr>
            <th>expand Opmask bits</th>
            <td>
                <a href="simdimg/sif014.html?f=vpmovm2q" target="_blank" class="IL_V5">VPMOVM2Q</a> (V5+DQ...<br />
                <span class="intr">_mm_movm_epi64</span>
            </td>
            <td>
                <a href="simdimg/si8496.html?f=vpmovm2d" target="_blank" class="IL_V5">VPMOVM2D</a> (V5+DQ...<br />
                <span class="intr">_mm_movm_epi32</span>
            </td>
            <td>
                <a href="simdimg/sic232.html?f=vpmovm2w" target="_blank" class="IL_V5">VPMOVM2W</a> (V5+BW...<br />
                <span class="intr">_mm_movm_epi16</span>
            </td>
            <td>
                <a href="simdimg/si0935.html?f=vpmovm2b" target="_blank" class="IL_V5">VPMOVM2B</a> (V5+BW...<br />
                <span class="intr">_mm_movm_epi8</span>
            </td>
            <td></td>
            <td></td>
            <td></td>
            <td></td>

        </tr>

    </table>
    <p>&nbsp;</p>
    <h2>Conversions</h2>
    <table>
        <tr>
            <th colspan="2" rowspan="2">from \ to</th>
            <th colspan="4">Integer</th>
            <th colspan="3">Floating-Point</th>
        </tr>
        <tr>
            <th>QWORD</th>
            <th>DWORD</th>
            <th>WORD</th>
            <th>BYTE</th>
            <th>Double</th>
            <th>Single</th>
            <th>Half</th>
        </tr>
        <tr>
            <th rowspan="4">Integer</th>
            <th>QWORD</th>
            <td></td>
            <td>
                <a href="simdimg/downconv792e.html?f=vpmovqd" target="_blank" class="IL_V5">VPMOVQD</a> (V5...<br />
                <span class="intr">_mm_cvtepi64_epi32</span><br />
                <a href="simdimg/downconv3b9a.html?f=vpmovsqd" target="_blank" class="IL_V5">VPMOVSQD</a> (V5...<br />
                <span class="intr">_mm_cvtsepi64_epi32</span><br />
                <a href="simdimg/downconve415.html?f=vpmovusqd" target="_blank" class="IL_V5">VPMOVUSQD</a> (V5...<br />
                <span class="intr">_mm_cvtusepi64_epi32</span><br />
            </td>
            <td>
                <a href="simdimg/downconv434a.html?f=vpmovqw" target="_blank" class="IL_V5">VPMOVQW</a> (V5...<br />
                <span class="intr">_mm_cvtepi64_epi16</span><br />
                <a href="simdimg/downconvaa34.html?f=vpmovsqw" target="_blank" class="IL_V5">VPMOVSQW</a> (V5...<br />
                <span class="intr">_mm_cvtsepi64_epi16</span><br />
                <a href="simdimg/downconv30d4.html?f=vpmovusqw" target="_blank" class="IL_V5">VPMOVUSQW</a> (V5...<br />
                <span class="intr">_mm_cvtusepi64_epi16</span><br />
            </td>
            <td>
                <a href="simdimg/downconv79fa.html?f=vpmovqb" target="_blank" class="IL_V5">VPMOVQB</a> (V5...<br />
                <span class="intr">_mm_cvtepi64_epi8</span><br />
                <a href="simdimg/downconv3c74.html?f=vpmovsqb" target="_blank" class="IL_V5">VPMOVSQB</a> (V5...<br />
                <span class="intr">_mm_cvtsepi64_epi8</span><br />
                <a href="simdimg/downconv2ffa.html?f=vpmovusqb" target="_blank" class="IL_V5">VPMOVUSQB</a> (V5...<br />
                <span class="intr">_mm_cvtusepi64_epi8</span><br />
            </td>
            <td>
                <a href="simdimg/si97b1.html?f=cvtsi2sd" target="_blank" class="IL_S2">CVTSI2SD</a> (S2# scalar only<br />
                <span class="intr">_mm_cvtsi64_sd</span><br />
                <a href="simdimg/convert9a44.html?f=vcvtqq2pd" target="_blank" class="IL_V5">VCVTQQ2PD</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtepi64_pd</span><br />
                <a href="simdimg/convertb7bf.html?f=vcvtuqq2pd" target="_blank" class="IL_V5">VCVTUQQ2PD</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtepu64_pd</span><br />

            </td>
            <td>
                <a href="simdimg/si1f9c.html?f=cvtsi2ss" target="_blank" class="IL_S1">CVTSI2SS</a> (S1# scalar only<br />
                <span class="intr">_mm_cvtsi64_ss</span><br />
                <a href="simdimg/convertd02e.html?f=vcvtqq2ps" target="_blank" class="IL_V5">VCVTQQ2PS</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtepi64_ps</span><br />
                <a href="simdimg/convert569d.html?f=vcvtuqq2ps" target="_blank" class="IL_V5">VCVTUQQ2PS</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtepu64_ps</span><br />
            </td>
            <td>
                <a href="simdimg/convertc3e1.html?f=vcvtqq2ph" target="_blank" class="IL_V5">VCVTQQ2PH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtepi64_ph</span><br />
                <a href="simdimg/convert38d6.html?f=vcvtuqq2ph" target="_blank" class="IL_V5">VCVTUQQ2PH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtepu64_ph</span><br />
            </td>
        </tr>
        <tr>
            <th>DWORD</th>
            <td>
                <a href="#tip3" target="_blank" class="IL_S2">TIP 3</a><br />
                <a href="simdimg/pmovsx51d5.html?f=pmovsxdq" target="_blank" class="IL_S41">PMOVSXDQ</a> (S4.1<br />
                <span class="intr">_mm_ cvtepi32_epi64</span><br />
                <a href="simdimg/pmovsxc50f.html?f=pmovzxdq" target="_blank" class="IL_S41">PMOVZXDQ</a> (S4.1<br />
                <span class="intr">_mm_ cvtepu32_epi64</span>
            </td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si3bf0.html?f=packssdw" target="_blank" class="IL_S2">PACKSSDW</a> (S2<br />
                <span class="intr">_mm_packs_epi32</span><br />
                <a href="simdimg/si3bf0.html?f=packssdw" target="_blank" class="IL_S41">PACKUSDW</a> (S4.1<br />
                <span class="intr">_mm_packus_epi32</span><br />
                <a href="simdimg/downconv06bf.html?f=vpmovdw" target="_blank" class="IL_V5">VPMOVDW</a> (V5...<br />
                <span class="intr">_mm_cvtepi32_epi16</span><br />
                <a href="simdimg/downconv48b4.html?f=vpmovsdw" target="_blank" class="IL_V5">VPMOVSDW</a> (V5...<br />
                <span class="intr">_mm_cvtsepi32_epi16</span><br />
                <a href="simdimg/downconv24ca.html?f=vpmovusdw" target="_blank" class="IL_V5">VPMOVUSDW</a> (V5...<br />
                <span class="intr">_mm_cvtusepi32_epi16</span><br />
            </td>
            <td>
                <a href="simdimg/downconv6c56.html?f=vpmovdb" target="_blank" class="IL_V5">VPMOVDB</a> (V5...<br />
                <span class="intr">_mm_cvtepi32_epi8</span><br />
                <a href="simdimg/downconve7a8.html?f=vpmovsdb" target="_blank" class="IL_V5">VPMOVSDB</a> (V5...<br />
                <span class="intr">_mm_cvtsepi32_epi8</span><br />
                <a href="simdimg/downconv827d.html?f=vpmovusdb" target="_blank" class="IL_V5">VPMOVUSDB</a> (V5...<br />
                <span class="intr">_mm_cvtusepi32_epi8</span><br />
            </td>
            <td>
                <a href="simdimg/convert4820.html?f=cvtdq2pd" target="_blank" class="IL_S2">CVTDQ2PD</a>* (S2<br />
                <span class="intr">_mm_cvtepi32_pd</span><br />
                <a href="simdimg/convert5fdb.html?f=vcvtudq2pd" target="_blank" class="IL_V5">VCVTUDQ2PD</a>* (V5...<br />
                <span class="intr">_mm_cvtepu32_pd</span><br />
            </td>
            <td>
                <a href="simdimg/converte372.html?f=cvtdq2ps" target="_blank" class="IL_S2">CVTDQ2PS</a>* (S2<br />
                <span class="intr">_mm_cvtepi32_ps</span><br />
                <a href="simdimg/convert77e1.html?f=vcvtudq2ps" target="_blank" class="IL_V5">VCVTUDQ2PS</a>* (V5...<br />
                <span class="intr">_mm_cvtepu32_ps</span><br />
            </td>
            <td>
                <a href="simdimg/convert073f.html?f=vcvtdq2ph" target="_blank" class="IL_V5">VCVTDQ2PH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtepi32_ph</span><br />
                <a href="simdimg/convertf14b.html?f=vcvtudq2ph" target="_blank" class="IL_V5">VCVTUDQ2PH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtepu32_ph</span><br />
            </td>
        </tr>
        <tr>
            <th>WORD</th>
            <td>
                <a href="simdimg/pmovsxcb81.html?f=pmovsxwq" target="_blank" class="IL_S41">PMOVSXWQ</a> (S4.1<br />
                <span class="intr">_mm_ cvtepi16_epi64</span><br />
                <a href="simdimg/pmovsx8a8b.html?f=pmovzxwq" target="_blank" class="IL_S41">PMOVZXWQ</a> (S4.1<br />
                <span class="intr">_mm_ cvtepu16_epi64</span>
            </td>
            <td>
                <a href="#tip3" target="_blank" class="IL_S2">TIP 3</a><br />
                <a href="simdimg/pmovsx7ce5.html?f=pmovsxwd" target="_blank" class="IL_S41">PMOVSXWD</a> (S4.1<br />
                <span class="intr">_mm_ cvtepi16_epi32</span><br />
                <a href="simdimg/pmovsxc545.html?f=pmovzxwd" target="_blank" class="IL_S41">PMOVZXWD</a> (S4.1<br />
                <span class="intr">_mm_ cvtepu16_epi32</span>
            </td>
            <td></td>
            <td>
                <a href="simdimg/si0b49.html?f=packsswb" target="_blank" class="IL_S2">PACKSSWB</a> (S2<br />
                <span class="intr">_mm_packs_epi16</span><br />
                <a href="simdimg/si0b49.html?f=packsswb" target="_blank" class="IL_S2">PACKUSWB</a> (S2<br />
                <span class="intr">_mm_packus_epi16</span><br />
                <a href="simdimg/downconv724b.html?f=vpmovwb" target="_blank" class="IL_V5">VPMOVWB</a> (V5+BW...<br />
                <span class="intr">_mm_cvtepi16_epi8</span><br />
                <a href="simdimg/downconv59ef.html?f=vpmovswb" target="_blank" class="IL_V5">VPMOVSWB</a> (V5+BW...<br />
                <span class="intr">_mm_cvtsepi16_epi8</span><br />
                <a href="simdimg/downconv7765.html?f=vpmovuswb" target="_blank" class="IL_V5">VPMOVUSWB</a> (V5+BW...<br />
                <span class="intr">_mm_cvtusepi16_epi8</span><br />
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/convertbb28.html?f=vcvtw2ph" target="_blank" class="IL_V5">VCVTW2PH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtepi16_ph</span><br />
                <a href="simdimg/convert1002.html?f=vcvtuw2ph" target="_blank" class="IL_V5">VCVTUW2PH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtepu16_ph</span><br />
            </td>
        </tr>
        <tr>
            <th>BYTE</th>
            <td>
                <a href="simdimg/pmovsx45fc.html?f=pmovsxbq" target="_blank" class="IL_S41">PMOVSXBQ</a> (S4.1<br />
                <span class="intr">_mm_ cvtepi8_epi64</span><br />
                <a href="simdimg/pmovsx09fc.html?f=pmovzxbq" target="_blank" class="IL_S41">PMOVZXBQ</a> (S4.1<br />
                <span class="intr">_mm_ cvtepu8_epi64</span>
            </td>
            <td>
                <a href="simdimg/pmovsx0301.html?f=pmovsxbd" target="_blank" class="IL_S41">PMOVSXBD</a> (S4.1<br />
                <span class="intr">_mm_ cvtepi8_epi32</span><br />
                <a href="simdimg/pmovsxc5bf.html?f=pmovzxbd" target="_blank" class="IL_S41">PMOVZXBD</a> (S4.1<br />
                <span class="intr">_mm_ cvtepu8_epi32</span>
            </td>
            <td>
                <a href="#tip3" target="_blank" class="IL_S2">TIP 3</a><br />
                <a href="simdimg/pmovsx8a0b.html?f=pmovsxbw" target="_blank" class="IL_S41">PMOVSXBW</a> (S4.1<br />
                <span class="intr">_mm_ cvtepi8_epi16</span><br />
                <a href="simdimg/pmovsx9869.html?f=pmovzxbw" target="_blank" class="IL_S41">PMOVZXBW</a> (S4.1<br />
                <span class="intr">_mm_ cvtepu8_epi16</span>
            </td>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
        </tr>
        <tr>
            <th rowspan="3">Floating-Point</th>
            <th>Double</th>
            <td>
                <a href="simdimg/sibe02.html?f=cvtsd2si" target="_blank" class="IL_S2">CVTSD2SI</a> /
                <a href="simdimg/sibe02.html?f=cvtsd2si" target="_blank" class="IL_S2">CVTTSD2SI</a> (S2# scalar only<br />
                <span class="intr">_mm_cvtsd_si64 / _mm_cvttsd_si64</span><br />

                <a href="simdimg/convert4ae4.html?f=vcvtpd2qq" target="_blank" class="IL_V5">VCVTPD2QQ</a>* /
                <a href="simdimg/convert150c.html?f=vcvttpd2qq" target="_blank" class="IL_V5">VCVTTPD2QQ</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtpd_epi64 / _mm_cvttpd_epi64</span><br />

                <a href="simdimg/convert7008.html?f=vcvtpd2uqq" target="_blank" class="IL_V5">VCVTPD2UQQ</a>* /
                <a href="simdimg/convert9dfa.html?f=vcvttpd2uqq" target="_blank" class="IL_V5">VCVTTPD2UQQ</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtpd_epu64 / _mm_cvttpd_epu64</span><br />
                right ones are with truncation
            </td>
            <td>
                <a href="simdimg/convert9315.html?f=cvtpd2dq" target="_blank" class="IL_S2">CVTPD2DQ</a>* /
                <a href="simdimg/convert86ad.html?f=cvttpd2dq" target="_blank" class="IL_S2">CVTTPD2DQ</a>* (S2<br />
                <span class="intr">_mm_cvtpd_epi32 / _mm_cvttpd_epi32</span><br />

                <a href="simdimg/convert53c7.html?f=vcvtpd2udq" target="_blank" class="IL_V5">VCVTPD2UDQ</a>* /
                <a href="simdimg/convert2d14.html?f=vcvttpd2udq" target="_blank" class="IL_V5">VCVTTPD2UDQ</a>* (V5...<br />
                <span class="intr">_mm_cvtpd_epu32 / _mm_cvttpd_epu32</span><br />
                right ones are with truncation
            </td>
            <td></td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/convert9c48.html?f=cvtpd2ps" target="_blank" class="IL_S2">CVTPD2PS</a>* (S2<br />
                <span class="intr">_mm_cvtpd_ps</span>
            </td>
            <td>
                <a href="simdimg/convert554f.html?f=vcvtpd2ph" target="_blank" class="IL_V5">VCVTPD2PH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtpd_ph</span>
            </td>
        </tr>
        <tr>
            <th>Single</th>
            <td>
                <a href="simdimg/si6188.html?f=cvtss2si" target="_blank" class="IL_S1">CVTSS2SI</a> /
                <a href="simdimg/si6188.html?f=cvtss2si" target="_blank" class="IL_S1">CVTTSS2SI</a> (S1# scalar only<br />
                <span class="intr">_mm_cvtss_si64 / _mm_cvttss_si64</span><br />

                <a href="simdimg/convertc992.html?f=vcvtps2qq" target="_blank" class="IL_V5">VCVTPS2QQ</a>* /
                <a href="simdimg/convert33f9.html?f=vcvttps2qq" target="_blank" class="IL_V5">VCVTTPS2QQ</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtps_epi64 / _mm_cvttps_epi64</span><br />

                <a href="simdimg/convert52e7.html?f=vcvtps2uqq" target="_blank" class="IL_V5">VCVTPS2UQQ</a>* /
                <a href="simdimg/convertcce7.html?f=vcvttps2uqq" target="_blank" class="IL_V5">VCVTTPS2UQQ</a>* (V5+DQ...<br />
                <span class="intr">_mm_cvtps_epu64 / _mm_cvttps_epu64</span><br />
                right ones are with truncation
            </td>
            <td>
                <a href="simdimg/convert7c37.html?f=cvtps2dq" target="_blank" class="IL_S2">CVTPS2DQ</a>* /
                <a href="simdimg/convertb792.html?f=cvttps2dq" target="_blank" class="IL_S2">CVTTPS2DQ</a>* (S2<br />
                <span class="intr">_mm_cvtps_epi32 / _mm_cvttps_epi32</span><br />

                <a href="simdimg/convertd022.html?f=vcvtps2udq" target="_blank" class="IL_V5">VCVTPS2UDQ</a>* /
                <a href="simdimg/converta253.html?f=vcvttps2udq" target="_blank" class="IL_V5">VCVTTPS2UDQ</a>* (V5...<br />
                <span class="intr">_mm_cvtps_epu32 / _mm_cvttps_epu32</span><br />
                right ones are with truncation
            </td>
            <td>&nbsp;</td>
            <td></td>
            <td>
                <a href="simdimg/convert3069.html?f=cvtps2pd" target="_blank" class="IL_S2">CVTPS2PD</a>* (S2<br />
                <span class="intr">_mm_cvtps_pd</span>
            </td>
            <td></td>
            <td>
                <a href="simdimg/sib845.html?f=vcvtps2ph" target="_blank" class="IL_V1">VCVTPS2PH</a> (F16C<br />
                <span class="intr">_mm_cvtps_ph</span><br />
                <a href="simdimg/convert0d6a.html?f=vcvtps2phx" target="_blank" class="IL_V5">VCVTPS2PHX</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtxps_ph</span><br />
            </td>
        </tr>
        <tr>
            <th>Half</th>
            <td>
                <a href="simdimg/converte0da.html?f=vcvtph2qq" target="_blank" class="IL_V5">VCVTPH2QQ </a>* / 
                <a href="simdimg/convert97c7.html?f=vcvttph2qq" target="_blank" class="IL_V5">VCVTTPH2QQ</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtph_epi64 / _mm_cvttph_epi64</span><br />
                <a href="simdimg/convert81c4.html?f=vcvtph2uqq" target="_blank" class="IL_V5">VCVTPH2UQQ</a>* /
                <a href="simdimg/convert5209.html?f=vcvttph2uqq" target="_blank" class="IL_V5">VCVTTPH2UQQ</a>*(V5+FP16...<br />
                <span class="intr">_mm_cvtph_epu64 / _mm_cvttph_epu64</span><br />
                right ones are with truncation
            </td>
            <td>
                <a href="simdimg/convert3777.html?f=vcvtph2dq" target="_blank" class="IL_V5">VCVTPH2DQ</a>* / 
                <a href="simdimg/convert317b.html?f=vcvttph2dq" target="_blank" class="IL_V5">VCVTTPH2DQ</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtph_epi32</span>* /
                <span class="intr">_mm_cvttph_epi32</span><br />
                <a href="simdimg/convert1cfb.html?f=vcvtph2udq" target="_blank" class="IL_V5">VCVTPH2UDQ</a>* /
                <a href="simdimg/convert52de.html?f=vcvttph2udq" target="_blank" class="IL_V5">VCVTTPH2UDQ</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtph_epu32 / _mm_cvttph_epu32</span><br />
                right ones are with truncation
            </td>
            <td>
                <a href="simdimg/convertb1ec.html?f=vcvtph2w" target="_blank" class="IL_V5">VCVTPH2W</a>* /
                <a href="simdimg/convertd835.html?f=vcvttph2w" target="_blank" class="IL_V5">VCVTTPH2W</a>*(V5+FP16...<br />
                <span class="intr">_mm_cvtph_epi16 / _mm_cvttph_epi16</span><br />
                <a href="simdimg/convert7281.html?f=vcvtph2uw" target="_blank" class="IL_V5">VCVTPH2UW</a>* / 
                <a href="simdimg/convertd835.html?f=vcvttph2w" target="_blank" class="IL_V5">VCVTTPH2UW</a>*(V5+FP16...<br />
                <span class="intr">_mm_cvtph_epu16 / _mm_cvttph_epu16</span><br />
                right ones are with truncation
            </td>
            <td></td>
            <td>
                <a href="simdimg/convert5d96.html?f=vcvtph2pd" target="_blank" class="IL_V5">VCVTPH2PD</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtph_pd</span>
            </td>
            <td>
                <a href="simdimg/convert2a7f.html?f=vcvtph2ps" target="_blank" class="IL_V1">VCVTPH2PS</a> (F16C<br />
                <span class="intr">_mm_cvtph_ps</span><br />
                <a href="simdimg/convert1c20.html?f=vcvtph2psx" target="_blank" class="IL_V5">VCVTPH2PSX</a>* (V5+FP16...<br />
                <span class="intr">_mm_cvtxph_ps</span>
            </td>
            <td></td>
        </tr>

    </table>
    <p>&nbsp;</p>
    <h2>Arithmetic Operations</h2>



    <table>
        <tr>
            <th rowspan="2">&nbsp;</th>
            <th colspan="4">Integer</th>
            <th colspan="3">Floating-Point</th>
        </tr>
        <tr>
            <th>QWORD</th>
            <th>DWORD</th>
            <th>WORD</th>
            <th>BYTE</th>
            <th>Double</th>
            <th>Single</th>
            <th>Half</th>
        </tr>
        <tr>
            <th>add</th>
            <td>
                <a href="simdimg/binop5d2e.html?f=paddq" target="_blank" class="IL_S2">PADDQ</a> (S2<br />
                <span class="intr">_mm_add_epi64</span>
            </td>
            <td>
                <a href="simdimg/binop0dc7.html?f=paddd" target="_blank" class="IL_S2">PADDD</a> (S2<br />
                <span class="intr">_mm_add_epi32</span>
            </td>
            <td>
                <a href="simdimg/binop9d83.html?f=paddw" target="_blank" class="IL_S2">PADDW</a> (S2<br />
                <span class="intr">_mm_add_epi16</span><br />
                <a href="simdimg/binop2b79.html?f=paddsw" target="_blank" class="IL_S2">PADDSW</a> (S2<br />
                <span class="intr">_mm_adds_epi16</span><br />
                <a href="simdimg/binop79f8.html?f=paddusw" target="_blank" class="IL_S2">PADDUSW</a> (S2<br />
                <span class="intr">_mm_adds_epu16</span>
            </td>
            <td>
                <a href="simdimg/binop9796.html?f=paddb" target="_blank" class="IL_S2">PADDB</a> (S2<br />
                <span class="intr">_mm_add_epi8</span><br />
                <a href="simdimg/binop1e3b.html?f=paddsb" target="_blank" class="IL_S2">PADDSB</a> (S2<br />
                <span class="intr">_mm_adds_epi8</span><br />
                <a href="simdimg/binop76ae.html?f=paddusb" target="_blank" class="IL_S2">PADDUSB</a> (S2<br />
                <span class="intr">_mm_adds_epu8</span>
            </td>
            <td>
                <a href="simdimg/binop9dce.html?f=addpd" target="_blank" class="IL_S2">ADDPD</a>* (S2<br />
                <span class="intr">_mm_add_pd</span>
            </td>
            <td>
                <a href="simdimg/binop1c03.html?f=addps" target="_blank" class="IL_S1">ADDPS</a>* (S1<br />
                <span class="intr">_mm_add_ps</span>
            </td>
            <td>
                <a href="simdimg/binopv5b255.html?f=vaddph" target="_blank" class="IL_V5">VADDPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_add_ph</span>
            </td>
        </tr>
        <tr>
            <th>sub</th>
            <td>
                <a href="simdimg/binopaa79.html?f=psubq" target="_blank" class="IL_S2">PSUBQ</a> (S2<br />
                <span class="intr">_mm_sub_epi64</span>
            </td>
            <td>
                <a href="simdimg/binop0044.html?f=psubd" target="_blank" class="IL_S2">PSUBD</a> (S2<br />
                <span class="intr">_mm_sub_epi32</span>
            </td>
            <td>
                <a href="simdimg/binop2802.html?f=psubw" target="_blank" class="IL_S2">PSUBW</a> (S2<br />
                <span class="intr">_mm_sub_epi16</span><br />
                <a href="simdimg/binopc841.html?f=psubsw" target="_blank" class="IL_S2">PSUBSW</a> (S2<br />
                <span class="intr">_mm_subs_epi16</span><br />
                <a href="simdimg/binopb049.html?f=psubusw" target="_blank" class="IL_S2">PSUBUSW</a> (S2<br />
                <span class="intr">_mm_subs_epu16</span>
            </td>
            <td>
                <a href="simdimg/binop019c.html?f=psubb" target="_blank" class="IL_S2">PSUBB</a> (S2<br />
                <span class="intr">_mm_sub_epi8</span><br />
                <a href="simdimg/binop1ceb.html?f=psubsb" target="_blank" class="IL_S2">PSUBSB</a> (S2<br />
                <span class="intr">_mm_subs_epi8</span><br />
                <a href="simdimg/binop84c8.html?f=psubusb" target="_blank" class="IL_S2">PSUBUSB</a> (S2<br />
                <span class="intr">_mm_subs_epu8</span>
            </td>
            <td>
                <a href="simdimg/binop6997.html?f=subpd" target="_blank" class="IL_S2">SUBPD</a>* (S2<br />
                <span class="intr">_mm_sub_pd</span>
            </td>
            <td>
                <a href="simdimg/binop046b.html?f=subps" target="_blank" class="IL_S1">SUBPS</a>* (S1<br />
                <span class="intr">_mm_sub_ps</span>
            </td>
            <td>
                <a href="simdimg/binopv51296.html?f=vsubph" target="_blank" class="IL_V5">VSUBPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_sub_ph</span>
            </td>
        </tr>
        <tr>
            <th>mul</th>
            <td>
                <a href="simdimg/binopv5e6fc.html?f=vpmullq" target="_blank" class="IL_V5">VPMULLQ</a> (V5+DQ...<br />
                <span class="intr">_mm_mullo_epi64</span>
            </td>
            <td>
                <a href="simdimg/sia4ae.html?f=pmuldq" target="_blank" class="IL_S41">PMULDQ</a> (S4.1<br />
                <span class="intr">_mm_mul_epi32</span> <br />
                <a href="simdimg/sia4ae.html?f=pmuldq" target="_blank" class="IL_S2">PMULUDQ</a> (S2<br />
                <span class="intr">_mm_mul_epu32</span><br />
                <a href="simdimg/binopb677.html?f=pmulld" target="_blank" class="IL_S41">PMULLD</a> (S4.1<br />
                <span class="intr">_mm_mullo_epi32</span>
            </td>
            <td>
                <a href="simdimg/binopd3f7.html?f=pmulhw" target="_blank" class="IL_S2">PMULHW</a> (S2<br />
                <span class="intr">_mm_mulhi_epi16</span><br />
                <a href="simdimg/binop5b4c.html?f=pmulhuw" target="_blank" class="IL_S2">PMULHUW</a> (S2<br />
                <span class="intr">_mm_mulhi_epu16</span> <br />
                <a href="simdimg/binop6ea2.html?f=pmullw" target="_blank" class="IL_S2">PMULLW</a> (S2<br />
                <span class="intr">_mm_mullo_epi16</span><br />
            </td>
            <td></td>
            <td>
                <a href="simdimg/binop81e4.html?f=mulpd" target="_blank" class="IL_S2">MULPD</a>* (S2<br />
                <span class="intr">_mm_mul_pd</span>
            </td>
            <td>
                <a href="simdimg/binopaa1b.html?f=mulps" target="_blank" class="IL_S1">MULPS</a>* (S1<br />
                <span class="intr">_mm_mul_ps</span>
            </td>
            <td>
                <a href="simdimg/binopv5ac7c.html?f=vmulph" target="_blank" class="IL_V5">VMULPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_mul_ph</span>
            </td>
        </tr>
        <tr>
            <th>div</th>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/binopbb53.html?f=divpd" target="_blank" class="IL_S2">DIVPD</a>* (S2<br />
                <span class="intr">_mm_div_pd</span>
            </td>
            <td>
                <a href="simdimg/binopd183.html?f=divps" target="_blank" class="IL_S1">DIVPS</a>* (S1<br />
                <span class="intr">_mm_div_ps</span>
            </td>
            <td>
                <a href="simdimg/binopv5eac7.html?f=vdivph" target="_blank" class="IL_V5">VDIVPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_div_ph</span>
            </td>
        </tr>
        <tr>
            <th>reciprocal</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/unopv57e6e.html?f=vrcp14pd" target="_blank" class="IL_V5">VRCP14PD</a>* (V5...<br />
                <span class="intr">_mm_rcp14_pd</span><br />
                <!--
                <a href="simdimg/unopv5.php?f=vrcp28pd" target="_blank" class="IL_V5">VRCP28PD</a>* (V5+ER<br />
                <span class="intr">_mm512_rcp28_pd</span>-->
            </td>
            <td>
                <a href="simdimg/unop56dd.html?f=rcpps" target="_blank" class="IL_S1">RCPPS</a>* (S1<br />
                <span class="intr">_mm_rcp_ps</span><br />
                <a href="simdimg/unopv55d55.html?f=vrcp14ps" target="_blank" class="IL_V5">VRCP14PS</a>* (V5...<br />
                <span class="intr">_mm_rcp14_ps</span><br /><!--
                <a href="simdimg/unopv5.php?f=vrcp28ps" target="_blank" class="IL_V5">VRCP28PS</a>* (V5+ER<br />
                <span class="intr">_mm512_rcp28_ps</span>-->
            </td>
            <td>
                <a href="simdimg/unopv5b606.html?f=vrcpph" target="_blank" class="IL_V5">VRCPPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_rcp_ph</span>
            </td>
        </tr>
        <tr>
            <th>square root</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/unop5a93.html?f=sqrtpd" target="_blank" class="IL_S2">SQRTPD</a>* (S2<br />
                <span class="intr">_mm_sqrt_pd</span>
            </td>
            <td>
                <a href="simdimg/unop8fe3.html?f=sqrtps" target="_blank" class="IL_S1">SQRTPS</a>* (S1<br />
                <span class="intr">_mm_sqrt_ps</span>
            </td>
            <td>
                <a href="simdimg/unopv5b841.html?f=vsqrtph" target="_blank" class="IL_V5">VSQRTPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_sqrt_ph</span>
            </td>
        </tr>
        <tr>
            <th>reciprocal of square root</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/unopv5afa0.html?f=vrsqrt14pd" target="_blank" class="IL_V5">VRSQRT14PD</a>* (V5...<br />
                <span class="intr">_mm_rsqrt14_pd</span><br /><!--
                <a href="simdimg/unopv5.php?f=vrsqrt28pd" target="_blank" class="IL_V5">VRSQRT28PD</a>* (V5+ER<br />
                <span class="intr">_mm512_rsqrt28_pd</span><br />-->

            </td>
            <td>
                <a href="simdimg/unop6688.html?f=rsqrtps" target="_blank" class="IL_S1">RSQRTPS</a>* (S1<br />
                <span class="intr">_mm_rsqrt_ps</span><br />
                <a href="simdimg/unopv5a6cc.html?f=vrsqrt14ps" target="_blank" class="IL_V5">VRSQRT14PS</a>* (V5...<br />
                <span class="intr">_mm_rsqrt14_ps</span><br /><!--
                <a href="simdimg/unopv5.php?f=vrsqrt28ps" target="_blank" class="IL_V5">VRSQRT28PS</a>* (V5+ER<br />
                <span class="intr">_mm_rsqrt28_ps</span><br />-->
            </td>
            <td>
                <a href="simdimg/unopv52c1c.html?f=vrsqrtph" target="_blank" class="IL_V5">VRSQRTPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_rsqrt_ph</span><br />
            </td>
        </tr>
        <!--
        <tr>
            <th>power of two</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/unopv5.php?f=vexp2pd" target="_blank" class="IL_V5">VEXP2PD</a>* (V5+ER<br />
                <span class="intr">_mm512_exp2a23_roundpd</span><br />
            </td>
            <td>
                <a href="simdimg/unopv5.php?f=vexp2ps" target="_blank" class="IL_V5">VEXP2PS</a>* (V5+ER<br />
                <span class="intr">_mm512_exp2a23_round_ps</span>
            </td>
            <td>&nbsp;</td>
        </tr>-->
        <tr>
            <th>multiply nth power of 2</th>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/binopv526a8.html?f=vscalefpd" target="_blank" class="IL_V5">VSCALEFPD</a>* (V5...<br />
                <span class="intr">_mm_scalef_pd</span><br />
            </td>
            <td>
                <a href="simdimg/binopv58a4c.html?f=vscalefps" target="_blank" class="IL_V5">VSCALEFPS</a>* (V5...<br />
                <span class="intr">_mm_scalef_ps</span><br />
            </td>
            <td>
                <a href="simdimg/binopv5739d.html?f=vscalefph" target="_blank" class="IL_V5">VSCALEFPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_scalef_ph</span><br />
            </td>
        </tr>
        <tr>
            <th>max</th>
            <td>
                <a href="#tip8" target="_blank" class="IL_S42">TIP 8</a><br />
                <a href="simdimg/binopv5e493.html?f=vpmaxsq" target="_blank" class="IL_V5">VPMAXSQ</a> (V5...<br />
                <span class="intr">_mm_max_epi64</span><br />
                <a href="simdimg/binopv5ab72.html?f=vpmaxuq" target="_blank" class="IL_V5">VPMAXUQ</a> (V5...<br />
                <span class="intr">_mm_max_epu64</span>
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S2">TIP 8</a><br />
                <a href="simdimg/binopf3ff.html?f=pmaxsd" target="_blank" class="IL_S41">PMAXSD</a> (S4.1<br />
                <span class="intr">_mm_max_epi32</span><br />
                <a href="simdimg/binop0adc.html?f=pmaxud" target="_blank" class="IL_S41">PMAXUD</a> (S4.1<br />
                <span class="intr">_mm_max_epu32</span>
            </td>
            <td>
                <a href="simdimg/binopbd1b.html?f=pmaxsw" target="_blank" class="IL_S2">PMAXSW</a> (S2<br />
                <span class="intr">_mm_max_epi16</span><br />
                <a href="simdimg/binop1a57.html?f=pmaxuw" target="_blank" class="IL_S41">PMAXUW</a> (S4.1<br />
                <span class="intr">_mm_max_epu16</span>
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S2">TIP 8</a><br />
                <a href="simdimg/binop26c5.html?f=pmaxsb" target="_blank" class="IL_S41">PMAXSB</a> (S4.1<br />
                <span class="intr">_mm_max_epi8</span><br />
                <a href="simdimg/binop9453.html?f=pmaxub" target="_blank" class="IL_S2">PMAXUB</a> (S2<br />
                <span class="intr">_mm_max_epu8</span>
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S2">TIP 8</a><br />
                <a href="simdimg/binop84a1.html?f=maxpd" target="_blank" class="IL_S2">MAXPD</a>* (S2<br />
                <span class="intr">_mm_max_pd</span>
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S1">TIP 8</a><br />
                <a href="simdimg/binopaabb.html?f=maxps" target="_blank" class="IL_S1">MAXPS</a>* (S1<br />
                <span class="intr">_mm_max_ps</span>
            </td>
            <td>
                <a href="simdimg/binopv5aee5.html?f=vmaxph" target="_blank" class="IL_V5">VMAXPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_max_ph</span>
            </td>
        </tr>
        <tr>
            <th>min</th>
            <td>
                <a href="#tip8" target="_blank" class="IL_S42">TIP 8</a><br />
                <a href="simdimg/binopv5505c.html?f=vpminsq" target="_blank" class="IL_V5">VPMINSQ</a> (V5...<br />
                <span class="intr">_mm_min_epi64</span><br />
                <a href="simdimg/binopv59d08.html?f=vpminuq" target="_blank" class="IL_V5">VPMINUQ</a> (V5...<br />
                <span class="intr">_mm_min_epu64</span>
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S2">TIP 8</a><br />
                <a href="simdimg/binop21da.html?f=pminsd" target="_blank" class="IL_S41">PMINSD</a> (S4.1<br />
                <span class="intr">_mm_min_epi32</span><br />
                <a href="simdimg/binopb5a6.html?f=pminud" target="_blank" class="IL_S41">PMINUD</a> (S4.1<br />
                <span class="intr">_mm_min_epu32</span>
            </td>
            <td>
                <a href="simdimg/binopb7a5.html?f=pminsw" target="_blank" class="IL_S2">PMINSW</a> (S2<br />
                <span class="intr">_mm_min_epi16</span><br />
                <a href="simdimg/binopb708.html?f=pminuw" target="_blank" class="IL_S41">PMINUW</a> (S4.1<br />
                <span class="intr">_mm_min_epu16</span><br />
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S2">TIP 8</a><br />
                <a href="simdimg/binopeb78.html?f=pminsb" target="_blank" class="IL_S41">PMINSB</a> (S4.1<br />
                <span class="intr">_mm_min_epi8</span><br />
                <a href="simdimg/binopc16f.html?f=pminub" target="_blank" class="IL_S2">PMINUB</a> (S2<br />
                <span class="intr">_mm_min_epu8</span>
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S2">TIP 8</a><br />
                <a href="simdimg/binop55c9.html?f=minpd" target="_blank" class="IL_S2">MINPD</a>* (S2<br />
                <span class="intr">_mm_min_pd</span>
            </td>
            <td>
                <a href="#tip8" target="_blank" class="IL_S1">TIP 8</a><br />
                <a href="simdimg/binop6b23.html?f=minps" target="_blank" class="IL_S1">MINPS</a>* (S1<br />
                <span class="intr">_mm_min_ps</span>
            </td>
            <td>
                <a href="simdimg/binopv5ce1e.html?f=vminph" target="_blank" class="IL_V5">VMINPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_min_ph</span>
            </td>
        </tr>
        <tr>
            <th>average</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/binopf1f3.html?f=pavgw" target="_blank" class="IL_S2">PAVGW</a> (S2<br />
                <span class="intr">_mm_avg_epu16</span>
            </td>
            <td>
                <a href="simdimg/binop4838.html?f=pavgb" target="_blank" class="IL_S2">PAVGB</a> (S2<br />
                <span class="intr">_mm_avg_epu8</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>absolute</th>
            <td>
                <a href="#tip4" target="_blank" class="IL_S42">TIP 4</a><br />
                <a href="simdimg/unopv536b0.html?f=vpabsq" target="_blank" class="IL_V5">VPABSQ</a> (V5...<br />
                <span class="intr">_mm_abs_epi64</span>
            </td>
            <td>
                <a href="#tip4" target="_blank" class="IL_S2">TIP 4</a><br />
                <a href="simdimg/unop6376.html?f=pabsd" target="_blank" class="IL_SS3">PABSD</a> (SS3<br />
                <span class="intr">_mm_abs_epi32</span>
            </td>
            <td>
                <a href="#tip4" target="_blank" class="IL_S2">TIP 4</a><br />
                <a href="simdimg/unop7cf3.html?f=pabsw" target="_blank" class="IL_SS3">PABSW</a> (SS3<br />
                <span class="intr">_mm_abs_epi16</span>
            </td>
            <td>
                <a href="#tip4" target="_blank" class="IL_S2">TIP 4</a><br />
                <a href="simdimg/unop5481.html?f=pabsb" target="_blank" class="IL_SS3">PABSB</a> (SS3<br />
                <span class="intr">_mm_abs_epi8</span>
            </td>
            <td><a href="#tip5" target="_blank" class="IL_S2">TIP 5</a></td>
            <td><a href="#tip5" target="_blank" class="IL_S1">TIP 5</a></td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>sign operation</th>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/binop14b5.html?f=psignd" target="_blank" class="IL_SS3">PSIGND</a> (SS3<br />
                <span class="intr">_mm_sign_epi32</span>
            </td>
            <td>
                <a href="simdimg/binop8d4e.html?f=psignw" target="_blank" class="IL_SS3">PSIGNW</a> (SS3<br />
                <span class="intr">_mm_sign_epi16</span>
            </td>
            <td>
                <a href="simdimg/binopbc98.html?f=psignb" target="_blank" class="IL_SS3">PSIGNB</a> (SS3<br />
                <span class="intr">_mm_sign_epi8</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>population count</th>
            <td>
                <a href="simdimg/unopv50fbf.html?f=vpopcntq" target="_blank" class="IL_V5">VPOPCNTQ</a> (V5+VPOPCNTDQ...<br />
                <span class="intr">_mm_popcnt_epi64</span>
            </td>
            <td>
                <a href="simdimg/unopv5321b.html?f=vpopcntd" target="_blank" class="IL_V5">VPOPCNTD</a> (V5+VPOPCNTDQ...<br />
                <span class="intr">_mm_popcnt_epi32</span>
            </td>
            <td>
                <a href="simdimg/unopv56079.html?f=vpopcntw" target="_blank" class="IL_V5">VPOPCNTW</a> (V5+BITALG...<br />
                <span class="intr">_mm_popcnt_epi16</span>
            </td>
            <td>
                <a href="simdimg/unopv5afbf.html?f=vpopcntb" target="_blank" class="IL_V5">VPOPCNTB</a> (V5+BITALG...<br />
                <span class="intr">_mm_popcnt_epi8</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>round</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si41ee.html?&amp;f=roundpd" target="_blank" class="IL_S41">ROUNDPD</a>* (S4.1<br />
                <span class="intr">
                    _mm_round_pd<br />
                    _mm_floor_pd<br />
                    _mm_ceil_pd
                </span><br />
                <a href="simdimg/unopv546f7.html?&amp;f=vrndscalepd" target="_blank" class="IL_V5">VRNDSCALEPD</a>* (V5...<br />
                <span class="intr">_mm_roundscale_pd</span><br />
            </td>
            <td>
                <a href="simdimg/sibca3.html?&amp;f=roundps" target="_blank" class="IL_S41">ROUNDPS</a>* (S4.1<br />
                <span class="intr">
                    _mm_round_ps<br />
                    _mm_floor_ps<br />
                    _mm_ceil_ps
                </span><br />
                <a href="simdimg/unopv5c8ba.html?&amp;f=vrndscaleps" target="_blank" class="IL_V5">VRNDSCALEPS</a>* (V5...<br />
                <span class="intr">_mm_roundscale_ps</span><br />
            </td>
            <td>
                <a href="simdimg/unopv5ce8e.html?&amp;f=vrndscaleph" target="_blank" class="IL_V5">VRNDSCALEPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_roundscale_ph</span><br />
            </td>
        </tr>
        <tr>
            <th>difference from rounded value</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/unopv5b5f8.html?&amp;f=vreducepd" target="_blank" class="IL_V5">VREDUCEPD</a>* (V5+DQ...<br />
                <span class="intr">_mm_reduce_pd</span><br />
            </td>
            <td>
                <a href="simdimg/unopv5cead.html?&amp;f=vreduceps" target="_blank" class="IL_V5">VREDUCEPS</a>* (V5+DQ...<br />
                <span class="intr">_mm_reduce_ps</span><br />
            </td>
            <td>
                <a href="simdimg/unopv5f10a.html?&amp;f=vreduceph" target="_blank" class="IL_V5">VREDUCEPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_reduce_ph</span><br />
            </td>
        </tr>
        <tr>
            <th>add / sub</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si1dc8.html?f=addsubpd" target="_blank" class="IL_S3">ADDSUBPD</a> (S3<br />
                <span class="intr">_mm_addsub_pd</span>
            </td>
            <td>
                <a href="simdimg/si2cae.html?f=addsubps" target="_blank" class="IL_S3">ADDSUBPS</a> (S3<br />
                <span class="intr">_mm_addsub_ps</span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>horizontal add</th>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/sic170.html?f=phaddd" target="_blank" class="IL_SS3">PHADDD</a> (SS3<br />
                <span class="intr">_mm_hadd_epi32</span>
            </td>
            <td>
                <a href="simdimg/sic6dc.html?f=phaddw" target="_blank" class="IL_SS3">PHADDW</a> (SS3<br />
                <span class="intr">_mm_hadd_epi16</span><br />
                <a href="simdimg/sic6dc.html?f=phaddw" target="_blank" class="IL_SS3">PHADDSW</a> (SS3<br />
                <span class="intr">_mm_hadds_epi16</span>
            </td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/siab50.html?f=haddpd" target="_blank" class="IL_S3">HADDPD</a> (S3<br />
                <span class="intr">_mm_hadd_pd</span>
            </td>
            <td>
                <a href="simdimg/si8a8c.html?f=haddps" target="_blank" class="IL_S3">HADDPS</a> (S3<br />
                <span class="intr">_mm_hadd_ps</span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>horizontal sub</th>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/sif773.html?f=phsubd" target="_blank" class="IL_SS3">PHSUBD</a> (SS3<br />
                <span class="intr">_mm_hsub_epi32</span>
            </td>
            <td>
                <a href="simdimg/si25b4.html?f=phsubw" target="_blank" class="IL_SS3">PHSUBW</a> (SS3<br />
                <span class="intr">_mm_hsub_epi16</span><br />
                <a href="simdimg/si25b4.html?f=phsubw" target="_blank" class="IL_SS3">PHSUBSW</a> (SS3<br />
                <span class="intr">_mm_hsubs_epi16</span>
            </td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/si8c84.html?f=hsubpd" target="_blank" class="IL_S3">HSUBPD</a> (S3<br />
                <span class="intr">_mm_hsub_pd</span>
            </td>
            <td>
                <a href="simdimg/si5d01.html?f=hsubps" target="_blank" class="IL_S3">HSUBPS</a> (S3<br />
                <span class="intr">_mm_hsub_ps</span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>dot product /<br />multiply and add</th>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/si0c87.html?f=pmaddwd" target="_blank" class="IL_S2">PMADDWD</a> (S2<br />
                <span class="intr">_mm_madd_epi16</span><br />
                <a href="simdimg/si53a7.html?f=vpdpwssd" target="_blank" class="IL">VPDPWSSD</a> (AVX_VNNI<br />
                <span class="intr">_mm_dpwssd_avx_epi32</span><br />
                <a href="simdimg/si53a7.html?f=vpdpwssd" target="_blank" class="IL_V5">VPDPWSSD</a> (V5+VNNI...<br />
                <span class="intr">_mm_dpwssd_epi32</span><br />
                <a href="simdimg/si53a7.html?f=vpdpwssd" target="_blank" class="IL">VPDPWSSDS</a> (AVX_VNNI<br />
                <span class="intr">_mm_dpwssds_avx_epi32</span><br />
                <a href="simdimg/si53a7.html?f=vpdpwssd" target="_blank" class="IL_V5">VPDPWSSDS</a> (V5+VNNI...<br />
                <span class="intr">_mm_dpwssds_epi32</span><br />
            </td>
            <td>
                <a href="simdimg/sib0c6.html?f=pmaddubsw" target="_blank" class="IL_SS3">PMADDUBSW</a> (SS3<br />
                <span class="intr">_mm_maddubs_epi16</span><br />
                <a href="simdimg/siea46.html?f=vpdpbusd" target="_blank" class="IL">VPDPBUSD</a> (AVX_VNNI<br />
                <span class="intr">_mm_dpbusd_avx_epi32</span><br />
                <a href="simdimg/siea46.html?f=vpdpbusd" target="_blank" class="IL_V5">VPDPBUSD</a> (V5+VNNI...<br />
                <span class="intr">_mm_dpbusd_epi32</span><br />
                <a href="simdimg/siea46.html?f=vpdpbusd" target="_blank" class="IL">VPDPBUSDS</a> (AVX_VNNI<br />
                <span class="intr">_mm_dpbusds_avx_epi32</span><br />
                <a href="simdimg/siea46.html?f=vpdpbusd" target="_blank" class="IL_V5">VPDPBUSDS</a> (V5+VNNI...<br />
                <span class="intr">_mm_dpbusds_epi32</span><br />
            </td>
            <td>
                <a href="simdimg/sifd8d.html?f=dppd" target="_blank" class="IL_S41">DPPD</a> (S4.1<br />
                <span class="intr">_mm_dp_pd</span>
            </td>
            <td>
                <a href="simdimg/si5d6d.html?f=dpps" target="_blank" class="IL_S41">DPPS</a> (S4.1<br />
                <span class="intr">_mm_dp_ps</span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>fused multiply and add / sub</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/vfmaddff24.html?f=pd" target="_blank" class="IL">VFMADDxxxPD</a>*
                (FMA<br />
                <span class="intr">_mm_fmadd_pd</span><br />
                <a href="simdimg/vfmaddff24.html?f=pd" target="_blank" class="IL">VFMSUBxxxPD</a>*
                (FMA<br />
                <span class="intr">_mm_fmsub_pd</span><br />
                <a href="simdimg/vfmaddff24.html?f=pd" target="_blank" class="IL">VFMADDSUBxxxPD</a>
                (FMA<br />
                <span class="intr">_mm_fmaddsub_pd</span><br />
                <a href="simdimg/vfmaddff24.html?f=pd" target="_blank" class="IL">VFMSUBADDxxxPD</a>
                (FMA<br />
                <span class="intr">_mm_fmsubadd_pd</span><br />
                <a href="simdimg/vfmaddff24.html?f=pd" target="_blank" class="IL">VFNMADDxxxPD</a>*
                (FMA<br />
                <span class="intr">_mm_fnmadd_pd</span><br />
                <a href="simdimg/vfmaddff24.html?f=pd" target="_blank" class="IL">VFNMSUBxxxPD</a>*
                (FMA<br />
                <span class="intr">_mm_fnmsub_pd</span><br />
                xxx=132/213/231<br />
            </td>
            <td>
                <a href="simdimg/vfmadd6174.html?f=ps" target="_blank" class="IL">VFMADDxxxPS</a>*
                (FMA<br />
                <span class="intr">_mm_fmadd_ps</span><br />
                <a href="simdimg/vfmadd6174.html?f=ps" target="_blank" class="IL">VFMSUBxxxPS</a>*
                (FMA<br />
                <span class="intr">_mm_fmsub_ps</span><br />
                <a href="simdimg/vfmadd6174.html?f=ps" target="_blank" class="IL">VFMADDSUBxxxPS</a>
                (FMA<br />
                <span class="intr">_mm_fmaddsub_ps</span><br />
                <a href="simdimg/vfmadd6174.html?f=ps" target="_blank" class="IL">VFMSUBADDxxxPS</a>
                (FMA<br />
                <span class="intr">_mm_fmsubadd_ps</span><br />
                <a href="simdimg/vfmadd6174.html?f=ps" target="_blank" class="IL">VFNMADDxxxPS</a>*
                (FMA<br />
                <span class="intr">_mm_fnmadd_ps</span><br />
                <a href="simdimg/vfmadd6174.html?f=ps" target="_blank" class="IL">VFNMSUBxxxPS</a>*
                (FMA<br />
                <span class="intr">_mm_fnmsub_ps</span><br />
                xxx=132/213/231
            </td>
            <td>
                <a href="simdimg/vfmadd6e59.html?f=ph" target="_blank" class="IL_V5">VFMADDxxxPH</a>*
                (V5+FP16...<br />
                <span class="intr">_mm_fmadd_ph</span><br />
                <a href="simdimg/vfmadd6e59.html?f=ph" target="_blank" class="IL_V5">VFMSUBxxxPH</a>*
                (V5+FP16...<br />
                <span class="intr">_mm_fmsub_ph</span><br />
                <a href="simdimg/vfmadd6e59.html?f=ph" target="_blank" class="IL_V5">VFMADDSUBxxxPH</a>
                (V5+FP16...<br />
                <span class="intr">_mm_fmaddsub_ph</span><br />
                <a href="simdimg/vfmadd6e59.html?f=ph" target="_blank" class="IL_V5">VFMSUBADDxxxPH</a>
                (V5+FP16...<br />
                <span class="intr">_mm_fmsubadd_ph</span><br />
                <a href="simdimg/vfmadd6e59.html?f=ph" target="_blank" class="IL_V5">VFNMADDxxxPH</a>*
                (V5+FP16...<br />
                <span class="intr">_mm_fnmadd_ph</span><br />
                <a href="simdimg/vfmadd6e59.html?f=ph" target="_blank" class="IL_V5">VFNMSUBxxxPH</a>*
                (V5+FP16...<br />
                <span class="intr">_mm_fnmsub_ph</span><br />
                xxx=132/213/231<br />
            </td>
        </tr>
    </table>



    <p>&nbsp;</p>
    <h2>Compare</h2>



    <table>
        <tr>
            <th rowspan="2">&nbsp;</th>
            <th colspan="4">Integer</th>
        </tr>
        <tr>
            <th>QWORD</th>
            <th>DWORD</th>
            <th>WORD</th>
            <th>BYTE</th>
        </tr>
        <tr>
            <th>compare for ==</th>
            <td>
                <a href="simdimg/pcmp4649.html?f=pcmpeqq" target="_blank" class="IL_S41">PCMPEQQ</a> (S4.1<br />
                <span class="intr">_mm_cmpeq_epi64</span><br />
                <span class="intr_V5">_mm_cmpeq_epi64_mask (V5...</span><br />
                <a href="simdimg/pcmpv5e0f7.html?f=vpcmpequq" target="_blank" class="IL_V5">VPCMPUQ (0)</a> (V5...<br />
                <span class="intr">_mm_cmpeq_epu64_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmp5c1f.html?f=pcmpeqd" target="_blank" class="IL_S2">PCMPEQD</a> (S2<br />
                <span class="intr">_mm_cmpeq_epi32</span><br />
                <span class="intr_V5">_mm_cmpeq_epi32_mask (V5...</span><br />
                <a href="simdimg/pcmpv5d0cf.html?f=vpcmpequd" target="_blank" class="IL_V5">VPCMPUD (0)</a> (V5...<br />
                <span class="intr">_mm_cmpeq_epu32_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpc7f0.html?f=pcmpeqw" target="_blank" class="IL_S2">PCMPEQW</a> (S2<br />
                <span class="intr">_mm_cmpeq_epi16</span><br />
                <span class="intr_V5">_mm_cmpeq_epi16_mask (V5+BW...</span><br />
                <a href="simdimg/pcmpv53a8f.html?f=vpcmpequw" target="_blank" class="IL_V5">VPCMPUW (0)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpeq_epu16_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpbef7.html?f=pcmpeqb" target="_blank" class="IL_S2">PCMPEQB</a> (S2<br />
                <span class="intr">_mm_cmpeq_epi8</span><br />
                <span class="intr_V5">_mm_cmpeq_epi8_mask (V5+BW...</span><br />
                <a href="simdimg/pcmpv547ec.html?f=vpcmpequb" target="_blank" class="IL_V5">VPCMPUB (0)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpeq_epu8_mask</span><br />
            </td>
        </tr>
        <tr>
            <th>compare for &lt;</th>
            <td>
                <a href="simdimg/pcmpv56a91.html?f=vpcmpltq" target="_blank" class="IL_V5">VPCMPQ (1)</a> (V5...<br />
                <span class="intr">_mm_cmplt_epi64_mask</span><br />
                <a href="simdimg/pcmpv58527.html?f=vpcmpltuq" target="_blank" class="IL_V5">VPCMPUQ (1)</a> (V5...<br />
                <span class="intr">_mm_cmplt_epu64_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv5c19e.html?f=vpcmpltd" target="_blank" class="IL_V5">VPCMPD (1)</a> (V5...<br />
                <span class="intr">_mm_cmplt_epi32_mask</span><br />
                <a href="simdimg/pcmpv5a5d3.html?f=vpcmpltud" target="_blank" class="IL_V5">VPCMPUD (1)</a> (V5...<br />
                <span class="intr">_mm_cmplt_epu32_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv5aa7c.html?f=vpcmpltw" target="_blank" class="IL_V5">VPCMPW (1)</a> (V5+BW...<br />
                <span class="intr">_mm_cmplt_epi16_mask</span><br />
                <a href="simdimg/pcmpv57836.html?f=vpcmpltuw" target="_blank" class="IL_V5">VPCMPUW (1)</a> (V5+BW...<br />
                <span class="intr">_mm_cmplt_epu16_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv55f40.html?f=vpcmpltb" target="_blank" class="IL_V5">VPCMPB (1)</a> (V5+BW...<br />
                <span class="intr">_mm_cmplt_epi8_mask</span><br />
                <a href="simdimg/pcmpv5b12a.html?f=vpcmpltub" target="_blank" class="IL_V5">VPCMPUB (1)</a> (V5+BW...<br />
                <span class="intr">_mm_cmplt_epu8_mask</span><br />
            </td>
        </tr>
        <tr>
            <th>compare for &lt;=</th>
            <td>
                <a href="simdimg/pcmpv5a4b1.html?f=vpcmpleq" target="_blank" class="IL_V5">VPCMPQ (2)</a> (V5...<br />
                <span class="intr">_mm_cmple_epi64_mask</span><br />
                <a href="simdimg/pcmpv567dc.html?f=vpcmpleuq" target="_blank" class="IL_V5">VPCMPUQ (2)</a> (V5...<br />
                <span class="intr">_mm_cmple_epu64_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv57124.html?f=vpcmpled" target="_blank" class="IL_V5">VPCMPD (2)</a> (V5...<br />
                <span class="intr">_mm_cmple_epi32_mask</span><br />
                <a href="simdimg/pcmpv5005c.html?f=vpcmpleud" target="_blank" class="IL_V5">VPCMPUD (2)</a> (V5...<br />
                <span class="intr">_mm_cmple_epu32_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv5e7e0.html?f=vpcmplew" target="_blank" class="IL_V5">VPCMPW (2)</a> (V5+BW...<br />
                <span class="intr">_mm_cmple_epi16_mask</span><br />
                <a href="simdimg/pcmpv5dfca.html?f=vpcmpleuw" target="_blank" class="IL_V5">VPCMPUW (2)</a> (V5+BW...<br />
                <span class="intr">_mm_cmple_epu16_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv5611f.html?f=vpcmpleb" target="_blank" class="IL_V5">VPCMPB (2)</a> (V5+BW...<br />
                <span class="intr">_mm_cmple_epi8_mask</span><br />
                <a href="simdimg/pcmpv544c5.html?f=vpcmpleub" target="_blank" class="IL_V5">VPCMPUB (2)</a> (V5+BW...<br />
                <span class="intr">_mm_cmple_epu8_mask</span><br />
            </td>
        </tr>

        <tr>
            <th>compare for &gt;</th>
            <td>
                <a href="simdimg/pcmp87ec.html?f=pcmpgtq" target="_blank" class="IL_S42">PCMPGTQ</a> (S4.2<br />
                <span class="intr">_mm_cmpgt_epi64</span><br />
                <a href="simdimg/pcmpv539b2.html?f=vpcmpnleq" target="_blank" class="IL_V5">VPCMPQ (6)</a> (V5...<br />
                <span class="intr">_mm_cmpgt_epi64_mask</span><br />
                <a href="simdimg/pcmpv59a38.html?f=vpcmpnleuq" target="_blank" class="IL_V5">VPCMPUQ (6)</a> (V5...<br />
                <span class="intr">_mm_cmpgt_epu64_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmp4726.html?f=pcmpgtd" target="_blank" class="IL_S2">PCMPGTD</a> (S2<br />
                <span class="intr">_mm_cmpgt_epi32</span><br />
                <a href="simdimg/pcmpv573b3.html?f=vpcmpnled" target="_blank" class="IL_V5">VPCMPD (6)</a> (V5...<br />
                <span class="intr">_mm_cmpgt_epi32_mask</span><br />
                <a href="simdimg/pcmpv53a53.html?f=vpcmpnleud" target="_blank" class="IL_V5">VPCMPUD (6)</a> (V5...<br />
                <span class="intr">_mm_cmpgt_epu32_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmp1748.html?f=pcmpgtw" target="_blank" class="IL_S2">PCMPGTW</a> (S2<br />
                <span class="intr">_mm_cmpgt_epi16</span><br />
                <a href="simdimg/pcmpv57182.html?f=vpcmpnlew" target="_blank" class="IL_V5">VPCMPW (6)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpgt_epi16_mask</span><br />
                <a href="simdimg/pcmpv52dbc.html?f=vpcmpnleuw" target="_blank" class="IL_V5">VPCMPUW (6)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpgt_epu16_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmp828c.html?f=pcmpgtb" target="_blank" class="IL_S2">PCMPGTB</a> (S2<br />
                <span class="intr">_mm_cmpgt_epi8</span><br />
                <a href="simdimg/pcmpv508ce.html?f=vpcmpnleb" target="_blank" class="IL_V5">VPCMPB (6)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpgt_epi8_mask</span><br />
                <a href="simdimg/pcmpv54cd6.html?f=vpcmpnleub" target="_blank" class="IL_V5">VPCMPUB (6)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpgt_epu8_mask</span><br />
            </td>
        </tr>
        <tr>
            <th>compare for &gt;=</th>
            <td>
                <a href="simdimg/pcmpv512a8.html?f=vpcmpnltq" target="_blank" class="IL_V5">VPCMPQ (5)</a> (V5...<br />
                <span class="intr">_mm_cmpge_epi64_mask</span><br />
                <a href="simdimg/pcmpv5e7ff.html?f=vpcmpnltuq" target="_blank" class="IL_V5">VPCMPUQ (5)</a> (V5...<br />
                <span class="intr">_mm_cmpge_epu64_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv58511.html?f=vpcmpnltd" target="_blank" class="IL_V5">VPCMPD (5)</a> (V5...<br />
                <span class="intr">_mm_cmpge_epi32_mask</span><br />
                <a href="simdimg/pcmpv545c7.html?f=vpcmpnltud" target="_blank" class="IL_V5">VPCMPUD (5)</a> (V5...<br />
                <span class="intr">_mm_cmpge_epu32_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv553b9.html?f=vpcmpnltw" target="_blank" class="IL_V5">VPCMPW (5)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpge_epi16_mask</span><br />
                <a href="simdimg/pcmpv5f00a.html?f=vpcmpnltuw" target="_blank" class="IL_V5">VPCMPUW (5)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpge_epu16_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv52967.html?f=vpcmpnltb" target="_blank" class="IL_V5">VPCMPB (5)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpge_epi8_mask</span><br />
                <a href="simdimg/pcmpv52f8a.html?f=vpcmpnltub" target="_blank" class="IL_V5">VPCMPUB (5)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpge_epu8_mask</span><br />
            </td>
        </tr>
        <tr>
            <th>compare for !=</th>
            <td>
                <a href="simdimg/pcmpv523b0.html?f=vpcmpneqq" target="_blank" class="IL_V5">VPCMPQ (4)</a> (V5...<br />
                <span class="intr">_mm_cmpneq_epi64_mask</span><br />
                <a href="simdimg/pcmpv59e20.html?f=vpcmpnequq" target="_blank" class="IL_V5">VPCMPUQ (4)</a> (V5...<br />
                <span class="intr">_mm_cmpneq_epu64_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv58b2c.html?f=vpcmpneqd" target="_blank" class="IL_V5">VPCMPD (4)</a> (V5...<br />
                <span class="intr">_mm_cmpneq_epi32_mask</span><br />
                <a href="simdimg/pcmpv5d1d3.html?f=vpcmpnequd" target="_blank" class="IL_V5">VPCMPUD (4)</a> (V5...<br />
                <span class="intr">_mm_cmpneq_epu32_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv51210.html?f=vpcmpneqw" target="_blank" class="IL_V5">VPCMPW (4)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpneq_epi16_mask</span><br />
                <a href="simdimg/pcmpv56349.html?f=vpcmpnequw" target="_blank" class="IL_V5">VPCMPUW (4)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpneq_epu16_mask</span><br />
            </td>
            <td>
                <a href="simdimg/pcmpv5cdcb.html?f=vpcmpneqb" target="_blank" class="IL_V5">VPCMPB (4)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpneq_epi8_mask</span><br />
                <a href="simdimg/pcmpv5076c.html?f=vpcmpnequb" target="_blank" class="IL_V5">VPCMPUB (4)</a> (V5+BW...<br />
                <span class="intr">_mm_cmpneq_epu8_mask</span><br />
            </td>
        </tr>
    </table>
    <p>&nbsp;</p>
    <table>
        <tr>
            <th>
            </th>
            <th colspan="9">Floating-Point</th>
        </tr>

        <tr>
            <th>
            </th>
            <th colspan="4">Double</th>
            <th colspan="4">Single</th>
            <th>Half</th>
        </tr>

        <tr>
            <th>when either (or both) is Nan</th>
            <th colspan="2">condition unmet</th>
            <th colspan="2">condition met</th>
            <th colspan="2">condition unmet</th>
            <th colspan="2">condition met</th>
            <th>&nbsp;</th>
        </tr>

        <tr>
            <th>
                Exception on QNaN
            </th>
            <th>YES</th>
            <th>NO</th>
            <th>YES</th>
            <th>NO</th>
            <th>YES</th>
            <th>NO</th>
            <th>YES</th>
            <th>NO</th>
            <th>&nbsp;</th>
        </tr>

        <tr>
            <th>compare for ==</th>
            <td>
                <a href="simdimg/cmpe98a.html?f=VCMPEQ_OSPD" target="_blank" class="IL_V1">VCMPEQ_OSPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmpc062.html?f=CMPEQPD" target="_blank" class="IL_S2">CMPEQPD</a>* (S2<br />
                <span class="intr">_mm_cmpeq_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp173b.html?f=VCMPEQ_USPD" target="_blank" class="IL_V1">VCMPEQ_USPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmpcf33.html?f=VCMPEQ_UQPD" target="_blank" class="IL_V1">VCMPEQ_UQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp6321.html?f=VCMPEQ_OSPS" target="_blank" class="IL_V1">VCMPEQ_OSPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmp25e4.html?f=CMPEQPS" target="_blank" class="IL_S1">CMPEQPS</a>* (S1<br />
                <span class="intr">_mm_cmpeq_ps</span>
            </td>
            <td>
                <a href="simdimg/cmp3d94.html?f=VCMPEQ_USPS" target="_blank" class="IL_V1">VCMPEQ_USPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmp8c2f.html?f=VCMPEQ_UQPS" target="_blank" class="IL_V1">VCMPEQ_UQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td rowspan="14">
                <a href="simdimg/cmpimm54e4.html?f=VCMPPH" target="_blank" class="IL_V5">VCMPPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_cmp_ph</span>
            </td>
        </tr>
        <tr>
            <th>compare for &lt;</th>
            <td>
                <a href="simdimg/cmp9131.html?f=CMPLTPD" target="_blank" class="IL_S2">CMPLTPD</a>* (S2<br />
                <span class="intr">_mm_cmplt_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp03aa.html?f=VCMPLT_OQPD" target="_blank" class="IL_V1">VCMPLT_OQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmp89ea.html?f=CMPLTPS" target="_blank" class="IL_S1">CMPLTPS</a>* (S1<br />
                <span class="intr">_mm_cmplt_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpdc75.html?f=VCMPLT_OQPS" target="_blank" class="IL_V1">VCMPLT_OQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>compare for &lt;=</th>
            <td>
                <a href="simdimg/cmpf181.html?f=CMPLEPD" target="_blank" class="IL_S2">CMPLEPD</a>* (S2<br />
                <span class="intr">_mm_cmple_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp37e0.html?f=VCMPLE_OQPD" target="_blank" class="IL_V1">VCMPLE_OQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmp3689.html?f=CMPLEPS" target="_blank" class="IL_S1">CMPLEPS</a>* (S1<br />
                <span class="intr">_mm_cmple_ps</span>
            </td>
            <td>
                <a href="simdimg/cmp138d.html?f=VCMPLE_OQPS" target="_blank" class="IL_V1">VCMPLE_OQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td></td>
            <td></td>
        </tr>
        <tr>
            <th>compare for &gt;</th>
            <td>
                <a href="simdimg/cmp8c8c.html?f=VCMPGTPD" target="_blank" class="IL_V1">VCMPGTPD</a>* (V1<br />
                <span class="intr_S2">_mm_cmpgt_pd (S2</span>
            </td>
            <td>
                <a href="simdimg/cmp073e.html?f=VCMPGT_OQPD" target="_blank" class="IL_V1">VCMPGT_OQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmpc404.html?f=VCMPGTPS" target="_blank" class="IL_V1">VCMPGTPS</a>* (V1<br />
                <span class="intr_S1">_mm_cmpgt_ps (S1</span>
            </td>
            <td>
                <a href="simdimg/cmp84f4.html?f=VCMPGT_OQPS" target="_blank" class="IL_V1">VCMPGT_OQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>compare for &gt;=</th>
            <td>
                <a href="simdimg/cmp719f.html?f=VCMPGEPD" target="_blank" class="IL_V1">VCMPGEPD</a>* (V1<br />
                <span class="intr_S2">_mm_cmpge_pd (S2</span>
            </td>
            <td>
                <a href="simdimg/cmpa10d.html?f=VCMPGE_OQPD" target="_blank" class="IL_V1">VCMPGE_OQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmp281e.html?f=VCMPGEPS" target="_blank" class="IL_V1">VCMPGEPS</a>* (V1<br />
                <span class="intr_S1">_mm_cmpge_ps (S1</span>
            </td>
            <td>
                <a href="simdimg/cmpc280.html?f=VCMPGE_OQPS" target="_blank" class="IL_V1">VCMPGE_OQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th>compare for !=</th>
            <td>
                <a href="simdimg/cmpfa2a.html?f=VCMPNEQ_OSPD" target="_blank" class="IL_V1">VCMPNEQ_OSPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp91c7.html?f=VCMPNEQ_OQPD" target="_blank" class="IL_V1">VCMPNEQ_OQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmpd842.html?f=VCMPNEQ_USPD" target="_blank" class="IL_V1">VCMPNEQ_USPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmpe9e7.html?f=CMPNEQPD" target="_blank" class="IL_S2">CMPNEQPD</a>* (S2<br />
                <span class="intr">_mm_cmpneq_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp7b71.html?f=VCMPNEQ_OSPS" target="_blank" class="IL_V1">VCMPNEQ_OSPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpbc4f.html?f=VCMPNEQ_OQPS" target="_blank" class="IL_V1">VCMPNEQ_OQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmp3ce9.html?f=VCMPNEQ_USPS" target="_blank" class="IL_V1">VCMPNEQ_USPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpaa2d.html?f=CMPNEQPS" target="_blank" class="IL_S1">CMPNEQPS</a>* (S1<br />
                <span class="intr">_mm_cmpneq_ps</span>
            </td>
        </tr>
        <tr>
            <th>compare for ! &lt;</th>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmp5d62.html?f=CMPNLTPD" target="_blank" class="IL_S2">CMPNLTPD</a>* (S2<br />
                <span class="intr">_mm_cmpnlt_pd</span>
            </td>
            <td>
                <a href="simdimg/cmpa509.html?f=VCMPNLT_UQPD" target="_blank" class="IL_V1">VCMPNLT_UQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmp1ed2.html?f=CMPNLTPS" target="_blank" class="IL_S1">CMPNLTPS</a>* (S1<br />
                <span class="intr">_mm_cmpnlt_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpca14.html?f=VCMPNLT_UQPS" target="_blank" class="IL_V1">VCMPNLT_UQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
        </tr>
        <tr>
            <th>compare for ! &lt;=</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmpf0e8.html?f=CMPNLEPD" target="_blank" class="IL_S2">CMPNLEPD</a>* (S2<br />
                <span class="intr">_mm_cmpnle_pd</span>
            </td>
            <td>
                <a href="simdimg/cmpec83.html?f=VCMPNLE_UQPD" target="_blank" class="IL_V1">VCMPNLE_UQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmpefe4.html?f=CMPNLEPS" target="_blank" class="IL_S1">CMPNLEPS</a>* (S1<br />
                <span class="intr">_mm_cmpnle_ps</span>
            </td>
            <td>
                <a href="simdimg/cmp65d7.html?f=VCMPNLE_UQPS" target="_blank" class="IL_V1">VCMPNLE_UQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
        </tr>
        <tr>
            <th>compare for ! &gt;</th>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmp2dc8.html?f=VCMPNGTPD" target="_blank" class="IL_V1">VCMPNGTPD</a>* (V1<br />
                <span class="intr_S2">_mm_cmpngt_pd (S2</span>
            </td>
            <td>
                <a href="simdimg/cmpb4b4.html?f=VCMPNGT_UQPD" target="_blank" class="IL_V1">VCMPNGT_UQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmp0f48.html?f=VCMPNGTPS" target="_blank" class="IL_V1">VCMPNGTPS</a>* (V1<br />
                <span class="intr_S1">_mm_cmpngt_ps (S1</span>
            </td>
            <td>
                <a href="simdimg/cmpf704.html?f=VCMPNGT_UQPS" target="_blank" class="IL_V1">VCMPNGT_UQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
        </tr>
        <tr>
            <th>compare for ! &gt;=</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmp7c6e.html?f=VCMPNGEPD" target="_blank" class="IL_V1">VCMPNGEPD</a>* (V1<br />
                <span class="intr_S2">_mm_cmpnge_pd (S2</span>
            </td>
            <td>
                <a href="simdimg/cmp2c6a.html?f=VCMPNGE_UQPD" target="_blank" class="IL_V1">VCMPNGE_UQPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmp8b92.html?f=VCMPNGEPS" target="_blank" class="IL_V1">VCMPNGEPS</a>* (V1<br />
                <span class="intr_S1">_mm_cmpnge_ps (S1</span>
            </td>
            <td>
                <a href="simdimg/cmp3d15.html?f=VCMPNGE_UQPS" target="_blank" class="IL_V1">VCMPNGE_UQPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
        </tr>
        <tr>
            <th>compare for ordered</th>
            <td>
                <a href="simdimg/cmp0cbc.html?f=VCMPORD_SPD" target="_blank" class="IL_V1">VCMPORD_SPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp30cf.html?f=CMPORDPD" target="_blank" class="IL_S2">CMPORDPD</a>* (S2<br />
                <span class="intr">_mm_cmpord_pd</span>
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmp6aeb.html?f=VCMPORD_SPS" target="_blank" class="IL_V1">VCMPORD_SPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpe2d6.html?f=CMPORDPS" target="_blank" class="IL_S1">CMPORDPS</a>* (S1<br />
                <span class="intr">_mm_cmpord_ps</span>
            </td>
            <td></td>
            <td></td>
        </tr>
        <tr>
            <th>compare for unordered</th>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmp50f8.html?f=VCMPUNORD_SPD" target="_blank" class="IL_V1">VCMPUNORD_SPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp0c03.html?f=CMPUNORDPD" target="_blank" class="IL_S2">CMPUNORDPD</a>* (S2<br />
                <span class="intr">_mm_cmpunord_pd</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmpb6c6.html?f=VCMPUNORD_SPS" target="_blank" class="IL_V1">VCMPUNORD_SPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpdd83.html?f=CMPUNORDPS" target="_blank" class="IL_S1">CMPUNORDPS</a>* (S1<br />
                <span class="intr">_mm_cmpunord_ps</span>
            </td>
        </tr>
        <tr>
            <th>TRUE</th>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmp1f88.html?f=VCMPTRUE_USPD" target="_blank" class="IL_V1">VCMPTRUE_USPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmp227e.html?f=VCMPTRUEPD" target="_blank" class="IL_V1">VCMPTRUEPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td></td>
            <td></td>
            <td>
                <a href="simdimg/cmpc1c1.html?f=VCMPTRUE_USPS" target="_blank" class="IL_V1">VCMPTRUE_USPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpc1d9.html?f=VCMPTRUEPS" target="_blank" class="IL_V1">VCMPTRUEPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
        </tr>
        <tr>
            <th>FALSE</th>
            <td>
                <a href="simdimg/cmp972a.html?f=VCMPFALSE_OSPD" target="_blank" class="IL_V1">VCMPFALSE_OSPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>
                <a href="simdimg/cmpa97f.html?f=VCMPFALSEPD" target="_blank" class="IL_V1">VCMPFALSEPD</a>* (V1<br />
                <span class="intr">_mm_cmp_pd</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
            <td>
                <a href="simdimg/cmp41b9.html?f=VCMPFALSE_OSPS" target="_blank" class="IL_V1">VCMPFALSE_OSPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>
                <a href="simdimg/cmpf490.html?f=VCMPFALSEPS" target="_blank" class="IL_V1">VCMPFALSEPS</a>* (V1<br />
                <span class="intr">_mm_cmp_ps</span>
            </td>
            <td>&nbsp;</td>
            <td>&nbsp;</td>
        </tr>

    </table>
    <p>&nbsp;</p>
    <table>
        <tr>
            <th rowspan="2">&nbsp;</th>
            <th colspan="3">Floating-Point</th>
        </tr>
        <tr>
            <th>Double</th>
            <th>Single</th>
            <th>Half</th>
        </tr>
        <tr>
            <th>
                compare scalar values<br />
                to set flag register
            </th>
            <td>
                <a href="simdimg/sid9f9.html?f=comisd" target="_blank" class="IL_S2">COMISD</a> (S2<br />
                <span class="intr">
                    _mm_comieq_sd<br />
                    _mm_comilt_sd<br />
                    _mm_comile_sd<br />
                    _mm_comigt_sd<br />
                    _mm_comige_sd<br />
                    _mm_comineq_sd
                </span><br />
                <a href="simdimg/sid9f9.html?f=comisd" target="_blank" class="IL_S2">UCOMISD</a> (S2<br />
                <span class="intr">
                    _mm_ucomieq_sd<br />
                    _mm_ucomilt_sd<br />
                    _mm_ucomile_sd<br />
                    _mm_ucomigt_sd<br />
                    _mm_ucomige_sd<br />
                    _mm_ucomineq_sd
                </span>
            </td>
            <td>
                <a href="simdimg/sid9f9.html?f=comisd" target="_blank" class="IL_S1">COMISS</a> (S1<br />
                <span class="intr">
                    _mm_comieq_ss<br />
                    _mm_comilt_ss<br />
                    _mm_comile_ss<br />
                    _mm_comigt_ss<br />
                    _mm_comige_ss<br />
                    _mm_comineq_ss
                </span><br />
                <a href="simdimg/sid9f9.html?f=comisd" target="_blank" class="IL_S1">UCOMISS</a> (S1<br />
                <span class="intr">
                    _mm_ucomieq_ss<br />
                    _mm_ucomilt_ss<br />
                    _mm_ucomile_ss<br />
                    _mm_ucomigt_ss<br />
                    _mm_ucomige_ss<br />
                    _mm_ucomineq_ss
                </span>
            </td>
            <td>
                <a href="simdimg/sid9f9.html?f=comisd" target="_blank" class="IL_V5">VCOMISH</a> (V5+FP16<br />
                <span class="intr">
                    _mm_comieq_sh<br />
                    _mm_comilt_sh<br />
                    _mm_comile_sh<br />
                    _mm_comigt_sh<br />
                    _mm_comige_sh<br />
                    _mm_comineq_sh
                </span><br />
                <a href="simdimg/sid9f9.html?f=comisd" target="_blank" class="IL_V5">VUCOMISH</a> (V5+FP16<br />
                <span class="intr">
                    _mm_ucomieq_sh<br />
                    _mm_ucomilt_sh<br />
                    _mm_ucomile_sh<br />
                    _mm_ucomigt_sh<br />
                    _mm_ucomige_sh<br />
                    _mm_ucomineq_sh
                </span>
            </td>
        </tr>
    </table>
    <p>&nbsp;</p>
    <h2>Bitwise Logical Operations</h2>
    <table>
        <tr>
            <th rowspan="2">&nbsp;</th>
            <th colspan="4">Integer</th>
            <th colspan="3">Floating-Point</th>
        </tr>
        <tr>
            <th>QWORD</th>
            <th>DWORD</th>
            <th>WORD</th>
            <th>BYTE</th>
            <th>Double</th>
            <th>Single</th>
            <th>Half</th>
        </tr>
        <tr>
            <th rowspan="2">and</th>
            <td colspan="4">
                <a href="simdimg/binop9986.html?f=pand" target="_blank" class="IL_S2">PAND</a> (S2<br />
                <span class="intr">_mm_and_si128</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binop49d1.html?f=andpd" target="_blank" class="IL_S2">ANDPD</a> (S2<br />
                <span class="intr">_mm_and_pd</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binop8e22.html?f=andps" target="_blank" class="IL_S1">ANDPS</a> (S1<br />
                <span class="intr">_mm_and_ps</span>
            </td>
            <td rowspan="2">&nbsp;</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binopv50a90.html?f=vpandq" target="_blank" class="IL_V5">VPANDQ</a> (V5...<br />
                <span class="intr">_mm512_and_epi64<br />etc</span>
            </td>
            <td>
                <a href="simdimg/binopv5f40e.html?f=vpandd" target="_blank" class="IL_V5">VPANDD</a> (V5...<br />
                <span class="intr">_mm512_and_epi32<br />etc</span>

            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th rowspan="2">and not</th>
            <td colspan="4">
                <a href="simdimg/binopc623.html?f=pandn" target="_blank" class="IL_S2">PANDN</a> (S2<br />
                <span class="intr">_mm_andnot_si128</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binopd71c.html?f=andnpd" target="_blank" class="IL_S2">ANDNPD</a> (S2<br />
                <span class="intr">_mm_andnot_pd</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binop9fb9.html?f=andnps" target="_blank" class="IL_S1">ANDNPS</a> (S1<br />
                <span class="intr">_mm_andnot_ps</span>
            </td>
            <td rowspan="2">&nbsp;</td>
        </tr>

        <tr>
            <td>
                <a href="simdimg/binopv5a936.html?f=vpandnq" target="_blank" class="IL_V5">VPANDNQ</a> (V5...<br />
                <span class="intr">_mm512_andnot_epi64<br />etc</span>
            </td>
            <td>
                <a href="simdimg/binopv5bd32.html?f=vpandnd" target="_blank" class="IL_V5">VPANDND</a> (V5...<br />
                <span class="intr">_mm512_andnot_epi32<br />etc</span>

            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th rowspan="2">or</th>
            <td colspan="4">
                <a href="simdimg/binopda6d.html?f=por" target="_blank" class="IL_S2">POR</a> (S2<br />
                <span class="intr">_mm_or_si128</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binop4a80.html?f=orpd" target="_blank" class="IL_S2">ORPD</a> (S2<br />
                <span class="intr">_mm_or_pd</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binop5052.html?f=orps" target="_blank" class="IL_S1">ORPS</a> (S1<br />
                <span class="intr">_mm_or_ps</span>
            </td>
            <td rowspan="2">&nbsp;</td>
        </tr>

        <tr>
            <td>
                <a href="simdimg/binopv5ed4e.html?f=vporq" target="_blank" class="IL_V5">VPORQ</a> (V5...<br />
                <span class="intr">_mm512_or_epi64<br />etc</span>
            </td>
            <td>
                <a href="simdimg/binopv52489.html?f=vpord" target="_blank" class="IL_V5">VPORD</a> (V5...<br />
                <span class="intr">_mm512_or_epi32<br />etc</span>

            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th rowspan="2">xor</th>
            <td colspan="4">
                <a href="simdimg/binop766f.html?f=pxor" target="_blank" class="IL_S2">PXOR</a> (S2<br />
                <span class="intr">_mm_xor_si128</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binope110.html?f=xorpd" target="_blank" class="IL_S2">XORPD</a> (S2<br />
                <span class="intr">_mm_xor_pd</span>
            </td>
            <td rowspan="2">
                <a href="simdimg/binop4712.html?f=xorps" target="_blank" class="IL_S1">XORPS</a> (S1<br />
                <span class="intr">_mm_xor_ps</span>
            </td>
            <td rowspan="2"></td>
        </tr>

        <tr>
            <td>
                <a href="simdimg/binopv55292.html?f=vpxorq" target="_blank" class="IL_V5">VPXORQ</a> (V5...<br />
                <span class="intr">_mm512_xor_epi64<br />etc</span>
            </td>
            <td>
                <a href="simdimg/binopv53506.html?f=vpxord" target="_blank" class="IL_V5">VPXORD</a> (V5...<br />
                <span class="intr">_mm512_xor_epi32<br />etc</span>

            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th rowspan="2">test</th>
            <td colspan="4">
                <a href="simdimg/sib645.html?f=ptest" target="_blank" class="IL_S41">PTEST</a> (S4.1<br />
                <span class="intr">
                    _mm_testz_si128<br />
                    _mm_testc_si128<br />
                    _mm_testnzc_si128
                </span>
            </td>
            <td>
                <a href="simdimg/sie691.html?f=testpd" target="_blank" class="IL_V1">VTESTPD</a> (V1<br />
                <span class="intr">
                    _mm_testz_pd<br />
                    _mm_testc_pd<br />
                    _mm_testnzc_pd
                </span>
            </td>
            <td>
                <a href="simdimg/si8bd1.html?f=testps" target="_blank" class="IL_V1">VTESTPS</a> (V1<br />
                <span class="intr">
                    _mm_testz_ps<br />
                    _mm_testc_ps<br />
                    _mm_testnzc_ps
                </span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/ptestv5786a.html?f=vptestmq" target="_blank" class="IL_V5">VPTESTMQ</a> (V5...<br />
                <span class="intr">_mm_test_epi64_mask</span><br />
                <a href="simdimg/ptestv571b7.html?f=vptestnmq" target="_blank" class="IL_V5">VPTESTNMQ</a> (V5...<br />
                <span class="intr">_mm_testn_epi64_mask</span><br />
            </td>
            <td>
                <a href="simdimg/ptestv5851a.html?f=vptestmd" target="_blank" class="IL_V5">VPTESTMD</a> (V5...<br />
                <span class="intr">_mm_test_epi32_mask</span><br />
                <a href="simdimg/ptestv5d829.html?f=vptestnmd" target="_blank" class="IL_V5">VPTESTNMD</a> (V5...<br />
                <span class="intr">_mm_testn_epi32_mask</span><br />
            </td>
            <td>
                <a href="simdimg/ptestv53107.html?f=vptestmw" target="_blank" class="IL_V5">VPTESTMW</a> (V5+BW...<br />
                <span class="intr">_mm_test_epi16_mask</span><br />
                <a href="simdimg/ptestv51870.html?f=vptestnmw" target="_blank" class="IL_V5">VPTESTNMW</a> (V5+BW...<br />
                <span class="intr">_mm_testn_epi16_mask</span><br />
            </td>
            <td>
                <a href="simdimg/ptestv5f697.html?f=vptestmb" target="_blank" class="IL_V5">VPTESTMB</a> (V5+BW...<br />
                <span class="intr">_mm_test_epi8_mask</span><br />
                <a href="simdimg/ptestv5daa6.html?f=vptestnmb" target="_blank" class="IL_V5">VPTESTNMB</a> (V5+BW...<br />
                <span class="intr">_mm_testn_epi8_mask</span><br />
            </td>
            <td></td>
            <td></td>
            <td></td>

        </tr>

        <tr>
            <th>ternary operation</th>
            <td>
                <a href="simdimg/ternlogc517.html?f=vpternlogq" target="_blank" class="IL_V5">VPTERNLOGQ</a> (V5...<br />
                <span class="intr">
                    _mm_ternarylogic_epi64<br />
                </span>
            </td>
            <td>
                <a href="simdimg/ternlogd331.html?f=vpternlogd" target="_blank" class="IL_V5">VPTERNLOGD</a> (V5...<br />
                <span class="intr">
                    _mm_ternarylogic_epi32<br />
                </span>
            </td>
            <td></td>
            <td></td>
            <td></td>
            <td></td>
            <td></td>

        </tr>


    </table>



    <p>&nbsp;</p>
    <h2>Bit Shift / Rotate</h2>



    <table>
        <tr>
            <th rowspan="2">&nbsp;</th>
            <th colspan="4">Integer</th>
        </tr>
        <tr>
            <th>QWORD</th>
            <th>DWORD</th>
            <th>WORD</th>
            <th>BYTE</th>
        </tr>
        <tr>
            <th rowspan="2">shift left logical</th>
            <td>
                <a href="simdimg/shift3578.html?f=psllq" target="_blank" class="IL_S2">PSLLQ</a> (S2<br />
                <span class="intr">
                    _mm_slli_epi64<br />
                    _mm_sll_epi64
                </span>
            </td>
            <td>
                <a href="simdimg/shiftf317.html?f=pslld" target="_blank" class="IL_S2">PSLLD</a> (S2<br />
                <span class="intr">
                    _mm_slli_epi32<br />
                    _mm_sll_epi32
                </span>
            </td>
            <td>
                <a href="simdimg/shiftc725.html?f=psllw" target="_blank" class="IL_S2">PSLLW</a> (S2<br />
                <span class="intr">
                    _mm_slli_epi16<br />
                    _mm_sll_epi16
                </span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binopf1d8.html?f=vpsllvq" target="_blank" class="IL_V2">VPSLLVQ</a> (V2<br />
                <span class="intr">_mm_sllv_epi64</span>
            </td>
            <td>
                <a href="simdimg/binop978e.html?f=vpsllvd" target="_blank" class="IL_V2">VPSLLVD</a> (V2<br />
                <span class="intr">_mm_sllv_epi32</span>
            </td>
            <td>
                <a href="simdimg/binopv5e34d.html?f=vpsllvw" target="_blank" class="IL_V5">VPSLLVW</a> (V5+BW...<br />
                <span class="intr">_mm_sllv_epi16</span>

            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th rowspan="2">shift right logical</th>
            <td>
                <a href="simdimg/shift246f.html?f=psrlq" target="_blank" class="IL_S2">PSRLQ</a> (S2<br />
                <span class="intr">
                    _mm_srli_epi64<br />
                    _mm_srl_epi64
                </span>
            </td>
            <td>
                <a href="simdimg/shift9aed.html?f=psrld" target="_blank" class="IL_S2">PSRLD</a> (S2<br />
                <span class="intr">
                    _mm_srli_epi32<br />
                    _mm_srl_epi32
                </span>
            </td>
            <td>
                <a href="simdimg/shiftbe9d.html?f=psrlw" target="_blank" class="IL_S2">PSRLW</a> (S2<br />
                <span class="intr">
                    _mm_srli_epi16<br />
                    _mm_srl_epi16
                </span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binop8bca.html?f=vpsrlvq" target="_blank" class="IL_V2">VPSRLVQ</a> (V2<br />
                <span class="intr">_mm_srlv_epi64</span>
            </td>
            <td>
                <a href="simdimg/binop5d97.html?f=vpsrlvd" target="_blank" class="IL_V2">VPSRLVD</a> (V2<br />
                <span class="intr">_mm_srlv_epi32</span>
            </td>
            <td>
                <a href="simdimg/binopv50b90.html?f=vpsrlvw" target="_blank" class="IL_V5">VPSRLVW</a> (V5+BW...<br />
                <span class="intr">_mm_srlv_epi16</span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th rowspan="2">shift right arithmetic</th>
            <td>
                <a href="simdimg/shiftv52816.html?f=vpsraq" target="_blank" class="IL_V5">VPSRAQ</a> (V5...<br />
                <span class="intr">
                    _mm_srai_epi64<br />
                    _mm_sra_epi64
                </span>
            </td>
            <td>
                <a href="simdimg/shiftfebc.html?f=psrad" target="_blank" class="IL_S2">PSRAD</a> (S2<br />
                <span class="intr">
                    _mm_srai_epi32<br />
                    _mm_sra_epi32
                </span>
            </td>
            <td>
                <a href="simdimg/shift8115.html?f=psraw" target="_blank" class="IL_S2">PSRAW</a> (S2<br />
                <span class="intr">
                    _mm_srai_epi16<br />
                    _mm_sra_epi16
                </span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binopv525b8.html?f=vpsravq" target="_blank" class="IL_V5">VPSRAVQ</a> (V5...<br />
                <span class="intr">_mm_srav_epi64</span>
            </td>
            <td>
                <a href="simdimg/binopdc94.html?f=vpsravd" target="_blank" class="IL_V2">VPSRAVD</a> (V2<br />
                <span class="intr">_mm_srav_epi32</span>
            </td>
            <td>
                <a href="simdimg/binopv5bd39.html?f=vpsravw" target="_blank" class="IL_V5">VPSRAVW</a> (V5+BW...<br />
                <span class="intr">_mm_srav_epi16</span>
            </td>
            <td>&nbsp;</td>
        </tr>
        <tr>
            <th rowspan="2">rotate left</th>
            <td>
                <a href="simdimg/rotate02c4.html?f=vprolq" target="_blank" class="IL_V5">VPROLQ</a> (V5...<br />
                <span class="intr">_mm_rol_epi64</span>
            </td>
            <td>
                <a href="simdimg/rotate54d1.html?f=vprold" target="_blank" class="IL_V5">VPROLD</a> (V5...<br />
                <span class="intr">_mm_rol_epi32</span>
            </td>
            <td></td>
            <td></td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binopv557c4.html?f=vprolvq" target="_blank" class="IL_V5">VPROLVQ</a> (V5...<br />
                <span class="intr">_mm_rolv_epi64</span>
            </td>
            <td>
                <a href="simdimg/binopv533ec.html?f=vprolvd" target="_blank" class="IL_V5">VPROLVD</a> (V5...<br />
                <span class="intr">_mm_rolv_epi32</span>
            </td>
            <td></td>
            <td></td>
        </tr>
        <tr>
            <th rowspan="2">rotate right</th>
            <td>
                <a href="simdimg/rotate2b9b.html?f=vprorq" target="_blank" class="IL_V5">VPRORQ</a> (V5...<br />
                <span class="intr">_mm_ror_epi64</span>
            </td>
            <td>
                <a href="simdimg/rotate37d2.html?f=vprord" target="_blank" class="IL_V5">VPRORD</a> (V5...<br />
                <span class="intr">_mm_ror_epi32</span>
            </td>
            <td></td>
            <td></td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binopv51c9a.html?f=vprorvq" target="_blank" class="IL_V5">VPRORVQ</a> (V5...<br />
                <span class="intr">_mm_rorv_epi64</span>
            </td>
            <td>
                <a href="simdimg/binopv50dfe.html?f=vprorvd" target="_blank" class="IL_V5">VPRORVD</a> (V5...<br />
                <span class="intr">_mm_rorv_epi32</span>
            </td>
            <td></td>
            <td></td>
        </tr>

        <tr>
            <th rowspan="2">shift left logical double</th>
            <td>
                <a href="simdimg/binopv5a09a.html?f=vpshldq" target="_blank" class="IL_V5">VPSHLDQ</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shldi_epi64</span>
            </td>
            <td>
                <a href="simdimg/binopv5c173.html?f=vpshldd" target="_blank" class="IL_V5">VPSHLDD</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shldi_epi32</span>
            </td>
            <td>
                <a href="simdimg/binopv5d272.html?f=vpshldw" target="_blank" class="IL_V5">VPSHLDW</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shldi_epi16</span>
            </td>
            <td></td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/ternopv5e9ad.html?f=vpshldvq" target="_blank" class="IL_V5">VPSHLDVQ</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shldv_epi64</span>
            </td>
            <td>
                <a href="simdimg/ternopv5e8a3.html?f=vpshldvd" target="_blank" class="IL_V5">VPSHLDVD</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shldv_epi32</span>
            </td>
            <td>
                <a href="simdimg/ternopv53e1a.html?f=vpshldvw" target="_blank" class="IL_V5">VPSHLDVW</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shldv_epi16</span>
            </td>
            <td></td>
        </tr>
        <tr>
            <th rowspan="2">shift right logical double</th>
            <td>
                <a href="simdimg/binopv5d0c1.html?f=vpshrdq" target="_blank" class="IL_V5">VPSHRDQ</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shrdi_epi64</span>
            </td>
            <td>
                <a href="simdimg/binopv59dae.html?f=vpshrdd" target="_blank" class="IL_V5">VPSHRDD</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shrdi_epi32</span>
            </td>
            <td>
                <a href="simdimg/binopv5c1a0.html?f=vpshrdw" target="_blank" class="IL_V5">VPSHRDW</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shrdi_epi16</span>
            </td>
            <td></td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/ternopv5bc67.html?f=vpshrdvq" target="_blank" class="IL_V5">VPSHRDVQ</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shrdv_epi64</span>
            </td>
            <td>
                <a href="simdimg/ternopv5035f.html?f=vpshrdvd" target="_blank" class="IL_V5">VPSHRDVD</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shrdv_epi32</span>
            </td>
            <td>
                <a href="simdimg/ternopv502c1.html?f=vpshrdvw" target="_blank" class="IL_V5">VPSHRDVW</a> (V5+VBMI2...<br />
                <span class="intr">_mm_shrdv_epi16</span>
            </td>
            <td></td>
        </tr>

    </table>



    <p>&nbsp;</p>
    <h2>Byte Shift</h2>
    <table>
        <tr>
            <th></th>
            <th>128-bit</th>
        </tr>
        <tr>
            <th>shift left logical</th>
            <td>
                <a href="simdimg/si4572.html?f=pslldq" target="_blank" class="IL_S2">PSLLDQ</a> (S2<br />
                <span class="intr">_mm_slli_si128</span>
            </td>
        </tr>
        <tr>
            <th>shift right logical</th>
            <td>
                <a href="simdimg/si7a29.html?f=psrldq" target="_blank" class="IL_S2">PSRLDQ</a> (S2<br />
                <span class="intr">_mm_srli_si128</span>
            </td>
        </tr>
        <tr>
            <th>packed align right</th>
            <td>
                <a href="simdimg/si3bcd.html?f=palignr" target="_blank" class="IL_SS3">PALIGNR</a> (SS3<br />
                <span class="intr">_mm_alignr_epi8</span>
            </td>
        </tr>
    </table>
    <p>&nbsp;</p>
    <h2>Compare Strings</h2>

    <table>
        <tr>
            <th></th>
            <th>explicit length</th>
            <th>implicit length</th>
        </tr>

        <tr>
            <th>return index</th>
            <td>
                <a href="simdimg/str55f2.html?f=pcmpestri" target="_blank" class="IL_S42">PCMPESTRI</a> (S4.2<br />
                <span class="intr">
                    _mm_cmpestri<br />
                    _mm_cmpestra<br />
                    _mm_cmpestrc<br />
                    _mm_cmpestro<br />
                    _mm_cmpestrs<br />
                    _mm_cmpestrz
                </span>
            </td>
            <td>
                <a href="simdimg/str8fa2.html?f=pcmpistri" target="_blank" class="IL_S42">PCMPISTRI</a> (S4.2<br />
                <span class="intr">
                    _mm_cmpistri<br />
                    _mm_cmpistra<br />
                    _mm_cmpistrc<br />
                    _mm_cmpistro<br />
                    _mm_cmpistrs<br />
                    _mm_cmpistrz
                </span>
            </td>
        </tr>

        <tr>
            <th>return mask</th>
            <td>
                <a href="simdimg/str2852.html?f=pcmpestrm" target="_blank" class="IL_S42">PCMPESTRM</a> (S4.2<br />
                <span class="intr">
                    _mm_cmpestrm<br />
                    _mm_cmpestra<br />
                    _mm_cmpestrc<br />
                    _mm_cmpestro<br />
                    _mm_cmpestrs<br />
                    _mm_cmpestrz
                </span>
            </td>
            <td>
                <a href="simdimg/str2a39.html?f=pcmpistrm" target="_blank" class="IL_S42">PCMPISTRM</a> (S4.2<br />
                <span class="intr">
                    _mm_cmpistrm<br />
                    _mm_cmpistra<br />
                    _mm_cmpistrc<br />
                    _mm_cmpistro<br />
                    _mm_cmpistrs<br />
                    _mm_cmpistrz
                </span>
            </td>
        </tr>

    </table>

    <p>&nbsp;</p>
    <h2>Others</h2>
    <table>
        <tr>
            <td>
                <a href="simdimg/mxcsrc1e9.html?f=ldmxcsr" target="_blank" class="IL_S1">LDMXCSR</a> (S1<br />
                <span class="intr">_mm_setcsr</span>
            </td>
            <td>Load MXCSR register</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/mxcsrc1e9.html?f=ldmxcsr" target="_blank" class="IL_S1">STMXCSR</a> (S1<br />
                <span class="intr">_mm_getcsr</span>
            </td>
            <td>Save MXCSR register state</td>
        </tr>
    </table>
    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/si9540.html?f=psadbw" target="_blank" class="IL_S2">PSADBW</a> (S2<br />
                <span class="intr">_mm_sad_epu8</span>
            </td>
            <td>Compute sum of absolute differences</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si7591.html?f=mpsadbw" target="_blank" class="IL_S41">MPSADBW</a> (S4.1<br />
                <span class="intr">_mm_mpsadbw_epu8</span>
            </td>
            <td>
                Performs eight 4-byte wide Sum of Absolute Differences operations to produce
                eight word integers.
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/siae63.html?f=vdbpsadbw" target="_blank" class="IL_V5">VDBPSADBW</a> (V5+BW...<br />
                <span class="intr">_mm_dbsad_epu8</span>
                </a>
            </td>
            <td>
                Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes
            </td>
        </tr>
    </table>
    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/binopdd02.html?f=pmulhrsw" target="_blank" class="IL_SS3">PMULHRSW</a> (SS3<br />
                <span class="intr">_mm_mulhrs_epi16</span>
            </td>
            <td>Packed Multiply High with Round and Scale</td>
        </tr>
    </table>
    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/siea55.html?f=phminposuw" target="_blank" class="IL_S41">PHMINPOSUW</a> (S4.1<br />
                <span class="intr">_mm_minpos_epu16</span>
            </td>
            <td>
                Finds the value and location of the minimum unsigned word from one of 8
                horizontally packed unsigned words. The resulting value and location (offset
                within the source) are packed into the low dword of the destination XMM
                register.
            </td>
        </tr>

    </table>
    <p></p>

    <table>
        <tr>
            <td>
                <a href="simdimg/sibd82.html?f=vpconflictq" target="_blank" class="IL_V5">VPCONFLICTQ</a> (V5+CD...<br />
                <span class="intr">_mm512_conflict_epi64</span><br />
                <a href="simdimg/si783a.html?f=vpconflictd" target="_blank" class="IL_V5">VPCONFLICTD</a> (V5+CD...<br />
                <span class="intr">_mm512_conflict_epi32</span><br />
            </td>
            <td>Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register</td>
        </tr>
    </table>
    <p></p>

    <table>
        <tr>
            <td>
                <a href="simdimg/si5b9d.html?f=vp2intersectq" target="_blank" class="IL_V5">VP2INTERSECTQ</a> (V5+VP2INTERSECT...<br />
                <span class="intr">_mm512_2intersect_epi64</span><br />
                <a href="simdimg/si2697.html?f=vp2intersectd" target="_blank" class="IL_V5">VP2INTERSECTD</a> (V5+VP2INTERSECT...<br />
                <span class="intr">_mm512_2intersect_epi32</span><br />
            </td>
            <td>Compute Intersection Between DWORDS/QUADWORDS to a Pair of Mask Registers</td>
        </tr>
    </table>
    <p></p>

    <table>
        <tr>
            <td>
                <a href="simdimg/unopv55703.html?f=vplzcntq" target="_blank" class="IL_V5">VPLZCNTQ</a> (V5+CD...<br />
                <span class="intr">_mm_lzcnt_epi64</span><br />
                <a href="simdimg/unopv52985.html?f=vplzcntd" target="_blank" class="IL_V5">VPLZCNTD</a> (V5+CD...<br />
                <span class="intr">_mm_lzcnt_epi32</span><br />
            </td>
            <td>Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values</td>
        </tr>
    </table>
    <p></p>

    <table>
        <tr>
            <td>
                <a href="simdimg/fixup5256.html?f=vfixupimmpd" target="_blank" class="IL_V5">VFIXUPIMMPD</a>* (V5...<br />
                <span class="intr">_mm512_fixupimm_pd</span><br />
                <a href="simdimg/fixup4ba3.html?f=vfixupimmps" target="_blank" class="IL_V5">VFIXUPIMMPS</a>* (V5...<br />
                <span class="intr">_mm512_fixupimm_ps</span><br />
            </td>
            <td>Fix Up Special Packed Float64/32 Values</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/fpclass9db0.html?f=vfpclasspd" target="_blank" class="IL_V5">VFPCLASSPD</a>* (V5...<br />
                <span class="intr">_mm512_fpclass_pd_mask</span><br />
                <a href="simdimg/fpclass0878.html?f=vfpclassps" target="_blank" class="IL_V5">VFPCLASSPS</a>* (V5...<br />
                <span class="intr">_mm512_fpclass_ps_mask</span><br />
                <a href="simdimg/fpclasseb50.html?f=vfpclassph" target="_blank" class="IL_V5">VFPCLASSPH</a>* (V5+FP16...<br />
                <span class="intr">_mm512_fpclass_ph_mask</span><br />
            </td>
            <td>Tests Types Of a Packed Float64/32 Values</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binopv50720.html?f=vrangepd" target="_blank" class="IL_V5">VRANGEPD</a>* (V5+DQ...<br />
                <span class="intr">_mm_range_pd</span><br />
                <a href="simdimg/binopv5ab59.html?f=vrangeps" target="_blank" class="IL_V5">VRANGEPS</a>* (V5+DQ...<br />
                <span class="intr">_mm_range_pd</span><br />
            </td>
            <td>
                Range Restriction Calculation For Packed Pairs of Float64/32 Values
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/unopv5e948.html?f=vgetexppd" target="_blank" class="IL_V5">VGETEXPPD</a>* (V5...<br />
                <span class="intr">_mm512_getexp_pd</span><br />
                <a href="simdimg/unopv5ca00.html?f=vgetexpps" target="_blank" class="IL_V5">VGETEXPPS</a>* (V5...<br />
                <span class="intr">_mm512_getexp_ps</span><br />
                <a href="simdimg/unopv56c04.html?f=vgetexpph" target="_blank" class="IL_V5">VGETEXPPH</a>* (V5+FP16...<br />
                <span class="intr">_mm512_getexp_ph</span><br />
            </td>
            <td>
                Convert Exponents of Packed DP/SP FP Values to FP Values
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/unopv5f37d.html?f=vgetmantpd" target="_blank" class="IL_V5">VGETMANTPD</a>* (V5...<br />
                <span class="intr">_mm512_getmant_pd</span><br />
                <a href="simdimg/unopv5ceab.html?f=vgetmantps" target="_blank" class="IL_V5">VGETMANTPS</a>* (V5...<br />
                <span class="intr">_mm512_getmant_ps</span><br />
                <a href="simdimg/unopv5f645.html?f=vgetmantph" target="_blank" class="IL_V5">VGETMANTPH</a>* (V5+FP16...<br />
                <span class="intr">_mm512_getmant_ph</span><br />
            </td>
            <td>
                Extract Float64/32 Vector of Normalized Mantissas from Float64/32 Vector
            </td>
        </tr>
    </table>
    <p></p>

    <table>
        <tr>
            <td>
                <a href="simdimg/aes52ec.html?f=aesdec" target="_blank" class="IL">AESDEC</a> (AESNI<br />
                <span class="intr">_mm_aesdec_si128</span>
            </td>
            <td>Perform an AES decryption round using an 128-bit state and a round key</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/aesa973.html?f=aesdeclast" target="_blank" class="IL">AESDECLAST</a> (AESNI<br />
                <span class="intr">_mm_aesdeclast_si128</span>
            </td>
            <td>Perform the last AES decryption round using an 128-bit state and a round key</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/aese111.html?f=aesenc" target="_blank" class="IL">AESENC</a> (AESNI<br />
                <span class="intr">_mm_aesenc_si128</span>
            </td>
            <td>Perform an AES encryption round using an 128-bit state and a round key</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/aes9634.html?f=aesenclast" target="_blank" class="IL">AESENCLAST</a> (AESNI<br />
                <span class="intr">_mm_aesenclast_si128</span>
            </td>
            <td>Perform the last AES encryption round using an 128-bit state and a round key</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/aesa735.html?f=aesimc" target="_blank" class="IL">AESIMC</a> (AESNI<br />
                <span class="intr">_mm_aesimc_si128</span>
            </td>
            <td>Perform an inverse mix column transformation primitive</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/aes8357.html?f=aeskeygenassist" target="_blank" class="IL">AESKEYGENASSIST</a> (AESNI<br />
                <span class="intr">_mm_aeskeygenassist_si128</span>
            </td>
            <td>Assist the creation of round keys with a key expansion schedule</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/pclmulqdq.html" target="_blank" class="IL">PCLMULQDQ</a> (PCLMULQDQ<br />
                <span class="intr">_mm_clmulepi64_si128</span>
            </td>
            <td>Perform carryless multiplication of two 64-bit numbers</td>
        </tr>
    </table>
    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/sha1.html" target="_blank" class="IL">SHA1RNDS4</a> (SHA<br />
                <span class="intr">_mm_sha1rnds4_epu32</span>
                </a>
            </td>
            <td>Perform Four Rounds of SHA1 Operation</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sha1.html" target="_blank" class="IL">SHA1NEXTE</a> (SHA<br />
                <span class="intr">_mm_sha1nexte_epu32</span>
                </a>
            </td>
            <td>Calculate SHA1 State Variable E after Four Rounds</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sha1.html" target="_blank" class="IL">SHA1MSG1</a> (SHA<br />
                <span class="intr">_mm_sha1msg1_epu32</span>
                </a>
            </td>
            <td>Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sha1.html" target="_blank" class="IL">SHA1MSG2</a> (SHA<br />
                <span class="intr">_mm_sha1msg2_epu32</span>
                </a>
            </td>
            <td>Perform a Final Calculation for the Next Four SHA1 Message Dwords</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sha256.html" target="_blank" class="IL">SHA256RNDS2</a> (SHA<br />
                <span class="intr">_mm_sha256rnds2_epu32</span>
                </a>
            </td>
            <td>Perform Two Rounds of SHA256 Operation</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sha256.html" target="_blank" class="IL">SHA256MSG1</a> (SHA<br />
                <span class="intr">_mm_sha256msg1_epu32</span>
                </a>
            </td>
            <td>Perform an Intermediate Calculation for the Next Four SHA256 Message</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sha256.html" target="_blank" class="IL">SHA256MSG2</a> (SHA<br />
                <span class="intr">_mm_sha256msg2_epu32</span>
                </a>
            </td>
            <td>Perform a Final Calculation for the Next Four SHA256 Message Dwords</td>
        </tr>
    </table>

    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/sieb4e.html?f=gf2p8affineqb" target="_blank" class="IL">GF2P8AFFINEQB</a> (GFNI...<br />
                <span class="intr">_mm_gf2p8affine_epi64_epi8</span>
            </td>
            <td>Galois Field Affine Transformation</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si8d3b.html?f=gf2p8affineinvqb" target="_blank" class="IL">GF2P8AFFINEINVQB</a> (GFNI...<br />
                <span class="intr">_mm_gf2p8affineinv_epi64_epi8</span>
            </td>
            <td>Galois Field Affine Transformation Inverse</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/binop600b.html?f=gf2p8mulb" target="_blank" class="IL">GF2P8MULB</a> (GFNI...<br />
                <span class="intr">_mm_gf2p8mul_epi8</span>
            </td>
            <td>Galois Field Multiply Bytes</td>
        </tr>
    </table>

    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/si3563.html?f=vfmulcph" target="_blank" class="IL_V5">VFMULCPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_fmul_pch</span><br />
                <span class="intr">_mm_mul_pch</span><br />
                <a href="simdimg/si3563.html?f=vfmulcph" target="_blank" class="IL_V5">VFCMULCPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_fcmul_pch</span><br />
                <span class="intr">_mm_cmul_pch</span><br />
            </td>
            <td>Complex Multiply FP16 Values</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si8b4d.html?f=vfmaddcph" target="_blank" class="IL_V5">VFMADDCPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_fmadd_pch</span><br />
                <a href="simdimg/si8b4d.html?f=vfmaddcph" target="_blank" class="IL_V5">VFCMADDCPH</a>* (V5+FP16...<br />
                <span class="intr">_mm_fcmadd_pch</span><br />
            </td>
            <td>Complex Multiply and Accumulate FP16 Values</td>
        </tr>
    </table>

    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/si6399.html?f=vcvtne2ps2bf16" target="_blank" class="IL_V5">VCVTNE2PS2BF16</a> (V5+BF16...<br />
                <span class="intr">_mm_cvtne2ps_pbh</span>
            </td>
            <td>Convert Two Packed Single Data to One Packed BF16 Data</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/convert9b15.html?f=vcvtneps2bf16" target="_blank" class="IL_V5">VCVTNEPS2BF16</a> (V5+BF16...<br />
                <span class="intr">_mm_cvtneps_pbh</span>
            </td>
            <td>Convert Packed Single Data to Packed BF16 Data</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/siea86.html?f=vdpbf16ps" target="_blank" class="IL_V5">VDPBF16PS</a> (V5+BF16...<br />
                <span class="intr">_mm_dpbf16_ps</span>
            </td>
            <td>Dot Product of BF16 Pairs Accumulated Into Packed Single Precision</td>
        </tr>
    </table>

    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/si8186.html?f=vpmadd52huq" target="_blank" class="IL_V5">VPMADD52HUQ</a> (V5+IFMA...<br />
                <span class="intr">_mm_madd52hi_epu64</span><br />
            </td>
            <td>Packed Multiply of Unsigned 52-Bit Integers and Add the High 52-Bit Products to Qword Accumulators</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sice54.html?f=vpmadd52luq" target="_blank" class="IL_V5">VPMADD52LUQ</a> (V5+IFMA...<br />
                <span class="intr">_mm_madd52lo_epu64</span><br />
            </td>
            <td>Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Products to Qword Accumulators</td>
        </tr>
    </table>

    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/sie1e4.html?f=vpmultishiftqb" target="_blank" class="IL_V5">VPMULTISHIFTQB</a> (V5+VBMI...<br />
                <span class="intr">_mm_multishift_epi64_epi8</span><br />
            </td>
            <td>Select Packed Unaligned Bytes From Quadword Sources</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si1515.html?f=vpshufbitqmb" target="_blank" class="IL_V5">VPSHUFBITQMB</a> (V5+BITALG...<br />
                <span class="intr">_mm_bitshuffle_epi64_mask</span><br />
            </td>
            <td>Shuffle Bits From Quadword Elements Using Byte Indexes Into Mask</td>
        </tr>
    </table>

    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/si4fb5.html?f=vpbroadcastmb2q" target="_blank" class="IL_V5">VPBROADCASTMB2Q</a> (V5+CD...<br />
                <span class="intr">_mm_broadcastmb_epi64</span><br />
                <a href="simdimg/sia626.html?f=vpbroadcastmw2d" target="_blank" class="IL_V5">VPBROADCASTMW2D</a> (V5+CD...<br />
                <span class="intr">_mm_broadcastmw_epi32</span><br />
            </td>
            <td>Broadcast Mask to Vector Register</td>

        </tr>
    </table>

    <p></p>
    <table>
        <tr>
            <td>
                <span class="IL_V1">VZEROALL</span> (V1<br />
                <span class="intr">_mm256_zeroall</span>
            </td>
            <td>Zero all YMM registers</td>
        </tr>
        <tr>
            <td>
                <span class="IL_V1">VZEROUPPER</span> (V1<br />
                <span class="intr">_mm256_zeroupper</span>
            </td>
            <td>Zero upper 128 bits of all YMM registers</td>
        </tr>
    </table>


    <p></p>
    <table>
        <tr>
            <td>
                <span class="IL_S1">MOVNTPS</span> (S1<br />
                <span class="intr">_mm_stream_ps</span>
            </td>
            <td>
                Non-temporal store of four packed single-precision floating-point values
                from an XMM register into memory
            </td>
        </tr>
        <tr>
            <td>
                <span class="IL_S2">MASKMOVDQU</span> (S2<br />
                <span class="intr">_mm_maskmoveu_si128</span>
            </td>
            <td>Non-temporal store of selected bytes from an XMM register into memory</td>
        </tr>
        <tr>
            <td>
                <span class="IL_S2">MOVNTPD</span> (S2<br />
                <span class="intr">_mm_stream_pd</span>
            </td>
            <td>
                Non-temporal store of two packed double-precision
                floating-point values from an XMM register into memory
            </td>
        </tr>
        <tr>
            <td>
                <span class="IL_S2">MOVNTDQ</span> (S2<br />
                <span class="intr">_mm_stream_si128</span>
            </td>
            <td>Non-temporal store of double quadword from an XMM register into memory</td>
        </tr>
        <tr>
            <td>
                <span class="IL_S3">LDDQU</span> (S3<br />
                <span class="intr">_mm_lddqu_si128</span>
            </td>
            <td>Special 128-bit unaligned load designed to avoid cache line splits</td>
        </tr>
        <tr>
            <td>
                <span class="IL_S41">MOVNTDQA</span> (S4.1<br />
                <span class="intr">_mm_stream_load_si128 </span>
            </td>
            <td>
                Provides a non-temporal hint that can cause adjacent 16-byte items within an
                aligned 64-byte region (a streaming line) to be fetched and held in a small set
                of temporary buffers ("streaming load buffers"). Subsequent streaming loads to
                other aligned 16-byte items in the same streaming line may be supplied from the
                streaming load buffer and can improve throughput.
            </td>
        </tr>
    </table>

    <!--
    <p></p>
    <table>
        <tr>
            <td>
                <span class="IL_V5">VGATHERPFxDPS</span> (V5+PF<br />
                <span class="intr">_mm512_mask_prefetch_i32gather_ps</span><br />
                <span class="IL_V5">VGATHERPFxQPS</span> (V5+PF<br />
                <span class="intr">_mm512_mask_prefetch_i64gather_ps</span><br />
                <span class="IL_V5">VGATHERPFxDPD</span> (V5+PF<br />
                <span class="intr">_mm512_mask_prefetch_i32gather_pd</span><br />
                <span class="IL_V5">VGATHERPFxQPD</span> (V5+PF<br />
                <span class="intr">_mm512_mask_prefetch_i64gather_pd</span><br />
                x=0/1
            </td>
            <td>
                Sparse Prefetch
                Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0/T1 Hint
            </td>
        </tr>
        <tr>
            <td>
                <span class="IL_V5">VSCATTERPFxDPS</span> (V5+PF<br />
                <span class="intr">_mm512_prefetch_i32scatter_ps</span><br />
                <span class="IL_V5">VSCATTERPFxQPS</span> (V5+PF<br />
                <span class="intr">_mm512_prefetch_i64scatter_ps</span><br />
                <span class="IL_V5">VSCATTERPFxDPD</span> (V5+PF<br />
                <span class="intr">_mm512_prefetch_i32scatter_pd</span><br />
                <span class="IL_V5">VSCATTERPFxQPD</span> (V5+PF<br />
                <span class="intr">_mm512_prefetch_i64scatter_pd</span><br />
                x=0/1
            </td>
            <td>
                Sparse Prefetch
                Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0/T1 Hint with Intent
                to Write
            </td>
        </tr>


    </table>
        -->

    <p></p>
    <table>
        <tr>
            <td>
                <a href="simdimg/tileconfig3af0.html?f=ldtilecfg" target="_blank" class="IL">LDTILECFG</a> (AMX-TILE#<br />
                <span class="intr">_tile_loadconfig</span><br />
            </td>
            <td>
                Load Tile Configuration
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/tileconfig702b.html?f=sttilecfg" target="_blank" class="IL">STTILECFG</a> (AMX-TILE#<br />
                <span class="intr">_tile_storeconfig</span><br />
            </td>
            <td>
                Store Tile Configuration
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si9c6b.html?f=tileloadd" target="_blank" class="IL">TILELOADD</a> (AMX-TILE#<br />
                <span class="intr">_tile_loadd</span><br />
                <a href="simdimg/si9c6b.html?f=tileloadd" target="_blank" class="IL">TILELOADDT1</a> (AMX-TILE#<br />
                <span class="intr">_tile_stream_loadd</span><br />
            </td>
            <td>Load Tile Data</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si9d1a.html?f=tilestored" target="_blank" class="IL">TILESTORED</a> (AMX-TILE#<br />
                <span class="intr">_tile_stored</span><br />
            </td>
            <td>Store Tile Data</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si5704.html?f=tdpbf16ps" target="_blank" class="IL">TDPBF16PS</a> (AMX-BF16#<br />
                <span class="intr">_tile_dpbf16ps</span>
            </td>
            <td>
                Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si28ef.html?f=tdpbssd" target="_blank" class="IL">TDPBSSD</a> (AMX-INT8#<br />
                <span class="intr">_tile_dpbssd</span><br />
                <a href="simdimg/si28ef.html?f=tdpbssd" target="_blank" class="IL">TDPBSUD</a> (AMX-INT8#<br />
                <span class="intr">_tile_dpbsud</span><br />
                <a href="simdimg/si28ef.html?f=tdpbssd" target="_blank" class="IL">TDPBUSD</a> (AMX-INT8#<br />
                <span class="intr">_tile_dpbusd</span><br />
                <a href="simdimg/si28ef.html?f=tdpbssd" target="_blank" class="IL">TDPBUUD</a> (AMX-INT8#<br />
                <span class="intr">_tile_dpbuud</span><br />
            </td>
            <td>
                Dot Product of Signed/Unsigned Bytes with Dword Accumulation
            </td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/si1f2e.html?f=tilezero" target="_blank" class="IL">TILEZERO</a> (AMX-TILE#<br />
                <span class="intr">_tile_zero</span>
            </td>
            <td>Zero Tile</td>
        </tr>
        <tr>
            <td>
                <a href="simdimg/sideef.html?f=tilerelease" target="_blank" class="IL">TILERELEASE</a> (AMX-TILE#<br />
                <span class="intr">_tile_release</span>
            </td>
            <td>Release Tile</td>
        </tr>
    </table>
    <p>&nbsp;</p>

    <h1>TIPS</h1>
    <h2 id="tip1">TIP 1: Zero Clear</h2>
    <p>
        XOR works for both Integer and Floating-point.
    </p>
    <p>Example: Zero all of 2 QWORDS / 4 DWORDS / 8 WORDS / 16 BYTES in XMM1</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/binop766f.html?f=pxor" target="_blank" class="IL">pxor</a>         xmm1, xmm1</pre>
    </div>



    <p>Example: Set 0.0f to 4 floats in XMM1</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/binop4712.html?f=xorps" target="_blank" class="IL">xorps</a>        xmm1, xmm1</pre>
    </div>
    <p>Example: Set 0.0 to 2 doubles in XMM1</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/binope110.html?f=xorpd" target="_blank" class="IL">xorpd</a>        xmm1, xmm1</pre>
    </div>
    <p>&nbsp;</p>
    <h2 id="tip2">TIP 2: Copy the first element to other elements in XMM register</h2>
    <p>Use a shuffle instruction.</p>
    <p>Example: Copy the lowest float element to other 3 elements in XMM1.</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/sia8fa.html?f=shufps" target="_blank" class="IL">shufps</a>       xmm1, xmm1, 0
</pre>
    </div>
    <p>Example: Copy the lowest WORD element to other 7 elements in XMM1</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/sif583.html?f=pshuflw" target="_blank" class="IL">pshuflw</a>       xmm1, xmm1, 0
        <a href="simdimg/si91b0.html?f=pshufd" target="_blank" class="IL">pshufd</a>        xmm1, xmm1, 0
</pre>
    </div>



    <p>Example: Copy the lower QWORD element to the upper element in XMM1</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/si91b0.html?f=pshufd" target="_blank" class="IL">pshufd</a>        xmm1, xmm1, 44h     ; 01 00 01 00 B = 44h
</pre>
    </div>



    <p>Is this better?</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/unpackcd9b.html?f=punpcklqdq" target="_blank" class="IL">punpcklqdq</a>    xmm1, xmm1
</pre>
    </div>
    <p>&nbsp;</p>
    <h2 id="tip3">TIP 3: Integer Sign Extension / Zero Extension</h2>
    <p>Use an unpack instruction.</p>
    <p>Example: Zero extend 8 WORDS in XMM1 to DWORDS in XMM1 (lower 4) and XMM2 (upper 4).</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        movdqa     xmm2, xmm1     ; src data WORD[7] [6] [5] [4] [3] [2] [1] [0]
        <a href="simdimg/binop766f.html?f=pxor" target="_blank" class="IL">pxor</a>       xmm3, xmm3     ; upper 16-bit to attach to each WORD = all 0
        <a href="simdimg/unpackbe84.html?f=punpcklwd" target="_blank" class="IL">punpcklwd</a>  xmm1, xmm3     ; lower 4 DWORDS:  0 [3] 0 [2] 0 [1] 0 [0] 
        <a href="simdimg/unpack3e55.html?f=punpckhwd" target="_blank" class="IL">punpckhwd</a>  xmm2, xmm3     ; upper 4 DWORDS:  0 [7] 0 [6] 0 [5] 0 [4]
</pre>
    </div>
    <p>Example: Sign extend 16 BYTES in XMM1 to WORDS in XMM1 (lower 8) and XMM2 (upper 8).</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/binop766f.html?f=pxor" target="_blank" class="IL">pxor</a>       xmm3, xmm3
        movdqa     xmm2, xmm1
        <a href="simdimg/pcmp828c.html?f=pcmpgtb" target="_blank" class="IL">pcmpgtb</a>    xmm3, xmm1     ; upper 8-bit to attach to each BYTE = src >= 0 ? 0 : -1
        <a href="simdimg/unpack0b4e.html?f=punpcklbw" target="_blank" class="IL">punpcklbw</a>  xmm1, xmm3     ; lower 8 WORDS
        <a href="simdimg/unpack6ef2.html?f=punpckhbw" target="_blank" class="IL">punpckhbw</a>  xmm2, xmm3     ; upper 8 WORDS
</pre>
    </div>
    <p>
        Example (intrinsics):
        Sign extend 8 WORDS in __m128i variable words8 to DWORDS in dwords4lo (lower 4) and dwords4hi (upper 4)
    </p>
    <div class="srcprogdiv">
<pre class="srcprog">
    const __m128i izero = _mm_setzero_si128();
    __m128i words8hi = <a href="simdimg/pcmp1748.html?f=pcmpgtw" target="_blank" class="IL">_mm_cmpgt_epi16</a>(izero, words8);
    __m128i dwords4lo = <a href="simdimg/unpackbe84.html?f=punpcklwd" target="_blank" class="IL">_mm_unpacklo_epi16</a>(words8, words8hi);
    __m128i dwords4hi = <a href="simdimg/unpack3e55.html?f=punpckhwd" target="_blank" class="IL">_mm_unpackhi_epi16</a>(words8, words8hi);
</pre>
    </div>
    <p>&nbsp;</p>
    <h2 id="tip4">TIP 4: Absolute Values of Integers</h2>
    <p>
        If an integer value is positive or zero, no action is required. Otherwise
        complement and add 1.
    </p>
    <p>Example: Set absolute values of 8 signed WORDS in XMM1 to XMM1</p>
    <div class="srcprogdiv">
<pre class="srcprog">
                                  ; if src is positive or 0; if src is negative
        <a href="simdimg/binop766f.html?f=pxor" target="_blank" class="IL">pxor</a>      xmm2, xmm2      
        <a href="simdimg/pcmp1748.html?f=pcmpgtw" target="_blank" class="IL">pcmpgtw</a>   xmm2, xmm1      ; xmm2 &lt;- 0              ; xmm2 &lt;- -1
        <a href="simdimg/binop766f.html?f=pxor" target="_blank" class="IL">pxor</a>      xmm1, xmm2      ; xor with 0(do nothing) ; xor with -1(complement all bits)
        <a href="simdimg/binop2802.html?f=psubw" target="_blank" class="IL">psubw</a>     xmm1, xmm2      ; subtract 0(do nothing) ; subtract -1(add 1)
</pre>
    </div>

    <p>Example (intrinsics): Set abosolute values of 4 DWORDS in __m128i variable dwords4 to dwords4</p>
    <div class="srcprogdiv">
<pre class="srcprog">
    const __m128i izero = _mm_setzero_si128();
    __m128i tmp = <a href="simdimg/pcmp4726.html?f=pcmpgtd" target="_blank" class="IL">_mm_cmpgt_epi32</a>(izero, dwords4);
    dwords4 = <a href="simdimg/binop766f.html?f=pxor" target="_blank" class="IL">_mm_xor_si128</a>(dwords4, tmp);
    dwords4 = <a href="simdimg/binop0044.html?f=psubd" target="_blank" class="IL">_mm_sub_epi32</a>(dwords4, tmp);
</pre>
    </div>

    <p>&nbsp;</p>
    <h2 id="tip5">TIPS 5: Absolute Values of Floating-Points</h2>
    <p>Floating-Points are not complemented so just clearing sign (the highest) bit makes the absolute value.</p>
    <p>Example: Set absolute values of 4 floats in XMM1 to XMM1</p>

    <div class="srcprogdiv">
<pre class="srcprog">
; data
              align   16
signoffmask   dd      4 dup (7fffffffH)       ; mask for clearing the highest bit
        
; code
        <a href="simdimg/binop8e22.html?f=andps" target="_blank" class="IL">andps</a>   xmm1, xmmword ptr signoffmask        
</pre>
    </div>

    <p>Example (intrinsics): Set absolute values of 4 floats in __m128 variable floats4 to floats4</p>

    <div class="srcprogdiv">
<pre class="srcprog">
        const __m128 signmask = _mm_set1_ps(-0.0f); // 0x80000000

        floats4 = <a href="simdimg/binop9fb9.html?f=andnps" target="_blank" class="IL">_mm_andnot_ps</a>(signmask, floats4);</pre>
    </div>

    <p>&nbsp;</p>
    <h2>TIP 6: Lacking some integer MUL instructions?</h2>
    <p>Signed/unsigned makes difference only for the calculation of the upper part. For the lower part, the same instruction can be used both for signed and unsigned.</p>
    <p>unsigned WORD * unsigned WORD -&gt; Upper WORD: PMULHUW, Lower WORD: PMULLW</p>
    <p>singed WORD * signed WORD -&gt; Upper WORD: PMULHW, Lower WORD: PMULLW</p>
    <p>&nbsp;</p>
    <h2 id="tip8">TIP 8: max / min</h2>
    <p>Use a bitwise operation after a comparison into a mask register.</p>
    <p>Example: Compare each signed DWORD in XMM1 and XMM2 and set smaller one to XMM1</p>

    <div class="srcprogdiv">
<pre class="srcprog">
; A=xmm1  B=xmm2                    ; if A&gt;B        ; if A&lt;=B
        movdqa      xmm0, xmm1
        <a href="simdimg/pcmp4726.html?f=pcmpgtd" target="_blank" class="IL">pcmpgtd</a>     xmm1, xmm2      ; xmm1=-1       ; xmm1=0
        <a href="simdimg/binop9986.html?f=pand" target="_blank" class="IL">pand</a>        xmm2, xmm1      ; xmm2=B        ; xmm2=0
        <a href="simdimg/binopc623.html?f=pandn" target="_blank" class="IL">pandn</a>       xmm1, xmm0      ; xmm1=0        ; xmm1=A
        <a href="simdimg/binopda6d.html?f=por" target="_blank" class="IL">por</a>         xmm1, xmm2      ; xmm1=B        ; xmm1=A
</pre>
    </div>

    <p>Example (intrinsics): Compare each signed byte in __m128i variables a, b and set larger one to maxAB</p>

    <div class="srcprogdiv">
<pre class="srcprog">
    __m128i mask = <a href="simdimg/pcmp828c.html?f=pcmpgtb" target="_blank" class="IL">_mm_cmpgt_epi8</a>(a, b);
    __m128i selectedA = <a href="simdimg/binop9986.html?f=pand" target="_blank" class="IL">_mm_and_si128</a>(mask, a);
    __m128i selectedB = <a href="simdimg/binopc623.html?f=pandn" target="_blank" class="IL">_mm_andnot_si128</a>(mask, b);
    __m128i maxAB = <a href="simdimg/binopda6d.html?f=por" target="_blank" class="IL">_mm_or_si128</a>(selectedA, selectedB);
</pre>
    </div>

    <p>&nbsp;</p>
    <h2>TIP 10: Set all bits</h2>
    <p>Use PCMPEQx.</p>
    <p>Example: set -1 to all of the 2 QWORDS / 4 DWORDS / 8 WORDS / 16 BYTES in XMM1.</p>
    <div class="srcprogdiv">
<pre class="srcprog">
        <a href="simdimg/pcmpbef7.html?f=pcmpeqb" target="_blank" class="IL">pcmpeqb</a>         xmm1, xmm1</pre>
    </div>

    <p>&nbsp;</p>
    <h2>TIP 11: Integer Division by Constant</h2>
    <p>can be done fast by an integer multiplication with some adjustment operations.</p>
    <p>Example: divide each unsigned WORD in __m128i by 7.</p>
    <div class="srcprogdiv">
        <pre class="srcprog">
// unsigned WORD integer division by constant 7 (SSE2)
// __m128i dividends 8 unsigned WORDs
__m128i t = _mm_mulhi_epu16(_mm_set1_epi16(9363), dividends);
t = _mm_add_epi16(t, _mm_srli_epi16(_mm_sub_epi16(dividends, t), 1));
__m128i quotients = _mm_srli_epi16(t, 2);
</pre>
    </div>
    <p>
        For each divisor constant, a magic number to multiply is required.  Detailed information about this alglorithm including how to calculate the magic number is in "Hacker's Delight" book written by Henry S. Warren Jr.
    </p>
    <p>After the book I made a <a href="simdimg/constintdiv.html" target="_blank">code generator</a> for SSE/AVX intrinsics.</p>

    <p>&nbsp;</p>
    <hr />
    ver 2023092500<br />
    <script type="text/javascript" src="../tips/simdfeedback/alog.js"></script>
    <script type="text/javascript">alog("alles");</script>

</body>


<!-- Mirrored from www.officedaytime.com/simd512e/ by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 03 Jun 2025 00:06:36 GMT -->
</html>
