{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715155995947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715155995947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:13:15 2024 " "Processing started: Wed May 08 11:13:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715155995947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715155995947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715155995947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715155996330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Test_02_ultrsonics_distance.v(37) " "Verilog HDL information at Test_02_ultrsonics_distance.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1715155996381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_02_ultrsonics_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file test_02_ultrsonics_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_02_ultrsonics_distance " "Found entity 1: Test_02_ultrsonics_distance" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715155996381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715155996381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setsevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file setsevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 setSevenseg " "Found entity 1: setSevenseg" {  } { { "setSevenseg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/setSevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715155996397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715155996397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_02_ultrsonics_distance " "Elaborating entity \"Test_02_ultrsonics_distance\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715155996413 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(46) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(46): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(46) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(46): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"echo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996413 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(58) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(58): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996429 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(59) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(59): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996429 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo Test_02_ultrsonics_distance.v(65) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(65): variable \"echo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(65) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(65): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigstatus Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"trigstatus\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitfecho Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"waitfecho\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitftriger Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"waitftriger\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stage Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"stage\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitones Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"digitones\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digittens Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"digittens\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digittens\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digittens\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitones\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"digitones\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[7\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[7\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitftriger\[8\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitftriger\[8\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[0\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[0\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[1\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[1\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[2\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[2\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[3\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[3\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[4\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[4\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[5\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[5\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[6\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[6\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[7\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[7\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[8\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[8\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[9\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[9\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[10\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[10\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[11\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[11\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[12\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[12\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[13\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[13\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[14\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[14\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[15\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[15\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[16\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[16\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[17\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[17\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitfecho\[18\] Test_02_ultrsonics_distance.v(37) " "Inferred latch for \"waitfecho\[18\]\" at Test_02_ultrsonics_distance.v(37)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage Test_02_ultrsonics_distance.v(46) " "Inferred latch for \"stage\" at Test_02_ultrsonics_distance.v(46)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigstatus Test_02_ultrsonics_distance.v(46) " "Inferred latch for \"trigstatus\" at Test_02_ultrsonics_distance.v(46)" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715155996430 "|Test_02_ultrsonics_distance"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[0\] " "Latch digitones\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[11\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[11\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[1\] " "Latch digitones\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[12\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[12\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[2\] " "Latch digitones\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[13\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[13\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[3\] " "Latch digitones\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[14\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[14\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[4\] " "Latch digitones\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[15\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[15\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[5\] " "Latch digitones\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[16\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[16\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digitones\[6\] " "Latch digitones\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[17\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[17\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[0\] " "Latch digittens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[4\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[4\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[1\] " "Latch digittens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[5\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[5\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[2\] " "Latch digittens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[6\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[6\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[3\] " "Latch digittens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[7\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[7\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[4\] " "Latch digittens\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[8\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[8\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[5\] " "Latch digittens\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[9\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[9\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digittens\[6\] " "Latch digittens\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA waitfecho\[10\] " "Ports D and ENA on the latch are fed by the same signal waitfecho\[10\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[0\] " "Latch waitftriger\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[1\] " "Latch waitftriger\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[2\] " "Latch waitftriger\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[3\] " "Latch waitftriger\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[4\] " "Latch waitftriger\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[5\] " "Latch waitftriger\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[6\] " "Latch waitftriger\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[7\] " "Latch waitftriger\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitftriger\[8\] " "Latch waitftriger\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[0\] " "Latch waitfecho\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[1\] " "Latch waitfecho\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[2\] " "Latch waitfecho\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[3\] " "Latch waitfecho\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996930 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[4\] " "Latch waitfecho\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996946 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[5\] " "Latch waitfecho\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996946 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[6\] " "Latch waitfecho\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[7\] " "Latch waitfecho\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[8\] " "Latch waitfecho\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[9\] " "Latch waitfecho\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[10\] " "Latch waitfecho\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[11\] " "Latch waitfecho\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[12\] " "Latch waitfecho\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[13\] " "Latch waitfecho\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[14\] " "Latch waitfecho\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[15\] " "Latch waitfecho\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[16\] " "Latch waitfecho\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[17\] " "Latch waitfecho\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waitfecho\[18\] " "Latch waitfecho\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage " "Ports D and ENA on the latch are fed by the same signal stage" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715155996947 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715155996947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715155997163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg " "Generated suppressed messages file C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715155997396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715155997514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715155997514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715155997579 "|Test_02_ultrsonics_distance|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "on_off " "No output dependent on input pin \"on_off\"" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715155997579 "|Test_02_ultrsonics_distance|on_off"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715155997579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715155997580 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715155997580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715155997580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715155997580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715155997614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:13:17 2024 " "Processing ended: Wed May 08 11:13:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715155997614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715155997614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715155997614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715155997614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715155999396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715155999396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:13:18 2024 " "Processing started: Wed May 08 11:13:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715155999396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715155999396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715155999396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715155999497 ""}
{ "Info" "0" "" "Project  = Test_02_ultrsonics_distance" {  } {  } 0 0 "Project  = Test_02_ultrsonics_distance" 0 0 "Fitter" 0 0 1715155999497 ""}
{ "Info" "0" "" "Revision = Test_02_ultrsonics_distance" {  } {  } 0 0 "Revision = Test_02_ultrsonics_distance" 0 0 "Fitter" 0 0 1715155999497 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1715155999563 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test_02_ultrsonics_distance EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Test_02_ultrsonics_distance\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715155999580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715155999630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715155999630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715155999763 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715155999779 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715156000346 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715156000346 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715156000346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715156000346 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715156000346 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715156000346 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 18 " "No exact pin location assignment(s) for 2 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 3 0 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715156001946 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "on_off " "Pin on_off not assigned to an exact location on the device" {  } { { "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { on_off } } } { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 4 0 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { on_off } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715156001946 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1715156001946 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "TimeQuest Timing Analyzer is analyzing 44 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1715156002229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test_02_ultrsonics_distance.sdc " "Synopsys Design Constraints File file not found: 'Test_02_ultrsonics_distance.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715156002229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715156002229 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715156002229 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1715156002229 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715156002229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digitones\[6\]~0  " "Automatically promoted node digitones\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitones[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715156002245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "waitfecho\[0\]~2  " "Automatically promoted node waitfecho\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[3\] " "Destination node waitfecho\[3\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[0\] " "Destination node waitfecho\[0\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[1\] " "Destination node waitfecho\[1\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[2\] " "Destination node waitfecho\[2\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[4\] " "Destination node waitfecho\[4\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[5\] " "Destination node waitfecho\[5\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[6\] " "Destination node waitfecho\[6\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[7\] " "Destination node waitfecho\[7\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[8\] " "Destination node waitfecho\[8\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "waitfecho\[9\] " "Destination node waitfecho\[9\]" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715156002245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1715156002245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715156002245 ""}  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 -1 0 } } { "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { waitfecho[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715156002245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715156002596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715156002596 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715156002596 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1715156002612 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1715156002612 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715156002612 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 69 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 13 52 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 56 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715156002612 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1715156002612 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715156002612 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715156002629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715156009045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715156009311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715156009328 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715156012661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715156012661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715156012994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715156015960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715156015960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715156017260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715156017260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715156017260 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715156017277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715156017360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715156017727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715156017794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715156018143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715156018743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.fit.smsg " "Generated suppressed messages file C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715156020126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5112 " "Peak virtual memory: 5112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715156020459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:13:40 2024 " "Processing ended: Wed May 08 11:13:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715156020459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715156020459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715156020459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715156020459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715156022341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715156022342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:13:42 2024 " "Processing started: Wed May 08 11:13:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715156022342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715156022342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715156022343 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715156025992 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715156026109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715156027559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:13:47 2024 " "Processing ended: Wed May 08 11:13:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715156027559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715156027559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715156027559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715156027559 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715156028192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715156029325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715156029325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:13:48 2024 " "Processing started: Wed May 08 11:13:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715156029325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715156029325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_sta Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715156029325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715156029425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715156029608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715156029675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715156029675 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "TimeQuest Timing Analyzer is analyzing 44 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1715156029958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test_02_ultrsonics_distance.sdc " "Synopsys Design Constraints File file not found: 'Test_02_ultrsonics_distance.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715156030025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715156030025 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "create_clock -period 1.000 -name echo echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030025 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030025 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1715156030025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030025 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715156030025 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1715156030042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715156030508 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715156030508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.816 " "Worst-case setup slack is -9.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.816            -285.990 echo  " "   -9.816            -285.990 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.361 " "Worst-case hold slack is -0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -0.875 echo  " "   -0.361              -0.875 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156030508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715156030525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715156030525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156030525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156030525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715156030641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715156030658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715156031158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715156031208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715156031208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.725 " "Worst-case setup slack is -8.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.725            -256.091 echo  " "   -8.725            -256.091 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.287 " "Worst-case hold slack is -0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -0.677 echo  " "   -0.287              -0.677 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156031208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715156031224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715156031224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156031241 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715156031324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715156031474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715156031474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.149 " "Worst-case setup slack is -5.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.149            -143.447 echo  " "   -5.149            -143.447 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.494 " "Worst-case hold slack is -0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -2.123 echo  " "   -0.494              -2.123 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156031491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715156031508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715156031508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.229 echo  " "   -3.000             -15.229 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715156031508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715156031508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715156031974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715156031974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715156032092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:13:52 2024 " "Processing ended: Wed May 08 11:13:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715156032092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715156032092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715156032092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715156032092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715156033707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715156033707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:13:53 2024 " "Processing started: Wed May 08 11:13:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715156033707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715156033707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715156033707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance_7_1200mv_85c_slow.vo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance_7_1200mv_85c_slow.vo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance_7_1200mv_0c_slow.vo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance_7_1200mv_0c_slow.vo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance_min_1200mv_0c_fast.vo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance_min_1200mv_0c_fast.vo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance.vo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance.vo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance_7_1200mv_85c_v_slow.sdo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance_7_1200mv_0c_v_slow.sdo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance_min_1200mv_0c_v_fast.sdo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Test_02_ultrsonics_distance_v.sdo C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/ simulation " "Generated file Test_02_ultrsonics_distance_v.sdo in folder \"C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715156034473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715156034541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:13:54 2024 " "Processing ended: Wed May 08 11:13:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715156034541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715156034541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715156034541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715156034541 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715156035242 ""}
