// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/14/2025 18:29:18"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ads_bus_top (
	FPGA_CLK1_50,
	KEY0,
	LED,
	GPIO_M1_RDATA,
	GPIO_M1_WDATA,
	GPIO_M1_MODE,
	GPIO_M1_MVALID,
	GPIO_M1_SVALID,
	GPIO_M1_BREQ,
	GPIO_M1_BGRANT,
	GPIO_M1_ACK,
	GPIO_M1_SPLIT,
	GPIO_M2_RDATA,
	GPIO_M2_WDATA,
	GPIO_M2_MODE,
	GPIO_M2_MVALID,
	GPIO_M2_SVALID,
	GPIO_M2_BREQ,
	GPIO_M2_BGRANT,
	GPIO_M2_ACK,
	GPIO_M2_SPLIT);
input 	FPGA_CLK1_50;
input 	KEY0;
output 	[7:0] LED;
output 	GPIO_M1_RDATA;
input 	GPIO_M1_WDATA;
input 	GPIO_M1_MODE;
input 	GPIO_M1_MVALID;
output 	GPIO_M1_SVALID;
input 	GPIO_M1_BREQ;
output 	GPIO_M1_BGRANT;
output 	GPIO_M1_ACK;
output 	GPIO_M1_SPLIT;
output 	GPIO_M2_RDATA;
input 	GPIO_M2_WDATA;
input 	GPIO_M2_MODE;
input 	GPIO_M2_MVALID;
output 	GPIO_M2_SVALID;
input 	GPIO_M2_BREQ;
output 	GPIO_M2_BGRANT;
output 	GPIO_M2_ACK;
output 	GPIO_M2_SPLIT;

// Design Ports Information
// LED[0]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M1_RDATA	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M1_WDATA	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M1_MODE	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M1_MVALID	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M1_SVALID	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M1_BREQ	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M1_BGRANT	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M1_ACK	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M1_SPLIT	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M2_RDATA	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M2_WDATA	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M2_MODE	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M2_MVALID	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M2_SVALID	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M2_BREQ	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_M2_BGRANT	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M2_ACK	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_M2_SPLIT	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_CLK1_50	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY0	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \GPIO_M1_WDATA~input_o ;
wire \GPIO_M1_MODE~input_o ;
wire \GPIO_M1_MVALID~input_o ;
wire \GPIO_M1_BREQ~input_o ;
wire \GPIO_M2_WDATA~input_o ;
wire \GPIO_M2_MODE~input_o ;
wire \GPIO_M2_MVALID~input_o ;
wire \GPIO_M2_BREQ~input_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \GPIO_M1_RDATA~output_o ;
wire \GPIO_M1_SVALID~output_o ;
wire \GPIO_M1_BGRANT~output_o ;
wire \GPIO_M1_ACK~output_o ;
wire \GPIO_M1_SPLIT~output_o ;
wire \GPIO_M2_RDATA~output_o ;
wire \GPIO_M2_SVALID~output_o ;
wire \GPIO_M2_BGRANT~output_o ;
wire \GPIO_M2_ACK~output_o ;
wire \GPIO_M2_SPLIT~output_o ;
wire \FPGA_CLK1_50~input_o ;
wire \FPGA_CLK1_50~inputclkctrl_outclk ;
wire \KEY0~input_o ;
wire \master2_port|Add1~0_combout ;
wire \master2_port|Add1~5 ;
wire \master2_port|Add1~6_combout ;
wire \master2_port|Add1~7 ;
wire \master2_port|Add1~8_combout ;
wire \master2_port|prev_state~13_combout ;
wire \master2_port|prev_state.ADDR~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Selector16~5_combout ;
wire \Selector16~2_combout ;
wire \Selector20~2_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Selector19~3_combout ;
wire \Selector19~2_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~0_combout ;
wire \Selector25~1_combout ;
wire \Selector25~2_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan2~3_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Selector17~2_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Selector16~4_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Selector15~0_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Selector14~1_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Selector13~0_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Selector10~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~4_combout ;
wire \Selector18~3_combout ;
wire \Selector18~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~0_combout ;
wire \always1~0_combout ;
wire \m1_daddr~0_combout ;
wire \m1_dvalid~q ;
wire \master1_port|Selector4~0_combout ;
wire \master1_port|state.REQ~q ;
wire \master1_port|Add1~0_combout ;
wire \master1_port|Add1~7 ;
wire \master1_port|Add1~9 ;
wire \master1_port|Add1~10_combout ;
wire \bus_inst|decoder|split_slave_addr~0_combout ;
wire \bus_inst|decoder|split_slave_addr~2_combout ;
wire \bus_inst|decoder|Selector8~0_combout ;
wire \master1_port|Selector25~2_combout ;
wire \master1_port|prev_state~13_combout ;
wire \master1_port|prev_state.ADDR~q ;
wire \master1_port|Selector16~1_combout ;
wire \test_state.TP_IDLE~q ;
wire \Selector28~0_combout ;
wire \Selector28~1_combout ;
wire \Selector31~0_combout ;
wire \Add1~0_combout ;
wire \Selector33~0_combout ;
wire \Selector33~1_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Selector27~0_combout ;
wire \Selector32~0_combout ;
wire \Selector32~1_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Selector31~1_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Selector28~2_combout ;
wire \master1_port|wdata~0_combout ;
wire \master1_port|mode~0_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector27~1_combout ;
wire \Selector27~2_combout ;
wire \master1_port|wdata~1_combout ;
wire \master1_port|wdata~2_combout ;
wire \master1_port|Mux2~0_combout ;
wire \Selector26~0_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Selector26~1_combout ;
wire \master1_port|wdata~3_combout ;
wire \master1_port|Mux2~1_combout ;
wire \master1_port|wdata~7_combout ;
wire \master1_port|wdata~6_combout ;
wire \master1_port|wdata~5_combout ;
wire \master1_port|Mux2~2_combout ;
wire \master1_port|wdata~4_combout ;
wire \master1_port|Mux2~3_combout ;
wire \master1_port|Selector25~1_combout ;
wire \master1_port|Selector25~0_combout ;
wire \m1_daddr[4]~1_combout ;
wire \master1_port|addr~0_combout ;
wire \master1_port|Selector25~3_combout ;
wire \master1_port|Selector25~4_combout ;
wire \master1_port|mwdata~q ;
wire \master2_port|Mux1~0_combout ;
wire \master2_port|Mux0~0_combout ;
wire \master2_port|Selector25~1_combout ;
wire \master2_port|Selector25~0_combout ;
wire \master2_port|wdata~0_combout ;
wire \m2_daddr~0_combout ;
wire \m2_dvalid~q ;
wire \master2_port|mode~0_combout ;
wire \m2_dwdata[1]~feeder_combout ;
wire \master2_port|wdata~1_combout ;
wire \m2_dwdata[0]~feeder_combout ;
wire \master2_port|wdata~2_combout ;
wire \master2_port|Mux2~0_combout ;
wire \master2_port|wdata~3_combout ;
wire \master2_port|Mux2~1_combout ;
wire \master2_port|wdata~5_combout ;
wire \m2_dwdata[4]~feeder_combout ;
wire \master2_port|wdata~6_combout ;
wire \master2_port|Mux2~2_combout ;
wire \m2_dwdata[7]~feeder_combout ;
wire \master2_port|wdata~7_combout ;
wire \m2_dwdata[5]~feeder_combout ;
wire \master2_port|wdata~4_combout ;
wire \master2_port|Mux2~3_combout ;
wire \master2_port|Selector16~1_combout ;
wire \master2_port|Selector25~2_combout ;
wire \m2_daddr[11]~1_combout ;
wire \master2_port|addr~0_combout ;
wire \master2_port|Selector25~3_combout ;
wire \master2_port|mwdata~q ;
wire \bus_inst|wdata_mux|out[0]~0_combout ;
wire \bus_inst|decoder|Selector11~0_combout ;
wire \bus_inst|decoder|Selector11~1_combout ;
wire \master2_port|Selector4~0_combout ;
wire \master2_port|state.REQ~q ;
wire \master2_port|Selector16~0_combout ;
wire \master2_port|Selector16~2_combout ;
wire \master2_port|mvalid~q ;
wire \bus_inst|decoder|Selector1~0_combout ;
wire \bus_inst|decoder|Equal0~1_combout ;
wire \bus_inst|decoder|Selector10~0_combout ;
wire \bus_inst|decoder|Selector10~1_combout ;
wire \bus_inst|decoder|slave_addr~2_combout ;
wire \bus_inst|decoder|slave_addr~3_combout ;
wire \bus_inst|decoder|Selector8~1_combout ;
wire \bus_inst|decoder|split_slave_addr~3_combout ;
wire \bus_inst|decoder|Selector5~0_combout ;
wire \bus_inst|decoder|Selector3~0_combout ;
wire \bus_inst|decoder|slave_addr~6_combout ;
wire \bus_inst|decoder|Selector5~1_combout ;
wire \bus_inst|decoder|split_slave_addr~4_combout ;
wire \bus_inst|decoder|Selector6~0_combout ;
wire \bus_inst|decoder|slave_addr~5_combout ;
wire \bus_inst|decoder|Selector6~1_combout ;
wire \bus_inst|decoder|slave_addr_valid~0_combout ;
wire \bus_inst|decoder|ssel~0_combout ;
wire \bus_inst|decoder|Selector4~0_combout ;
wire \bus_inst|decoder|slave_en~q ;
wire \bus_inst|decoder|mvalid_decoder|out2~0_combout ;
wire \slave2_inst|sp|Selector0~0_combout ;
wire \Selector34~0_combout ;
wire \m1_dmode~q ;
wire \master1_port|mode~1_combout ;
wire \master1_port|mode~q ;
wire \bus_inst|mctrl_mux|out[1]~1_combout ;
wire \slave2_inst|sp|mode~0_combout ;
wire \slave2_inst|sp|mode~q ;
wire \slave2_inst|sp|WideOr4~combout ;
wire \slave2_inst|sp|Add0~1 ;
wire \slave2_inst|sp|Add0~2_combout ;
wire \slave2_inst|sp|Selector13~5_combout ;
wire \slave2_inst|sp|Selector13~4_combout ;
wire \slave2_inst|sp|Selector13~3_combout ;
wire \slave2_inst|sp|prev_state~13_combout ;
wire \slave2_inst|sp|prev_state.ADDR~q ;
wire \slave2_inst|sp|Selector13~0_combout ;
wire \slave2_inst|sp|Selector13~1_combout ;
wire \slave2_inst|sp|Selector13~2_combout ;
wire \slave2_inst|sp|Selector13~6_combout ;
wire \slave2_inst|sp|Add0~3 ;
wire \slave2_inst|sp|Add0~4_combout ;
wire \slave2_inst|sp|Selector12~0_combout ;
wire \slave2_inst|sp|Selector12~1_combout ;
wire \slave2_inst|sp|Selector12~3_combout ;
wire \slave2_inst|sp|Equal2~1_combout ;
wire \slave2_inst|sp|Selector1~0_combout ;
wire \slave2_inst|sp|state.ADDR~q ;
wire \slave2_inst|sp|WideOr8~0_combout ;
wire \slave2_inst|sp|Selector12~2_combout ;
wire \slave2_inst|sp|Add0~5 ;
wire \slave2_inst|sp|Add0~6_combout ;
wire \slave2_inst|sp|Selector11~0_combout ;
wire \slave2_inst|sp|Selector11~1_combout ;
wire \slave2_inst|sp|Add0~7 ;
wire \slave2_inst|sp|Add0~8_combout ;
wire \slave2_inst|sp|Selector10~3_combout ;
wire \slave2_inst|sp|Selector10~1_combout ;
wire \slave2_inst|sp|Selector10~0_combout ;
wire \slave2_inst|sp|Selector10~2_combout ;
wire \slave2_inst|sp|Selector10~4_combout ;
wire \slave2_inst|sp|Add0~9 ;
wire \slave2_inst|sp|Add0~10_combout ;
wire \slave2_inst|sp|Selector9~2_combout ;
wire \slave2_inst|sp|Selector9~0_combout ;
wire \slave2_inst|sp|Selector9~3_combout ;
wire \slave2_inst|sp|Selector9~1_combout ;
wire \slave2_inst|sp|Selector9~4_combout ;
wire \slave2_inst|sp|Selector8~4_combout ;
wire \slave2_inst|sp|Selector8~5_combout ;
wire \slave2_inst|sp|Add0~11 ;
wire \slave2_inst|sp|Add0~12_combout ;
wire \slave2_inst|sp|Selector8~8_combout ;
wire \slave2_inst|sp|Selector8~6_combout ;
wire \slave2_inst|sp|Selector8~7_combout ;
wire \slave2_inst|sp|Add0~13 ;
wire \slave2_inst|sp|Add0~14_combout ;
wire \slave2_inst|sp|Selector7~2_combout ;
wire \slave2_inst|sp|Selector7~4_combout ;
wire \slave2_inst|sp|Selector7~3_combout ;
wire \slave2_inst|sp|Equal2~0_combout ;
wire \slave2_inst|sp|Selector15~0_combout ;
wire \slave2_inst|sp|Add0~0_combout ;
wire \slave2_inst|sp|Selector14~0_combout ;
wire \slave2_inst|sp|Selector14~1_combout ;
wire \slave2_inst|sp|Selector14~2_combout ;
wire \slave2_inst|sp|Equal3~0_combout ;
wire \slave2_inst|sp|Equal3~1_combout ;
wire \slave2_inst|sp|Equal2~2_combout ;
wire \slave2_inst|sp|Selector3~0_combout ;
wire \slave2_inst|sp|Selector3~1_combout ;
wire \slave2_inst|sp|state.WDATA~q ;
wire \slave2_inst|sp|Selector4~0_combout ;
wire \slave2_inst|sp|state.SREADY~q ;
wire \slave2_inst|sp|Selector16~1_combout ;
wire \slave2_inst|sp|Selector16~0_combout ;
wire \slave2_inst|sp|Selector16~2_combout ;
wire \slave2_inst|sp|smemren~q ;
wire \slave2_inst|sm|ren_prev~0_combout ;
wire \slave2_inst|sm|ren_prev~q ;
wire \slave2_inst|sm|rvalid~0_combout ;
wire \slave2_inst|sm|rvalid~q ;
wire \slave2_inst|sp|Selector6~0_combout ;
wire \slave2_inst|sp|state.RVALID~q ;
wire \slave2_inst|sp|Equal1~1_combout ;
wire \slave2_inst|sp|Equal1~0_combout ;
wire \slave2_inst|sp|Equal1~2_combout ;
wire \slave2_inst|sp|Selector2~0_combout ;
wire \slave2_inst|sp|state.RDATA~q ;
wire \slave2_inst|sp|smemwdata~0_combout ;
wire \slave2_inst|sp|state~13_combout ;
wire \slave2_inst|sp|state.IDLE~q ;
wire \bus_inst|decoder|mvalid_decoder|out3~0_combout ;
wire \slave3_inst|sp|Selector0~0_combout ;
wire \slave3_inst|sp|WideOr4~combout ;
wire \slave3_inst|sp|Selector12~0_combout ;
wire \slave3_inst|sp|prev_state~13_combout ;
wire \slave3_inst|sp|prev_state.ADDR~q ;
wire \slave3_inst|sp|Add0~0_combout ;
wire \slave3_inst|sp|Selector15~0_combout ;
wire \slave3_inst|sp|Selector14~0_combout ;
wire \slave3_inst|sp|Selector14~1_combout ;
wire \slave3_inst|sp|Selector13~1_combout ;
wire \slave3_inst|sp|Selector14~2_combout ;
wire \slave3_inst|sp|Add0~1 ;
wire \slave3_inst|sp|Add0~2_combout ;
wire \slave3_inst|sp|Selector13~4_combout ;
wire \slave3_inst|sp|Selector13~3_combout ;
wire \slave3_inst|sp|Selector13~5_combout ;
wire \slave3_inst|sp|Selector13~2_combout ;
wire \slave3_inst|sp|Selector13~6_combout ;
wire \slave3_inst|sp|Equal3~0_combout ;
wire \slave3_inst|sp|Equal3~1_combout ;
wire \slave3_inst|sp|mode~0_combout ;
wire \slave3_inst|sp|mode~q ;
wire \slave3_inst|sp|Selector3~1_combout ;
wire \slave3_inst|sp|state.WDATA~q ;
wire \slave3_inst|sp|Selector13~0_combout ;
wire \slave3_inst|sp|Add0~3 ;
wire \slave3_inst|sp|Add0~4_combout ;
wire \slave3_inst|sp|Selector12~1_combout ;
wire \slave3_inst|sp|Selector12~3_combout ;
wire \slave3_inst|sp|Add0~5 ;
wire \slave3_inst|sp|Add0~6_combout ;
wire \slave3_inst|sp|Selector11~0_combout ;
wire \slave3_inst|sp|Selector11~1_combout ;
wire \slave3_inst|sp|Equal2~1_combout ;
wire \slave3_inst|sp|Selector1~0_combout ;
wire \slave3_inst|sp|state.ADDR~q ;
wire \slave3_inst|sp|WideOr8~0_combout ;
wire \slave3_inst|sp|Selector12~2_combout ;
wire \slave3_inst|sp|Add0~7 ;
wire \slave3_inst|sp|Add0~8_combout ;
wire \slave3_inst|sp|Selector10~3_combout ;
wire \slave3_inst|sp|Selector10~2_combout ;
wire \slave3_inst|sp|Selector10~0_combout ;
wire \slave3_inst|sp|Selector10~1_combout ;
wire \slave3_inst|sp|Selector10~4_combout ;
wire \slave3_inst|sp|Add0~9 ;
wire \slave3_inst|sp|Add0~10_combout ;
wire \slave3_inst|sp|Selector9~6_combout ;
wire \slave3_inst|sp|Selector9~2_combout ;
wire \slave3_inst|sp|Selector9~4_combout ;
wire \slave3_inst|sp|Selector9~3_combout ;
wire \slave3_inst|sp|Selector9~5_combout ;
wire \slave3_inst|sp|Add0~11 ;
wire \slave3_inst|sp|Add0~13 ;
wire \slave3_inst|sp|Add0~14_combout ;
wire \slave3_inst|sp|Selector7~2_combout ;
wire \slave3_inst|sp|Selector7~4_combout ;
wire \slave3_inst|sp|Selector7~3_combout ;
wire \slave3_inst|sp|Equal1~0_combout ;
wire \slave3_inst|sp|Equal1~1_combout ;
wire \slave3_inst|sp|Equal1~2_combout ;
wire \slave3_inst|sp|smemwdata~0_combout ;
wire \slave3_inst|sp|state~13_combout ;
wire \slave3_inst|sp|state.IDLE~q ;
wire \bus_inst|decoder|mvalid_decoder|out1~0_combout ;
wire \slave1_inst|sp|Selector16~0_combout ;
wire \slave1_inst|sp|mode~0_combout ;
wire \slave1_inst|sp|mode~q ;
wire \slave1_inst|sp|Selector6~0_combout ;
wire \slave1_inst|sp|state.RVALID~q ;
wire \slave1_inst|sp|Selector16~1_combout ;
wire \slave1_inst|sp|Selector16~2_combout ;
wire \slave1_inst|sp|smemren~q ;
wire \slave1_inst|sm|ren_prev~0_combout ;
wire \slave1_inst|sm|ren_prev~q ;
wire \slave1_inst|sm|rvalid~0_combout ;
wire \slave1_inst|sm|rvalid~q ;
wire \slave1_inst|sp|Add0~0_combout ;
wire \slave1_inst|sp|WideOr4~combout ;
wire \slave1_inst|sp|Selector12~1_combout ;
wire \slave1_inst|sp|WideOr8~0_combout ;
wire \slave1_inst|sp|Selector14~1_combout ;
wire \slave1_inst|sp|Selector14~2_combout ;
wire \slave1_inst|sp|Add0~1 ;
wire \slave1_inst|sp|Add0~3 ;
wire \slave1_inst|sp|Add0~4_combout ;
wire \slave1_inst|sp|Selector12~5_combout ;
wire \slave1_inst|sp|Selector15~0_combout ;
wire \slave1_inst|sp|Selector12~4_combout ;
wire \slave1_inst|sp|Selector12~3_combout ;
wire \slave1_inst|sp|Selector12~2_combout ;
wire \slave1_inst|sp|Selector12~6_combout ;
wire \slave1_inst|sp|Equal1~1_combout ;
wire \slave1_inst|sp|Selector14~0_combout ;
wire \slave1_inst|sp|Selector11~0_combout ;
wire \slave1_inst|sp|Add0~5 ;
wire \slave1_inst|sp|Add0~6_combout ;
wire \slave1_inst|sp|Selector11~1_combout ;
wire \slave1_inst|sp|Add0~7 ;
wire \slave1_inst|sp|Add0~8_combout ;
wire \slave1_inst|sp|Selector10~3_combout ;
wire \slave1_inst|sp|Selector10~1_combout ;
wire \slave1_inst|sp|Selector10~0_combout ;
wire \slave1_inst|sp|Selector10~2_combout ;
wire \slave1_inst|sp|Selector10~4_combout ;
wire \slave1_inst|sp|Add0~9 ;
wire \slave1_inst|sp|Add0~10_combout ;
wire \slave1_inst|sp|Selector9~4_combout ;
wire \slave1_inst|sp|Selector9~6_combout ;
wire \slave1_inst|sp|Selector9~5_combout ;
wire \slave1_inst|sp|Selector9~8_combout ;
wire \slave1_inst|sp|Selector9~7_combout ;
wire \slave1_inst|sp|Add0~11 ;
wire \slave1_inst|sp|Add0~13 ;
wire \slave1_inst|sp|Add0~14_combout ;
wire \slave1_inst|sp|Selector7~0_combout ;
wire \slave1_inst|sp|Selector7~1_combout ;
wire \slave1_inst|sp|Equal1~0_combout ;
wire \slave1_inst|sp|Equal1~2_combout ;
wire \slave1_inst|sp|Selector2~0_combout ;
wire \slave1_inst|sp|state.RDATA~q ;
wire \slave1_inst|sp|Selector13~3_combout ;
wire \slave1_inst|sp|Add0~2_combout ;
wire \slave1_inst|sp|Selector13~2_combout ;
wire \slave1_inst|sp|Equal2~1_combout ;
wire \slave1_inst|sp|Equal2~2_combout ;
wire \slave1_inst|sp|Selector1~0_combout ;
wire \slave1_inst|sp|state.ADDR~q ;
wire \slave1_inst|sp|prev_state~13_combout ;
wire \slave1_inst|sp|prev_state.ADDR~q ;
wire \slave1_inst|sp|Selector12~0_combout ;
wire \slave1_inst|sp|Selector8~10_combout ;
wire \slave1_inst|sp|Add0~12_combout ;
wire \slave1_inst|sp|Selector8~11_combout ;
wire \slave1_inst|sp|Selector8~8_combout ;
wire \slave1_inst|sp|Selector8~9_combout ;
wire \slave1_inst|sp|Equal2~0_combout ;
wire \slave1_inst|sp|Equal3~0_combout ;
wire \slave1_inst|sp|Equal3~1_combout ;
wire \slave1_inst|sp|Selector3~0_combout ;
wire \slave1_inst|sp|Selector3~1_combout ;
wire \slave1_inst|sp|state.WDATA~q ;
wire \slave1_inst|sp|Selector4~0_combout ;
wire \slave1_inst|sp|state.SREADY~q ;
wire \slave1_inst|sp|smemwdata~0_combout ;
wire \slave1_inst|sp|Selector0~0_combout ;
wire \slave1_inst|sp|state~13_combout ;
wire \slave1_inst|sp|state.IDLE~q ;
wire \bus_inst|decoder|Mux0~0_combout ;
wire \bus_inst|decoder|Mux0~1_combout ;
wire \bus_inst|decoder|ack~0_combout ;
wire \master1_port|Selector1~0_combout ;
wire \master1_port|Selector1~1_combout ;
wire \master1_port|state.ADDR~q ;
wire \bus_inst|bus_arbiter|Selector5~0_combout ;
wire \bus_inst|bus_arbiter|split_owner.SM2~q ;
wire \bus_inst|bus_arbiter|Selector4~0_combout ;
wire \bus_inst|bus_arbiter|split_owner.SM1~q ;
wire \bus_inst|bus_arbiter|msplit1~2_combout ;
wire \bus_inst|bus_arbiter|split_owner~6_combout ;
wire \bus_inst|bus_arbiter|split_owner~5_combout ;
wire \bus_inst|bus_arbiter|split_owner~7_combout ;
wire \bus_inst|bus_arbiter|split_owner.NONE~q ;
wire \bus_inst|bus_arbiter|msplit1~3_combout ;
wire \bus_inst|bus_arbiter|msplit1~q ;
wire \master1_port|Selector7~0_combout ;
wire \master1_port|state.SPLIT~q ;
wire \master1_port|Selector2~0_combout ;
wire \master1_port|Selector2~1_combout ;
wire \master1_port|Selector3~0_combout ;
wire \master1_port|Selector2~2_combout ;
wire \master1_port|state.RDATA~q ;
wire \master1_port|Selector0~1_combout ;
wire \master1_port|Selector10~1_combout ;
wire \master1_port|Selector10~2_combout ;
wire \master1_port|Add1~11 ;
wire \master1_port|Add1~12_combout ;
wire \master1_port|Selector9~0_combout ;
wire \master1_port|Add1~13 ;
wire \master1_port|Add1~14_combout ;
wire \master1_port|Selector8~0_combout ;
wire \master1_port|Equal1~1_combout ;
wire \master1_port|Selector5~0_combout ;
wire \master1_port|Selector5~1_combout ;
wire \master1_port|state.SADDR~q ;
wire \master1_port|Selector16~0_combout ;
wire \master1_port|Selector16~2_combout ;
wire \master1_port|mvalid~feeder_combout ;
wire \master1_port|mvalid~q ;
wire \bus_inst|mctrl_mux|out[0]~0_combout ;
wire \bus_inst|decoder|Selector3~1_combout ;
wire \bus_inst|decoder|Selector3~2_combout ;
wire \bus_inst|decoder|state.WAIT~q ;
wire \bus_inst|decoder|Selector9~0_combout ;
wire \bus_inst|decoder|Selector9~1_combout ;
wire \bus_inst|decoder|Equal0~0_combout ;
wire \bus_inst|decoder|Selector1~1_combout ;
wire \bus_inst|decoder|state.ADDR~q ;
wire \bus_inst|decoder|Selector2~0_combout ;
wire \bus_inst|decoder|state.CONNECT~q ;
wire \bus_inst|decoder|Selector0~0_combout ;
wire \bus_inst|decoder|state~8_combout ;
wire \bus_inst|decoder|state~9_combout ;
wire \bus_inst|decoder|state.IDLE~q ;
wire \bus_inst|decoder|Selector12~0_combout ;
wire \bus_inst|decoder|slave_addr~4_combout ;
wire \bus_inst|decoder|Selector7~0_combout ;
wire \bus_inst|decoder|Selector7~1_combout ;
wire \bus_inst|decoder|split_slave_addr~1_combout ;
wire \bus_inst|decoder|ssel[1]~feeder_combout ;
wire \slave1_inst|sp|Selector15~1_combout ;
wire \slave1_inst|sp|svalid~q ;
wire \slave2_inst|sp|Selector15~1_combout ;
wire \slave2_inst|sp|svalid~feeder_combout ;
wire \slave2_inst|sp|svalid~q ;
wire \slave3_inst|sp|Selector15~1_combout ;
wire \slave3_inst|sp|Selector15~2_combout ;
wire \slave3_inst|sp|svalid~q ;
wire \bus_inst|rctrl_mux|Mux0~0_combout ;
wire \bus_inst|rctrl_mux|Mux0~1_combout ;
wire \master1_port|Selector15~2_combout ;
wire \master1_port|Selector15~3_combout ;
wire \master1_port|Selector15~4_combout ;
wire \master1_port|Selector15~5_combout ;
wire \master1_port|Selector15~6_combout ;
wire \master1_port|Add1~1 ;
wire \master1_port|Add1~2_combout ;
wire \master1_port|Selector14~2_combout ;
wire \master1_port|Selector14~3_combout ;
wire \master1_port|Selector14~4_combout ;
wire \master1_port|Selector14~5_combout ;
wire \master1_port|Add1~3 ;
wire \master1_port|Add1~4_combout ;
wire \master1_port|Selector13~0_combout ;
wire \master1_port|Selector13~1_combout ;
wire \master1_port|Add1~5 ;
wire \master1_port|Add1~6_combout ;
wire \master1_port|Selector12~0_combout ;
wire \master1_port|Selector12~1_combout ;
wire \master1_port|Selector12~2_combout ;
wire \master1_port|Add2~0_combout ;
wire \master1_port|Add2~23_combout ;
wire \master1_port|Add2~1 ;
wire \master1_port|Add2~2_combout ;
wire \master1_port|Add2~21_combout ;
wire \master1_port|Add2~3 ;
wire \master1_port|Add2~4_combout ;
wire \master1_port|Add2~22_combout ;
wire \master1_port|Add2~5 ;
wire \master1_port|Add2~6_combout ;
wire \master1_port|Add2~20_combout ;
wire \master1_port|Equal0~1_combout ;
wire \master1_port|Add2~7 ;
wire \master1_port|Add2~8_combout ;
wire \master1_port|Add2~19_combout ;
wire \master1_port|Add2~9 ;
wire \master1_port|Add2~10_combout ;
wire \master1_port|Add2~18_combout ;
wire \master1_port|Add2~11 ;
wire \master1_port|Add2~12_combout ;
wire \master1_port|Add2~17_combout ;
wire \master1_port|Add2~13 ;
wire \master1_port|Add2~14_combout ;
wire \master1_port|Add2~16_combout ;
wire \master1_port|Equal0~0_combout ;
wire \master1_port|Selector6~0_combout ;
wire \master1_port|Selector6~1_combout ;
wire \master1_port|state.WAIT~q ;
wire \master1_port|WideOr8~0_combout ;
wire \master1_port|Selector10~0_combout ;
wire \master1_port|Add1~8_combout ;
wire \master1_port|Selector11~0_combout ;
wire \master1_port|Equal1~0_combout ;
wire \master1_port|Equal3~0_combout ;
wire \master1_port|Equal3~1_combout ;
wire \master1_port|Selector3~1_combout ;
wire \master1_port|state.WDATA~q ;
wire \master1_port|Selector0~0_combout ;
wire \master1_port|state~13_combout ;
wire \master1_port|state~14_combout ;
wire \master1_port|state~15_combout ;
wire \master1_port|state.IDLE~q ;
wire \LessThan2~0_combout ;
wire \always1~1_combout ;
wire \Selector16~3_combout ;
wire \Selector14~0_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Selector12~0_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Selector11~0_combout ;
wire \LessThan1~1_combout ;
wire \Selector25~0_combout ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \LessThan1~4_combout ;
wire \always1~2_combout ;
wire \Selector8~0_combout ;
wire \test_state.TP_M2_RWAIT~q ;
wire \Selector9~1_combout ;
wire \test_state.TP_DONE~q ;
wire \Selector9~0_combout ;
wire \Add0~4_combout ;
wire \Selector23~2_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \test_state.TP_M1_WRITE~q ;
wire \Selector2~0_combout ;
wire \test_state.TP_M1_WAIT~q ;
wire \Selector3~0_combout ;
wire \test_state.TP_M1_READ~q ;
wire \Selector4~0_combout ;
wire \test_state.TP_M1_RWAIT~q ;
wire \Selector5~0_combout ;
wire \test_state.TP_M2_WRITE~q ;
wire \Selector6~0_combout ;
wire \test_state.TP_M2_WAIT~q ;
wire \Selector7~0_combout ;
wire \test_state.TP_M2_READ~q ;
wire \Selector35~0_combout ;
wire \m2_dmode~q ;
wire \master2_port|mode~1_combout ;
wire \master2_port|mode~q ;
wire \master2_port|Selector3~1_combout ;
wire \master2_port|state.WDATA~q ;
wire \master2_port|Selector15~2_combout ;
wire \master2_port|Add2~0_combout ;
wire \master2_port|Add2~23_combout ;
wire \master2_port|Add2~1 ;
wire \master2_port|Add2~2_combout ;
wire \master2_port|Add2~21_combout ;
wire \master2_port|Add2~3 ;
wire \master2_port|Add2~4_combout ;
wire \master2_port|Add2~22_combout ;
wire \master2_port|Add2~5 ;
wire \master2_port|Add2~6_combout ;
wire \master2_port|Add2~20_combout ;
wire \master2_port|Equal0~1_combout ;
wire \master2_port|Add2~7 ;
wire \master2_port|Add2~8_combout ;
wire \master2_port|Add2~19_combout ;
wire \master2_port|Add2~9 ;
wire \master2_port|Add2~10_combout ;
wire \master2_port|Add2~18_combout ;
wire \master2_port|Add2~11 ;
wire \master2_port|Add2~12_combout ;
wire \master2_port|Add2~17_combout ;
wire \master2_port|Add2~13 ;
wire \master2_port|Add2~14_combout ;
wire \master2_port|Add2~16_combout ;
wire \master2_port|Equal0~0_combout ;
wire \master2_port|Selector6~0_combout ;
wire \master2_port|Selector6~1_combout ;
wire \master2_port|state.WAIT~q ;
wire \bus_inst|bus_arbiter|msplit2~2_combout ;
wire \bus_inst|bus_arbiter|msplit2~3_combout ;
wire \bus_inst|bus_arbiter|msplit2~q ;
wire \master2_port|Selector7~0_combout ;
wire \master2_port|state.SPLIT~q ;
wire \master2_port|WideOr8~0_combout ;
wire \master2_port|Selector10~0_combout ;
wire \master2_port|Selector11~0_combout ;
wire \master2_port|Add1~9 ;
wire \master2_port|Add1~10_combout ;
wire \master2_port|Selector10~2_combout ;
wire \master2_port|Equal1~0_combout ;
wire \master2_port|Add1~11 ;
wire \master2_port|Add1~13 ;
wire \master2_port|Add1~14_combout ;
wire \master2_port|Selector8~0_combout ;
wire \master2_port|Equal1~2_combout ;
wire \master2_port|Selector1~0_combout ;
wire \master2_port|Selector1~1_combout ;
wire \master2_port|state.ADDR~q ;
wire \master2_port|Selector10~1_combout ;
wire \master2_port|Add1~12_combout ;
wire \master2_port|Selector9~0_combout ;
wire \master2_port|Equal1~1_combout ;
wire \master2_port|Selector5~0_combout ;
wire \master2_port|Selector5~1_combout ;
wire \master2_port|state.SADDR~q ;
wire \master2_port|Selector15~3_combout ;
wire \master2_port|Selector12~0_combout ;
wire \master2_port|Selector12~1_combout ;
wire \master2_port|Selector12~2_combout ;
wire \master2_port|Selector3~0_combout ;
wire \master2_port|Selector2~0_combout ;
wire \master2_port|Selector2~1_combout ;
wire \master2_port|Selector2~2_combout ;
wire \master2_port|state.RDATA~q ;
wire \master2_port|Selector0~2_combout ;
wire \master2_port|Selector15~4_combout ;
wire \master2_port|Selector15~6_combout ;
wire \master2_port|Selector15~5_combout ;
wire \master2_port|Add1~1 ;
wire \master2_port|Add1~2_combout ;
wire \master2_port|Selector14~2_combout ;
wire \master2_port|Selector14~3_combout ;
wire \master2_port|Add1~3 ;
wire \master2_port|Add1~4_combout ;
wire \master2_port|Selector13~0_combout ;
wire \master2_port|Selector13~1_combout ;
wire \master2_port|Equal3~0_combout ;
wire \master2_port|Selector0~1_combout ;
wire \master2_port|Selector0~0_combout ;
wire \master2_port|state~13_combout ;
wire \master2_port|state~14_combout ;
wire \master2_port|state.IDLE~q ;
wire \bus_inst|bus_arbiter|state~7_combout ;
wire \bus_inst|bus_arbiter|Selector0~2_combout ;
wire \bus_inst|bus_arbiter|Selector0~3_combout ;
wire \bus_inst|bus_arbiter|always0~0_combout ;
wire \bus_inst|bus_arbiter|Selector2~3_combout ;
wire \bus_inst|bus_arbiter|Selector2~0_combout ;
wire \bus_inst|bus_arbiter|state~6_combout ;
wire \bus_inst|bus_arbiter|state~8_combout ;
wire \bus_inst|bus_arbiter|state~9_combout ;
wire \bus_inst|bus_arbiter|state.IDLE~q ;
wire \bus_inst|bus_arbiter|Selector1~4_combout ;
wire \bus_inst|bus_arbiter|Selector2~1_combout ;
wire \bus_inst|bus_arbiter|always2~1_combout ;
wire \bus_inst|bus_arbiter|Selector2~2_combout ;
wire \bus_inst|bus_arbiter|Selector2~4_combout ;
wire \bus_inst|bus_arbiter|state.M2~q ;
wire \bus_inst|bus_arbiter|Selector6~0_combout ;
wire \bus_inst|bus_arbiter|Selector6~1_combout ;
wire \bus_inst|bus_arbiter|split_grant~q ;
wire \slave3_inst|sp|Selector33~0_combout ;
wire \slave3_inst|sp|Selector32~0_combout ;
wire \slave3_inst|sp|Selector31~0_combout ;
wire \slave3_inst|sp|Selector31~1_combout ;
wire \slave3_inst|sp|Add1~0_combout ;
wire \slave3_inst|sp|Selector30~0_combout ;
wire \slave3_inst|sp|Selector6~0_combout ;
wire \slave3_inst|sp|Selector6~1_combout ;
wire \slave3_inst|sp|state.WAIT~q ;
wire \slave3_inst|sp|Selector2~0_combout ;
wire \slave3_inst|sp|state.RDATA~q ;
wire \slave3_inst|sp|Selector8~6_combout ;
wire \slave3_inst|sp|Selector8~9_combout ;
wire \slave3_inst|sp|Add0~12_combout ;
wire \slave3_inst|sp|Selector8~10_combout ;
wire \slave3_inst|sp|Selector8~7_combout ;
wire \slave3_inst|sp|Selector8~8_combout ;
wire \slave3_inst|sp|Equal2~0_combout ;
wire \slave3_inst|sp|Equal2~2_combout ;
wire \slave3_inst|sp|Selector3~0_combout ;
wire \slave3_inst|sp|Selector5~0_combout ;
wire \slave3_inst|sp|state.SREADY~q ;
wire \slave3_inst|sp|Selector4~0_combout ;
wire \slave3_inst|sp|state.SPLIT~q ;
wire \bus_inst|bus_arbiter|Selector1~2_combout ;
wire \bus_inst|bus_arbiter|Selector1~3_combout ;
wire \bus_inst|bus_arbiter|Selector1~5_combout ;
wire \bus_inst|bus_arbiter|state.M1~q ;
wire \slave1_inst|sp|Selector17~0_combout ;
wire \slave1_inst|sp|Selector0~1_combout ;
wire \slave1_inst|sp|Selector17~1_combout ;
wire \slave1_inst|sp|smemwen~q ;
wire \slave1_inst|sp|Decoder1~1_combout ;
wire \slave1_inst|sp|Decoder1~2_combout ;
wire \slave1_inst|sp|wdata~2_combout ;
wire \slave1_inst|sp|smemwdata~3_combout ;
wire \slave1_inst|sp|Decoder0~2_combout ;
wire \slave1_inst|sp|Decoder0~3_combout ;
wire \slave1_inst|sp|Selector28~0_combout ;
wire \slave1_inst|sp|smemaddr~0_combout ;
wire \slave1_inst|sp|Decoder0~4_combout ;
wire \slave1_inst|sp|Selector27~0_combout ;
wire \slave1_inst|sp|smemaddr~1_combout ;
wire \slave1_inst|sp|Selector26~0_combout ;
wire \slave1_inst|sp|smemaddr~2_combout ;
wire \slave1_inst|sp|Selector25~0_combout ;
wire \slave1_inst|sp|smemaddr~3_combout ;
wire \slave1_inst|sp|Selector24~0_combout ;
wire \slave1_inst|sp|smemaddr~4_combout ;
wire \slave1_inst|sp|Decoder1~3_combout ;
wire \slave1_inst|sp|Selector23~0_combout ;
wire \slave1_inst|sp|smemaddr~5_combout ;
wire \slave1_inst|sp|Decoder1~0_combout ;
wire \slave1_inst|sp|Selector22~0_combout ;
wire \slave1_inst|sp|smemaddr~6_combout ;
wire \slave1_inst|sp|Selector21~0_combout ;
wire \slave1_inst|sp|smemaddr~7_combout ;
wire \slave1_inst|sp|Decoder0~6_combout ;
wire \slave1_inst|sp|Decoder0~5_combout ;
wire \slave1_inst|sp|Selector20~0_combout ;
wire \slave1_inst|sp|smemaddr~8_combout ;
wire \slave1_inst|sp|Selector19~0_combout ;
wire \slave1_inst|sp|Selector19~1_combout ;
wire \slave1_inst|sp|smemaddr~9_combout ;
wire \slave1_inst|sp|Selector18~0_combout ;
wire \slave1_inst|sp|smemaddr~10_combout ;
wire \slave1_inst|sp|Decoder1~4_combout ;
wire \slave1_inst|sp|wdata~1_combout ;
wire \slave1_inst|sp|smemwdata~2_combout ;
wire \slave1_inst|sp|wdata~0_combout ;
wire \slave1_inst|sp|smemwdata~1_combout ;
wire \slave1_inst|sp|wdata~3_combout ;
wire \slave1_inst|sp|smemwdata~4_combout ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave1_inst|sp|Mux0~0_combout ;
wire \slave1_inst|sp|Mux0~1_combout ;
wire \slave1_inst|sp|wdata~6_combout ;
wire \slave1_inst|sp|smemwdata~7_combout ;
wire \slave1_inst|sp|Decoder1~5_combout ;
wire \slave1_inst|sp|wdata~5_combout ;
wire \slave1_inst|sp|smemwdata~6_combout ;
wire \slave1_inst|sp|wdata~4_combout ;
wire \slave1_inst|sp|smemwdata~5_combout ;
wire \slave1_inst|sp|wdata~7_combout ;
wire \slave1_inst|sp|smemwdata~8_combout ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave1_inst|sp|Mux0~2_combout ;
wire \slave1_inst|sp|Mux0~3_combout ;
wire \slave1_inst|sp|srdata~0_combout ;
wire \slave1_inst|sp|srdata~1_combout ;
wire \slave1_inst|sp|srdata~q ;
wire \slave2_inst|sp|Selector0~1_combout ;
wire \slave2_inst|sp|Selector17~0_combout ;
wire \slave2_inst|sp|Selector17~1_combout ;
wire \slave2_inst|sp|smemwen~q ;
wire \slave2_inst|sp|Decoder1~2_combout ;
wire \slave2_inst|sp|Decoder1~3_combout ;
wire \slave2_inst|sp|wdata~4_combout ;
wire \slave2_inst|sp|smemwdata~5_combout ;
wire \slave2_inst|sp|Decoder0~0_combout ;
wire \slave2_inst|sp|Decoder0~1_combout ;
wire \slave2_inst|sp|Selector29~0_combout ;
wire \slave2_inst|sp|smemaddr~0_combout ;
wire \slave2_inst|sp|Selector28~0_combout ;
wire \slave2_inst|sp|smemaddr~1_combout ;
wire \slave2_inst|sp|Selector27~0_combout ;
wire \slave2_inst|sp|smemaddr~2_combout ;
wire \slave2_inst|sp|Selector26~0_combout ;
wire \slave2_inst|sp|smemaddr~3_combout ;
wire \slave2_inst|sp|Decoder0~2_combout ;
wire \slave2_inst|sp|Selector25~0_combout ;
wire \slave2_inst|sp|smemaddr~4_combout ;
wire \slave2_inst|sp|Selector24~0_combout ;
wire \slave2_inst|sp|smemaddr~5_combout ;
wire \slave2_inst|sp|Decoder0~3_combout ;
wire \slave2_inst|sp|Selector23~0_combout ;
wire \slave2_inst|sp|smemaddr~6_combout ;
wire \slave2_inst|sp|Selector22~0_combout ;
wire \slave2_inst|sp|smemaddr~7_combout ;
wire \slave2_inst|sp|Decoder0~4_combout ;
wire \slave2_inst|sp|Selector21~0_combout ;
wire \slave2_inst|sp|smemaddr~8_combout ;
wire \slave2_inst|sp|Selector20~0_combout ;
wire \slave2_inst|sp|smemaddr~9_combout ;
wire \slave2_inst|sp|Selector19~0_combout ;
wire \slave2_inst|sp|smemaddr~10_combout ;
wire \slave2_inst|sp|Selector18~0_combout ;
wire \slave2_inst|sp|smemaddr~11_combout ;
wire \slave2_inst|sp|Decoder1~0_combout ;
wire \slave2_inst|sp|Decoder1~4_combout ;
wire \slave2_inst|sp|wdata~5_combout ;
wire \slave2_inst|sp|smemwdata~6_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave2_inst|sp|wdata~6_combout ;
wire \slave2_inst|sp|smemwdata~7_combout ;
wire \slave2_inst|sp|wdata~7_combout ;
wire \slave2_inst|sp|smemwdata~8_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave2_inst|sp|Mux0~2_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave2_inst|sp|Mux0~3_combout ;
wire \slave2_inst|sp|Decoder1~1_combout ;
wire \slave2_inst|sp|wdata~2_combout ;
wire \slave2_inst|sp|smemwdata~3_combout ;
wire \slave2_inst|sp|Equal3~2_combout ;
wire \slave2_inst|sp|wdata~3_combout ;
wire \slave2_inst|sp|smemwdata~4_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave2_inst|sp|wdata~1_combout ;
wire \slave2_inst|sp|smemwdata~2_combout ;
wire \slave2_inst|sp|wdata~0_combout ;
wire \slave2_inst|sp|smemwdata~1_combout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave2_inst|sp|Mux0~0_combout ;
wire \slave2_inst|sp|Mux0~1_combout ;
wire \slave2_inst|sp|srdata~0_combout ;
wire \slave2_inst|sp|srdata~1_combout ;
wire \slave2_inst|sp|srdata~q ;
wire \slave3_inst|sp|Selector17~0_combout ;
wire \slave3_inst|sp|Selector0~1_combout ;
wire \slave3_inst|sp|Selector17~1_combout ;
wire \slave3_inst|sp|smemwen~q ;
wire \slave3_inst|sp|Selector16~1_combout ;
wire \slave3_inst|sp|Selector16~0_combout ;
wire \slave3_inst|sp|Selector16~2_combout ;
wire \slave3_inst|sp|smemren~q ;
wire \slave3_inst|sp|Decoder1~0_combout ;
wire \slave3_inst|sp|Decoder1~1_combout ;
wire \slave3_inst|sp|wdata~2_combout ;
wire \slave3_inst|sp|smemwdata~3_combout ;
wire \slave3_inst|sp|Decoder0~0_combout ;
wire \slave3_inst|sp|Decoder0~1_combout ;
wire \slave3_inst|sp|Selector29~0_combout ;
wire \slave3_inst|sp|smemaddr~0_combout ;
wire \slave3_inst|sp|Decoder1~2_combout ;
wire \slave3_inst|sp|Selector28~0_combout ;
wire \slave3_inst|sp|smemaddr~1_combout ;
wire \slave3_inst|sp|Selector27~0_combout ;
wire \slave3_inst|sp|smemaddr~2_combout ;
wire \slave3_inst|sp|Selector26~0_combout ;
wire \slave3_inst|sp|smemaddr~3_combout ;
wire \slave3_inst|sp|Decoder0~2_combout ;
wire \slave3_inst|sp|Selector25~0_combout ;
wire \slave3_inst|sp|smemaddr~4_combout ;
wire \slave3_inst|sp|Selector24~0_combout ;
wire \slave3_inst|sp|smemaddr~5_combout ;
wire \slave3_inst|sp|Decoder0~3_combout ;
wire \slave3_inst|sp|Selector23~0_combout ;
wire \slave3_inst|sp|smemaddr~6_combout ;
wire \slave3_inst|sp|Selector22~0_combout ;
wire \slave3_inst|sp|smemaddr~7_combout ;
wire \slave3_inst|sp|Decoder0~4_combout ;
wire \slave3_inst|sp|Selector21~0_combout ;
wire \slave3_inst|sp|smemaddr~8_combout ;
wire \slave3_inst|sp|Selector20~0_combout ;
wire \slave3_inst|sp|smemaddr~9_combout ;
wire \slave3_inst|sp|Selector19~0_combout ;
wire \slave3_inst|sp|smemaddr~10_combout ;
wire \slave3_inst|sp|Selector18~0_combout ;
wire \slave3_inst|sp|smemaddr~11_combout ;
wire \slave3_inst|sp|Equal3~2_combout ;
wire \slave3_inst|sp|wdata~3_combout ;
wire \slave3_inst|sp|smemwdata~4_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \slave3_inst|sp|Decoder1~3_combout ;
wire \slave3_inst|sp|wdata~1_combout ;
wire \slave3_inst|sp|smemwdata~2_combout ;
wire \slave3_inst|sp|wdata~0_combout ;
wire \slave3_inst|sp|smemwdata~1_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \slave3_inst|sp|Mux0~0_combout ;
wire \slave3_inst|sp|Mux0~1_combout ;
wire \slave3_inst|sp|wdata~4_combout ;
wire \slave3_inst|sp|smemwdata~5_combout ;
wire \slave3_inst|sp|Decoder1~4_combout ;
wire \slave3_inst|sp|wdata~5_combout ;
wire \slave3_inst|sp|smemwdata~6_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \slave3_inst|sp|wdata~6_combout ;
wire \slave3_inst|sp|smemwdata~7_combout ;
wire \slave3_inst|sp|wdata~7_combout ;
wire \slave3_inst|sp|smemwdata~8_combout ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \slave3_inst|sp|Mux0~2_combout ;
wire \slave3_inst|sp|Mux0~3_combout ;
wire \slave3_inst|sp|srdata~0_combout ;
wire \slave3_inst|sp|srdata~1_combout ;
wire \slave3_inst|sp|srdata~q ;
wire \bus_inst|rdata_mux|Mux0~0_combout ;
wire \bus_inst|rdata_mux|Mux0~1_combout ;
wire [7:0] m1_dwdata;
wire [7:0] m2_dwdata;
wire [15:0] m2_daddr;
wire [7:0] \slave1_inst|sp|smemwdata ;
wire [7:0] \slave3_inst|sp|smemwdata ;
wire [15:0] \master1_port|addr ;
wire [7:0] \master1_port|wdata ;
wire [7:0] \slave2_inst|sp|smemwdata ;
wire [15:0] \master2_port|addr ;
wire [7:0] \master2_port|counter ;
wire [15:0] test_counter;
wire [11:0] \slave3_inst|sp|addr ;
wire [15:0] m1_daddr;
wire [7:0] \slave1_inst|sp|wdata ;
wire [7:0] \master2_port|timeout ;
wire [7:0] test_data;
wire [7:0] \slave3_inst|sp|counter ;
wire [3:0] \slave3_inst|sp|rcounter ;
wire [7:0] \master1_port|counter ;
wire [7:0] \master1_port|timeout ;
wire [7:0] \slave2_inst|sp|wdata ;
wire [7:0] \slave2_inst|sp|counter ;
wire [7:0] \slave3_inst|sp|wdata ;
wire [3:0] \bus_inst|decoder|slave_addr ;
wire [3:0] \bus_inst|decoder|counter ;
wire [7:0] \slave1_inst|sp|counter ;
wire [11:0] \slave3_inst|sp|smemaddr ;
wire [7:0] \master2_port|wdata ;
wire [11:0] \slave2_inst|sp|smemaddr ;
wire [10:0] \slave1_inst|sp|smemaddr ;
wire [11:0] \slave2_inst|sp|addr ;
wire [10:0] \slave1_inst|sp|addr ;
wire [2:0] reset_sync;
wire [1:0] \bus_inst|decoder|ssel ;
wire [3:0] \bus_inst|decoder|split_slave_addr ;

wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3  = \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \LED[0]~output (
	.i(reset_sync[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \LED[1]~output (
	.i(\bus_inst|bus_arbiter|state.M1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \LED[2]~output (
	.i(\bus_inst|bus_arbiter|state.M2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\bus_inst|decoder|ack~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \LED[4]~output (
	.i(\bus_inst|decoder|ack~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \LED[5]~output (
	.i(\bus_inst|bus_arbiter|msplit1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \LED[6]~output (
	.i(\bus_inst|bus_arbiter|msplit2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \GPIO_M1_RDATA~output (
	.i(\bus_inst|rdata_mux|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M1_RDATA~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M1_RDATA~output .bus_hold = "false";
defparam \GPIO_M1_RDATA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \GPIO_M1_SVALID~output (
	.i(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M1_SVALID~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M1_SVALID~output .bus_hold = "false";
defparam \GPIO_M1_SVALID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \GPIO_M1_BGRANT~output (
	.i(\bus_inst|bus_arbiter|state.M1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M1_BGRANT~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M1_BGRANT~output .bus_hold = "false";
defparam \GPIO_M1_BGRANT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \GPIO_M1_ACK~output (
	.i(\bus_inst|decoder|ack~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M1_ACK~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M1_ACK~output .bus_hold = "false";
defparam \GPIO_M1_ACK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \GPIO_M1_SPLIT~output (
	.i(\bus_inst|bus_arbiter|msplit1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M1_SPLIT~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M1_SPLIT~output .bus_hold = "false";
defparam \GPIO_M1_SPLIT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \GPIO_M2_RDATA~output (
	.i(\bus_inst|rdata_mux|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M2_RDATA~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M2_RDATA~output .bus_hold = "false";
defparam \GPIO_M2_RDATA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \GPIO_M2_SVALID~output (
	.i(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M2_SVALID~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M2_SVALID~output .bus_hold = "false";
defparam \GPIO_M2_SVALID~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \GPIO_M2_BGRANT~output (
	.i(\bus_inst|bus_arbiter|state.M2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M2_BGRANT~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M2_BGRANT~output .bus_hold = "false";
defparam \GPIO_M2_BGRANT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \GPIO_M2_ACK~output (
	.i(\bus_inst|decoder|ack~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M2_ACK~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M2_ACK~output .bus_hold = "false";
defparam \GPIO_M2_ACK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \GPIO_M2_SPLIT~output (
	.i(\bus_inst|bus_arbiter|msplit2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_M2_SPLIT~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_M2_SPLIT~output .bus_hold = "false";
defparam \GPIO_M2_SPLIT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \FPGA_CLK1_50~input (
	.i(FPGA_CLK1_50),
	.ibar(gnd),
	.o(\FPGA_CLK1_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK1_50~input .bus_hold = "false";
defparam \FPGA_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \FPGA_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\FPGA_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FPGA_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \FPGA_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \FPGA_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y10_N27
dffeas \reset_sync[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\KEY0~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[0] .is_wysiwyg = "true";
defparam \reset_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N9
dffeas \reset_sync[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reset_sync[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[1] .is_wysiwyg = "true";
defparam \reset_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N15
dffeas \reset_sync[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(reset_sync[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_sync[2] .is_wysiwyg = "true";
defparam \reset_sync[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \master2_port|Add1~0 (
// Equation(s):
// \master2_port|Add1~0_combout  = \master2_port|counter [0] $ (VCC)
// \master2_port|Add1~1  = CARRY(\master2_port|counter [0])

	.dataa(gnd),
	.datab(\master2_port|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master2_port|Add1~0_combout ),
	.cout(\master2_port|Add1~1 ));
// synopsys translate_off
defparam \master2_port|Add1~0 .lut_mask = 16'h33CC;
defparam \master2_port|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \master2_port|Add1~4 (
// Equation(s):
// \master2_port|Add1~4_combout  = (\master2_port|counter [2] & (\master2_port|Add1~3  $ (GND))) # (!\master2_port|counter [2] & (!\master2_port|Add1~3  & VCC))
// \master2_port|Add1~5  = CARRY((\master2_port|counter [2] & !\master2_port|Add1~3 ))

	.dataa(\master2_port|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~3 ),
	.combout(\master2_port|Add1~4_combout ),
	.cout(\master2_port|Add1~5 ));
// synopsys translate_off
defparam \master2_port|Add1~4 .lut_mask = 16'hA50A;
defparam \master2_port|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \master2_port|Add1~6 (
// Equation(s):
// \master2_port|Add1~6_combout  = (\master2_port|counter [3] & (!\master2_port|Add1~5 )) # (!\master2_port|counter [3] & ((\master2_port|Add1~5 ) # (GND)))
// \master2_port|Add1~7  = CARRY((!\master2_port|Add1~5 ) # (!\master2_port|counter [3]))

	.dataa(\master2_port|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~5 ),
	.combout(\master2_port|Add1~6_combout ),
	.cout(\master2_port|Add1~7 ));
// synopsys translate_off
defparam \master2_port|Add1~6 .lut_mask = 16'h5A5F;
defparam \master2_port|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneive_lcell_comb \master2_port|Add1~8 (
// Equation(s):
// \master2_port|Add1~8_combout  = (\master2_port|counter [4] & (\master2_port|Add1~7  $ (GND))) # (!\master2_port|counter [4] & (!\master2_port|Add1~7  & VCC))
// \master2_port|Add1~9  = CARRY((\master2_port|counter [4] & !\master2_port|Add1~7 ))

	.dataa(\master2_port|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~7 ),
	.combout(\master2_port|Add1~8_combout ),
	.cout(\master2_port|Add1~9 ));
// synopsys translate_off
defparam \master2_port|Add1~8 .lut_mask = 16'hA50A;
defparam \master2_port|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N4
cycloneive_lcell_comb \master2_port|prev_state~13 (
// Equation(s):
// \master2_port|prev_state~13_combout  = (reset_sync[2] & \master2_port|state.ADDR~q )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\master2_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master2_port|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|prev_state~13 .lut_mask = 16'hCC00;
defparam \master2_port|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N5
dffeas \master2_port|prev_state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|prev_state.ADDR .is_wysiwyg = "true";
defparam \master2_port|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (test_counter[4] & (\Add0~7  $ (GND))) # (!test_counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((test_counter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(test_counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (test_counter[5] & (!\Add0~9 )) # (!test_counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!test_counter[5]))

	.dataa(test_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N20
cycloneive_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = ((!\always1~1_combout  & ((\test_state.TP_M1_WAIT~q ) # (\test_state.TP_M1_RWAIT~q )))) # (!\Selector25~0_combout )

	.dataa(\Selector25~0_combout ),
	.datab(\always1~1_combout ),
	.datac(\test_state.TP_M1_WAIT~q ),
	.datad(\test_state.TP_M1_RWAIT~q ),
	.cin(gnd),
	.combout(\Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~5 .lut_mask = 16'h7775;
defparam \Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N26
cycloneive_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = (!\always1~2_combout  & ((\test_state.TP_M2_WAIT~q ) # (\test_state.TP_M2_RWAIT~q )))

	.dataa(\test_state.TP_M2_WAIT~q ),
	.datab(\always1~2_combout ),
	.datac(gnd),
	.datad(\test_state.TP_M2_RWAIT~q ),
	.cin(gnd),
	.combout(\Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~2 .lut_mask = 16'h3322;
defparam \Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N14
cycloneive_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = (\Add0~10_combout  & ((\Selector9~0_combout ) # ((\Selector16~5_combout ) # (\Selector16~2_combout ))))

	.dataa(\Selector9~0_combout ),
	.datab(\Add0~10_combout ),
	.datac(\Selector16~5_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~2 .lut_mask = 16'hCCC8;
defparam \Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N15
dffeas \test_counter[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector20~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[5] .is_wysiwyg = "true";
defparam \test_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (test_counter[6] & (\Add0~11  $ (GND))) # (!test_counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((test_counter[6] & !\Add0~11 ))

	.dataa(test_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N2
cycloneive_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = ((!\always1~2_combout  & ((\test_state.TP_M2_WAIT~q ) # (\test_state.TP_M2_RWAIT~q )))) # (!\Selector25~0_combout )

	.dataa(\test_state.TP_M2_WAIT~q ),
	.datab(\test_state.TP_M2_RWAIT~q ),
	.datac(\Selector25~0_combout ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~3 .lut_mask = 16'h0FEF;
defparam \Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N16
cycloneive_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = (\Add0~12_combout  & ((\Selector19~3_combout ) # ((\Selector16~3_combout ) # (\Selector9~0_combout ))))

	.dataa(\Add0~12_combout ),
	.datab(\Selector19~3_combout ),
	.datac(\Selector16~3_combout ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~2 .lut_mask = 16'hAAA8;
defparam \Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N17
dffeas \test_counter[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector19~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[6] .is_wysiwyg = "true";
defparam \test_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (test_counter[7] & (!\Add0~13 )) # (!test_counter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!test_counter[7]))

	.dataa(gnd),
	.datab(test_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = test_counter[0] $ (VCC)
// \Add0~1  = CARRY(test_counter[0])

	.dataa(test_counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N28
cycloneive_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = (\Add0~0_combout  & ((\Selector16~2_combout ) # ((\Selector16~3_combout ) # (\Selector9~0_combout ))))

	.dataa(\Add0~0_combout ),
	.datab(\Selector16~2_combout ),
	.datac(\Selector16~3_combout ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~1 .lut_mask = 16'hAAA8;
defparam \Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N2
cycloneive_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = (\Selector25~1_combout ) # ((!\Selector25~0_combout  & \Add0~0_combout ))

	.dataa(gnd),
	.datab(\Selector25~0_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Selector25~1_combout ),
	.cin(gnd),
	.combout(\Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~2 .lut_mask = 16'hFF30;
defparam \Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N3
dffeas \test_counter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector25~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[0] .is_wysiwyg = "true";
defparam \test_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (test_counter[1] & (!\Add0~1 )) # (!test_counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!test_counter[1]))

	.dataa(gnd),
	.datab(test_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N24
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Add0~2_combout  & ((\Selector16~2_combout ) # ((\Selector16~3_combout ) # (\Selector9~0_combout ))))

	.dataa(\Add0~2_combout ),
	.datab(\Selector16~2_combout ),
	.datac(\Selector16~3_combout ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hAAA8;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N22
cycloneive_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = (\Selector24~0_combout ) # ((\Add0~2_combout  & !\Selector25~0_combout ))

	.dataa(\Add0~2_combout ),
	.datab(\Selector25~0_combout ),
	.datac(gnd),
	.datad(\Selector24~0_combout ),
	.cin(gnd),
	.combout(\Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~1 .lut_mask = 16'hFF22;
defparam \Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N23
dffeas \test_counter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector24~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[1] .is_wysiwyg = "true";
defparam \test_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N18
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (test_counter[3] & ((test_counter[0]) # ((test_counter[1]) # (test_counter[2]))))

	.dataa(test_counter[3]),
	.datab(test_counter[0]),
	.datac(test_counter[1]),
	.datad(test_counter[2]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hAAA8;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = (test_counter[6]) # ((test_counter[5]) # ((\LessThan1~2_combout ) # (test_counter[4])))

	.dataa(test_counter[6]),
	.datab(test_counter[5]),
	.datac(\LessThan1~2_combout ),
	.datad(test_counter[4]),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'hFFFE;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (test_counter[8] & (\Add0~15  $ (GND))) # (!test_counter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((test_counter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(test_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N26
cycloneive_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = (\Add0~16_combout  & ((\Selector16~5_combout ) # ((\Selector16~2_combout ) # (\Selector9~0_combout ))))

	.dataa(\Selector16~5_combout ),
	.datab(\Selector16~2_combout ),
	.datac(\Add0~16_combout ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~2 .lut_mask = 16'hF0E0;
defparam \Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N27
dffeas \test_counter[8] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector17~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[8] .is_wysiwyg = "true";
defparam \test_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (test_counter[9] & (!\Add0~17 )) # (!test_counter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!test_counter[9]))

	.dataa(test_counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N4
cycloneive_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = (\Add0~18_combout  & ((\Selector9~0_combout ) # ((\Selector16~5_combout ) # (\Selector16~2_combout ))))

	.dataa(\Selector9~0_combout ),
	.datab(\Add0~18_combout ),
	.datac(\Selector16~5_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~4 .lut_mask = 16'hCCC8;
defparam \Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \test_counter[9] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector16~4_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[9] .is_wysiwyg = "true";
defparam \test_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (test_counter[10] & (\Add0~19  $ (GND))) # (!test_counter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((test_counter[10] & !\Add0~19 ))

	.dataa(test_counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N16
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\Add0~20_combout  & \Selector14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~20_combout ),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hF000;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N17
dffeas \test_counter[10] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[10] .is_wysiwyg = "true";
defparam \test_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (test_counter[11] & (!\Add0~21 )) # (!test_counter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!test_counter[11]))

	.dataa(gnd),
	.datab(test_counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N12
cycloneive_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Add0~22_combout  & \Selector14~0_combout )

	.dataa(gnd),
	.datab(\Add0~22_combout ),
	.datac(\Selector14~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hC0C0;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N13
dffeas \test_counter[11] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector14~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[11] .is_wysiwyg = "true";
defparam \test_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (test_counter[12] & (\Add0~23  $ (GND))) # (!test_counter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((test_counter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(test_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N4
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\Selector14~0_combout  & \Add0~24_combout )

	.dataa(\Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hAA00;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N5
dffeas \test_counter[12] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[12] .is_wysiwyg = "true";
defparam \test_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (test_counter[14] & (\Add0~27  $ (GND))) # (!test_counter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((test_counter[14] & !\Add0~27 ))

	.dataa(test_counter[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \Add0~29  $ (test_counter[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(test_counter[15]),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h0FF0;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\Add0~30_combout  & \Selector14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~30_combout ),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hF000;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N9
dffeas \test_counter[15] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[15] .is_wysiwyg = "true";
defparam \test_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (!test_counter[14] & (!test_counter[15] & !test_counter[13]))

	.dataa(test_counter[14]),
	.datab(gnd),
	.datac(test_counter[15]),
	.datad(test_counter[13]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0005;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
cycloneive_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ((test_counter[12] & ((test_counter[11]) # (test_counter[10])))) # (!\LessThan2~1_combout )

	.dataa(test_counter[11]),
	.datab(\LessThan2~1_combout ),
	.datac(test_counter[12]),
	.datad(test_counter[10]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hF3B3;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N30
cycloneive_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (\LessThan2~2_combout ) # ((\LessThan2~3_combout  & (test_counter[12] & \LessThan1~3_combout )))

	.dataa(\LessThan2~3_combout ),
	.datab(test_counter[12]),
	.datac(\LessThan2~2_combout ),
	.datad(\LessThan1~3_combout ),
	.cin(gnd),
	.combout(\LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = 16'hF8F0;
defparam \LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N6
cycloneive_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = ((\test_state.TP_DONE~q  & !\LessThan2~4_combout )) # (!\Selector25~0_combout )

	.dataa(gnd),
	.datab(\test_state.TP_DONE~q ),
	.datac(\LessThan2~4_combout ),
	.datad(\Selector25~0_combout ),
	.cin(gnd),
	.combout(\Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~3 .lut_mask = 16'h0CFF;
defparam \Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N6
cycloneive_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = (\Add0~14_combout  & ((\Selector16~3_combout ) # ((\Selector18~3_combout ) # (\Selector16~2_combout ))))

	.dataa(\Selector16~3_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Selector18~3_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~2 .lut_mask = 16'hCCC8;
defparam \Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N7
dffeas \test_counter[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector18~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[7] .is_wysiwyg = "true";
defparam \test_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N0
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = (test_counter[7] & (test_counter[9] & test_counter[8]))

	.dataa(test_counter[7]),
	.datab(gnd),
	.datac(test_counter[9]),
	.datad(test_counter[8]),
	.cin(gnd),
	.combout(\LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'hA000;
defparam \LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (test_counter[5] & test_counter[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(test_counter[5]),
	.datad(test_counter[6]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hF000;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N2
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\LessThan1~3_combout  & (\LessThan1~0_combout  & ((test_counter[4]) # (\LessThan1~2_combout ))))

	.dataa(test_counter[4]),
	.datab(\LessThan1~3_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'hC800;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N2
cycloneive_lcell_comb \m1_daddr~0 (
// Equation(s):
// \m1_daddr~0_combout  = (\test_state.TP_M1_READ~q ) # (\test_state.TP_M1_WRITE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test_state.TP_M1_READ~q ),
	.datad(\test_state.TP_M1_WRITE~q ),
	.cin(gnd),
	.combout(\m1_daddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1_daddr~0 .lut_mask = 16'hFFF0;
defparam \m1_daddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N3
dffeas m1_dvalid(
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m1_daddr~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_dvalid.is_wysiwyg = "true";
defparam m1_dvalid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N14
cycloneive_lcell_comb \master1_port|Selector4~0 (
// Equation(s):
// \master1_port|Selector4~0_combout  = (\bus_inst|bus_arbiter|state.M1~q  & (\m1_dvalid~q  & ((!\master1_port|state.IDLE~q )))) # (!\bus_inst|bus_arbiter|state.M1~q  & ((\master1_port|state.REQ~q ) # ((\m1_dvalid~q  & !\master1_port|state.IDLE~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\m1_dvalid~q ),
	.datac(\master1_port|state.REQ~q ),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector4~0 .lut_mask = 16'h50DC;
defparam \master1_port|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N15
dffeas \master1_port|state.REQ (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.REQ .is_wysiwyg = "true";
defparam \master1_port|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneive_lcell_comb \master1_port|Add1~0 (
// Equation(s):
// \master1_port|Add1~0_combout  = \master1_port|counter [0] $ (VCC)
// \master1_port|Add1~1  = CARRY(\master1_port|counter [0])

	.dataa(\master1_port|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master1_port|Add1~0_combout ),
	.cout(\master1_port|Add1~1 ));
// synopsys translate_off
defparam \master1_port|Add1~0 .lut_mask = 16'h55AA;
defparam \master1_port|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N6
cycloneive_lcell_comb \master1_port|Add1~6 (
// Equation(s):
// \master1_port|Add1~6_combout  = (\master1_port|counter [3] & (!\master1_port|Add1~5 )) # (!\master1_port|counter [3] & ((\master1_port|Add1~5 ) # (GND)))
// \master1_port|Add1~7  = CARRY((!\master1_port|Add1~5 ) # (!\master1_port|counter [3]))

	.dataa(gnd),
	.datab(\master1_port|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~5 ),
	.combout(\master1_port|Add1~6_combout ),
	.cout(\master1_port|Add1~7 ));
// synopsys translate_off
defparam \master1_port|Add1~6 .lut_mask = 16'h3C3F;
defparam \master1_port|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N8
cycloneive_lcell_comb \master1_port|Add1~8 (
// Equation(s):
// \master1_port|Add1~8_combout  = (\master1_port|counter [4] & (\master1_port|Add1~7  $ (GND))) # (!\master1_port|counter [4] & (!\master1_port|Add1~7  & VCC))
// \master1_port|Add1~9  = CARRY((\master1_port|counter [4] & !\master1_port|Add1~7 ))

	.dataa(\master1_port|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~7 ),
	.combout(\master1_port|Add1~8_combout ),
	.cout(\master1_port|Add1~9 ));
// synopsys translate_off
defparam \master1_port|Add1~8 .lut_mask = 16'hA50A;
defparam \master1_port|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N10
cycloneive_lcell_comb \master1_port|Add1~10 (
// Equation(s):
// \master1_port|Add1~10_combout  = (\master1_port|counter [5] & (!\master1_port|Add1~9 )) # (!\master1_port|counter [5] & ((\master1_port|Add1~9 ) # (GND)))
// \master1_port|Add1~11  = CARRY((!\master1_port|Add1~9 ) # (!\master1_port|counter [5]))

	.dataa(gnd),
	.datab(\master1_port|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~9 ),
	.combout(\master1_port|Add1~10_combout ),
	.cout(\master1_port|Add1~11 ));
// synopsys translate_off
defparam \master1_port|Add1~10 .lut_mask = 16'h3C3F;
defparam \master1_port|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N14
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~0 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~0_combout  = (\bus_inst|decoder|slave_addr [0] & reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~0 .lut_mask = 16'hC0C0;
defparam \bus_inst|decoder|split_slave_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~2 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~2_combout  = ((\bus_inst|decoder|state.WAIT~q  & \slave3_inst|sp|state.SPLIT~q )) # (!reset_sync[2])

	.dataa(\bus_inst|decoder|state.WAIT~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~2 .lut_mask = 16'hA0FF;
defparam \bus_inst|decoder|split_slave_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N15
dffeas \bus_inst|decoder|split_slave_addr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N6
cycloneive_lcell_comb \bus_inst|decoder|Selector8~0 (
// Equation(s):
// \bus_inst|decoder|Selector8~0_combout  = (\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|slave_addr [0])) # (!\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|bus_arbiter|split_grant~q  & ((\bus_inst|decoder|split_slave_addr [0]))) # 
// (!\bus_inst|bus_arbiter|split_grant~q  & (\bus_inst|decoder|slave_addr [0]))))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\bus_inst|decoder|split_slave_addr [0]),
	.datad(\bus_inst|bus_arbiter|split_grant~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector8~0 .lut_mask = 16'hD8CC;
defparam \bus_inst|decoder|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N14
cycloneive_lcell_comb \master1_port|Selector25~2 (
// Equation(s):
// \master1_port|Selector25~2_combout  = (\master1_port|counter [2] & (((\master1_port|state.ADDR~q  & !\master1_port|counter [3])))) # (!\master1_port|counter [2] & (\master1_port|state.SADDR~q  & ((\master1_port|counter [3]))))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|counter [2]),
	.datac(\master1_port|state.ADDR~q ),
	.datad(\master1_port|counter [3]),
	.cin(gnd),
	.combout(\master1_port|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~2 .lut_mask = 16'h22C0;
defparam \master1_port|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N12
cycloneive_lcell_comb \master1_port|prev_state~13 (
// Equation(s):
// \master1_port|prev_state~13_combout  = (\master1_port|state.ADDR~q  & reset_sync[2])

	.dataa(\master1_port|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|prev_state~13 .lut_mask = 16'hAA00;
defparam \master1_port|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N13
dffeas \master1_port|prev_state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|prev_state.ADDR .is_wysiwyg = "true";
defparam \master1_port|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N26
cycloneive_lcell_comb \master1_port|Selector16~1 (
// Equation(s):
// \master1_port|Selector16~1_combout  = (\master1_port|state.WDATA~q  & !\master1_port|prev_state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector16~1 .lut_mask = 16'h00F0;
defparam \master1_port|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N9
dffeas \test_state.TP_IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_IDLE .is_wysiwyg = "true";
defparam \test_state.TP_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N30
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ((\test_state.TP_M1_RWAIT~q  & ((!\always1~1_combout ))) # (!\test_state.TP_M1_RWAIT~q  & (!\test_state.TP_DONE~q ))) # (!\test_state.TP_IDLE~q )

	.dataa(\test_state.TP_M1_RWAIT~q ),
	.datab(\test_state.TP_DONE~q ),
	.datac(\test_state.TP_IDLE~q ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h1FBF;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N10
cycloneive_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = (\Selector28~0_combout  & test_data[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector28~0_combout ),
	.datad(test_data[5]),
	.cin(gnd),
	.combout(\Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~1 .lut_mask = 16'hF000;
defparam \Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N12
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (test_data[2] & \Selector28~0_combout )

	.dataa(gnd),
	.datab(test_data[2]),
	.datac(\Selector28~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hC0C0;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N14
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (test_data[0] & (\LessThan2~4_combout  $ (VCC))) # (!test_data[0] & (\LessThan2~4_combout  & VCC))
// \Add1~1  = CARRY((test_data[0] & \LessThan2~4_combout ))

	.dataa(test_data[0]),
	.datab(\LessThan2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N20
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\Selector28~0_combout  & test_data[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector28~0_combout ),
	.datad(test_data[0]),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hF000;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N2
cycloneive_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = (\Selector1~0_combout ) # ((\Selector33~0_combout ) # ((\Add1~0_combout  & \test_state.TP_DONE~q )))

	.dataa(\Add1~0_combout ),
	.datab(\test_state.TP_DONE~q ),
	.datac(\Selector1~0_combout ),
	.datad(\Selector33~0_combout ),
	.cin(gnd),
	.combout(\Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~1 .lut_mask = 16'hFFF8;
defparam \Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N3
dffeas \test_data[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector33~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[0] .is_wysiwyg = "true";
defparam \test_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N16
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (test_data[1] & (!\Add1~1 )) # (!test_data[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!test_data[1]))

	.dataa(gnd),
	.datab(test_data[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N4
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ((\test_state.TP_M1_RWAIT~q ) # ((!\test_state.TP_DONE~q  & \test_state.TP_IDLE~q ))) # (!\Selector25~0_combout )

	.dataa(\Selector25~0_combout ),
	.datab(\test_state.TP_DONE~q ),
	.datac(\test_state.TP_IDLE~q ),
	.datad(\test_state.TP_M1_RWAIT~q ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hFF75;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N24
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (test_data[1] & \Selector27~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(test_data[1]),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hF000;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N4
cycloneive_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = (\Selector5~0_combout ) # ((\Selector32~0_combout ) # ((\test_state.TP_DONE~q  & \Add1~2_combout )))

	.dataa(\test_state.TP_DONE~q ),
	.datab(\Selector5~0_combout ),
	.datac(\Add1~2_combout ),
	.datad(\Selector32~0_combout ),
	.cin(gnd),
	.combout(\Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~1 .lut_mask = 16'hFFEC;
defparam \Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N5
dffeas \test_data[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector32~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[1] .is_wysiwyg = "true";
defparam \test_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N18
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (test_data[2] & (\Add1~3  $ (GND))) # (!test_data[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((test_data[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(test_data[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N8
cycloneive_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (\Selector31~0_combout ) # ((\Selector1~0_combout ) # ((\test_state.TP_DONE~q  & \Add1~4_combout )))

	.dataa(\Selector31~0_combout ),
	.datab(\test_state.TP_DONE~q ),
	.datac(\Selector1~0_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~1 .lut_mask = 16'hFEFA;
defparam \Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N9
dffeas \test_data[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector31~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[2] .is_wysiwyg = "true";
defparam \test_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N20
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (test_data[3] & (!\Add1~5 )) # (!test_data[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!test_data[3]))

	.dataa(test_data[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N8
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (test_data[3] & \Selector27~0_combout )

	.dataa(gnd),
	.datab(test_data[3]),
	.datac(gnd),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hCC00;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N30
cycloneive_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = (\Selector5~0_combout ) # ((\Selector30~0_combout ) # ((\test_state.TP_DONE~q  & \Add1~6_combout )))

	.dataa(\test_state.TP_DONE~q ),
	.datab(\Selector5~0_combout ),
	.datac(\Add1~6_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~1 .lut_mask = 16'hFFEC;
defparam \Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \test_data[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector30~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[3] .is_wysiwyg = "true";
defparam \test_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N22
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (test_data[4] & (\Add1~7  $ (GND))) # (!test_data[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((test_data[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(test_data[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N14
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (test_data[4] & \Selector27~0_combout )

	.dataa(test_data[4]),
	.datab(\Selector27~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h8888;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N22
cycloneive_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\Selector29~0_combout ) # ((\Selector5~0_combout ) # ((\Add1~8_combout  & \test_state.TP_DONE~q )))

	.dataa(\Add1~8_combout ),
	.datab(\test_state.TP_DONE~q ),
	.datac(\Selector29~0_combout ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'hFFF8;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N23
dffeas \test_data[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[4] .is_wysiwyg = "true";
defparam \test_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N24
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (test_data[5] & (!\Add1~9 )) # (!test_data[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!test_data[5]))

	.dataa(test_data[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N6
cycloneive_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = (\Selector28~1_combout ) # ((\Selector1~0_combout ) # ((\test_state.TP_DONE~q  & \Add1~10_combout )))

	.dataa(\Selector28~1_combout ),
	.datab(\test_state.TP_DONE~q ),
	.datac(\Selector1~0_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~2 .lut_mask = 16'hFEFA;
defparam \Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N7
dffeas \test_data[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector28~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[5] .is_wysiwyg = "true";
defparam \test_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N15
dffeas \m1_dwdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[5]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[5] .is_wysiwyg = "true";
defparam \m1_dwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
cycloneive_lcell_comb \master1_port|wdata~0 (
// Equation(s):
// \master1_port|wdata~0_combout  = (reset_sync[2] & m1_dwdata[5])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(m1_dwdata[5]),
	.cin(gnd),
	.combout(\master1_port|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~0 .lut_mask = 16'hAA00;
defparam \master1_port|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N20
cycloneive_lcell_comb \master1_port|mode~0 (
// Equation(s):
// \master1_port|mode~0_combout  = ((\m1_dvalid~q  & !\master1_port|state.IDLE~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\m1_dvalid~q ),
	.datac(reset_sync[2]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|mode~0 .lut_mask = 16'h0FCF;
defparam \master1_port|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N11
dffeas \master1_port|wdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[5] .is_wysiwyg = "true";
defparam \master1_port|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (test_data[6] & (\Add1~11  $ (GND))) # (!test_data[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((test_data[6] & !\Add1~11 ))

	.dataa(test_data[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N28
cycloneive_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = (test_data[6] & ((\Selector27~0_combout ) # ((\test_state.TP_M1_RWAIT~q  & \always1~1_combout )))) # (!test_data[6] & (\test_state.TP_M1_RWAIT~q  & ((\always1~1_combout ))))

	.dataa(test_data[6]),
	.datab(\test_state.TP_M1_RWAIT~q ),
	.datac(\Selector27~0_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~1 .lut_mask = 16'hECA0;
defparam \Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N2
cycloneive_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = (\Selector27~1_combout ) # ((\test_state.TP_DONE~q  & \Add1~12_combout ))

	.dataa(gnd),
	.datab(\test_state.TP_DONE~q ),
	.datac(\Add1~12_combout ),
	.datad(\Selector27~1_combout ),
	.cin(gnd),
	.combout(\Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~2 .lut_mask = 16'hFFC0;
defparam \Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N3
dffeas \test_data[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector27~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[6] .is_wysiwyg = "true";
defparam \test_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N17
dffeas \m1_dwdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[6]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[6] .is_wysiwyg = "true";
defparam \m1_dwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N4
cycloneive_lcell_comb \master1_port|wdata~1 (
// Equation(s):
// \master1_port|wdata~1_combout  = (m1_dwdata[6] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m1_dwdata[6]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~1 .lut_mask = 16'hF000;
defparam \master1_port|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \master1_port|wdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[6] .is_wysiwyg = "true";
defparam \master1_port|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N19
dffeas \m1_dwdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[4]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[4] .is_wysiwyg = "true";
defparam \m1_dwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N16
cycloneive_lcell_comb \master1_port|wdata~2 (
// Equation(s):
// \master1_port|wdata~2_combout  = (reset_sync[2] & m1_dwdata[4])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(m1_dwdata[4]),
	.cin(gnd),
	.combout(\master1_port|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~2 .lut_mask = 16'hAA00;
defparam \master1_port|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \master1_port|wdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[4] .is_wysiwyg = "true";
defparam \master1_port|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneive_lcell_comb \master1_port|Mux2~0 (
// Equation(s):
// \master1_port|Mux2~0_combout  = (\master1_port|counter [0] & (((\master1_port|counter [1])))) # (!\master1_port|counter [0] & ((\master1_port|counter [1] & (\master1_port|wdata [6])) # (!\master1_port|counter [1] & ((\master1_port|wdata [4])))))

	.dataa(\master1_port|counter [0]),
	.datab(\master1_port|wdata [6]),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|wdata [4]),
	.cin(gnd),
	.combout(\master1_port|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~0 .lut_mask = 16'hE5E0;
defparam \master1_port|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N22
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\Selector28~0_combout  & test_data[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector28~0_combout ),
	.datad(test_data[7]),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hF000;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Add1~13  $ (test_data[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(test_data[7]),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h0FF0;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N18
cycloneive_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = (\Selector26~0_combout ) # ((\Selector1~0_combout ) # ((\test_state.TP_DONE~q  & \Add1~14_combout )))

	.dataa(\Selector26~0_combout ),
	.datab(\test_state.TP_DONE~q ),
	.datac(\Selector1~0_combout ),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~1 .lut_mask = 16'hFEFA;
defparam \Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \test_data[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector26~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \test_data[7] .is_wysiwyg = "true";
defparam \test_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N21
dffeas \m1_dwdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[7]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[7] .is_wysiwyg = "true";
defparam \m1_dwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N18
cycloneive_lcell_comb \master1_port|wdata~3 (
// Equation(s):
// \master1_port|wdata~3_combout  = (reset_sync[2] & m1_dwdata[7])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(m1_dwdata[7]),
	.cin(gnd),
	.combout(\master1_port|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~3 .lut_mask = 16'hAA00;
defparam \master1_port|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \master1_port|wdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[7] .is_wysiwyg = "true";
defparam \master1_port|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N22
cycloneive_lcell_comb \master1_port|Mux2~1 (
// Equation(s):
// \master1_port|Mux2~1_combout  = (\master1_port|Mux2~0_combout  & (((\master1_port|wdata [7]) # (!\master1_port|counter [0])))) # (!\master1_port|Mux2~0_combout  & (\master1_port|wdata [5] & (\master1_port|counter [0])))

	.dataa(\master1_port|wdata [5]),
	.datab(\master1_port|Mux2~0_combout ),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|wdata [7]),
	.cin(gnd),
	.combout(\master1_port|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~1 .lut_mask = 16'hEC2C;
defparam \master1_port|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N25
dffeas \m1_dwdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[3]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[3] .is_wysiwyg = "true";
defparam \m1_dwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
cycloneive_lcell_comb \master1_port|wdata~7 (
// Equation(s):
// \master1_port|wdata~7_combout  = (m1_dwdata[3] & reset_sync[2])

	.dataa(gnd),
	.datab(m1_dwdata[3]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~7 .lut_mask = 16'hCC00;
defparam \master1_port|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \master1_port|wdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[3] .is_wysiwyg = "true";
defparam \master1_port|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N27
dffeas \m1_dwdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[0]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[0] .is_wysiwyg = "true";
defparam \m1_dwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N24
cycloneive_lcell_comb \master1_port|wdata~6 (
// Equation(s):
// \master1_port|wdata~6_combout  = (m1_dwdata[0] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m1_dwdata[0]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~6 .lut_mask = 16'hF000;
defparam \master1_port|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \master1_port|wdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[0] .is_wysiwyg = "true";
defparam \master1_port|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N25
dffeas \m1_dwdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[1]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[1] .is_wysiwyg = "true";
defparam \m1_dwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N20
cycloneive_lcell_comb \master1_port|wdata~5 (
// Equation(s):
// \master1_port|wdata~5_combout  = (reset_sync[2] & m1_dwdata[1])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(m1_dwdata[1]),
	.cin(gnd),
	.combout(\master1_port|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~5 .lut_mask = 16'hAA00;
defparam \master1_port|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N21
dffeas \master1_port|wdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[1] .is_wysiwyg = "true";
defparam \master1_port|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N14
cycloneive_lcell_comb \master1_port|Mux2~2 (
// Equation(s):
// \master1_port|Mux2~2_combout  = (\master1_port|counter [0] & (((\master1_port|counter [1]) # (\master1_port|wdata [1])))) # (!\master1_port|counter [0] & (\master1_port|wdata [0] & (!\master1_port|counter [1])))

	.dataa(\master1_port|counter [0]),
	.datab(\master1_port|wdata [0]),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|wdata [1]),
	.cin(gnd),
	.combout(\master1_port|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~2 .lut_mask = 16'hAEA4;
defparam \master1_port|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N23
dffeas \m1_dwdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[2]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M1_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_dwdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_dwdata[2] .is_wysiwyg = "true";
defparam \m1_dwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
cycloneive_lcell_comb \master1_port|wdata~4 (
// Equation(s):
// \master1_port|wdata~4_combout  = (m1_dwdata[2] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(m1_dwdata[2]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\master1_port|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|wdata~4 .lut_mask = 16'hF000;
defparam \master1_port|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N1
dffeas \master1_port|wdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|wdata[2] .is_wysiwyg = "true";
defparam \master1_port|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
cycloneive_lcell_comb \master1_port|Mux2~3 (
// Equation(s):
// \master1_port|Mux2~3_combout  = (\master1_port|Mux2~2_combout  & ((\master1_port|wdata [3]) # ((!\master1_port|counter [1])))) # (!\master1_port|Mux2~2_combout  & (((\master1_port|counter [1] & \master1_port|wdata [2]))))

	.dataa(\master1_port|wdata [3]),
	.datab(\master1_port|Mux2~2_combout ),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|wdata [2]),
	.cin(gnd),
	.combout(\master1_port|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Mux2~3 .lut_mask = 16'hBC8C;
defparam \master1_port|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N24
cycloneive_lcell_comb \master1_port|Selector25~1 (
// Equation(s):
// \master1_port|Selector25~1_combout  = (\master1_port|Selector16~1_combout  & ((\master1_port|counter [2] & (\master1_port|Mux2~1_combout )) # (!\master1_port|counter [2] & ((\master1_port|Mux2~3_combout )))))

	.dataa(\master1_port|Selector16~1_combout ),
	.datab(\master1_port|Mux2~1_combout ),
	.datac(\master1_port|counter [2]),
	.datad(\master1_port|Mux2~3_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~1 .lut_mask = 16'h8A80;
defparam \master1_port|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N26
cycloneive_lcell_comb \master1_port|Selector25~0 (
// Equation(s):
// \master1_port|Selector25~0_combout  = (!\master1_port|state.ADDR~q  & (\master1_port|mwdata~q  & (!\master1_port|state.WDATA~q  & !\master1_port|state.SADDR~q )))

	.dataa(\master1_port|state.ADDR~q ),
	.datab(\master1_port|mwdata~q ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~0 .lut_mask = 16'h0004;
defparam \master1_port|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N6
cycloneive_lcell_comb \m1_daddr[4]~1 (
// Equation(s):
// \m1_daddr[4]~1_combout  = (\test_state.TP_M1_READ~q ) # ((m1_daddr[4]) # (\test_state.TP_M1_WRITE~q ))

	.dataa(gnd),
	.datab(\test_state.TP_M1_READ~q ),
	.datac(m1_daddr[4]),
	.datad(\test_state.TP_M1_WRITE~q ),
	.cin(gnd),
	.combout(\m1_daddr[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1_daddr[4]~1 .lut_mask = 16'hFFFC;
defparam \m1_daddr[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N7
dffeas \m1_daddr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m1_daddr[4]~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m1_daddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1_daddr[4] .is_wysiwyg = "true";
defparam \m1_daddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N22
cycloneive_lcell_comb \master1_port|addr~0 (
// Equation(s):
// \master1_port|addr~0_combout  = (reset_sync[2] & m1_daddr[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m1_daddr[4]),
	.cin(gnd),
	.combout(\master1_port|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|addr~0 .lut_mask = 16'hF000;
defparam \master1_port|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N23
dffeas \master1_port|addr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|addr[4] .is_wysiwyg = "true";
defparam \master1_port|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N28
cycloneive_lcell_comb \master1_port|Selector25~3 (
// Equation(s):
// \master1_port|Selector25~3_combout  = (!\master1_port|counter [0] & (!\master1_port|counter [1] & \master1_port|addr [4]))

	.dataa(\master1_port|counter [0]),
	.datab(gnd),
	.datac(\master1_port|counter [1]),
	.datad(\master1_port|addr [4]),
	.cin(gnd),
	.combout(\master1_port|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~3 .lut_mask = 16'h0500;
defparam \master1_port|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N28
cycloneive_lcell_comb \master1_port|Selector25~4 (
// Equation(s):
// \master1_port|Selector25~4_combout  = (\master1_port|Selector25~1_combout ) # ((\master1_port|Selector25~0_combout ) # ((\master1_port|Selector25~2_combout  & \master1_port|Selector25~3_combout )))

	.dataa(\master1_port|Selector25~2_combout ),
	.datab(\master1_port|Selector25~1_combout ),
	.datac(\master1_port|Selector25~0_combout ),
	.datad(\master1_port|Selector25~3_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector25~4 .lut_mask = 16'hFEFC;
defparam \master1_port|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \master1_port|mwdata (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mwdata .is_wysiwyg = "true";
defparam \master1_port|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N0
cycloneive_lcell_comb \master2_port|Mux1~0 (
// Equation(s):
// \master2_port|Mux1~0_combout  = (\master2_port|counter [0] & ((\master2_port|counter [1] & (!\master2_port|counter [2] & \master2_port|counter [3])) # (!\master2_port|counter [1] & (\master2_port|counter [2] & !\master2_port|counter [3]))))

	.dataa(\master2_port|counter [0]),
	.datab(\master2_port|counter [1]),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|counter [3]),
	.cin(gnd),
	.combout(\master2_port|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux1~0 .lut_mask = 16'h0820;
defparam \master2_port|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N10
cycloneive_lcell_comb \master2_port|Mux0~0 (
// Equation(s):
// \master2_port|Mux0~0_combout  = (\master2_port|counter [0] & (\master2_port|counter [3] & (\master2_port|counter [1] $ (!\master2_port|counter [2]))))

	.dataa(\master2_port|counter [0]),
	.datab(\master2_port|counter [1]),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|counter [3]),
	.cin(gnd),
	.combout(\master2_port|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux0~0 .lut_mask = 16'h8200;
defparam \master2_port|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N12
cycloneive_lcell_comb \master2_port|Selector25~1 (
// Equation(s):
// \master2_port|Selector25~1_combout  = (\master2_port|state.ADDR~q  & ((\master2_port|Mux1~0_combout ) # ((\master2_port|state.SADDR~q  & \master2_port|Mux0~0_combout )))) # (!\master2_port|state.ADDR~q  & (((\master2_port|state.SADDR~q  & 
// \master2_port|Mux0~0_combout ))))

	.dataa(\master2_port|state.ADDR~q ),
	.datab(\master2_port|Mux1~0_combout ),
	.datac(\master2_port|state.SADDR~q ),
	.datad(\master2_port|Mux0~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~1 .lut_mask = 16'hF888;
defparam \master2_port|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N8
cycloneive_lcell_comb \master2_port|Selector25~0 (
// Equation(s):
// \master2_port|Selector25~0_combout  = (!\master2_port|state.ADDR~q  & (\master2_port|mwdata~q  & (!\master2_port|state.SADDR~q  & !\master2_port|state.WDATA~q )))

	.dataa(\master2_port|state.ADDR~q ),
	.datab(\master2_port|mwdata~q ),
	.datac(\master2_port|state.SADDR~q ),
	.datad(\master2_port|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_port|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~0 .lut_mask = 16'h0004;
defparam \master2_port|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N9
dffeas \m2_dwdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[2]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[2] .is_wysiwyg = "true";
defparam \m2_dwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N10
cycloneive_lcell_comb \master2_port|wdata~0 (
// Equation(s):
// \master2_port|wdata~0_combout  = (reset_sync[2] & m2_dwdata[2])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(m2_dwdata[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~0 .lut_mask = 16'hA0A0;
defparam \master2_port|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N4
cycloneive_lcell_comb \m2_daddr~0 (
// Equation(s):
// \m2_daddr~0_combout  = (\test_state.TP_M2_READ~q ) # (\test_state.TP_M2_WRITE~q )

	.dataa(gnd),
	.datab(\test_state.TP_M2_READ~q ),
	.datac(gnd),
	.datad(\test_state.TP_M2_WRITE~q ),
	.cin(gnd),
	.combout(\m2_daddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2_daddr~0 .lut_mask = 16'hFFCC;
defparam \m2_daddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas m2_dvalid(
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m2_daddr~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2_dvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam m2_dvalid.is_wysiwyg = "true";
defparam m2_dvalid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N26
cycloneive_lcell_comb \master2_port|mode~0 (
// Equation(s):
// \master2_port|mode~0_combout  = ((!\master2_port|state.IDLE~q  & \m2_dvalid~q )) # (!reset_sync[2])

	.dataa(\master2_port|state.IDLE~q ),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\m2_dvalid~q ),
	.cin(gnd),
	.combout(\master2_port|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|mode~0 .lut_mask = 16'h5F0F;
defparam \master2_port|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N11
dffeas \master2_port|wdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[2] .is_wysiwyg = "true";
defparam \master2_port|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneive_lcell_comb \m2_dwdata[1]~feeder (
// Equation(s):
// \m2_dwdata[1]~feeder_combout  = test_data[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(test_data[1]),
	.cin(gnd),
	.combout(\m2_dwdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[1]~feeder .lut_mask = 16'hFF00;
defparam \m2_dwdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \m2_dwdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[1] .is_wysiwyg = "true";
defparam \m2_dwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N12
cycloneive_lcell_comb \master2_port|wdata~1 (
// Equation(s):
// \master2_port|wdata~1_combout  = (reset_sync[2] & m2_dwdata[1])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(m2_dwdata[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~1 .lut_mask = 16'hA0A0;
defparam \master2_port|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N13
dffeas \master2_port|wdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[1] .is_wysiwyg = "true";
defparam \master2_port|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N2
cycloneive_lcell_comb \m2_dwdata[0]~feeder (
// Equation(s):
// \m2_dwdata[0]~feeder_combout  = test_data[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(test_data[0]),
	.cin(gnd),
	.combout(\m2_dwdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[0]~feeder .lut_mask = 16'hFF00;
defparam \m2_dwdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N3
dffeas \m2_dwdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[0] .is_wysiwyg = "true";
defparam \m2_dwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N24
cycloneive_lcell_comb \master2_port|wdata~2 (
// Equation(s):
// \master2_port|wdata~2_combout  = (reset_sync[2] & m2_dwdata[0])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(m2_dwdata[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~2 .lut_mask = 16'hA0A0;
defparam \master2_port|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N25
dffeas \master2_port|wdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[0] .is_wysiwyg = "true";
defparam \master2_port|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N4
cycloneive_lcell_comb \master2_port|Mux2~0 (
// Equation(s):
// \master2_port|Mux2~0_combout  = (\master2_port|counter [0] & ((\master2_port|wdata [1]) # ((\master2_port|counter [1])))) # (!\master2_port|counter [0] & (((!\master2_port|counter [1] & \master2_port|wdata [0]))))

	.dataa(\master2_port|wdata [1]),
	.datab(\master2_port|counter [0]),
	.datac(\master2_port|counter [1]),
	.datad(\master2_port|wdata [0]),
	.cin(gnd),
	.combout(\master2_port|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~0 .lut_mask = 16'hCBC8;
defparam \master2_port|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \m2_dwdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[3]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[3] .is_wysiwyg = "true";
defparam \m2_dwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N20
cycloneive_lcell_comb \master2_port|wdata~3 (
// Equation(s):
// \master2_port|wdata~3_combout  = (reset_sync[2] & m2_dwdata[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m2_dwdata[3]),
	.cin(gnd),
	.combout(\master2_port|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~3 .lut_mask = 16'hF000;
defparam \master2_port|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N21
dffeas \master2_port|wdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[3] .is_wysiwyg = "true";
defparam \master2_port|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N2
cycloneive_lcell_comb \master2_port|Mux2~1 (
// Equation(s):
// \master2_port|Mux2~1_combout  = (\master2_port|Mux2~0_combout  & (((\master2_port|wdata [3]) # (!\master2_port|counter [1])))) # (!\master2_port|Mux2~0_combout  & (\master2_port|wdata [2] & (\master2_port|counter [1])))

	.dataa(\master2_port|wdata [2]),
	.datab(\master2_port|Mux2~0_combout ),
	.datac(\master2_port|counter [1]),
	.datad(\master2_port|wdata [3]),
	.cin(gnd),
	.combout(\master2_port|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~1 .lut_mask = 16'hEC2C;
defparam \master2_port|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \m2_dwdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(test_data[6]),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[6] .is_wysiwyg = "true";
defparam \m2_dwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N30
cycloneive_lcell_comb \master2_port|wdata~5 (
// Equation(s):
// \master2_port|wdata~5_combout  = (reset_sync[2] & m2_dwdata[6])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(m2_dwdata[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~5 .lut_mask = 16'hA0A0;
defparam \master2_port|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N31
dffeas \master2_port|wdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[6] .is_wysiwyg = "true";
defparam \master2_port|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N4
cycloneive_lcell_comb \m2_dwdata[4]~feeder (
// Equation(s):
// \m2_dwdata[4]~feeder_combout  = test_data[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(test_data[4]),
	.cin(gnd),
	.combout(\m2_dwdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[4]~feeder .lut_mask = 16'hFF00;
defparam \m2_dwdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \m2_dwdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[4] .is_wysiwyg = "true";
defparam \m2_dwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N16
cycloneive_lcell_comb \master2_port|wdata~6 (
// Equation(s):
// \master2_port|wdata~6_combout  = (reset_sync[2] & m2_dwdata[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m2_dwdata[4]),
	.cin(gnd),
	.combout(\master2_port|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~6 .lut_mask = 16'hF000;
defparam \master2_port|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N17
dffeas \master2_port|wdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[4] .is_wysiwyg = "true";
defparam \master2_port|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N6
cycloneive_lcell_comb \master2_port|Mux2~2 (
// Equation(s):
// \master2_port|Mux2~2_combout  = (\master2_port|counter [0] & (((\master2_port|counter [1])))) # (!\master2_port|counter [0] & ((\master2_port|counter [1] & (\master2_port|wdata [6])) # (!\master2_port|counter [1] & ((\master2_port|wdata [4])))))

	.dataa(\master2_port|wdata [6]),
	.datab(\master2_port|counter [0]),
	.datac(\master2_port|counter [1]),
	.datad(\master2_port|wdata [4]),
	.cin(gnd),
	.combout(\master2_port|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~2 .lut_mask = 16'hE3E0;
defparam \master2_port|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N0
cycloneive_lcell_comb \m2_dwdata[7]~feeder (
// Equation(s):
// \m2_dwdata[7]~feeder_combout  = test_data[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(test_data[7]),
	.cin(gnd),
	.combout(\m2_dwdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[7]~feeder .lut_mask = 16'hFF00;
defparam \m2_dwdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N1
dffeas \m2_dwdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[7] .is_wysiwyg = "true";
defparam \m2_dwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N0
cycloneive_lcell_comb \master2_port|wdata~7 (
// Equation(s):
// \master2_port|wdata~7_combout  = (reset_sync[2] & m2_dwdata[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m2_dwdata[7]),
	.cin(gnd),
	.combout(\master2_port|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~7 .lut_mask = 16'hF000;
defparam \master2_port|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N1
dffeas \master2_port|wdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[7] .is_wysiwyg = "true";
defparam \master2_port|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N6
cycloneive_lcell_comb \m2_dwdata[5]~feeder (
// Equation(s):
// \m2_dwdata[5]~feeder_combout  = test_data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(test_data[5]),
	.cin(gnd),
	.combout(\m2_dwdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2_dwdata[5]~feeder .lut_mask = 16'hFF00;
defparam \m2_dwdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N7
dffeas \m2_dwdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m2_dwdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\test_state.TP_M2_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_dwdata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_dwdata[5] .is_wysiwyg = "true";
defparam \m2_dwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N22
cycloneive_lcell_comb \master2_port|wdata~4 (
// Equation(s):
// \master2_port|wdata~4_combout  = (reset_sync[2] & m2_dwdata[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m2_dwdata[5]),
	.cin(gnd),
	.combout(\master2_port|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|wdata~4 .lut_mask = 16'hF000;
defparam \master2_port|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N23
dffeas \master2_port|wdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|wdata[5] .is_wysiwyg = "true";
defparam \master2_port|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N8
cycloneive_lcell_comb \master2_port|Mux2~3 (
// Equation(s):
// \master2_port|Mux2~3_combout  = (\master2_port|Mux2~2_combout  & ((\master2_port|wdata [7]) # ((!\master2_port|counter [0])))) # (!\master2_port|Mux2~2_combout  & (((\master2_port|wdata [5] & \master2_port|counter [0]))))

	.dataa(\master2_port|Mux2~2_combout ),
	.datab(\master2_port|wdata [7]),
	.datac(\master2_port|wdata [5]),
	.datad(\master2_port|counter [0]),
	.cin(gnd),
	.combout(\master2_port|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Mux2~3 .lut_mask = 16'hD8AA;
defparam \master2_port|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N16
cycloneive_lcell_comb \master2_port|Selector16~1 (
// Equation(s):
// \master2_port|Selector16~1_combout  = (!\master2_port|prev_state.ADDR~q  & \master2_port|state.WDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_port|prev_state.ADDR~q ),
	.datad(\master2_port|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_port|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector16~1 .lut_mask = 16'h0F00;
defparam \master2_port|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
cycloneive_lcell_comb \master2_port|Selector25~2 (
// Equation(s):
// \master2_port|Selector25~2_combout  = (\master2_port|Selector16~1_combout  & ((\master2_port|counter [2] & ((\master2_port|Mux2~3_combout ))) # (!\master2_port|counter [2] & (\master2_port|Mux2~1_combout ))))

	.dataa(\master2_port|Mux2~1_combout ),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|Mux2~3_combout ),
	.datad(\master2_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~2 .lut_mask = 16'hE200;
defparam \master2_port|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N20
cycloneive_lcell_comb \m2_daddr[11]~1 (
// Equation(s):
// \m2_daddr[11]~1_combout  = (\test_state.TP_M2_WRITE~q ) # ((m2_daddr[11]) # (\test_state.TP_M2_READ~q ))

	.dataa(gnd),
	.datab(\test_state.TP_M2_WRITE~q ),
	.datac(m2_daddr[11]),
	.datad(\test_state.TP_M2_READ~q ),
	.cin(gnd),
	.combout(\m2_daddr[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m2_daddr[11]~1 .lut_mask = 16'hFFFC;
defparam \m2_daddr[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N21
dffeas \m2_daddr[11] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\m2_daddr[11]~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m2_daddr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \m2_daddr[11] .is_wysiwyg = "true";
defparam \m2_daddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N18
cycloneive_lcell_comb \master2_port|addr~0 (
// Equation(s):
// \master2_port|addr~0_combout  = (reset_sync[2] & m2_daddr[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(m2_daddr[11]),
	.cin(gnd),
	.combout(\master2_port|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|addr~0 .lut_mask = 16'hF000;
defparam \master2_port|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \master2_port|addr[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|addr[5] .is_wysiwyg = "true";
defparam \master2_port|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N18
cycloneive_lcell_comb \master2_port|Selector25~3 (
// Equation(s):
// \master2_port|Selector25~3_combout  = (\master2_port|Selector25~0_combout ) # ((\master2_port|Selector25~2_combout ) # ((\master2_port|Selector25~1_combout  & \master2_port|addr [5])))

	.dataa(\master2_port|Selector25~1_combout ),
	.datab(\master2_port|Selector25~0_combout ),
	.datac(\master2_port|Selector25~2_combout ),
	.datad(\master2_port|addr [5]),
	.cin(gnd),
	.combout(\master2_port|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector25~3 .lut_mask = 16'hFEFC;
defparam \master2_port|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N19
dffeas \master2_port|mwdata (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector25~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|mwdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|mwdata .is_wysiwyg = "true";
defparam \master2_port|mwdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N30
cycloneive_lcell_comb \bus_inst|wdata_mux|out[0]~0 (
// Equation(s):
// \bus_inst|wdata_mux|out[0]~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & ((\master2_port|mwdata~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mwdata~q ))

	.dataa(gnd),
	.datab(\master1_port|mwdata~q ),
	.datac(\bus_inst|bus_arbiter|state.M2~q ),
	.datad(\master2_port|mwdata~q ),
	.cin(gnd),
	.combout(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|wdata_mux|out[0]~0 .lut_mask = 16'hFC0C;
defparam \bus_inst|wdata_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N18
cycloneive_lcell_comb \bus_inst|decoder|Selector11~0 (
// Equation(s):
// \bus_inst|decoder|Selector11~0_combout  = (\bus_inst|decoder|state.ADDR~q  & (\bus_inst|decoder|counter [0] $ (\bus_inst|decoder|counter [1])))

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(gnd),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector11~0 .lut_mask = 16'h5A00;
defparam \bus_inst|decoder|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N4
cycloneive_lcell_comb \bus_inst|decoder|Selector11~1 (
// Equation(s):
// \bus_inst|decoder|Selector11~1_combout  = (\bus_inst|decoder|Selector11~0_combout ) # ((\bus_inst|decoder|counter [1] & ((\bus_inst|decoder|state.CONNECT~q ) # (\bus_inst|decoder|state.WAIT~q ))))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|Selector11~0_combout ),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector11~1 .lut_mask = 16'hFCEC;
defparam \bus_inst|decoder|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \bus_inst|decoder|counter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N2
cycloneive_lcell_comb \master2_port|Selector4~0 (
// Equation(s):
// \master2_port|Selector4~0_combout  = (\master2_port|state.IDLE~q  & (!\bus_inst|bus_arbiter|state.M2~q  & (\master2_port|state.REQ~q ))) # (!\master2_port|state.IDLE~q  & ((\m2_dvalid~q ) # ((!\bus_inst|bus_arbiter|state.M2~q  & \master2_port|state.REQ~q 
// ))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\master2_port|state.REQ~q ),
	.datad(\m2_dvalid~q ),
	.cin(gnd),
	.combout(\master2_port|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector4~0 .lut_mask = 16'h7530;
defparam \master2_port|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N3
dffeas \master2_port|state.REQ (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.REQ .is_wysiwyg = "true";
defparam \master2_port|state.REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneive_lcell_comb \master2_port|Selector16~0 (
// Equation(s):
// \master2_port|Selector16~0_combout  = (\master2_port|state.REQ~q  & \master2_port|mvalid~q )

	.dataa(gnd),
	.datab(\master2_port|state.REQ~q ),
	.datac(\master2_port|mvalid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector16~0 .lut_mask = 16'hC0C0;
defparam \master2_port|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneive_lcell_comb \master2_port|Selector16~2 (
// Equation(s):
// \master2_port|Selector16~2_combout  = (\master2_port|Selector16~0_combout ) # ((\master2_port|state.SADDR~q ) # ((\master2_port|state.ADDR~q ) # (\master2_port|Selector16~1_combout )))

	.dataa(\master2_port|Selector16~0_combout ),
	.datab(\master2_port|state.SADDR~q ),
	.datac(\master2_port|state.ADDR~q ),
	.datad(\master2_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector16~2 .lut_mask = 16'hFFFE;
defparam \master2_port|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \master2_port|mvalid (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|mvalid .is_wysiwyg = "true";
defparam \master2_port|mvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N2
cycloneive_lcell_comb \bus_inst|decoder|Selector1~0 (
// Equation(s):
// \bus_inst|decoder|Selector1~0_combout  = (!\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|bus_arbiter|state.M2~q  & ((\master2_port|mvalid~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mvalid~q ))))

	.dataa(\master1_port|mvalid~q ),
	.datab(\master2_port|mvalid~q ),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector1~0 .lut_mask = 16'h0C0A;
defparam \bus_inst|decoder|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \bus_inst|decoder|Equal0~1 (
// Equation(s):
// \bus_inst|decoder|Equal0~1_combout  = (\bus_inst|decoder|counter [1] & \bus_inst|decoder|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Equal0~1 .lut_mask = 16'hF000;
defparam \bus_inst|decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \bus_inst|decoder|Selector10~0 (
// Equation(s):
// \bus_inst|decoder|Selector10~0_combout  = (\bus_inst|decoder|state.ADDR~q  & ((\bus_inst|decoder|counter [2] & ((!\bus_inst|decoder|Equal0~1_combout ))) # (!\bus_inst|decoder|counter [2] & (\bus_inst|decoder|counter [3] & 
// \bus_inst|decoder|Equal0~1_combout ))))

	.dataa(\bus_inst|decoder|counter [3]),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|counter [2]),
	.datad(\bus_inst|decoder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector10~0 .lut_mask = 16'h08C0;
defparam \bus_inst|decoder|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N20
cycloneive_lcell_comb \bus_inst|decoder|Selector10~1 (
// Equation(s):
// \bus_inst|decoder|Selector10~1_combout  = (\bus_inst|decoder|Selector10~0_combout ) # ((\bus_inst|decoder|counter [2] & ((\bus_inst|decoder|state.CONNECT~q ) # (\bus_inst|decoder|state.WAIT~q ))))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|Selector10~0_combout ),
	.datac(\bus_inst|decoder|counter [2]),
	.datad(\bus_inst|decoder|state.WAIT~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector10~1 .lut_mask = 16'hFCEC;
defparam \bus_inst|decoder|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N21
dffeas \bus_inst|decoder|counter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~2 (
// Equation(s):
// \bus_inst|decoder|slave_addr~2_combout  = (\bus_inst|decoder|state.ADDR~q  & (!\bus_inst|decoder|counter [3] & (\bus_inst|decoder|state.IDLE~q  & !\bus_inst|decoder|counter [2])))

	.dataa(\bus_inst|decoder|state.ADDR~q ),
	.datab(\bus_inst|decoder|counter [3]),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|decoder|counter [2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~2 .lut_mask = 16'h0020;
defparam \bus_inst|decoder|slave_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N14
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~3 (
// Equation(s):
// \bus_inst|decoder|slave_addr~3_combout  = (\bus_inst|decoder|Selector1~0_combout ) # ((!\bus_inst|decoder|counter [0] & (!\bus_inst|decoder|counter [1] & \bus_inst|decoder|slave_addr~2_combout )))

	.dataa(\bus_inst|decoder|counter [0]),
	.datab(\bus_inst|decoder|counter [1]),
	.datac(\bus_inst|decoder|Selector1~0_combout ),
	.datad(\bus_inst|decoder|slave_addr~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~3 .lut_mask = 16'hF1F0;
defparam \bus_inst|decoder|slave_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N0
cycloneive_lcell_comb \bus_inst|decoder|Selector8~1 (
// Equation(s):
// \bus_inst|decoder|Selector8~1_combout  = (\bus_inst|decoder|slave_addr~3_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|slave_addr~3_combout  & (\bus_inst|decoder|Selector8~0_combout ))

	.dataa(\bus_inst|decoder|Selector8~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(gnd),
	.datad(\bus_inst|decoder|slave_addr~3_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector8~1 .lut_mask = 16'hCCAA;
defparam \bus_inst|decoder|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \bus_inst|decoder|slave_addr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N10
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~3 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~3_combout  = (\bus_inst|decoder|slave_addr [3] & reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [3]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~3 .lut_mask = 16'hC0C0;
defparam \bus_inst|decoder|split_slave_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \bus_inst|decoder|split_slave_addr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \bus_inst|decoder|Selector5~0 (
// Equation(s):
// \bus_inst|decoder|Selector5~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [3]))

	.dataa(\bus_inst|decoder|split_slave_addr [3]),
	.datab(gnd),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector5~0 .lut_mask = 16'hFA0A;
defparam \bus_inst|decoder|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneive_lcell_comb \bus_inst|decoder|Selector3~0 (
// Equation(s):
// \bus_inst|decoder|Selector3~0_combout  = (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|bus_arbiter|split_grant~q  & !\bus_inst|mctrl_mux|out[0]~0_combout ))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|split_grant~q ),
	.datac(gnd),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~0 .lut_mask = 16'h0044;
defparam \bus_inst|decoder|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N24
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~6 (
// Equation(s):
// \bus_inst|decoder|slave_addr~6_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((\bus_inst|decoder|slave_addr~2_combout  & (\bus_inst|decoder|counter [0] & \bus_inst|decoder|counter [1])))

	.dataa(\bus_inst|decoder|slave_addr~2_combout ),
	.datab(\bus_inst|decoder|counter [0]),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~6 .lut_mask = 16'hFF80;
defparam \bus_inst|decoder|slave_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N8
cycloneive_lcell_comb \bus_inst|decoder|Selector5~1 (
// Equation(s):
// \bus_inst|decoder|Selector5~1_combout  = (\bus_inst|decoder|slave_addr~6_combout  & (\bus_inst|decoder|Selector5~0_combout )) # (!\bus_inst|decoder|slave_addr~6_combout  & ((\bus_inst|decoder|slave_addr [3])))

	.dataa(\bus_inst|decoder|Selector5~0_combout ),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_addr [3]),
	.datad(\bus_inst|decoder|slave_addr~6_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector5~1 .lut_mask = 16'hAAF0;
defparam \bus_inst|decoder|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N9
dffeas \bus_inst|decoder|slave_addr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~4 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~4_combout  = (\bus_inst|decoder|slave_addr [2] & reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [2]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~4 .lut_mask = 16'hCC00;
defparam \bus_inst|decoder|split_slave_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \bus_inst|decoder|split_slave_addr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \bus_inst|decoder|Selector6~0 (
// Equation(s):
// \bus_inst|decoder|Selector6~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [2]))

	.dataa(\bus_inst|decoder|split_slave_addr [2]),
	.datab(gnd),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector6~0 .lut_mask = 16'hFA0A;
defparam \bus_inst|decoder|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N16
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~5 (
// Equation(s):
// \bus_inst|decoder|slave_addr~5_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((\bus_inst|decoder|slave_addr~2_combout  & (!\bus_inst|decoder|counter [0] & \bus_inst|decoder|counter [1])))

	.dataa(\bus_inst|decoder|slave_addr~2_combout ),
	.datab(\bus_inst|decoder|counter [0]),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~5 .lut_mask = 16'hFF20;
defparam \bus_inst|decoder|slave_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N2
cycloneive_lcell_comb \bus_inst|decoder|Selector6~1 (
// Equation(s):
// \bus_inst|decoder|Selector6~1_combout  = (\bus_inst|decoder|slave_addr~5_combout  & (\bus_inst|decoder|Selector6~0_combout )) # (!\bus_inst|decoder|slave_addr~5_combout  & ((\bus_inst|decoder|slave_addr [2])))

	.dataa(\bus_inst|decoder|Selector6~0_combout ),
	.datab(gnd),
	.datac(\bus_inst|decoder|slave_addr [2]),
	.datad(\bus_inst|decoder|slave_addr~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector6~1 .lut_mask = 16'hAAF0;
defparam \bus_inst|decoder|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N3
dffeas \bus_inst|decoder|slave_addr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[2] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N26
cycloneive_lcell_comb \bus_inst|decoder|slave_addr_valid~0 (
// Equation(s):
// \bus_inst|decoder|slave_addr_valid~0_combout  = (!\bus_inst|decoder|slave_addr [3] & (!\bus_inst|decoder|slave_addr [2] & ((!\bus_inst|decoder|slave_addr [0]) # (!\bus_inst|decoder|slave_addr [1]))))

	.dataa(\bus_inst|decoder|slave_addr [1]),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\bus_inst|decoder|slave_addr [3]),
	.datad(\bus_inst|decoder|slave_addr [2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr_valid~0 .lut_mask = 16'h0007;
defparam \bus_inst|decoder|slave_addr_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \bus_inst|decoder|ssel~0 (
// Equation(s):
// \bus_inst|decoder|ssel~0_combout  = ((!\bus_inst|decoder|state.ADDR~q  & \bus_inst|decoder|state.IDLE~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|state.IDLE~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|ssel~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|ssel~0 .lut_mask = 16'h30FF;
defparam \bus_inst|decoder|ssel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \bus_inst|decoder|ssel[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_inst|decoder|split_slave_addr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_inst|decoder|ssel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|ssel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|ssel[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|ssel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N28
cycloneive_lcell_comb \bus_inst|decoder|Selector4~0 (
// Equation(s):
// \bus_inst|decoder|Selector4~0_combout  = (\bus_inst|decoder|state.CONNECT~q ) # ((\bus_inst|decoder|state.WAIT~q ) # ((\bus_inst|decoder|slave_en~q  & \bus_inst|decoder|state.ADDR~q )))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|state.WAIT~q ),
	.datac(\bus_inst|decoder|slave_en~q ),
	.datad(\bus_inst|decoder|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector4~0 .lut_mask = 16'hFEEE;
defparam \bus_inst|decoder|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N29
dffeas \bus_inst|decoder|slave_en (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_en .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N24
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out2~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out2~0_combout  = (\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|slave_en~q  & (!\bus_inst|decoder|ssel [1] & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|slave_en~q ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out2~0 .lut_mask = 16'h0800;
defparam \bus_inst|decoder|mvalid_decoder|out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector0~0 (
// Equation(s):
// \slave2_inst|sp|Selector0~0_combout  = (!\slave2_inst|sp|state.IDLE~q  & !\bus_inst|decoder|mvalid_decoder|out2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector0~0 .lut_mask = 16'h000F;
defparam \slave2_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N12
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\test_state.TP_M1_WRITE~q ) # ((!\test_state.TP_M1_READ~q  & \m1_dmode~q ))

	.dataa(gnd),
	.datab(\test_state.TP_M1_READ~q ),
	.datac(\m1_dmode~q ),
	.datad(\test_state.TP_M1_WRITE~q ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hFF30;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N13
dffeas m1_dmode(
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1_dmode~q ),
	.prn(vcc));
// synopsys translate_off
defparam m1_dmode.is_wysiwyg = "true";
defparam m1_dmode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N18
cycloneive_lcell_comb \master1_port|mode~1 (
// Equation(s):
// \master1_port|mode~1_combout  = (\m1_dmode~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\m1_dmode~q ),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\master1_port|mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|mode~1 .lut_mask = 16'hC0C0;
defparam \master1_port|mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N19
dffeas \master1_port|mode (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|mode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master1_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mode .is_wysiwyg = "true";
defparam \master1_port|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N22
cycloneive_lcell_comb \bus_inst|mctrl_mux|out[1]~1 (
// Equation(s):
// \bus_inst|mctrl_mux|out[1]~1_combout  = (\bus_inst|bus_arbiter|state.M2~q  & ((\master2_port|mode~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mode~q ))

	.dataa(\master1_port|mode~q ),
	.datab(gnd),
	.datac(\bus_inst|bus_arbiter|state.M2~q ),
	.datad(\master2_port|mode~q ),
	.cin(gnd),
	.combout(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|mctrl_mux|out[1]~1 .lut_mask = 16'hFA0A;
defparam \bus_inst|mctrl_mux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N22
cycloneive_lcell_comb \slave2_inst|sp|mode~0 (
// Equation(s):
// \slave2_inst|sp|mode~0_combout  = (\slave2_inst|sp|state.IDLE~q  & (((\slave2_inst|sp|mode~q )))) # (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\bus_inst|mctrl_mux|out[1]~1_combout )) # 
// (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|mode~q )))))

	.dataa(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|mode~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|mode~0 .lut_mask = 16'hE2F0;
defparam \slave2_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \slave2_inst|sp|mode (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|mode .is_wysiwyg = "true";
defparam \slave2_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \slave2_inst|sp|WideOr4 (
// Equation(s):
// \slave2_inst|sp|WideOr4~combout  = (\slave2_inst|sp|state.RVALID~q ) # (\slave2_inst|sp|state.SREADY~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.RVALID~q ),
	.datac(\slave2_inst|sp|state.SREADY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|WideOr4 .lut_mask = 16'hFCFC;
defparam \slave2_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
cycloneive_lcell_comb \slave2_inst|sp|Add0~0 (
// Equation(s):
// \slave2_inst|sp|Add0~0_combout  = \slave2_inst|sp|counter [0] $ (VCC)
// \slave2_inst|sp|Add0~1  = CARRY(\slave2_inst|sp|counter [0])

	.dataa(\slave2_inst|sp|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave2_inst|sp|Add0~0_combout ),
	.cout(\slave2_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~0 .lut_mask = 16'h55AA;
defparam \slave2_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
cycloneive_lcell_comb \slave2_inst|sp|Add0~2 (
// Equation(s):
// \slave2_inst|sp|Add0~2_combout  = (\slave2_inst|sp|counter [1] & (!\slave2_inst|sp|Add0~1 )) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Add0~1 ) # (GND)))
// \slave2_inst|sp|Add0~3  = CARRY((!\slave2_inst|sp|Add0~1 ) # (!\slave2_inst|sp|counter [1]))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~1 ),
	.combout(\slave2_inst|sp|Add0~2_combout ),
	.cout(\slave2_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~2 .lut_mask = 16'h5A5F;
defparam \slave2_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector13~5 (
// Equation(s):
// \slave2_inst|sp|Selector13~5_combout  = (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|Add0~2_combout )) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|counter [1])))))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\slave2_inst|sp|Add0~2_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~5 .lut_mask = 16'h4540;
defparam \slave2_inst|sp|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector13~4 (
// Equation(s):
// \slave2_inst|sp|Selector13~4_combout  = (\slave2_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|Add0~2_combout )) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|counter [1])))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|Add0~2_combout ),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~4 .lut_mask = 16'hC480;
defparam \slave2_inst|sp|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector13~3 (
// Equation(s):
// \slave2_inst|sp|Selector13~3_combout  = (\slave2_inst|sp|WideOr4~combout  & ((\slave2_inst|sp|counter [1]) # ((\slave2_inst|sp|Add0~2_combout  & \slave2_inst|sp|Selector15~0_combout )))) # (!\slave2_inst|sp|WideOr4~combout  & 
// (\slave2_inst|sp|Add0~2_combout  & (\slave2_inst|sp|Selector15~0_combout )))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|Add0~2_combout ),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~3 .lut_mask = 16'hEAC0;
defparam \slave2_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \slave2_inst|sp|prev_state~13 (
// Equation(s):
// \slave2_inst|sp|prev_state~13_combout  = (reset_sync[2] & \slave2_inst|sp|state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|prev_state~13 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N1
dffeas \slave2_inst|sp|prev_state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave2_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector13~0 (
// Equation(s):
// \slave2_inst|sp|Selector13~0_combout  = (\slave2_inst|sp|state.WDATA~q  & (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & !\slave2_inst|sp|prev_state.ADDR~q ))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~0 .lut_mask = 16'h00A0;
defparam \slave2_inst|sp|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector13~1 (
// Equation(s):
// \slave2_inst|sp|Selector13~1_combout  = (\slave2_inst|sp|state.WDATA~q  & ((\slave2_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~1 .lut_mask = 16'hAA0A;
defparam \slave2_inst|sp|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector13~2 (
// Equation(s):
// \slave2_inst|sp|Selector13~2_combout  = (\slave2_inst|sp|Selector13~0_combout  & ((\slave2_inst|sp|Add0~2_combout ) # ((\slave2_inst|sp|counter [1] & \slave2_inst|sp|Selector13~1_combout )))) # (!\slave2_inst|sp|Selector13~0_combout  & 
// (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Selector13~1_combout ))))

	.dataa(\slave2_inst|sp|Selector13~0_combout ),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|Add0~2_combout ),
	.datad(\slave2_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~2 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector13~6 (
// Equation(s):
// \slave2_inst|sp|Selector13~6_combout  = (\slave2_inst|sp|Selector13~5_combout ) # ((\slave2_inst|sp|Selector13~4_combout ) # ((\slave2_inst|sp|Selector13~3_combout ) # (\slave2_inst|sp|Selector13~2_combout )))

	.dataa(\slave2_inst|sp|Selector13~5_combout ),
	.datab(\slave2_inst|sp|Selector13~4_combout ),
	.datac(\slave2_inst|sp|Selector13~3_combout ),
	.datad(\slave2_inst|sp|Selector13~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector13~6 .lut_mask = 16'hFFFE;
defparam \slave2_inst|sp|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \slave2_inst|sp|counter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
cycloneive_lcell_comb \slave2_inst|sp|Add0~4 (
// Equation(s):
// \slave2_inst|sp|Add0~4_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Add0~3  $ (GND))) # (!\slave2_inst|sp|counter [2] & (!\slave2_inst|sp|Add0~3  & VCC))
// \slave2_inst|sp|Add0~5  = CARRY((\slave2_inst|sp|counter [2] & !\slave2_inst|sp|Add0~3 ))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~3 ),
	.combout(\slave2_inst|sp|Add0~4_combout ),
	.cout(\slave2_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~4 .lut_mask = 16'hA50A;
defparam \slave2_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector12~0 (
// Equation(s):
// \slave2_inst|sp|Selector12~0_combout  = (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (((\slave2_inst|sp|state.ADDR~q  & !\slave2_inst|sp|Equal2~1_combout )) # (!\slave2_inst|sp|state.IDLE~q )))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~0 .lut_mask = 16'h50D0;
defparam \slave2_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector12~1 (
// Equation(s):
// \slave2_inst|sp|Selector12~1_combout  = (\slave2_inst|sp|Add0~4_combout  & ((\slave2_inst|sp|Selector15~0_combout ) # ((\slave2_inst|sp|Selector13~0_combout ) # (\slave2_inst|sp|Selector12~0_combout ))))

	.dataa(\slave2_inst|sp|Selector15~0_combout ),
	.datab(\slave2_inst|sp|Add0~4_combout ),
	.datac(\slave2_inst|sp|Selector13~0_combout ),
	.datad(\slave2_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~1 .lut_mask = 16'hCCC8;
defparam \slave2_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector12~3 (
// Equation(s):
// \slave2_inst|sp|Selector12~3_combout  = (\slave2_inst|sp|Selector12~1_combout ) # ((\slave2_inst|sp|counter [2] & \slave2_inst|sp|Selector12~2_combout ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|Selector12~1_combout ),
	.datac(\slave2_inst|sp|counter [2]),
	.datad(\slave2_inst|sp|Selector12~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~3 .lut_mask = 16'hFCCC;
defparam \slave2_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N31
dffeas \slave2_inst|sp|counter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \slave2_inst|sp|Equal2~1 (
// Equation(s):
// \slave2_inst|sp|Equal2~1_combout  = (\slave2_inst|sp|counter [3] & (\slave2_inst|sp|Equal2~0_combout  & (\slave2_inst|sp|Equal3~0_combout  & !\slave2_inst|sp|counter [2])))

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(\slave2_inst|sp|Equal2~0_combout ),
	.datac(\slave2_inst|sp|Equal3~0_combout ),
	.datad(\slave2_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~1 .lut_mask = 16'h0080;
defparam \slave2_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector1~0 (
// Equation(s):
// \slave2_inst|sp|Selector1~0_combout  = (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (((\slave2_inst|sp|state.ADDR~q  & !\slave2_inst|sp|Equal2~1_combout )) # (!\slave2_inst|sp|state.IDLE~q ))) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & 
// (((\slave2_inst|sp|state.ADDR~q  & !\slave2_inst|sp|Equal2~1_combout ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave2_inst|sp|state.IDLE~q ),
	.datac(\slave2_inst|sp|state.ADDR~q ),
	.datad(\slave2_inst|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector1~0 .lut_mask = 16'h22F2;
defparam \slave2_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N21
dffeas \slave2_inst|sp|state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \slave2_inst|sp|WideOr8~0 (
// Equation(s):
// \slave2_inst|sp|WideOr8~0_combout  = (\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|WideOr8~0 .lut_mask = 16'hFF0F;
defparam \slave2_inst|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \slave2_inst|sp|Selector12~2 (
// Equation(s):
// \slave2_inst|sp|Selector12~2_combout  = (\slave2_inst|sp|WideOr4~combout ) # ((\slave2_inst|sp|Selector13~1_combout ) # ((\slave2_inst|sp|WideOr8~0_combout  & !\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|WideOr8~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector12~2 .lut_mask = 16'hFFAE;
defparam \slave2_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneive_lcell_comb \slave2_inst|sp|Add0~6 (
// Equation(s):
// \slave2_inst|sp|Add0~6_combout  = (\slave2_inst|sp|counter [3] & (!\slave2_inst|sp|Add0~5 )) # (!\slave2_inst|sp|counter [3] & ((\slave2_inst|sp|Add0~5 ) # (GND)))
// \slave2_inst|sp|Add0~7  = CARRY((!\slave2_inst|sp|Add0~5 ) # (!\slave2_inst|sp|counter [3]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~5 ),
	.combout(\slave2_inst|sp|Add0~6_combout ),
	.cout(\slave2_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~6 .lut_mask = 16'h3C3F;
defparam \slave2_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector11~0 (
// Equation(s):
// \slave2_inst|sp|Selector11~0_combout  = (\slave2_inst|sp|Selector15~0_combout ) # ((\slave2_inst|sp|Selector12~0_combout ) # ((!\slave2_inst|sp|Equal3~1_combout  & \slave2_inst|sp|Selector13~0_combout )))

	.dataa(\slave2_inst|sp|Selector15~0_combout ),
	.datab(\slave2_inst|sp|Equal3~1_combout ),
	.datac(\slave2_inst|sp|Selector13~0_combout ),
	.datad(\slave2_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~0 .lut_mask = 16'hFFBA;
defparam \slave2_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector11~1 (
// Equation(s):
// \slave2_inst|sp|Selector11~1_combout  = (\slave2_inst|sp|Selector12~2_combout  & ((\slave2_inst|sp|counter [3]) # ((\slave2_inst|sp|Add0~6_combout  & \slave2_inst|sp|Selector11~0_combout )))) # (!\slave2_inst|sp|Selector12~2_combout  & 
// (\slave2_inst|sp|Add0~6_combout  & ((\slave2_inst|sp|Selector11~0_combout ))))

	.dataa(\slave2_inst|sp|Selector12~2_combout ),
	.datab(\slave2_inst|sp|Add0~6_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|Selector11~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector11~1 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N29
dffeas \slave2_inst|sp|counter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
cycloneive_lcell_comb \slave2_inst|sp|Add0~8 (
// Equation(s):
// \slave2_inst|sp|Add0~8_combout  = (\slave2_inst|sp|counter [4] & (\slave2_inst|sp|Add0~7  $ (GND))) # (!\slave2_inst|sp|counter [4] & (!\slave2_inst|sp|Add0~7  & VCC))
// \slave2_inst|sp|Add0~9  = CARRY((\slave2_inst|sp|counter [4] & !\slave2_inst|sp|Add0~7 ))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~7 ),
	.combout(\slave2_inst|sp|Add0~8_combout ),
	.cout(\slave2_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~8 .lut_mask = 16'hA50A;
defparam \slave2_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector10~3 (
// Equation(s):
// \slave2_inst|sp|Selector10~3_combout  = (!\slave2_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|counter [4]))))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\slave2_inst|sp|counter [4]),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~3 .lut_mask = 16'h5404;
defparam \slave2_inst|sp|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector10~1 (
// Equation(s):
// \slave2_inst|sp|Selector10~1_combout  = (\slave2_inst|sp|Selector15~0_combout  & ((\slave2_inst|sp|Add0~8_combout ) # ((\slave2_inst|sp|counter [4] & \slave2_inst|sp|WideOr4~combout )))) # (!\slave2_inst|sp|Selector15~0_combout  & (\slave2_inst|sp|counter 
// [4] & (\slave2_inst|sp|WideOr4~combout )))

	.dataa(\slave2_inst|sp|Selector15~0_combout ),
	.datab(\slave2_inst|sp|counter [4]),
	.datac(\slave2_inst|sp|WideOr4~combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~1 .lut_mask = 16'hEAC0;
defparam \slave2_inst|sp|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector10~0 (
// Equation(s):
// \slave2_inst|sp|Selector10~0_combout  = (\slave2_inst|sp|counter [4] & ((\slave2_inst|sp|Selector13~1_combout ) # ((\slave2_inst|sp|Add0~8_combout  & \slave2_inst|sp|Selector13~0_combout )))) # (!\slave2_inst|sp|counter [4] & 
// (\slave2_inst|sp|Add0~8_combout  & ((\slave2_inst|sp|Selector13~0_combout ))))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|Add0~8_combout ),
	.datac(\slave2_inst|sp|Selector13~1_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~0 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector10~2 (
// Equation(s):
// \slave2_inst|sp|Selector10~2_combout  = (\slave2_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|counter [4]))))

	.dataa(\slave2_inst|sp|counter [4]),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|Add0~8_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~2 .lut_mask = 16'hC808;
defparam \slave2_inst|sp|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector10~4 (
// Equation(s):
// \slave2_inst|sp|Selector10~4_combout  = (\slave2_inst|sp|Selector10~3_combout ) # ((\slave2_inst|sp|Selector10~1_combout ) # ((\slave2_inst|sp|Selector10~0_combout ) # (\slave2_inst|sp|Selector10~2_combout )))

	.dataa(\slave2_inst|sp|Selector10~3_combout ),
	.datab(\slave2_inst|sp|Selector10~1_combout ),
	.datac(\slave2_inst|sp|Selector10~0_combout ),
	.datad(\slave2_inst|sp|Selector10~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector10~4 .lut_mask = 16'hFFFE;
defparam \slave2_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N3
dffeas \slave2_inst|sp|counter[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
cycloneive_lcell_comb \slave2_inst|sp|Add0~10 (
// Equation(s):
// \slave2_inst|sp|Add0~10_combout  = (\slave2_inst|sp|counter [5] & (!\slave2_inst|sp|Add0~9 )) # (!\slave2_inst|sp|counter [5] & ((\slave2_inst|sp|Add0~9 ) # (GND)))
// \slave2_inst|sp|Add0~11  = CARRY((!\slave2_inst|sp|Add0~9 ) # (!\slave2_inst|sp|counter [5]))

	.dataa(\slave2_inst|sp|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~9 ),
	.combout(\slave2_inst|sp|Add0~10_combout ),
	.cout(\slave2_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~10 .lut_mask = 16'h5A5F;
defparam \slave2_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector9~2 (
// Equation(s):
// \slave2_inst|sp|Selector9~2_combout  = (\slave2_inst|sp|counter [5]) # ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q ))))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\slave2_inst|sp|counter [5]),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~2 .lut_mask = 16'hFCDC;
defparam \slave2_inst|sp|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector9~0 (
// Equation(s):
// \slave2_inst|sp|Selector9~0_combout  = (\slave2_inst|sp|WideOr4~combout ) # ((\slave2_inst|sp|state.ADDR~q ) # ((\slave2_inst|sp|Selector13~1_combout ) # (!\slave2_inst|sp|state.IDLE~q )))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~0 .lut_mask = 16'hFFEF;
defparam \slave2_inst|sp|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector9~3 (
// Equation(s):
// \slave2_inst|sp|Selector9~3_combout  = (\slave2_inst|sp|Selector15~0_combout ) # ((\slave2_inst|sp|Selector13~0_combout ) # ((\slave2_inst|sp|Selector9~2_combout  & \slave2_inst|sp|Selector9~0_combout )))

	.dataa(\slave2_inst|sp|Selector9~2_combout ),
	.datab(\slave2_inst|sp|Selector9~0_combout ),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~3 .lut_mask = 16'hFFF8;
defparam \slave2_inst|sp|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector9~1 (
// Equation(s):
// \slave2_inst|sp|Selector9~1_combout  = (\slave2_inst|sp|counter [5] & ((\slave2_inst|sp|WideOr4~combout ) # ((\slave2_inst|sp|Selector13~1_combout ) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout ))))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|counter [5]),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~1 .lut_mask = 16'hCC8C;
defparam \slave2_inst|sp|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector9~4 (
// Equation(s):
// \slave2_inst|sp|Selector9~4_combout  = (\slave2_inst|sp|Add0~10_combout  & (\slave2_inst|sp|Selector9~3_combout )) # (!\slave2_inst|sp|Add0~10_combout  & (((\slave2_inst|sp|Selector9~1_combout  & \slave2_inst|sp|Selector9~0_combout ))))

	.dataa(\slave2_inst|sp|Add0~10_combout ),
	.datab(\slave2_inst|sp|Selector9~3_combout ),
	.datac(\slave2_inst|sp|Selector9~1_combout ),
	.datad(\slave2_inst|sp|Selector9~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector9~4 .lut_mask = 16'hD888;
defparam \slave2_inst|sp|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N15
dffeas \slave2_inst|sp|counter[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \slave2_inst|sp|Selector8~4 (
// Equation(s):
// \slave2_inst|sp|Selector8~4_combout  = (\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.ADDR~q ),
	.datac(gnd),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~4 .lut_mask = 16'hCCFF;
defparam \slave2_inst|sp|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \slave2_inst|sp|Selector8~5 (
// Equation(s):
// \slave2_inst|sp|Selector8~5_combout  = (\slave2_inst|sp|counter [6] & ((\slave2_inst|sp|Selector8~4_combout ) # ((\slave2_inst|sp|Selector13~1_combout ) # (\slave2_inst|sp|WideOr4~combout ))))

	.dataa(\slave2_inst|sp|counter [6]),
	.datab(\slave2_inst|sp|Selector8~4_combout ),
	.datac(\slave2_inst|sp|Selector13~1_combout ),
	.datad(\slave2_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~5 .lut_mask = 16'hAAA8;
defparam \slave2_inst|sp|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
cycloneive_lcell_comb \slave2_inst|sp|Add0~12 (
// Equation(s):
// \slave2_inst|sp|Add0~12_combout  = (\slave2_inst|sp|counter [6] & (\slave2_inst|sp|Add0~11  $ (GND))) # (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|Add0~11  & VCC))
// \slave2_inst|sp|Add0~13  = CARRY((\slave2_inst|sp|counter [6] & !\slave2_inst|sp|Add0~11 ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave2_inst|sp|Add0~11 ),
	.combout(\slave2_inst|sp|Add0~12_combout ),
	.cout(\slave2_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave2_inst|sp|Add0~12 .lut_mask = 16'hC30C;
defparam \slave2_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector8~8 (
// Equation(s):
// \slave2_inst|sp|Selector8~8_combout  = (\slave2_inst|sp|Selector13~1_combout ) # ((\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.RVALID~q ) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout )))

	.dataa(\slave2_inst|sp|Selector13~1_combout ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.RVALID~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~8 .lut_mask = 16'hFEFF;
defparam \slave2_inst|sp|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector8~6 (
// Equation(s):
// \slave2_inst|sp|Selector8~6_combout  = (\slave2_inst|sp|Selector15~0_combout ) # ((\slave2_inst|sp|Selector13~0_combout ) # ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & \slave2_inst|sp|Selector8~4_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave2_inst|sp|Selector8~4_combout ),
	.datac(\slave2_inst|sp|Selector15~0_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~6 .lut_mask = 16'hFFF8;
defparam \slave2_inst|sp|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \slave2_inst|sp|Selector8~7 (
// Equation(s):
// \slave2_inst|sp|Selector8~7_combout  = (\slave2_inst|sp|Selector8~5_combout  & ((\slave2_inst|sp|Add0~12_combout ) # ((\slave2_inst|sp|Selector8~8_combout )))) # (!\slave2_inst|sp|Selector8~5_combout  & (\slave2_inst|sp|Add0~12_combout  & 
// ((\slave2_inst|sp|Selector8~6_combout ))))

	.dataa(\slave2_inst|sp|Selector8~5_combout ),
	.datab(\slave2_inst|sp|Add0~12_combout ),
	.datac(\slave2_inst|sp|Selector8~8_combout ),
	.datad(\slave2_inst|sp|Selector8~6_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector8~7 .lut_mask = 16'hECA8;
defparam \slave2_inst|sp|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \slave2_inst|sp|counter[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector8~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
cycloneive_lcell_comb \slave2_inst|sp|Add0~14 (
// Equation(s):
// \slave2_inst|sp|Add0~14_combout  = \slave2_inst|sp|counter [7] $ (\slave2_inst|sp|Add0~13 )

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave2_inst|sp|Add0~13 ),
	.combout(\slave2_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Add0~14 .lut_mask = 16'h3C3C;
defparam \slave2_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector7~2 (
// Equation(s):
// \slave2_inst|sp|Selector7~2_combout  = (\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|state.ADDR~q ) # (!\slave2_inst|sp|state.IDLE~q )))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~2 .lut_mask = 16'hF050;
defparam \slave2_inst|sp|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector7~4 (
// Equation(s):
// \slave2_inst|sp|Selector7~4_combout  = (\slave2_inst|sp|Selector7~2_combout ) # ((\slave2_inst|sp|Selector13~0_combout ) # ((\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|state.RDATA~q )))

	.dataa(\slave2_inst|sp|Equal2~0_combout ),
	.datab(\slave2_inst|sp|state.RDATA~q ),
	.datac(\slave2_inst|sp|Selector7~2_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~4 .lut_mask = 16'hFFF8;
defparam \slave2_inst|sp|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector7~3 (
// Equation(s):
// \slave2_inst|sp|Selector7~3_combout  = (\slave2_inst|sp|Selector12~2_combout  & ((\slave2_inst|sp|counter [7]) # ((\slave2_inst|sp|Add0~14_combout  & \slave2_inst|sp|Selector7~4_combout )))) # (!\slave2_inst|sp|Selector12~2_combout  & 
// (\slave2_inst|sp|Add0~14_combout  & ((\slave2_inst|sp|Selector7~4_combout ))))

	.dataa(\slave2_inst|sp|Selector12~2_combout ),
	.datab(\slave2_inst|sp|Add0~14_combout ),
	.datac(\slave2_inst|sp|counter [7]),
	.datad(\slave2_inst|sp|Selector7~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector7~3 .lut_mask = 16'hECA0;
defparam \slave2_inst|sp|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \slave2_inst|sp|counter[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneive_lcell_comb \slave2_inst|sp|Equal2~0 (
// Equation(s):
// \slave2_inst|sp|Equal2~0_combout  = (!\slave2_inst|sp|counter [5] & (!\slave2_inst|sp|counter [6] & (!\slave2_inst|sp|counter [7] & !\slave2_inst|sp|counter [4])))

	.dataa(\slave2_inst|sp|counter [5]),
	.datab(\slave2_inst|sp|counter [6]),
	.datac(\slave2_inst|sp|counter [7]),
	.datad(\slave2_inst|sp|counter [4]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave2_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector15~0 (
// Equation(s):
// \slave2_inst|sp|Selector15~0_combout  = (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|state.RDATA~q )

	.dataa(\slave2_inst|sp|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector15~0 .lut_mask = 16'hAA00;
defparam \slave2_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector14~0 (
// Equation(s):
// \slave2_inst|sp|Selector14~0_combout  = (\slave2_inst|sp|WideOr8~0_combout  & ((\bus_inst|decoder|mvalid_decoder|out2~0_combout  & (\slave2_inst|sp|Add0~0_combout )) # (!\bus_inst|decoder|mvalid_decoder|out2~0_combout  & ((\slave2_inst|sp|counter [0])))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out2~0_combout ),
	.datab(\slave2_inst|sp|WideOr8~0_combout ),
	.datac(\slave2_inst|sp|Add0~0_combout ),
	.datad(\slave2_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~0 .lut_mask = 16'hC480;
defparam \slave2_inst|sp|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector14~1 (
// Equation(s):
// \slave2_inst|sp|Selector14~1_combout  = (\slave2_inst|sp|Selector14~0_combout ) # ((\slave2_inst|sp|Add0~0_combout  & ((\slave2_inst|sp|Selector15~0_combout ) # (\slave2_inst|sp|Selector13~0_combout ))))

	.dataa(\slave2_inst|sp|Selector15~0_combout ),
	.datab(\slave2_inst|sp|Add0~0_combout ),
	.datac(\slave2_inst|sp|Selector14~0_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~1 .lut_mask = 16'hFCF8;
defparam \slave2_inst|sp|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector14~2 (
// Equation(s):
// \slave2_inst|sp|Selector14~2_combout  = (\slave2_inst|sp|Selector14~1_combout ) # ((\slave2_inst|sp|counter [0] & ((\slave2_inst|sp|WideOr4~combout ) # (\slave2_inst|sp|Selector13~1_combout ))))

	.dataa(\slave2_inst|sp|WideOr4~combout ),
	.datab(\slave2_inst|sp|Selector14~1_combout ),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector14~2 .lut_mask = 16'hFCEC;
defparam \slave2_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \slave2_inst|sp|counter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \slave2_inst|sp|Equal3~0 (
// Equation(s):
// \slave2_inst|sp|Equal3~0_combout  = (\slave2_inst|sp|counter [0] & \slave2_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \slave2_inst|sp|Equal3~1 (
// Equation(s):
// \slave2_inst|sp|Equal3~1_combout  = (\slave2_inst|sp|Equal3~0_combout  & (\slave2_inst|sp|Equal2~0_combout  & (!\slave2_inst|sp|counter [3] & \slave2_inst|sp|counter [2])))

	.dataa(\slave2_inst|sp|Equal3~0_combout ),
	.datab(\slave2_inst|sp|Equal2~0_combout ),
	.datac(\slave2_inst|sp|counter [3]),
	.datad(\slave2_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~1 .lut_mask = 16'h0800;
defparam \slave2_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \slave2_inst|sp|Equal2~2 (
// Equation(s):
// \slave2_inst|sp|Equal2~2_combout  = (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|counter [1] & \slave2_inst|sp|counter [0]))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal2~2 .lut_mask = 16'h4040;
defparam \slave2_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector3~0 (
// Equation(s):
// \slave2_inst|sp|Selector3~0_combout  = (\slave2_inst|sp|state.ADDR~q  & (\slave2_inst|sp|Equal2~2_combout  & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|counter [3])))

	.dataa(\slave2_inst|sp|state.ADDR~q ),
	.datab(\slave2_inst|sp|Equal2~2_combout ),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector3~0 .lut_mask = 16'h8000;
defparam \slave2_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector3~1 (
// Equation(s):
// \slave2_inst|sp|Selector3~1_combout  = (\slave2_inst|sp|Equal3~1_combout  & (\slave2_inst|sp|Selector3~0_combout  & ((\slave2_inst|sp|mode~q )))) # (!\slave2_inst|sp|Equal3~1_combout  & ((\slave2_inst|sp|state.WDATA~q ) # 
// ((\slave2_inst|sp|Selector3~0_combout  & \slave2_inst|sp|mode~q ))))

	.dataa(\slave2_inst|sp|Equal3~1_combout ),
	.datab(\slave2_inst|sp|Selector3~0_combout ),
	.datac(\slave2_inst|sp|state.WDATA~q ),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector3~1 .lut_mask = 16'hDC50;
defparam \slave2_inst|sp|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \slave2_inst|sp|state.WDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector4~0 (
// Equation(s):
// \slave2_inst|sp|Selector4~0_combout  = (\slave2_inst|sp|state.WDATA~q  & ((\slave2_inst|sp|Equal3~1_combout ) # ((\slave2_inst|sp|Selector3~0_combout  & !\slave2_inst|sp|mode~q )))) # (!\slave2_inst|sp|state.WDATA~q  & (\slave2_inst|sp|Selector3~0_combout 
//  & ((!\slave2_inst|sp|mode~q ))))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(\slave2_inst|sp|Selector3~0_combout ),
	.datac(\slave2_inst|sp|Equal3~1_combout ),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector4~0 .lut_mask = 16'hA0EC;
defparam \slave2_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \slave2_inst|sp|state.SREADY (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector16~1 (
// Equation(s):
// \slave2_inst|sp|Selector16~1_combout  = (\slave2_inst|sp|state.RVALID~q ) # ((\slave2_inst|sp|state.SREADY~q  & !\slave2_inst|sp|mode~q ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.RVALID~q ),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~1 .lut_mask = 16'hF0FC;
defparam \slave2_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector16~0 (
// Equation(s):
// \slave2_inst|sp|Selector16~0_combout  = (\slave2_inst|sp|smemren~q  & ((\slave2_inst|sp|state.WDATA~q ) # ((\slave2_inst|sp|state.SREADY~q ) # (\slave2_inst|sp|state.ADDR~q ))))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemren~q ),
	.datad(\slave2_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~0 .lut_mask = 16'hF0E0;
defparam \slave2_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \slave2_inst|sp|Selector16~2 (
// Equation(s):
// \slave2_inst|sp|Selector16~2_combout  = (\slave2_inst|sp|Selector16~1_combout ) # ((\slave2_inst|sp|Selector16~0_combout ) # ((\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|state.RDATA~q )))

	.dataa(\slave2_inst|sp|Selector16~1_combout ),
	.datab(\slave2_inst|sp|Selector16~0_combout ),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector16~2 .lut_mask = 16'hFEEE;
defparam \slave2_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \slave2_inst|sp|smemren (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \slave2_inst|sm|ren_prev~0 (
// Equation(s):
// \slave2_inst|sm|ren_prev~0_combout  = (\slave2_inst|sp|smemren~q  & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemren~q ),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sm|ren_prev~0 .lut_mask = 16'hF000;
defparam \slave2_inst|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N23
dffeas \slave2_inst|sm|ren_prev (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sm|ren_prev .is_wysiwyg = "true";
defparam \slave2_inst|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \slave2_inst|sm|rvalid~0 (
// Equation(s):
// \slave2_inst|sm|rvalid~0_combout  = (\slave2_inst|sp|smemren~q  & \slave2_inst|sm|ren_prev~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|smemren~q ),
	.datac(\slave2_inst|sm|ren_prev~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sm|rvalid~0 .lut_mask = 16'hC0C0;
defparam \slave2_inst|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N3
dffeas \slave2_inst|sm|rvalid (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sm|rvalid .is_wysiwyg = "true";
defparam \slave2_inst|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector6~0 (
// Equation(s):
// \slave2_inst|sp|Selector6~0_combout  = (\slave2_inst|sp|mode~q  & (((\slave2_inst|sp|state.RVALID~q  & !\slave2_inst|sm|rvalid~q )))) # (!\slave2_inst|sp|mode~q  & ((\slave2_inst|sp|state.SREADY~q ) # ((\slave2_inst|sp|state.RVALID~q  & 
// !\slave2_inst|sm|rvalid~q ))))

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.RVALID~q ),
	.datad(\slave2_inst|sm|rvalid~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector6~0 .lut_mask = 16'h44F4;
defparam \slave2_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N27
dffeas \slave2_inst|sp|state.RVALID (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.RVALID .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \slave2_inst|sp|Equal1~1 (
// Equation(s):
// \slave2_inst|sp|Equal1~1_combout  = (!\slave2_inst|sp|counter [0] & !\slave2_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~1 .lut_mask = 16'h000F;
defparam \slave2_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
cycloneive_lcell_comb \slave2_inst|sp|Equal1~0 (
// Equation(s):
// \slave2_inst|sp|Equal1~0_combout  = (!\slave2_inst|sp|counter [5] & (!\slave2_inst|sp|counter [7] & (!\slave2_inst|sp|counter [2] & !\slave2_inst|sp|counter [6])))

	.dataa(\slave2_inst|sp|counter [5]),
	.datab(\slave2_inst|sp|counter [7]),
	.datac(\slave2_inst|sp|counter [2]),
	.datad(\slave2_inst|sp|counter [6]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave2_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneive_lcell_comb \slave2_inst|sp|Equal1~2 (
// Equation(s):
// \slave2_inst|sp|Equal1~2_combout  = (\slave2_inst|sp|Equal1~1_combout  & (!\slave2_inst|sp|counter [3] & (\slave2_inst|sp|Equal1~0_combout  & \slave2_inst|sp|counter [4])))

	.dataa(\slave2_inst|sp|Equal1~1_combout ),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(\slave2_inst|sp|Equal1~0_combout ),
	.datad(\slave2_inst|sp|counter [4]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal1~2 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector2~0 (
// Equation(s):
// \slave2_inst|sp|Selector2~0_combout  = (\slave2_inst|sp|state.RVALID~q  & ((\slave2_inst|sm|rvalid~q ) # ((!\slave2_inst|sp|Equal1~2_combout  & \slave2_inst|sp|state.RDATA~q )))) # (!\slave2_inst|sp|state.RVALID~q  & (!\slave2_inst|sp|Equal1~2_combout  & 
// (\slave2_inst|sp|state.RDATA~q )))

	.dataa(\slave2_inst|sp|state.RVALID~q ),
	.datab(\slave2_inst|sp|Equal1~2_combout ),
	.datac(\slave2_inst|sp|state.RDATA~q ),
	.datad(\slave2_inst|sm|rvalid~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector2~0 .lut_mask = 16'hBA30;
defparam \slave2_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \slave2_inst|sp|state.RDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~0 (
// Equation(s):
// \slave2_inst|sp|smemwdata~0_combout  = ((\slave2_inst|sp|mode~q  & \slave2_inst|sp|state.SREADY~q )) # (!reset_sync[2])

	.dataa(\slave2_inst|sp|mode~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~0 .lut_mask = 16'h88FF;
defparam \slave2_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \slave2_inst|sp|state~13 (
// Equation(s):
// \slave2_inst|sp|state~13_combout  = (!\slave2_inst|sp|Selector0~0_combout  & (!\slave2_inst|sp|smemwdata~0_combout  & ((!\slave2_inst|sp|Equal1~2_combout ) # (!\slave2_inst|sp|state.RDATA~q ))))

	.dataa(\slave2_inst|sp|Selector0~0_combout ),
	.datab(\slave2_inst|sp|state.RDATA~q ),
	.datac(\slave2_inst|sp|Equal1~2_combout ),
	.datad(\slave2_inst|sp|smemwdata~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|state~13 .lut_mask = 16'h0015;
defparam \slave2_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N15
dffeas \slave2_inst|sp|state.IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave2_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N0
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out3~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out3~0_combout  = (!\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|slave_en~q  & (\bus_inst|decoder|ssel [1] & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|slave_en~q ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out3~0 .lut_mask = 16'h4000;
defparam \bus_inst|decoder|mvalid_decoder|out3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector0~0 (
// Equation(s):
// \slave3_inst|sp|Selector0~0_combout  = (!\slave3_inst|sp|state.IDLE~q  & !\bus_inst|decoder|mvalid_decoder|out3~0_combout )

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector0~0 .lut_mask = 16'h0303;
defparam \slave3_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N28
cycloneive_lcell_comb \slave3_inst|sp|WideOr4 (
// Equation(s):
// \slave3_inst|sp|WideOr4~combout  = (\slave3_inst|sp|state.WAIT~q ) # ((\slave3_inst|sp|state.SPLIT~q ) # (\slave3_inst|sp|state.SREADY~q ))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|state.SREADY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|WideOr4 .lut_mask = 16'hFEFE;
defparam \slave3_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector12~0 (
// Equation(s):
// \slave3_inst|sp|Selector12~0_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (((\slave3_inst|sp|state.ADDR~q  & !\slave3_inst|sp|Equal2~1_combout )) # (!\slave3_inst|sp|state.IDLE~q )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|state.IDLE~q ),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~0 .lut_mask = 16'h22A2;
defparam \slave3_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N26
cycloneive_lcell_comb \slave3_inst|sp|prev_state~13 (
// Equation(s):
// \slave3_inst|sp|prev_state~13_combout  = (\slave3_inst|sp|state.ADDR~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.ADDR~q ),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|prev_state~13 .lut_mask = 16'hCC00;
defparam \slave3_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N27
dffeas \slave3_inst|sp|prev_state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave3_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N2
cycloneive_lcell_comb \slave3_inst|sp|Add0~0 (
// Equation(s):
// \slave3_inst|sp|Add0~0_combout  = \slave3_inst|sp|counter [0] $ (VCC)
// \slave3_inst|sp|Add0~1  = CARRY(\slave3_inst|sp|counter [0])

	.dataa(\slave3_inst|sp|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave3_inst|sp|Add0~0_combout ),
	.cout(\slave3_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~0 .lut_mask = 16'h55AA;
defparam \slave3_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector15~0 (
// Equation(s):
// \slave3_inst|sp|Selector15~0_combout  = (\slave3_inst|sp|Equal2~0_combout  & \slave3_inst|sp|state.RDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|Equal2~0_combout ),
	.datad(\slave3_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector15~0 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector14~0 (
// Equation(s):
// \slave3_inst|sp|Selector14~0_combout  = (\slave3_inst|sp|WideOr8~0_combout  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|Add0~0_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|counter [0]))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|WideOr8~0_combout ),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|Add0~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector14~0 .lut_mask = 16'hC840;
defparam \slave3_inst|sp|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector14~1 (
// Equation(s):
// \slave3_inst|sp|Selector14~1_combout  = (\slave3_inst|sp|Selector14~0_combout ) # ((\slave3_inst|sp|Add0~0_combout  & ((\slave3_inst|sp|Selector15~0_combout ) # (\slave3_inst|sp|Selector13~0_combout ))))

	.dataa(\slave3_inst|sp|Add0~0_combout ),
	.datab(\slave3_inst|sp|Selector15~0_combout ),
	.datac(\slave3_inst|sp|Selector13~0_combout ),
	.datad(\slave3_inst|sp|Selector14~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector14~1 .lut_mask = 16'hFFA8;
defparam \slave3_inst|sp|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector13~1 (
// Equation(s):
// \slave3_inst|sp|Selector13~1_combout  = (\slave3_inst|sp|state.WDATA~q  & ((\slave3_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(\slave3_inst|sp|prev_state.ADDR~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~1 .lut_mask = 16'hAF00;
defparam \slave3_inst|sp|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector14~2 (
// Equation(s):
// \slave3_inst|sp|Selector14~2_combout  = (\slave3_inst|sp|Selector14~1_combout ) # ((\slave3_inst|sp|counter [0] & ((\slave3_inst|sp|WideOr4~combout ) # (\slave3_inst|sp|Selector13~1_combout ))))

	.dataa(\slave3_inst|sp|Selector14~1_combout ),
	.datab(\slave3_inst|sp|WideOr4~combout ),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector14~2 .lut_mask = 16'hFAEA;
defparam \slave3_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N31
dffeas \slave3_inst|sp|counter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N4
cycloneive_lcell_comb \slave3_inst|sp|Add0~2 (
// Equation(s):
// \slave3_inst|sp|Add0~2_combout  = (\slave3_inst|sp|counter [1] & (!\slave3_inst|sp|Add0~1 )) # (!\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|Add0~1 ) # (GND)))
// \slave3_inst|sp|Add0~3  = CARRY((!\slave3_inst|sp|Add0~1 ) # (!\slave3_inst|sp|counter [1]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~1 ),
	.combout(\slave3_inst|sp|Add0~2_combout ),
	.cout(\slave3_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~2 .lut_mask = 16'h3C3F;
defparam \slave3_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector13~4 (
// Equation(s):
// \slave3_inst|sp|Selector13~4_combout  = (\slave3_inst|sp|Add0~2_combout  & ((\slave3_inst|sp|Selector15~0_combout ) # ((\slave3_inst|sp|counter [1] & \slave3_inst|sp|WideOr4~combout )))) # (!\slave3_inst|sp|Add0~2_combout  & (\slave3_inst|sp|counter [1] & 
// ((\slave3_inst|sp|WideOr4~combout ))))

	.dataa(\slave3_inst|sp|Add0~2_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|Selector15~0_combout ),
	.datad(\slave3_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~4 .lut_mask = 16'hECA0;
defparam \slave3_inst|sp|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector13~3 (
// Equation(s):
// \slave3_inst|sp|Selector13~3_combout  = (\slave3_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|Add0~2_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|counter [1]))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|Add0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~3 .lut_mask = 16'hE040;
defparam \slave3_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector13~5 (
// Equation(s):
// \slave3_inst|sp|Selector13~5_combout  = (!\slave3_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|Add0~2_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|counter [1]))))

	.dataa(\slave3_inst|sp|state.IDLE~q ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|Add0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~5 .lut_mask = 16'h5404;
defparam \slave3_inst|sp|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector13~2 (
// Equation(s):
// \slave3_inst|sp|Selector13~2_combout  = (\slave3_inst|sp|Add0~2_combout  & ((\slave3_inst|sp|Selector13~0_combout ) # ((\slave3_inst|sp|Selector13~1_combout  & \slave3_inst|sp|counter [1])))) # (!\slave3_inst|sp|Add0~2_combout  & 
// (((\slave3_inst|sp|Selector13~1_combout  & \slave3_inst|sp|counter [1]))))

	.dataa(\slave3_inst|sp|Add0~2_combout ),
	.datab(\slave3_inst|sp|Selector13~0_combout ),
	.datac(\slave3_inst|sp|Selector13~1_combout ),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~2 .lut_mask = 16'hF888;
defparam \slave3_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector13~6 (
// Equation(s):
// \slave3_inst|sp|Selector13~6_combout  = (\slave3_inst|sp|Selector13~4_combout ) # ((\slave3_inst|sp|Selector13~3_combout ) # ((\slave3_inst|sp|Selector13~5_combout ) # (\slave3_inst|sp|Selector13~2_combout )))

	.dataa(\slave3_inst|sp|Selector13~4_combout ),
	.datab(\slave3_inst|sp|Selector13~3_combout ),
	.datac(\slave3_inst|sp|Selector13~5_combout ),
	.datad(\slave3_inst|sp|Selector13~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~6 .lut_mask = 16'hFFFE;
defparam \slave3_inst|sp|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N21
dffeas \slave3_inst|sp|counter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N6
cycloneive_lcell_comb \slave3_inst|sp|Equal3~0 (
// Equation(s):
// \slave3_inst|sp|Equal3~0_combout  = (\slave3_inst|sp|counter [1] & \slave3_inst|sp|counter [0])

	.dataa(\slave3_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal3~0 .lut_mask = 16'hAA00;
defparam \slave3_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N10
cycloneive_lcell_comb \slave3_inst|sp|Equal3~1 (
// Equation(s):
// \slave3_inst|sp|Equal3~1_combout  = (!\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Equal3~0_combout  & (\slave3_inst|sp|counter [2] & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(\slave3_inst|sp|Equal3~0_combout ),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal3~1 .lut_mask = 16'h4000;
defparam \slave3_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N4
cycloneive_lcell_comb \slave3_inst|sp|mode~0 (
// Equation(s):
// \slave3_inst|sp|mode~0_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|state.IDLE~q  & ((\slave3_inst|sp|mode~q ))) # (!\slave3_inst|sp|state.IDLE~q  & (\bus_inst|mctrl_mux|out[1]~1_combout )))) # 
// (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (((\slave3_inst|sp|mode~q ))))

	.dataa(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.datab(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datac(\slave3_inst|sp|mode~q ),
	.datad(\slave3_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|mode~0 .lut_mask = 16'hF0B8;
defparam \slave3_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N5
dffeas \slave3_inst|sp|mode (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|mode .is_wysiwyg = "true";
defparam \slave3_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector3~1 (
// Equation(s):
// \slave3_inst|sp|Selector3~1_combout  = (\slave3_inst|sp|Selector3~0_combout  & ((\slave3_inst|sp|mode~q ) # ((!\slave3_inst|sp|Equal3~1_combout  & \slave3_inst|sp|state.WDATA~q )))) # (!\slave3_inst|sp|Selector3~0_combout  & 
// (!\slave3_inst|sp|Equal3~1_combout  & (\slave3_inst|sp|state.WDATA~q )))

	.dataa(\slave3_inst|sp|Selector3~0_combout ),
	.datab(\slave3_inst|sp|Equal3~1_combout ),
	.datac(\slave3_inst|sp|state.WDATA~q ),
	.datad(\slave3_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector3~1 .lut_mask = 16'hBA30;
defparam \slave3_inst|sp|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N5
dffeas \slave3_inst|sp|state.WDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector13~0 (
// Equation(s):
// \slave3_inst|sp|Selector13~0_combout  = (!\slave3_inst|sp|prev_state.ADDR~q  & (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_inst|sp|state.WDATA~q ))

	.dataa(\slave3_inst|sp|prev_state.ADDR~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector13~0 .lut_mask = 16'h5000;
defparam \slave3_inst|sp|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N6
cycloneive_lcell_comb \slave3_inst|sp|Add0~4 (
// Equation(s):
// \slave3_inst|sp|Add0~4_combout  = (\slave3_inst|sp|counter [2] & (\slave3_inst|sp|Add0~3  $ (GND))) # (!\slave3_inst|sp|counter [2] & (!\slave3_inst|sp|Add0~3  & VCC))
// \slave3_inst|sp|Add0~5  = CARRY((\slave3_inst|sp|counter [2] & !\slave3_inst|sp|Add0~3 ))

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~3 ),
	.combout(\slave3_inst|sp|Add0~4_combout ),
	.cout(\slave3_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~4 .lut_mask = 16'hC30C;
defparam \slave3_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector12~1 (
// Equation(s):
// \slave3_inst|sp|Selector12~1_combout  = (\slave3_inst|sp|Add0~4_combout  & ((\slave3_inst|sp|Selector12~0_combout ) # ((\slave3_inst|sp|Selector13~0_combout ) # (\slave3_inst|sp|Selector15~0_combout ))))

	.dataa(\slave3_inst|sp|Selector12~0_combout ),
	.datab(\slave3_inst|sp|Selector13~0_combout ),
	.datac(\slave3_inst|sp|Add0~4_combout ),
	.datad(\slave3_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~1 .lut_mask = 16'hF0E0;
defparam \slave3_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector12~3 (
// Equation(s):
// \slave3_inst|sp|Selector12~3_combout  = (\slave3_inst|sp|Selector12~1_combout ) # ((\slave3_inst|sp|counter [2] & \slave3_inst|sp|Selector12~2_combout ))

	.dataa(gnd),
	.datab(\slave3_inst|sp|Selector12~1_combout ),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(\slave3_inst|sp|Selector12~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~3 .lut_mask = 16'hFCCC;
defparam \slave3_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N19
dffeas \slave3_inst|sp|counter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N8
cycloneive_lcell_comb \slave3_inst|sp|Add0~6 (
// Equation(s):
// \slave3_inst|sp|Add0~6_combout  = (\slave3_inst|sp|counter [3] & (!\slave3_inst|sp|Add0~5 )) # (!\slave3_inst|sp|counter [3] & ((\slave3_inst|sp|Add0~5 ) # (GND)))
// \slave3_inst|sp|Add0~7  = CARRY((!\slave3_inst|sp|Add0~5 ) # (!\slave3_inst|sp|counter [3]))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~5 ),
	.combout(\slave3_inst|sp|Add0~6_combout ),
	.cout(\slave3_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~6 .lut_mask = 16'h5A5F;
defparam \slave3_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector11~0 (
// Equation(s):
// \slave3_inst|sp|Selector11~0_combout  = (\slave3_inst|sp|Selector12~0_combout ) # ((\slave3_inst|sp|Selector15~0_combout ) # ((!\slave3_inst|sp|Equal3~1_combout  & \slave3_inst|sp|Selector13~0_combout )))

	.dataa(\slave3_inst|sp|Selector12~0_combout ),
	.datab(\slave3_inst|sp|Equal3~1_combout ),
	.datac(\slave3_inst|sp|Selector13~0_combout ),
	.datad(\slave3_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~0 .lut_mask = 16'hFFBA;
defparam \slave3_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector11~1 (
// Equation(s):
// \slave3_inst|sp|Selector11~1_combout  = (\slave3_inst|sp|Add0~6_combout  & ((\slave3_inst|sp|Selector11~0_combout ) # ((\slave3_inst|sp|counter [3] & \slave3_inst|sp|Selector12~2_combout )))) # (!\slave3_inst|sp|Add0~6_combout  & 
// (((\slave3_inst|sp|counter [3] & \slave3_inst|sp|Selector12~2_combout ))))

	.dataa(\slave3_inst|sp|Add0~6_combout ),
	.datab(\slave3_inst|sp|Selector11~0_combout ),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(\slave3_inst|sp|Selector12~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector11~1 .lut_mask = 16'hF888;
defparam \slave3_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \slave3_inst|sp|counter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N0
cycloneive_lcell_comb \slave3_inst|sp|Equal2~1 (
// Equation(s):
// \slave3_inst|sp|Equal2~1_combout  = (\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Equal3~0_combout  & (!\slave3_inst|sp|counter [2] & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(\slave3_inst|sp|Equal3~0_combout ),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal2~1 .lut_mask = 16'h0800;
defparam \slave3_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
cycloneive_lcell_comb \slave3_inst|sp|Selector1~0 (
// Equation(s):
// \slave3_inst|sp|Selector1~0_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (((\slave3_inst|sp|state.ADDR~q  & !\slave3_inst|sp|Equal2~1_combout )) # (!\slave3_inst|sp|state.IDLE~q ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & 
// (((\slave3_inst|sp|state.ADDR~q  & !\slave3_inst|sp|Equal2~1_combout ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|state.IDLE~q ),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|Equal2~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector1~0 .lut_mask = 16'h22F2;
defparam \slave3_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N1
dffeas \slave3_inst|sp|state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N14
cycloneive_lcell_comb \slave3_inst|sp|WideOr8~0 (
// Equation(s):
// \slave3_inst|sp|WideOr8~0_combout  = (\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.IDLE~q ),
	.datac(gnd),
	.datad(\slave3_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|WideOr8~0 .lut_mask = 16'hFF33;
defparam \slave3_inst|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector12~2 (
// Equation(s):
// \slave3_inst|sp|Selector12~2_combout  = (\slave3_inst|sp|WideOr4~combout ) # ((\slave3_inst|sp|Selector13~1_combout ) # ((!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_inst|sp|WideOr8~0_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|WideOr4~combout ),
	.datac(\slave3_inst|sp|WideOr8~0_combout ),
	.datad(\slave3_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector12~2 .lut_mask = 16'hFFDC;
defparam \slave3_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N10
cycloneive_lcell_comb \slave3_inst|sp|Add0~8 (
// Equation(s):
// \slave3_inst|sp|Add0~8_combout  = (\slave3_inst|sp|counter [4] & (\slave3_inst|sp|Add0~7  $ (GND))) # (!\slave3_inst|sp|counter [4] & (!\slave3_inst|sp|Add0~7  & VCC))
// \slave3_inst|sp|Add0~9  = CARRY((\slave3_inst|sp|counter [4] & !\slave3_inst|sp|Add0~7 ))

	.dataa(\slave3_inst|sp|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~7 ),
	.combout(\slave3_inst|sp|Add0~8_combout ),
	.cout(\slave3_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~8 .lut_mask = 16'hA50A;
defparam \slave3_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector10~3 (
// Equation(s):
// \slave3_inst|sp|Selector10~3_combout  = (!\slave3_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|counter [4]))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|counter [4]),
	.datac(\slave3_inst|sp|Add0~8_combout ),
	.datad(\slave3_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~3 .lut_mask = 16'h00E4;
defparam \slave3_inst|sp|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N2
cycloneive_lcell_comb \slave3_inst|sp|Selector10~2 (
// Equation(s):
// \slave3_inst|sp|Selector10~2_combout  = (\slave3_inst|sp|Selector15~0_combout  & ((\slave3_inst|sp|Add0~8_combout ) # ((\slave3_inst|sp|counter [4] & \slave3_inst|sp|WideOr4~combout )))) # (!\slave3_inst|sp|Selector15~0_combout  & (\slave3_inst|sp|counter 
// [4] & ((\slave3_inst|sp|WideOr4~combout ))))

	.dataa(\slave3_inst|sp|Selector15~0_combout ),
	.datab(\slave3_inst|sp|counter [4]),
	.datac(\slave3_inst|sp|Add0~8_combout ),
	.datad(\slave3_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~2 .lut_mask = 16'hECA0;
defparam \slave3_inst|sp|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N0
cycloneive_lcell_comb \slave3_inst|sp|Selector10~0 (
// Equation(s):
// \slave3_inst|sp|Selector10~0_combout  = (\slave3_inst|sp|Add0~8_combout  & ((\slave3_inst|sp|Selector13~0_combout ) # ((\slave3_inst|sp|counter [4] & \slave3_inst|sp|Selector13~1_combout )))) # (!\slave3_inst|sp|Add0~8_combout  & 
// (((\slave3_inst|sp|counter [4] & \slave3_inst|sp|Selector13~1_combout ))))

	.dataa(\slave3_inst|sp|Add0~8_combout ),
	.datab(\slave3_inst|sp|Selector13~0_combout ),
	.datac(\slave3_inst|sp|counter [4]),
	.datad(\slave3_inst|sp|Selector13~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~0 .lut_mask = 16'hF888;
defparam \slave3_inst|sp|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector10~1 (
// Equation(s):
// \slave3_inst|sp|Selector10~1_combout  = (\slave3_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & (\slave3_inst|sp|Add0~8_combout )) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|counter [4])))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|Add0~8_combout ),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|counter [4]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~1 .lut_mask = 16'hD080;
defparam \slave3_inst|sp|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector10~4 (
// Equation(s):
// \slave3_inst|sp|Selector10~4_combout  = (\slave3_inst|sp|Selector10~3_combout ) # ((\slave3_inst|sp|Selector10~2_combout ) # ((\slave3_inst|sp|Selector10~0_combout ) # (\slave3_inst|sp|Selector10~1_combout )))

	.dataa(\slave3_inst|sp|Selector10~3_combout ),
	.datab(\slave3_inst|sp|Selector10~2_combout ),
	.datac(\slave3_inst|sp|Selector10~0_combout ),
	.datad(\slave3_inst|sp|Selector10~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector10~4 .lut_mask = 16'hFFFE;
defparam \slave3_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \slave3_inst|sp|counter[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N12
cycloneive_lcell_comb \slave3_inst|sp|Add0~10 (
// Equation(s):
// \slave3_inst|sp|Add0~10_combout  = (\slave3_inst|sp|counter [5] & (!\slave3_inst|sp|Add0~9 )) # (!\slave3_inst|sp|counter [5] & ((\slave3_inst|sp|Add0~9 ) # (GND)))
// \slave3_inst|sp|Add0~11  = CARRY((!\slave3_inst|sp|Add0~9 ) # (!\slave3_inst|sp|counter [5]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~9 ),
	.combout(\slave3_inst|sp|Add0~10_combout ),
	.cout(\slave3_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~10 .lut_mask = 16'h3C3F;
defparam \slave3_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector9~6 (
// Equation(s):
// \slave3_inst|sp|Selector9~6_combout  = ((\slave3_inst|sp|WideOr4~combout ) # ((\slave3_inst|sp|prev_state.ADDR~q  & \slave3_inst|sp|state.WDATA~q ))) # (!\bus_inst|decoder|mvalid_decoder|out3~0_combout )

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|WideOr4~combout ),
	.datac(\slave3_inst|sp|prev_state.ADDR~q ),
	.datad(\slave3_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~6 .lut_mask = 16'hFDDD;
defparam \slave3_inst|sp|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector9~2 (
// Equation(s):
// \slave3_inst|sp|Selector9~2_combout  = (\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q )

	.dataa(\slave3_inst|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~2 .lut_mask = 16'hAAFF;
defparam \slave3_inst|sp|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N0
cycloneive_lcell_comb \slave3_inst|sp|Selector9~4 (
// Equation(s):
// \slave3_inst|sp|Selector9~4_combout  = (\slave3_inst|sp|Selector15~0_combout ) # ((\slave3_inst|sp|Selector13~0_combout ) # ((\bus_inst|decoder|mvalid_decoder|out3~0_combout  & \slave3_inst|sp|Selector9~2_combout )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datab(\slave3_inst|sp|Selector15~0_combout ),
	.datac(\slave3_inst|sp|Selector13~0_combout ),
	.datad(\slave3_inst|sp|Selector9~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~4 .lut_mask = 16'hFEFC;
defparam \slave3_inst|sp|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N14
cycloneive_lcell_comb \slave3_inst|sp|Selector9~3 (
// Equation(s):
// \slave3_inst|sp|Selector9~3_combout  = (\slave3_inst|sp|counter [5] & ((\slave3_inst|sp|Selector9~2_combout ) # ((\slave3_inst|sp|Selector13~1_combout ) # (\slave3_inst|sp|WideOr4~combout ))))

	.dataa(\slave3_inst|sp|Selector9~2_combout ),
	.datab(\slave3_inst|sp|counter [5]),
	.datac(\slave3_inst|sp|Selector13~1_combout ),
	.datad(\slave3_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~3 .lut_mask = 16'hCCC8;
defparam \slave3_inst|sp|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector9~5 (
// Equation(s):
// \slave3_inst|sp|Selector9~5_combout  = (\slave3_inst|sp|Add0~10_combout  & (((\slave3_inst|sp|Selector9~4_combout ) # (\slave3_inst|sp|Selector9~3_combout )))) # (!\slave3_inst|sp|Add0~10_combout  & (\slave3_inst|sp|Selector9~6_combout  & 
// ((\slave3_inst|sp|Selector9~3_combout ))))

	.dataa(\slave3_inst|sp|Add0~10_combout ),
	.datab(\slave3_inst|sp|Selector9~6_combout ),
	.datac(\slave3_inst|sp|Selector9~4_combout ),
	.datad(\slave3_inst|sp|Selector9~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector9~5 .lut_mask = 16'hEEA0;
defparam \slave3_inst|sp|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \slave3_inst|sp|counter[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector9~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N14
cycloneive_lcell_comb \slave3_inst|sp|Add0~12 (
// Equation(s):
// \slave3_inst|sp|Add0~12_combout  = (\slave3_inst|sp|counter [6] & (\slave3_inst|sp|Add0~11  $ (GND))) # (!\slave3_inst|sp|counter [6] & (!\slave3_inst|sp|Add0~11  & VCC))
// \slave3_inst|sp|Add0~13  = CARRY((\slave3_inst|sp|counter [6] & !\slave3_inst|sp|Add0~11 ))

	.dataa(\slave3_inst|sp|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave3_inst|sp|Add0~11 ),
	.combout(\slave3_inst|sp|Add0~12_combout ),
	.cout(\slave3_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave3_inst|sp|Add0~12 .lut_mask = 16'hA50A;
defparam \slave3_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N16
cycloneive_lcell_comb \slave3_inst|sp|Add0~14 (
// Equation(s):
// \slave3_inst|sp|Add0~14_combout  = \slave3_inst|sp|Add0~13  $ (\slave3_inst|sp|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [7]),
	.cin(\slave3_inst|sp|Add0~13 ),
	.combout(\slave3_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Add0~14 .lut_mask = 16'h0FF0;
defparam \slave3_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector7~2 (
// Equation(s):
// \slave3_inst|sp|Selector7~2_combout  = (\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q )))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector7~2 .lut_mask = 16'hF030;
defparam \slave3_inst|sp|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
cycloneive_lcell_comb \slave3_inst|sp|Selector7~4 (
// Equation(s):
// \slave3_inst|sp|Selector7~4_combout  = (\slave3_inst|sp|Selector7~2_combout ) # ((\slave3_inst|sp|Selector13~0_combout ) # ((\slave3_inst|sp|state.RDATA~q  & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|Selector7~2_combout ),
	.datab(\slave3_inst|sp|state.RDATA~q ),
	.datac(\slave3_inst|sp|Equal2~0_combout ),
	.datad(\slave3_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector7~4 .lut_mask = 16'hFFEA;
defparam \slave3_inst|sp|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector7~3 (
// Equation(s):
// \slave3_inst|sp|Selector7~3_combout  = (\slave3_inst|sp|Selector12~2_combout  & ((\slave3_inst|sp|counter [7]) # ((\slave3_inst|sp|Add0~14_combout  & \slave3_inst|sp|Selector7~4_combout )))) # (!\slave3_inst|sp|Selector12~2_combout  & 
// (\slave3_inst|sp|Add0~14_combout  & ((\slave3_inst|sp|Selector7~4_combout ))))

	.dataa(\slave3_inst|sp|Selector12~2_combout ),
	.datab(\slave3_inst|sp|Add0~14_combout ),
	.datac(\slave3_inst|sp|counter [7]),
	.datad(\slave3_inst|sp|Selector7~4_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector7~3 .lut_mask = 16'hECA0;
defparam \slave3_inst|sp|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N19
dffeas \slave3_inst|sp|counter[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N30
cycloneive_lcell_comb \slave3_inst|sp|Equal1~0 (
// Equation(s):
// \slave3_inst|sp|Equal1~0_combout  = (!\slave3_inst|sp|counter [6] & (!\slave3_inst|sp|counter [7] & (!\slave3_inst|sp|counter [5] & !\slave3_inst|sp|counter [2])))

	.dataa(\slave3_inst|sp|counter [6]),
	.datab(\slave3_inst|sp|counter [7]),
	.datac(\slave3_inst|sp|counter [5]),
	.datad(\slave3_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave3_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
cycloneive_lcell_comb \slave3_inst|sp|Equal1~1 (
// Equation(s):
// \slave3_inst|sp|Equal1~1_combout  = (!\slave3_inst|sp|counter [1] & !\slave3_inst|sp|counter [0])

	.dataa(\slave3_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal1~1 .lut_mask = 16'h0055;
defparam \slave3_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
cycloneive_lcell_comb \slave3_inst|sp|Equal1~2 (
// Equation(s):
// \slave3_inst|sp|Equal1~2_combout  = (\slave3_inst|sp|Equal1~0_combout  & (!\slave3_inst|sp|counter [3] & (\slave3_inst|sp|counter [4] & \slave3_inst|sp|Equal1~1_combout )))

	.dataa(\slave3_inst|sp|Equal1~0_combout ),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|counter [4]),
	.datad(\slave3_inst|sp|Equal1~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal1~2 .lut_mask = 16'h2000;
defparam \slave3_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N6
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~0 (
// Equation(s):
// \slave3_inst|sp|smemwdata~0_combout  = ((\slave3_inst|sp|mode~q  & \slave3_inst|sp|state.SREADY~q )) # (!reset_sync[2])

	.dataa(\slave3_inst|sp|mode~q ),
	.datab(reset_sync[2]),
	.datac(\slave3_inst|sp|state.SREADY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~0 .lut_mask = 16'hB3B3;
defparam \slave3_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N4
cycloneive_lcell_comb \slave3_inst|sp|state~13 (
// Equation(s):
// \slave3_inst|sp|state~13_combout  = (!\slave3_inst|sp|Selector0~0_combout  & (!\slave3_inst|sp|smemwdata~0_combout  & ((!\slave3_inst|sp|Equal1~2_combout ) # (!\slave3_inst|sp|state.RDATA~q ))))

	.dataa(\slave3_inst|sp|Selector0~0_combout ),
	.datab(\slave3_inst|sp|state.RDATA~q ),
	.datac(\slave3_inst|sp|Equal1~2_combout ),
	.datad(\slave3_inst|sp|smemwdata~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|state~13 .lut_mask = 16'h0015;
defparam \slave3_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \slave3_inst|sp|state.IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N28
cycloneive_lcell_comb \bus_inst|decoder|mvalid_decoder|out1~0 (
// Equation(s):
// \bus_inst|decoder|mvalid_decoder|out1~0_combout  = (!\bus_inst|decoder|ssel [0] & (\bus_inst|decoder|slave_en~q  & (!\bus_inst|decoder|ssel [1] & \bus_inst|mctrl_mux|out[0]~0_combout )))

	.dataa(\bus_inst|decoder|ssel [0]),
	.datab(\bus_inst|decoder|slave_en~q ),
	.datac(\bus_inst|decoder|ssel [1]),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|mvalid_decoder|out1~0 .lut_mask = 16'h0400;
defparam \bus_inst|decoder|mvalid_decoder|out1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector16~0 (
// Equation(s):
// \slave1_inst|sp|Selector16~0_combout  = (\slave1_inst|sp|smemren~q  & ((\slave1_inst|sp|state.ADDR~q ) # ((\slave1_inst|sp|state.SREADY~q ) # (\slave1_inst|sp|state.WDATA~q ))))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemren~q ),
	.datad(\slave1_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~0 .lut_mask = 16'hF0E0;
defparam \slave1_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N26
cycloneive_lcell_comb \slave1_inst|sp|mode~0 (
// Equation(s):
// \slave1_inst|sp|mode~0_combout  = (\slave1_inst|sp|state.IDLE~q  & (((\slave1_inst|sp|mode~q )))) # (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\bus_inst|mctrl_mux|out[1]~1_combout )) # 
// (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|mode~q )))))

	.dataa(\bus_inst|mctrl_mux|out[1]~1_combout ),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\slave1_inst|sp|mode~q ),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|mode~0 .lut_mask = 16'hE2F0;
defparam \slave1_inst|sp|mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N27
dffeas \slave1_inst|sp|mode (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|mode .is_wysiwyg = "true";
defparam \slave1_inst|sp|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector6~0 (
// Equation(s):
// \slave1_inst|sp|Selector6~0_combout  = (\slave1_inst|sm|rvalid~q  & (\slave1_inst|sp|state.SREADY~q  & ((!\slave1_inst|sp|mode~q )))) # (!\slave1_inst|sm|rvalid~q  & ((\slave1_inst|sp|state.RVALID~q ) # ((\slave1_inst|sp|state.SREADY~q  & 
// !\slave1_inst|sp|mode~q ))))

	.dataa(\slave1_inst|sm|rvalid~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector6~0 .lut_mask = 16'h50DC;
defparam \slave1_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N3
dffeas \slave1_inst|sp|state.RVALID (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.RVALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.RVALID .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.RVALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector16~1 (
// Equation(s):
// \slave1_inst|sp|Selector16~1_combout  = (\slave1_inst|sp|state.RVALID~q ) # ((\slave1_inst|sp|state.SREADY~q  & !\slave1_inst|sp|mode~q ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.RVALID~q ),
	.datad(\slave1_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~1 .lut_mask = 16'hF0FC;
defparam \slave1_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector16~2 (
// Equation(s):
// \slave1_inst|sp|Selector16~2_combout  = (\slave1_inst|sp|Selector16~0_combout ) # ((\slave1_inst|sp|Selector16~1_combout ) # ((\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|state.RDATA~q )))

	.dataa(\slave1_inst|sp|Equal2~0_combout ),
	.datab(\slave1_inst|sp|Selector16~0_combout ),
	.datac(\slave1_inst|sp|Selector16~1_combout ),
	.datad(\slave1_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector16~2 .lut_mask = 16'hFEFC;
defparam \slave1_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N5
dffeas \slave1_inst|sp|smemren (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N24
cycloneive_lcell_comb \slave1_inst|sm|ren_prev~0 (
// Equation(s):
// \slave1_inst|sm|ren_prev~0_combout  = (\slave1_inst|sp|smemren~q  & reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|smemren~q ),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sm|ren_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sm|ren_prev~0 .lut_mask = 16'hC0C0;
defparam \slave1_inst|sm|ren_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N25
dffeas \slave1_inst|sm|ren_prev (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sm|ren_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sm|ren_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sm|ren_prev .is_wysiwyg = "true";
defparam \slave1_inst|sm|ren_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N12
cycloneive_lcell_comb \slave1_inst|sm|rvalid~0 (
// Equation(s):
// \slave1_inst|sm|rvalid~0_combout  = (\slave1_inst|sp|smemren~q  & \slave1_inst|sm|ren_prev~q )

	.dataa(gnd),
	.datab(\slave1_inst|sp|smemren~q ),
	.datac(gnd),
	.datad(\slave1_inst|sm|ren_prev~q ),
	.cin(gnd),
	.combout(\slave1_inst|sm|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sm|rvalid~0 .lut_mask = 16'hCC00;
defparam \slave1_inst|sm|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N13
dffeas \slave1_inst|sm|rvalid (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sm|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sm|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sm|rvalid .is_wysiwyg = "true";
defparam \slave1_inst|sm|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
cycloneive_lcell_comb \slave1_inst|sp|Add0~0 (
// Equation(s):
// \slave1_inst|sp|Add0~0_combout  = \slave1_inst|sp|counter [0] $ (VCC)
// \slave1_inst|sp|Add0~1  = CARRY(\slave1_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slave1_inst|sp|Add0~0_combout ),
	.cout(\slave1_inst|sp|Add0~1 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~0 .lut_mask = 16'h33CC;
defparam \slave1_inst|sp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N22
cycloneive_lcell_comb \slave1_inst|sp|WideOr4 (
// Equation(s):
// \slave1_inst|sp|WideOr4~combout  = (\slave1_inst|sp|state.RVALID~q ) # (\slave1_inst|sp|state.SREADY~q )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.RVALID~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|WideOr4 .lut_mask = 16'hFFCC;
defparam \slave1_inst|sp|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector12~1 (
// Equation(s):
// \slave1_inst|sp|Selector12~1_combout  = (\slave1_inst|sp|state.WDATA~q  & ((\slave1_inst|sp|prev_state.ADDR~q ) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(\slave1_inst|sp|state.WDATA~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~1 .lut_mask = 16'hAA0A;
defparam \slave1_inst|sp|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
cycloneive_lcell_comb \slave1_inst|sp|WideOr8~0 (
// Equation(s):
// \slave1_inst|sp|WideOr8~0_combout  = (\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q )

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|WideOr8~0 .lut_mask = 16'hAAFF;
defparam \slave1_inst|sp|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector14~1 (
// Equation(s):
// \slave1_inst|sp|Selector14~1_combout  = (\slave1_inst|sp|WideOr4~combout ) # ((\slave1_inst|sp|Selector12~1_combout ) # ((!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|WideOr8~0_combout )))

	.dataa(\slave1_inst|sp|WideOr4~combout ),
	.datab(\slave1_inst|sp|Selector12~1_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~1 .lut_mask = 16'hEFEE;
defparam \slave1_inst|sp|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector14~2 (
// Equation(s):
// \slave1_inst|sp|Selector14~2_combout  = (\slave1_inst|sp|Selector13~3_combout  & ((\slave1_inst|sp|Add0~0_combout ) # ((\slave1_inst|sp|counter [0] & \slave1_inst|sp|Selector14~1_combout )))) # (!\slave1_inst|sp|Selector13~3_combout  & 
// (((\slave1_inst|sp|counter [0] & \slave1_inst|sp|Selector14~1_combout ))))

	.dataa(\slave1_inst|sp|Selector13~3_combout ),
	.datab(\slave1_inst|sp|Add0~0_combout ),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Selector14~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~2 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N1
dffeas \slave1_inst|sp|counter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
cycloneive_lcell_comb \slave1_inst|sp|Add0~2 (
// Equation(s):
// \slave1_inst|sp|Add0~2_combout  = (\slave1_inst|sp|counter [1] & (!\slave1_inst|sp|Add0~1 )) # (!\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Add0~1 ) # (GND)))
// \slave1_inst|sp|Add0~3  = CARRY((!\slave1_inst|sp|Add0~1 ) # (!\slave1_inst|sp|counter [1]))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~1 ),
	.combout(\slave1_inst|sp|Add0~2_combout ),
	.cout(\slave1_inst|sp|Add0~3 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~2 .lut_mask = 16'h5A5F;
defparam \slave1_inst|sp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
cycloneive_lcell_comb \slave1_inst|sp|Add0~4 (
// Equation(s):
// \slave1_inst|sp|Add0~4_combout  = (\slave1_inst|sp|counter [2] & (\slave1_inst|sp|Add0~3  $ (GND))) # (!\slave1_inst|sp|counter [2] & (!\slave1_inst|sp|Add0~3  & VCC))
// \slave1_inst|sp|Add0~5  = CARRY((\slave1_inst|sp|counter [2] & !\slave1_inst|sp|Add0~3 ))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~3 ),
	.combout(\slave1_inst|sp|Add0~4_combout ),
	.cout(\slave1_inst|sp|Add0~5 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~4 .lut_mask = 16'hA50A;
defparam \slave1_inst|sp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector12~5 (
// Equation(s):
// \slave1_inst|sp|Selector12~5_combout  = (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|Add0~4_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|counter [2]))))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datac(\slave1_inst|sp|Add0~4_combout ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~5 .lut_mask = 16'h00E2;
defparam \slave1_inst|sp|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector15~0 (
// Equation(s):
// \slave1_inst|sp|Selector15~0_combout  = (\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|state.RDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector15~0 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector12~4 (
// Equation(s):
// \slave1_inst|sp|Selector12~4_combout  = (\slave1_inst|sp|counter [2] & ((\slave1_inst|sp|WideOr4~combout ) # ((\slave1_inst|sp|Add0~4_combout  & \slave1_inst|sp|Selector15~0_combout )))) # (!\slave1_inst|sp|counter [2] & (((\slave1_inst|sp|Add0~4_combout  
// & \slave1_inst|sp|Selector15~0_combout ))))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(\slave1_inst|sp|WideOr4~combout ),
	.datac(\slave1_inst|sp|Add0~4_combout ),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~4 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector12~3 (
// Equation(s):
// \slave1_inst|sp|Selector12~3_combout  = (\slave1_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Add0~4_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|counter [2])))))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|Add0~4_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~3 .lut_mask = 16'h8A80;
defparam \slave1_inst|sp|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector12~2 (
// Equation(s):
// \slave1_inst|sp|Selector12~2_combout  = (\slave1_inst|sp|counter [2] & ((\slave1_inst|sp|Selector12~1_combout ) # ((\slave1_inst|sp|Selector12~0_combout  & \slave1_inst|sp|Add0~4_combout )))) # (!\slave1_inst|sp|counter [2] & 
// (\slave1_inst|sp|Selector12~0_combout  & (\slave1_inst|sp|Add0~4_combout )))

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(\slave1_inst|sp|Selector12~0_combout ),
	.datac(\slave1_inst|sp|Add0~4_combout ),
	.datad(\slave1_inst|sp|Selector12~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~2 .lut_mask = 16'hEAC0;
defparam \slave1_inst|sp|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector12~6 (
// Equation(s):
// \slave1_inst|sp|Selector12~6_combout  = (\slave1_inst|sp|Selector12~5_combout ) # ((\slave1_inst|sp|Selector12~4_combout ) # ((\slave1_inst|sp|Selector12~3_combout ) # (\slave1_inst|sp|Selector12~2_combout )))

	.dataa(\slave1_inst|sp|Selector12~5_combout ),
	.datab(\slave1_inst|sp|Selector12~4_combout ),
	.datac(\slave1_inst|sp|Selector12~3_combout ),
	.datad(\slave1_inst|sp|Selector12~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~6 .lut_mask = 16'hFFFE;
defparam \slave1_inst|sp|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N9
dffeas \slave1_inst|sp|counter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector12~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
cycloneive_lcell_comb \slave1_inst|sp|Equal1~1 (
// Equation(s):
// \slave1_inst|sp|Equal1~1_combout  = (!\slave1_inst|sp|counter [2] & !\slave1_inst|sp|counter [1])

	.dataa(\slave1_inst|sp|counter [2]),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~1 .lut_mask = 16'h0505;
defparam \slave1_inst|sp|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector14~0 (
// Equation(s):
// \slave1_inst|sp|Selector14~0_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (((\slave1_inst|sp|state.ADDR~q  & !\slave1_inst|sp|Equal2~2_combout )) # (!\slave1_inst|sp|state.IDLE~q )))

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(\slave1_inst|sp|Equal2~2_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector14~0 .lut_mask = 16'h20F0;
defparam \slave1_inst|sp|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector11~0 (
// Equation(s):
// \slave1_inst|sp|Selector11~0_combout  = (\slave1_inst|sp|Selector14~0_combout ) # ((\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector12~0_combout  & !\slave1_inst|sp|Equal3~1_combout )))

	.dataa(\slave1_inst|sp|Selector12~0_combout ),
	.datab(\slave1_inst|sp|Selector14~0_combout ),
	.datac(\slave1_inst|sp|Equal3~1_combout ),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~0 .lut_mask = 16'hFFCE;
defparam \slave1_inst|sp|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
cycloneive_lcell_comb \slave1_inst|sp|Add0~6 (
// Equation(s):
// \slave1_inst|sp|Add0~6_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|Add0~5 )) # (!\slave1_inst|sp|counter [3] & ((\slave1_inst|sp|Add0~5 ) # (GND)))
// \slave1_inst|sp|Add0~7  = CARRY((!\slave1_inst|sp|Add0~5 ) # (!\slave1_inst|sp|counter [3]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~5 ),
	.combout(\slave1_inst|sp|Add0~6_combout ),
	.cout(\slave1_inst|sp|Add0~7 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~6 .lut_mask = 16'h3C3F;
defparam \slave1_inst|sp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector11~1 (
// Equation(s):
// \slave1_inst|sp|Selector11~1_combout  = (\slave1_inst|sp|Selector11~0_combout  & ((\slave1_inst|sp|Add0~6_combout ) # ((\slave1_inst|sp|counter [3] & \slave1_inst|sp|Selector14~1_combout )))) # (!\slave1_inst|sp|Selector11~0_combout  & 
// (((\slave1_inst|sp|counter [3] & \slave1_inst|sp|Selector14~1_combout ))))

	.dataa(\slave1_inst|sp|Selector11~0_combout ),
	.datab(\slave1_inst|sp|Add0~6_combout ),
	.datac(\slave1_inst|sp|counter [3]),
	.datad(\slave1_inst|sp|Selector14~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector11~1 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \slave1_inst|sp|counter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
cycloneive_lcell_comb \slave1_inst|sp|Add0~8 (
// Equation(s):
// \slave1_inst|sp|Add0~8_combout  = (\slave1_inst|sp|counter [4] & (\slave1_inst|sp|Add0~7  $ (GND))) # (!\slave1_inst|sp|counter [4] & (!\slave1_inst|sp|Add0~7  & VCC))
// \slave1_inst|sp|Add0~9  = CARRY((\slave1_inst|sp|counter [4] & !\slave1_inst|sp|Add0~7 ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~7 ),
	.combout(\slave1_inst|sp|Add0~8_combout ),
	.cout(\slave1_inst|sp|Add0~9 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~8 .lut_mask = 16'hC30C;
defparam \slave1_inst|sp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector10~3 (
// Equation(s):
// \slave1_inst|sp|Selector10~3_combout  = (!\slave1_inst|sp|state.IDLE~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Add0~8_combout )) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|counter [4])))))

	.dataa(\slave1_inst|sp|Add0~8_combout ),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|counter [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~3 .lut_mask = 16'h2320;
defparam \slave1_inst|sp|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N28
cycloneive_lcell_comb \slave1_inst|sp|Selector10~1 (
// Equation(s):
// \slave1_inst|sp|Selector10~1_combout  = (\slave1_inst|sp|state.ADDR~q  & ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & ((\slave1_inst|sp|Add0~8_combout ))) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|counter [4]))))

	.dataa(\slave1_inst|sp|counter [4]),
	.datab(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datac(\slave1_inst|sp|Add0~8_combout ),
	.datad(\slave1_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~1 .lut_mask = 16'hE200;
defparam \slave1_inst|sp|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector10~0 (
// Equation(s):
// \slave1_inst|sp|Selector10~0_combout  = (\slave1_inst|sp|Selector12~0_combout  & ((\slave1_inst|sp|Add0~8_combout ) # ((\slave1_inst|sp|Selector12~1_combout  & \slave1_inst|sp|counter [4])))) # (!\slave1_inst|sp|Selector12~0_combout  & 
// (\slave1_inst|sp|Selector12~1_combout  & ((\slave1_inst|sp|counter [4]))))

	.dataa(\slave1_inst|sp|Selector12~0_combout ),
	.datab(\slave1_inst|sp|Selector12~1_combout ),
	.datac(\slave1_inst|sp|Add0~8_combout ),
	.datad(\slave1_inst|sp|counter [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~0 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector10~2 (
// Equation(s):
// \slave1_inst|sp|Selector10~2_combout  = (\slave1_inst|sp|counter [4] & ((\slave1_inst|sp|WideOr4~combout ) # ((\slave1_inst|sp|Selector15~0_combout  & \slave1_inst|sp|Add0~8_combout )))) # (!\slave1_inst|sp|counter [4] & 
// (\slave1_inst|sp|Selector15~0_combout  & (\slave1_inst|sp|Add0~8_combout )))

	.dataa(\slave1_inst|sp|counter [4]),
	.datab(\slave1_inst|sp|Selector15~0_combout ),
	.datac(\slave1_inst|sp|Add0~8_combout ),
	.datad(\slave1_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~2 .lut_mask = 16'hEAC0;
defparam \slave1_inst|sp|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector10~4 (
// Equation(s):
// \slave1_inst|sp|Selector10~4_combout  = (\slave1_inst|sp|Selector10~3_combout ) # ((\slave1_inst|sp|Selector10~1_combout ) # ((\slave1_inst|sp|Selector10~0_combout ) # (\slave1_inst|sp|Selector10~2_combout )))

	.dataa(\slave1_inst|sp|Selector10~3_combout ),
	.datab(\slave1_inst|sp|Selector10~1_combout ),
	.datac(\slave1_inst|sp|Selector10~0_combout ),
	.datad(\slave1_inst|sp|Selector10~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector10~4 .lut_mask = 16'hFFFE;
defparam \slave1_inst|sp|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N7
dffeas \slave1_inst|sp|counter[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
cycloneive_lcell_comb \slave1_inst|sp|Add0~10 (
// Equation(s):
// \slave1_inst|sp|Add0~10_combout  = (\slave1_inst|sp|counter [5] & (!\slave1_inst|sp|Add0~9 )) # (!\slave1_inst|sp|counter [5] & ((\slave1_inst|sp|Add0~9 ) # (GND)))
// \slave1_inst|sp|Add0~11  = CARRY((!\slave1_inst|sp|Add0~9 ) # (!\slave1_inst|sp|counter [5]))

	.dataa(\slave1_inst|sp|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~9 ),
	.combout(\slave1_inst|sp|Add0~10_combout ),
	.cout(\slave1_inst|sp|Add0~11 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~10 .lut_mask = 16'h5A5F;
defparam \slave1_inst|sp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N4
cycloneive_lcell_comb \slave1_inst|sp|Selector9~4 (
// Equation(s):
// \slave1_inst|sp|Selector9~4_combout  = (\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~4 .lut_mask = 16'hFF33;
defparam \slave1_inst|sp|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector9~6 (
// Equation(s):
// \slave1_inst|sp|Selector9~6_combout  = (\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|Selector9~4_combout  & \bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(\slave1_inst|sp|Selector9~4_combout ),
	.datab(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datac(\slave1_inst|sp|Selector12~0_combout ),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~6 .lut_mask = 16'hFFF8;
defparam \slave1_inst|sp|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector9~5 (
// Equation(s):
// \slave1_inst|sp|Selector9~5_combout  = (\slave1_inst|sp|counter [5] & ((\slave1_inst|sp|Selector9~4_combout ) # ((\slave1_inst|sp|Selector12~1_combout ) # (\slave1_inst|sp|WideOr4~combout ))))

	.dataa(\slave1_inst|sp|Selector9~4_combout ),
	.datab(\slave1_inst|sp|counter [5]),
	.datac(\slave1_inst|sp|Selector12~1_combout ),
	.datad(\slave1_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~5 .lut_mask = 16'hCCC8;
defparam \slave1_inst|sp|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector9~8 (
// Equation(s):
// \slave1_inst|sp|Selector9~8_combout  = ((\slave1_inst|sp|WideOr4~combout ) # ((\slave1_inst|sp|state.WDATA~q  & \slave1_inst|sp|prev_state.ADDR~q ))) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout )

	.dataa(\slave1_inst|sp|state.WDATA~q ),
	.datab(\slave1_inst|sp|prev_state.ADDR~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~8 .lut_mask = 16'hFF8F;
defparam \slave1_inst|sp|Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector9~7 (
// Equation(s):
// \slave1_inst|sp|Selector9~7_combout  = (\slave1_inst|sp|Add0~10_combout  & ((\slave1_inst|sp|Selector9~6_combout ) # ((\slave1_inst|sp|Selector9~5_combout )))) # (!\slave1_inst|sp|Add0~10_combout  & (((\slave1_inst|sp|Selector9~5_combout  & 
// \slave1_inst|sp|Selector9~8_combout ))))

	.dataa(\slave1_inst|sp|Add0~10_combout ),
	.datab(\slave1_inst|sp|Selector9~6_combout ),
	.datac(\slave1_inst|sp|Selector9~5_combout ),
	.datad(\slave1_inst|sp|Selector9~8_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector9~7 .lut_mask = 16'hF8A8;
defparam \slave1_inst|sp|Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N3
dffeas \slave1_inst|sp|counter[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
cycloneive_lcell_comb \slave1_inst|sp|Add0~12 (
// Equation(s):
// \slave1_inst|sp|Add0~12_combout  = (\slave1_inst|sp|counter [6] & (\slave1_inst|sp|Add0~11  $ (GND))) # (!\slave1_inst|sp|counter [6] & (!\slave1_inst|sp|Add0~11  & VCC))
// \slave1_inst|sp|Add0~13  = CARRY((\slave1_inst|sp|counter [6] & !\slave1_inst|sp|Add0~11 ))

	.dataa(\slave1_inst|sp|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slave1_inst|sp|Add0~11 ),
	.combout(\slave1_inst|sp|Add0~12_combout ),
	.cout(\slave1_inst|sp|Add0~13 ));
// synopsys translate_off
defparam \slave1_inst|sp|Add0~12 .lut_mask = 16'hA50A;
defparam \slave1_inst|sp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
cycloneive_lcell_comb \slave1_inst|sp|Add0~14 (
// Equation(s):
// \slave1_inst|sp|Add0~14_combout  = \slave1_inst|sp|counter [7] $ (\slave1_inst|sp|Add0~13 )

	.dataa(\slave1_inst|sp|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slave1_inst|sp|Add0~13 ),
	.combout(\slave1_inst|sp|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Add0~14 .lut_mask = 16'h5A5A;
defparam \slave1_inst|sp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector7~0 (
// Equation(s):
// \slave1_inst|sp|Selector7~0_combout  = (\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|Selector15~0_combout ) # ((\slave1_inst|sp|WideOr8~0_combout  & \bus_inst|decoder|mvalid_decoder|out1~0_combout )))

	.dataa(\slave1_inst|sp|Selector12~0_combout ),
	.datab(\slave1_inst|sp|WideOr8~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~0 .lut_mask = 16'hFFEA;
defparam \slave1_inst|sp|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector7~1 (
// Equation(s):
// \slave1_inst|sp|Selector7~1_combout  = (\slave1_inst|sp|Add0~14_combout  & ((\slave1_inst|sp|Selector7~0_combout ) # ((\slave1_inst|sp|counter [7] & \slave1_inst|sp|Selector14~1_combout )))) # (!\slave1_inst|sp|Add0~14_combout  & 
// (((\slave1_inst|sp|counter [7] & \slave1_inst|sp|Selector14~1_combout ))))

	.dataa(\slave1_inst|sp|Add0~14_combout ),
	.datab(\slave1_inst|sp|Selector7~0_combout ),
	.datac(\slave1_inst|sp|counter [7]),
	.datad(\slave1_inst|sp|Selector14~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector7~1 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N27
dffeas \slave1_inst|sp|counter[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
cycloneive_lcell_comb \slave1_inst|sp|Equal1~0 (
// Equation(s):
// \slave1_inst|sp|Equal1~0_combout  = (!\slave1_inst|sp|counter [6] & (!\slave1_inst|sp|counter [0] & (!\slave1_inst|sp|counter [7] & !\slave1_inst|sp|counter [5])))

	.dataa(\slave1_inst|sp|counter [6]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|counter [7]),
	.datad(\slave1_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~0 .lut_mask = 16'h0001;
defparam \slave1_inst|sp|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
cycloneive_lcell_comb \slave1_inst|sp|Equal1~2 (
// Equation(s):
// \slave1_inst|sp|Equal1~2_combout  = (\slave1_inst|sp|Equal1~1_combout  & (\slave1_inst|sp|Equal1~0_combout  & (\slave1_inst|sp|counter [4] & !\slave1_inst|sp|counter [3])))

	.dataa(\slave1_inst|sp|Equal1~1_combout ),
	.datab(\slave1_inst|sp|Equal1~0_combout ),
	.datac(\slave1_inst|sp|counter [4]),
	.datad(\slave1_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal1~2 .lut_mask = 16'h0080;
defparam \slave1_inst|sp|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N0
cycloneive_lcell_comb \slave1_inst|sp|Selector2~0 (
// Equation(s):
// \slave1_inst|sp|Selector2~0_combout  = (\slave1_inst|sm|rvalid~q  & ((\slave1_inst|sp|state.RVALID~q ) # ((\slave1_inst|sp|state.RDATA~q  & !\slave1_inst|sp|Equal1~2_combout )))) # (!\slave1_inst|sm|rvalid~q  & (((\slave1_inst|sp|state.RDATA~q  & 
// !\slave1_inst|sp|Equal1~2_combout ))))

	.dataa(\slave1_inst|sm|rvalid~q ),
	.datab(\slave1_inst|sp|state.RVALID~q ),
	.datac(\slave1_inst|sp|state.RDATA~q ),
	.datad(\slave1_inst|sp|Equal1~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector2~0 .lut_mask = 16'h88F8;
defparam \slave1_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \slave1_inst|sp|state.RDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
cycloneive_lcell_comb \slave1_inst|sp|Selector13~3 (
// Equation(s):
// \slave1_inst|sp|Selector13~3_combout  = (\slave1_inst|sp|Selector12~0_combout ) # ((\slave1_inst|sp|Selector14~0_combout ) # ((\slave1_inst|sp|state.RDATA~q  & \slave1_inst|sp|Equal2~0_combout )))

	.dataa(\slave1_inst|sp|state.RDATA~q ),
	.datab(\slave1_inst|sp|Equal2~0_combout ),
	.datac(\slave1_inst|sp|Selector12~0_combout ),
	.datad(\slave1_inst|sp|Selector14~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~3 .lut_mask = 16'hFFF8;
defparam \slave1_inst|sp|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector13~2 (
// Equation(s):
// \slave1_inst|sp|Selector13~2_combout  = (\slave1_inst|sp|Selector13~3_combout  & ((\slave1_inst|sp|Add0~2_combout ) # ((\slave1_inst|sp|counter [1] & \slave1_inst|sp|Selector14~1_combout )))) # (!\slave1_inst|sp|Selector13~3_combout  & 
// (((\slave1_inst|sp|counter [1] & \slave1_inst|sp|Selector14~1_combout ))))

	.dataa(\slave1_inst|sp|Selector13~3_combout ),
	.datab(\slave1_inst|sp|Add0~2_combout ),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|Selector14~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector13~2 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \slave1_inst|sp|counter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \slave1_inst|sp|Equal2~1 (
// Equation(s):
// \slave1_inst|sp|Equal2~1_combout  = (\slave1_inst|sp|counter [1] & !\slave1_inst|sp|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~1 .lut_mask = 16'h00F0;
defparam \slave1_inst|sp|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_lcell_comb \slave1_inst|sp|Equal2~2 (
// Equation(s):
// \slave1_inst|sp|Equal2~2_combout  = (\slave1_inst|sp|Equal2~1_combout  & (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|counter [0] & \slave1_inst|sp|Equal2~0_combout )))

	.dataa(\slave1_inst|sp|Equal2~1_combout ),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~2 .lut_mask = 16'h0800;
defparam \slave1_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector1~0 (
// Equation(s):
// \slave1_inst|sp|Selector1~0_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (((!\slave1_inst|sp|Equal2~2_combout  & \slave1_inst|sp|state.ADDR~q )) # (!\slave1_inst|sp|state.IDLE~q ))) # (!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & 
// (!\slave1_inst|sp|Equal2~2_combout  & (\slave1_inst|sp|state.ADDR~q )))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|Equal2~2_combout ),
	.datac(\slave1_inst|sp|state.ADDR~q ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector1~0 .lut_mask = 16'h30BA;
defparam \slave1_inst|sp|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \slave1_inst|sp|state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.ADDR .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N24
cycloneive_lcell_comb \slave1_inst|sp|prev_state~13 (
// Equation(s):
// \slave1_inst|sp|prev_state~13_combout  = (reset_sync[2] & \slave1_inst|sp|state.ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|prev_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|prev_state~13 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|prev_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \slave1_inst|sp|prev_state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|prev_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|prev_state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|prev_state.ADDR .is_wysiwyg = "true";
defparam \slave1_inst|sp|prev_state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \slave1_inst|sp|Selector12~0 (
// Equation(s):
// \slave1_inst|sp|Selector12~0_combout  = (\slave1_inst|sp|state.WDATA~q  & (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & !\slave1_inst|sp|prev_state.ADDR~q ))

	.dataa(\slave1_inst|sp|state.WDATA~q ),
	.datab(gnd),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector12~0 .lut_mask = 16'h00A0;
defparam \slave1_inst|sp|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \slave1_inst|sp|Selector8~10 (
// Equation(s):
// \slave1_inst|sp|Selector8~10_combout  = (\slave1_inst|sp|state.RDATA~q  & ((\slave1_inst|sp|Equal2~0_combout ) # ((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|Selector9~4_combout )))) # (!\slave1_inst|sp|state.RDATA~q  & 
// (((\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|Selector9~4_combout ))))

	.dataa(\slave1_inst|sp|state.RDATA~q ),
	.datab(\slave1_inst|sp|Equal2~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|Selector9~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~10 .lut_mask = 16'hF888;
defparam \slave1_inst|sp|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector8~11 (
// Equation(s):
// \slave1_inst|sp|Selector8~11_combout  = (\slave1_inst|sp|state.SREADY~q ) # ((\slave1_inst|sp|state.RVALID~q ) # ((!\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|Selector9~4_combout )))

	.dataa(\slave1_inst|sp|state.SREADY~q ),
	.datab(\slave1_inst|sp|state.RVALID~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|Selector9~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~11 .lut_mask = 16'hEFEE;
defparam \slave1_inst|sp|Selector8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector8~8 (
// Equation(s):
// \slave1_inst|sp|Selector8~8_combout  = (\slave1_inst|sp|counter [6] & ((\slave1_inst|sp|Selector12~1_combout ) # (\slave1_inst|sp|Selector8~11_combout )))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [6]),
	.datac(\slave1_inst|sp|Selector12~1_combout ),
	.datad(\slave1_inst|sp|Selector8~11_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~8 .lut_mask = 16'hCCC0;
defparam \slave1_inst|sp|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector8~9 (
// Equation(s):
// \slave1_inst|sp|Selector8~9_combout  = (\slave1_inst|sp|Selector8~8_combout ) # ((\slave1_inst|sp|Add0~12_combout  & ((\slave1_inst|sp|Selector12~0_combout ) # (\slave1_inst|sp|Selector8~10_combout ))))

	.dataa(\slave1_inst|sp|Selector12~0_combout ),
	.datab(\slave1_inst|sp|Selector8~10_combout ),
	.datac(\slave1_inst|sp|Add0~12_combout ),
	.datad(\slave1_inst|sp|Selector8~8_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector8~9 .lut_mask = 16'hFFE0;
defparam \slave1_inst|sp|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N21
dffeas \slave1_inst|sp|counter[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneive_lcell_comb \slave1_inst|sp|Equal2~0 (
// Equation(s):
// \slave1_inst|sp|Equal2~0_combout  = (!\slave1_inst|sp|counter [6] & (!\slave1_inst|sp|counter [4] & (!\slave1_inst|sp|counter [7] & !\slave1_inst|sp|counter [5])))

	.dataa(\slave1_inst|sp|counter [6]),
	.datab(\slave1_inst|sp|counter [4]),
	.datac(\slave1_inst|sp|counter [7]),
	.datad(\slave1_inst|sp|counter [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave1_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \slave1_inst|sp|Equal3~0 (
// Equation(s):
// \slave1_inst|sp|Equal3~0_combout  = (\slave1_inst|sp|counter [2] & (\slave1_inst|sp|counter [1] & \slave1_inst|sp|counter [0]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal3~0 .lut_mask = 16'hC000;
defparam \slave1_inst|sp|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \slave1_inst|sp|Equal3~1 (
// Equation(s):
// \slave1_inst|sp|Equal3~1_combout  = (\slave1_inst|sp|Equal2~0_combout  & (\slave1_inst|sp|Equal3~0_combout  & !\slave1_inst|sp|counter [3]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|Equal2~0_combout ),
	.datac(\slave1_inst|sp|Equal3~0_combout ),
	.datad(\slave1_inst|sp|counter [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Equal3~1 .lut_mask = 16'h00C0;
defparam \slave1_inst|sp|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector3~0 (
// Equation(s):
// \slave1_inst|sp|Selector3~0_combout  = (\slave1_inst|sp|state.ADDR~q  & \slave1_inst|sp|Equal2~2_combout )

	.dataa(\slave1_inst|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|Equal2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector3~0 .lut_mask = 16'hA0A0;
defparam \slave1_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector3~1 (
// Equation(s):
// \slave1_inst|sp|Selector3~1_combout  = (\slave1_inst|sp|Equal3~1_combout  & (\slave1_inst|sp|mode~q  & ((\slave1_inst|sp|Selector3~0_combout )))) # (!\slave1_inst|sp|Equal3~1_combout  & ((\slave1_inst|sp|state.WDATA~q ) # ((\slave1_inst|sp|mode~q  & 
// \slave1_inst|sp|Selector3~0_combout ))))

	.dataa(\slave1_inst|sp|Equal3~1_combout ),
	.datab(\slave1_inst|sp|mode~q ),
	.datac(\slave1_inst|sp|state.WDATA~q ),
	.datad(\slave1_inst|sp|Selector3~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector3~1 .lut_mask = 16'hDC50;
defparam \slave1_inst|sp|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N11
dffeas \slave1_inst|sp|state.WDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.WDATA .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector4~0 (
// Equation(s):
// \slave1_inst|sp|Selector4~0_combout  = (\slave1_inst|sp|state.WDATA~q  & ((\slave1_inst|sp|Equal3~1_combout ) # ((!\slave1_inst|sp|mode~q  & \slave1_inst|sp|Selector3~0_combout )))) # (!\slave1_inst|sp|state.WDATA~q  & (!\slave1_inst|sp|mode~q  & 
// ((\slave1_inst|sp|Selector3~0_combout ))))

	.dataa(\slave1_inst|sp|state.WDATA~q ),
	.datab(\slave1_inst|sp|mode~q ),
	.datac(\slave1_inst|sp|Equal3~1_combout ),
	.datad(\slave1_inst|sp|Selector3~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector4~0 .lut_mask = 16'hB3A0;
defparam \slave1_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N17
dffeas \slave1_inst|sp|state.SREADY (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N6
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~0 (
// Equation(s):
// \slave1_inst|sp|smemwdata~0_combout  = ((\slave1_inst|sp|state.SREADY~q  & \slave1_inst|sp|mode~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~0 .lut_mask = 16'hCF0F;
defparam \slave1_inst|sp|smemwdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector0~0 (
// Equation(s):
// \slave1_inst|sp|Selector0~0_combout  = (!\slave1_inst|sp|state.IDLE~q  & !\bus_inst|decoder|mvalid_decoder|out1~0_combout )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(gnd),
	.datad(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector0~0 .lut_mask = 16'h0033;
defparam \slave1_inst|sp|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N30
cycloneive_lcell_comb \slave1_inst|sp|state~13 (
// Equation(s):
// \slave1_inst|sp|state~13_combout  = (!\slave1_inst|sp|smemwdata~0_combout  & (!\slave1_inst|sp|Selector0~0_combout  & ((!\slave1_inst|sp|state.RDATA~q ) # (!\slave1_inst|sp|Equal1~2_combout ))))

	.dataa(\slave1_inst|sp|smemwdata~0_combout ),
	.datab(\slave1_inst|sp|Equal1~2_combout ),
	.datac(\slave1_inst|sp|Selector0~0_combout ),
	.datad(\slave1_inst|sp|state.RDATA~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|state~13 .lut_mask = 16'h0105;
defparam \slave1_inst|sp|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N31
dffeas \slave1_inst|sp|state.IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|state.IDLE .is_wysiwyg = "true";
defparam \slave1_inst|sp|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N18
cycloneive_lcell_comb \bus_inst|decoder|Mux0~0 (
// Equation(s):
// \bus_inst|decoder|Mux0~0_combout  = (!\bus_inst|decoder|slave_addr [0] & ((\bus_inst|decoder|slave_addr [1] & (\slave3_inst|sp|state.IDLE~q )) # (!\bus_inst|decoder|slave_addr [1] & ((\slave1_inst|sp|state.IDLE~q )))))

	.dataa(\bus_inst|decoder|slave_addr [1]),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\slave3_inst|sp|state.IDLE~q ),
	.datad(\slave1_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Mux0~0 .lut_mask = 16'h3120;
defparam \bus_inst|decoder|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N20
cycloneive_lcell_comb \bus_inst|decoder|Mux0~1 (
// Equation(s):
// \bus_inst|decoder|Mux0~1_combout  = (\bus_inst|decoder|Mux0~0_combout ) # ((\bus_inst|decoder|slave_addr [0] & \slave2_inst|sp|state.IDLE~q ))

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [0]),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|decoder|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Mux0~1 .lut_mask = 16'hFFC0;
defparam \bus_inst|decoder|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N28
cycloneive_lcell_comb \bus_inst|decoder|ack~0 (
// Equation(s):
// \bus_inst|decoder|ack~0_combout  = (\bus_inst|decoder|state.CONNECT~q  & (\bus_inst|decoder|slave_addr_valid~0_combout  & !\bus_inst|decoder|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\bus_inst|decoder|state.CONNECT~q ),
	.datac(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.datad(\bus_inst|decoder|Mux0~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|ack~0 .lut_mask = 16'h00C0;
defparam \bus_inst|decoder|ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N24
cycloneive_lcell_comb \master1_port|Selector1~0 (
// Equation(s):
// \master1_port|Selector1~0_combout  = (\master1_port|state.ADDR~q  & ((!\master1_port|Equal1~1_combout ) # (!\master1_port|counter [3])))

	.dataa(\master1_port|counter [3]),
	.datab(\master1_port|state.ADDR~q ),
	.datac(gnd),
	.datad(\master1_port|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector1~0 .lut_mask = 16'h44CC;
defparam \master1_port|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N28
cycloneive_lcell_comb \master1_port|Selector1~1 (
// Equation(s):
// \master1_port|Selector1~1_combout  = (\master1_port|Selector1~0_combout ) # ((\master1_port|state.WAIT~q  & \bus_inst|decoder|ack~0_combout ))

	.dataa(gnd),
	.datab(\master1_port|state.WAIT~q ),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master1_port|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector1~1 .lut_mask = 16'hFFC0;
defparam \master1_port|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N29
dffeas \master1_port|state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.ADDR .is_wysiwyg = "true";
defparam \master1_port|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N18
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector5~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector5~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (\slave3_inst|sp|state.SPLIT~q  & (!\bus_inst|bus_arbiter|split_owner.SM1~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((\bus_inst|bus_arbiter|split_owner.SM2~q ))))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector5~0 .lut_mask = 16'h22F0;
defparam \bus_inst|bus_arbiter|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \bus_inst|bus_arbiter|split_owner.SM2 (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.SM2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.SM2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N26
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector4~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector4~0_combout  = (\bus_inst|bus_arbiter|state.M1~q  & (\slave3_inst|sp|state.SPLIT~q  & ((!\bus_inst|bus_arbiter|split_owner.SM2~q )))) # (!\bus_inst|bus_arbiter|state.M1~q  & (((\bus_inst|bus_arbiter|split_owner.SM1~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector4~0 .lut_mask = 16'h50D8;
defparam \bus_inst|bus_arbiter|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N27
dffeas \bus_inst|bus_arbiter|split_owner.SM1 (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.SM1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.SM1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit1~2 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit1~2_combout  = (\bus_inst|bus_arbiter|msplit1~q  & (((\slave3_inst|sp|state.SPLIT~q ) # (!\bus_inst|bus_arbiter|split_owner.SM1~q )) # (!\bus_inst|bus_arbiter|state.M1~q )))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|msplit1~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1~2 .lut_mask = 16'hC4CC;
defparam \bus_inst|bus_arbiter|msplit1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N10
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~6 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~6_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (!\slave3_inst|sp|state.SPLIT~q  & (!\bus_inst|bus_arbiter|split_owner.SM1~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (((!\bus_inst|bus_arbiter|split_owner.NONE~q ))))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~6 .lut_mask = 16'h0437;
defparam \bus_inst|bus_arbiter|split_owner~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N12
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~5 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~5_combout  = ((!\slave3_inst|sp|state.SPLIT~q  & (\bus_inst|bus_arbiter|state.M1~q  & !\bus_inst|bus_arbiter|split_owner.SM2~q ))) # (!reset_sync[2])

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(reset_sync[2]),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~5 .lut_mask = 16'h3373;
defparam \bus_inst|bus_arbiter|split_owner~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N2
cycloneive_lcell_comb \bus_inst|bus_arbiter|split_owner~7 (
// Equation(s):
// \bus_inst|bus_arbiter|split_owner~7_combout  = (!\bus_inst|bus_arbiter|split_owner~5_combout  & ((\bus_inst|bus_arbiter|state.M1~q ) # (!\bus_inst|bus_arbiter|split_owner~6_combout )))

	.dataa(\bus_inst|bus_arbiter|split_owner~6_combout ),
	.datab(gnd),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\bus_inst|bus_arbiter|split_owner~5_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|split_owner~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner~7 .lut_mask = 16'h00F5;
defparam \bus_inst|bus_arbiter|split_owner~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N3
dffeas \bus_inst|bus_arbiter|split_owner.NONE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|split_owner~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_owner.NONE .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_owner.NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N16
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit1~3 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit1~3_combout  = (\bus_inst|bus_arbiter|msplit1~2_combout ) # ((\bus_inst|bus_arbiter|state.M1~q  & (\slave3_inst|sp|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.NONE~q )))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|msplit1~2_combout ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1~3 .lut_mask = 16'hCCEC;
defparam \bus_inst|bus_arbiter|msplit1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \bus_inst|bus_arbiter|msplit1 (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|msplit1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|msplit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|msplit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N6
cycloneive_lcell_comb \master1_port|Selector7~0 (
// Equation(s):
// \master1_port|Selector7~0_combout  = (\bus_inst|bus_arbiter|msplit1~q  & (((\master1_port|state.SPLIT~q ) # (\master1_port|state.RDATA~q )))) # (!\bus_inst|bus_arbiter|msplit1~q  & (!\bus_inst|bus_arbiter|state.M1~q  & (\master1_port|state.SPLIT~q )))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|msplit1~q ),
	.datac(\master1_port|state.SPLIT~q ),
	.datad(\master1_port|state.RDATA~q ),
	.cin(gnd),
	.combout(\master1_port|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector7~0 .lut_mask = 16'hDCD0;
defparam \master1_port|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \master1_port|state.SPLIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.SPLIT .is_wysiwyg = "true";
defparam \master1_port|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N0
cycloneive_lcell_comb \master1_port|Selector2~0 (
// Equation(s):
// \master1_port|Selector2~0_combout  = (\bus_inst|bus_arbiter|state.M1~q  & \master1_port|state.SPLIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\master1_port|state.SPLIT~q ),
	.cin(gnd),
	.combout(\master1_port|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~0 .lut_mask = 16'hF000;
defparam \master1_port|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N10
cycloneive_lcell_comb \master1_port|Selector2~1 (
// Equation(s):
// \master1_port|Selector2~1_combout  = (\master1_port|Selector2~0_combout ) # ((\master1_port|state.RDATA~q  & ((!\bus_inst|rctrl_mux|Mux0~1_combout ) # (!\master1_port|Equal3~1_combout ))))

	.dataa(\master1_port|Equal3~1_combout ),
	.datab(\master1_port|Selector2~0_combout ),
	.datac(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datad(\master1_port|state.RDATA~q ),
	.cin(gnd),
	.combout(\master1_port|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~1 .lut_mask = 16'hDFCC;
defparam \master1_port|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneive_lcell_comb \master1_port|Selector3~0 (
// Equation(s):
// \master1_port|Selector3~0_combout  = (\master1_port|counter [3] & (\master1_port|state.ADDR~q  & \master1_port|Equal1~1_combout ))

	.dataa(\master1_port|counter [3]),
	.datab(\master1_port|state.ADDR~q ),
	.datac(gnd),
	.datad(\master1_port|Equal1~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector3~0 .lut_mask = 16'h8800;
defparam \master1_port|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N12
cycloneive_lcell_comb \master1_port|Selector2~2 (
// Equation(s):
// \master1_port|Selector2~2_combout  = (\master1_port|Selector2~1_combout  & (((\master1_port|Selector3~0_combout  & !\master1_port|mode~q )) # (!\bus_inst|bus_arbiter|msplit1~q ))) # (!\master1_port|Selector2~1_combout  & 
// (((\master1_port|Selector3~0_combout  & !\master1_port|mode~q ))))

	.dataa(\master1_port|Selector2~1_combout ),
	.datab(\bus_inst|bus_arbiter|msplit1~q ),
	.datac(\master1_port|Selector3~0_combout ),
	.datad(\master1_port|mode~q ),
	.cin(gnd),
	.combout(\master1_port|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector2~2 .lut_mask = 16'h22F2;
defparam \master1_port|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N13
dffeas \master1_port|state.RDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.RDATA .is_wysiwyg = "true";
defparam \master1_port|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N2
cycloneive_lcell_comb \master1_port|Selector0~1 (
// Equation(s):
// \master1_port|Selector0~1_combout  = (\master1_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(\master1_port|state.RDATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector0~1 .lut_mask = 16'hAA00;
defparam \master1_port|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N30
cycloneive_lcell_comb \master1_port|Selector10~1 (
// Equation(s):
// \master1_port|Selector10~1_combout  = (\master1_port|state.SADDR~q ) # ((\master1_port|state.ADDR~q ) # ((\master1_port|Selector0~1_combout ) # (\master1_port|Selector16~1_combout )))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|state.ADDR~q ),
	.datac(\master1_port|Selector0~1_combout ),
	.datad(\master1_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector10~1 .lut_mask = 16'hFFFE;
defparam \master1_port|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N16
cycloneive_lcell_comb \master1_port|Selector10~2 (
// Equation(s):
// \master1_port|Selector10~2_combout  = (\master1_port|Add1~10_combout  & ((\master1_port|Selector10~1_combout ) # ((\master1_port|counter [5] & \master1_port|Selector10~0_combout )))) # (!\master1_port|Add1~10_combout  & (((\master1_port|counter [5] & 
// \master1_port|Selector10~0_combout ))))

	.dataa(\master1_port|Add1~10_combout ),
	.datab(\master1_port|Selector10~1_combout ),
	.datac(\master1_port|counter [5]),
	.datad(\master1_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector10~2 .lut_mask = 16'hF888;
defparam \master1_port|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \master1_port|counter[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[5] .is_wysiwyg = "true";
defparam \master1_port|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N12
cycloneive_lcell_comb \master1_port|Add1~12 (
// Equation(s):
// \master1_port|Add1~12_combout  = (\master1_port|counter [6] & (\master1_port|Add1~11  $ (GND))) # (!\master1_port|counter [6] & (!\master1_port|Add1~11  & VCC))
// \master1_port|Add1~13  = CARRY((\master1_port|counter [6] & !\master1_port|Add1~11 ))

	.dataa(gnd),
	.datab(\master1_port|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~11 ),
	.combout(\master1_port|Add1~12_combout ),
	.cout(\master1_port|Add1~13 ));
// synopsys translate_off
defparam \master1_port|Add1~12 .lut_mask = 16'hC30C;
defparam \master1_port|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N24
cycloneive_lcell_comb \master1_port|Selector9~0 (
// Equation(s):
// \master1_port|Selector9~0_combout  = (\master1_port|Add1~12_combout  & ((\master1_port|Selector10~1_combout ) # ((\master1_port|counter [6] & \master1_port|Selector10~0_combout )))) # (!\master1_port|Add1~12_combout  & (((\master1_port|counter [6] & 
// \master1_port|Selector10~0_combout ))))

	.dataa(\master1_port|Add1~12_combout ),
	.datab(\master1_port|Selector10~1_combout ),
	.datac(\master1_port|counter [6]),
	.datad(\master1_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector9~0 .lut_mask = 16'hF888;
defparam \master1_port|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N25
dffeas \master1_port|counter[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[6] .is_wysiwyg = "true";
defparam \master1_port|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N14
cycloneive_lcell_comb \master1_port|Add1~14 (
// Equation(s):
// \master1_port|Add1~14_combout  = \master1_port|Add1~13  $ (\master1_port|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master1_port|counter [7]),
	.cin(\master1_port|Add1~13 ),
	.combout(\master1_port|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add1~14 .lut_mask = 16'h0FF0;
defparam \master1_port|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
cycloneive_lcell_comb \master1_port|Selector8~0 (
// Equation(s):
// \master1_port|Selector8~0_combout  = (\master1_port|Selector10~1_combout  & ((\master1_port|Add1~14_combout ) # ((\master1_port|counter [7] & \master1_port|Selector10~0_combout )))) # (!\master1_port|Selector10~1_combout  & (((\master1_port|counter [7] & 
// \master1_port|Selector10~0_combout ))))

	.dataa(\master1_port|Selector10~1_combout ),
	.datab(\master1_port|Add1~14_combout ),
	.datac(\master1_port|counter [7]),
	.datad(\master1_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector8~0 .lut_mask = 16'hF888;
defparam \master1_port|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \master1_port|counter[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[7] .is_wysiwyg = "true";
defparam \master1_port|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N18
cycloneive_lcell_comb \master1_port|Equal1~1 (
// Equation(s):
// \master1_port|Equal1~1_combout  = (!\master1_port|counter [2] & (!\master1_port|counter [6] & (\master1_port|Equal1~0_combout  & !\master1_port|counter [7])))

	.dataa(\master1_port|counter [2]),
	.datab(\master1_port|counter [6]),
	.datac(\master1_port|Equal1~0_combout ),
	.datad(\master1_port|counter [7]),
	.cin(gnd),
	.combout(\master1_port|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal1~1 .lut_mask = 16'h0010;
defparam \master1_port|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N10
cycloneive_lcell_comb \master1_port|Selector5~0 (
// Equation(s):
// \master1_port|Selector5~0_combout  = (\master1_port|state.SADDR~q  & ((\master1_port|counter [3]) # (!\master1_port|Equal1~1_combout )))

	.dataa(\master1_port|counter [3]),
	.datab(\master1_port|Equal1~1_combout ),
	.datac(gnd),
	.datad(\master1_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector5~0 .lut_mask = 16'hBB00;
defparam \master1_port|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N6
cycloneive_lcell_comb \master1_port|Selector5~1 (
// Equation(s):
// \master1_port|Selector5~1_combout  = (\master1_port|Selector5~0_combout ) # ((\master1_port|state.REQ~q  & \bus_inst|bus_arbiter|state.M1~q ))

	.dataa(gnd),
	.datab(\master1_port|state.REQ~q ),
	.datac(\master1_port|Selector5~0_combout ),
	.datad(\bus_inst|bus_arbiter|state.M1~q ),
	.cin(gnd),
	.combout(\master1_port|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector5~1 .lut_mask = 16'hFCF0;
defparam \master1_port|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N7
dffeas \master1_port|state.SADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.SADDR .is_wysiwyg = "true";
defparam \master1_port|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneive_lcell_comb \master1_port|Selector16~0 (
// Equation(s):
// \master1_port|Selector16~0_combout  = (\master1_port|mvalid~q  & \master1_port|state.REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|mvalid~q ),
	.datad(\master1_port|state.REQ~q ),
	.cin(gnd),
	.combout(\master1_port|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector16~0 .lut_mask = 16'hF000;
defparam \master1_port|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N16
cycloneive_lcell_comb \master1_port|Selector16~2 (
// Equation(s):
// \master1_port|Selector16~2_combout  = (\master1_port|state.SADDR~q ) # ((\master1_port|state.ADDR~q ) # ((\master1_port|Selector16~0_combout ) # (\master1_port|Selector16~1_combout )))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|state.ADDR~q ),
	.datac(\master1_port|Selector16~0_combout ),
	.datad(\master1_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector16~2 .lut_mask = 16'hFFFE;
defparam \master1_port|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N26
cycloneive_lcell_comb \master1_port|mvalid~feeder (
// Equation(s):
// \master1_port|mvalid~feeder_combout  = \master1_port|Selector16~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master1_port|Selector16~2_combout ),
	.cin(gnd),
	.combout(\master1_port|mvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|mvalid~feeder .lut_mask = 16'hFF00;
defparam \master1_port|mvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N27
dffeas \master1_port|mvalid (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|mvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|mvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|mvalid .is_wysiwyg = "true";
defparam \master1_port|mvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N16
cycloneive_lcell_comb \bus_inst|mctrl_mux|out[0]~0 (
// Equation(s):
// \bus_inst|mctrl_mux|out[0]~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & ((\master2_port|mvalid~q ))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|mvalid~q ))

	.dataa(\master1_port|mvalid~q ),
	.datab(\master2_port|mvalid~q ),
	.datac(gnd),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|mctrl_mux|out[0]~0 .lut_mask = 16'hCCAA;
defparam \bus_inst|mctrl_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneive_lcell_comb \bus_inst|decoder|Selector3~1 (
// Equation(s):
// \bus_inst|decoder|Selector3~1_combout  = (\bus_inst|decoder|Selector3~0_combout ) # ((\bus_inst|decoder|Mux0~1_combout  & (\bus_inst|decoder|state.WAIT~q  & !\slave3_inst|sp|state.SPLIT~q )))

	.dataa(\bus_inst|decoder|Mux0~1_combout ),
	.datab(\bus_inst|decoder|state.WAIT~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|decoder|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~1 .lut_mask = 16'hFF08;
defparam \bus_inst|decoder|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneive_lcell_comb \bus_inst|decoder|Selector3~2 (
// Equation(s):
// \bus_inst|decoder|Selector3~2_combout  = (\bus_inst|decoder|Selector3~1_combout ) # ((\bus_inst|mctrl_mux|out[0]~0_combout  & \bus_inst|decoder|ack~0_combout ))

	.dataa(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.datab(\bus_inst|decoder|ack~0_combout ),
	.datac(gnd),
	.datad(\bus_inst|decoder|Selector3~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector3~2 .lut_mask = 16'hFF88;
defparam \bus_inst|decoder|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \bus_inst|decoder|state.WAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.WAIT .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \bus_inst|decoder|Selector9~0 (
// Equation(s):
// \bus_inst|decoder|Selector9~0_combout  = (\bus_inst|decoder|state.ADDR~q  & (\bus_inst|decoder|counter [3] $ (((\bus_inst|decoder|counter [2] & \bus_inst|decoder|Equal0~1_combout )))))

	.dataa(\bus_inst|decoder|counter [3]),
	.datab(\bus_inst|decoder|state.ADDR~q ),
	.datac(\bus_inst|decoder|counter [2]),
	.datad(\bus_inst|decoder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector9~0 .lut_mask = 16'h4888;
defparam \bus_inst|decoder|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N30
cycloneive_lcell_comb \bus_inst|decoder|Selector9~1 (
// Equation(s):
// \bus_inst|decoder|Selector9~1_combout  = (\bus_inst|decoder|Selector9~0_combout ) # ((\bus_inst|decoder|counter [3] & ((\bus_inst|decoder|state.CONNECT~q ) # (\bus_inst|decoder|state.WAIT~q ))))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|state.WAIT~q ),
	.datac(\bus_inst|decoder|counter [3]),
	.datad(\bus_inst|decoder|Selector9~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector9~1 .lut_mask = 16'hFFE0;
defparam \bus_inst|decoder|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N31
dffeas \bus_inst|decoder|counter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[3] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \bus_inst|decoder|Equal0~0 (
// Equation(s):
// \bus_inst|decoder|Equal0~0_combout  = (!\bus_inst|decoder|counter [3] & (!\bus_inst|decoder|counter [2] & (\bus_inst|decoder|counter [1] & \bus_inst|decoder|counter [0])))

	.dataa(\bus_inst|decoder|counter [3]),
	.datab(\bus_inst|decoder|counter [2]),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|counter [0]),
	.cin(gnd),
	.combout(\bus_inst|decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Equal0~0 .lut_mask = 16'h1000;
defparam \bus_inst|decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneive_lcell_comb \bus_inst|decoder|Selector1~1 (
// Equation(s):
// \bus_inst|decoder|Selector1~1_combout  = (\bus_inst|decoder|Selector1~0_combout ) # ((!\bus_inst|decoder|Equal0~0_combout  & \bus_inst|decoder|state.ADDR~q ))

	.dataa(\bus_inst|decoder|Equal0~0_combout ),
	.datab(\bus_inst|decoder|Selector1~0_combout ),
	.datac(\bus_inst|decoder|state.ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector1~1 .lut_mask = 16'hDCDC;
defparam \bus_inst|decoder|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N9
dffeas \bus_inst|decoder|state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.ADDR .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneive_lcell_comb \bus_inst|decoder|Selector2~0 (
// Equation(s):
// \bus_inst|decoder|Selector2~0_combout  = (\bus_inst|decoder|state.ADDR~q  & ((\bus_inst|decoder|Equal0~0_combout ) # ((\bus_inst|decoder|ack~0_combout  & !\bus_inst|mctrl_mux|out[0]~0_combout )))) # (!\bus_inst|decoder|state.ADDR~q  & 
// (\bus_inst|decoder|ack~0_combout  & ((!\bus_inst|mctrl_mux|out[0]~0_combout ))))

	.dataa(\bus_inst|decoder|state.ADDR~q ),
	.datab(\bus_inst|decoder|ack~0_combout ),
	.datac(\bus_inst|decoder|Equal0~0_combout ),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector2~0 .lut_mask = 16'hA0EC;
defparam \bus_inst|decoder|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \bus_inst|decoder|state.CONNECT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.CONNECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.CONNECT .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.CONNECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneive_lcell_comb \bus_inst|decoder|Selector0~0 (
// Equation(s):
// \bus_inst|decoder|Selector0~0_combout  = (!\bus_inst|decoder|state.IDLE~q  & (!\bus_inst|bus_arbiter|split_grant~q  & !\bus_inst|mctrl_mux|out[0]~0_combout ))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|split_grant~q ),
	.datac(gnd),
	.datad(\bus_inst|mctrl_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector0~0 .lut_mask = 16'h0011;
defparam \bus_inst|decoder|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N16
cycloneive_lcell_comb \bus_inst|decoder|state~8 (
// Equation(s):
// \bus_inst|decoder|state~8_combout  = (\bus_inst|decoder|split_slave_addr~2_combout ) # ((\bus_inst|decoder|Selector0~0_combout ) # ((\bus_inst|decoder|state.WAIT~q  & !\bus_inst|decoder|Mux0~1_combout )))

	.dataa(\bus_inst|decoder|split_slave_addr~2_combout ),
	.datab(\bus_inst|decoder|state.WAIT~q ),
	.datac(\bus_inst|decoder|Mux0~1_combout ),
	.datad(\bus_inst|decoder|Selector0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|state~8 .lut_mask = 16'hFFAE;
defparam \bus_inst|decoder|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneive_lcell_comb \bus_inst|decoder|state~9 (
// Equation(s):
// \bus_inst|decoder|state~9_combout  = (!\bus_inst|decoder|state~8_combout  & (((\bus_inst|decoder|slave_addr_valid~0_combout  & !\bus_inst|decoder|Mux0~1_combout )) # (!\bus_inst|decoder|state.CONNECT~q )))

	.dataa(\bus_inst|decoder|state.CONNECT~q ),
	.datab(\bus_inst|decoder|slave_addr_valid~0_combout ),
	.datac(\bus_inst|decoder|Mux0~1_combout ),
	.datad(\bus_inst|decoder|state~8_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|state~9 .lut_mask = 16'h005D;
defparam \bus_inst|decoder|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N27
dffeas \bus_inst|decoder|state.IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|decoder|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N6
cycloneive_lcell_comb \bus_inst|decoder|Selector12~0 (
// Equation(s):
// \bus_inst|decoder|Selector12~0_combout  = (\bus_inst|decoder|Selector1~0_combout ) # ((\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|counter [0] $ (\bus_inst|decoder|state.ADDR~q ))))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|decoder|Selector1~0_combout ),
	.datac(\bus_inst|decoder|counter [0]),
	.datad(\bus_inst|decoder|state.ADDR~q ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector12~0 .lut_mask = 16'hCEEC;
defparam \bus_inst|decoder|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N7
dffeas \bus_inst|decoder|counter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|counter[0] .is_wysiwyg = "true";
defparam \bus_inst|decoder|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N30
cycloneive_lcell_comb \bus_inst|decoder|slave_addr~4 (
// Equation(s):
// \bus_inst|decoder|slave_addr~4_combout  = (\bus_inst|decoder|counter [0] & (!\bus_inst|decoder|counter [1] & \bus_inst|decoder|slave_addr~2_combout ))

	.dataa(gnd),
	.datab(\bus_inst|decoder|counter [0]),
	.datac(\bus_inst|decoder|counter [1]),
	.datad(\bus_inst|decoder|slave_addr~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|slave_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr~4 .lut_mask = 16'h0C00;
defparam \bus_inst|decoder|slave_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N3
dffeas \bus_inst|decoder|split_slave_addr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|split_slave_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|split_slave_addr~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|split_slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|split_slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \bus_inst|decoder|Selector7~0 (
// Equation(s):
// \bus_inst|decoder|Selector7~0_combout  = (\bus_inst|decoder|state.IDLE~q  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\bus_inst|decoder|state.IDLE~q  & (\bus_inst|decoder|split_slave_addr [1]))

	.dataa(\bus_inst|decoder|state.IDLE~q ),
	.datab(\bus_inst|decoder|split_slave_addr [1]),
	.datac(gnd),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector7~0 .lut_mask = 16'hEE44;
defparam \bus_inst|decoder|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N22
cycloneive_lcell_comb \bus_inst|decoder|Selector7~1 (
// Equation(s):
// \bus_inst|decoder|Selector7~1_combout  = (\bus_inst|decoder|slave_addr~4_combout  & (\bus_inst|decoder|Selector7~0_combout )) # (!\bus_inst|decoder|slave_addr~4_combout  & ((\bus_inst|decoder|Selector3~0_combout  & (\bus_inst|decoder|Selector7~0_combout 
// )) # (!\bus_inst|decoder|Selector3~0_combout  & ((\bus_inst|decoder|slave_addr [1])))))

	.dataa(\bus_inst|decoder|slave_addr~4_combout ),
	.datab(\bus_inst|decoder|Selector7~0_combout ),
	.datac(\bus_inst|decoder|slave_addr [1]),
	.datad(\bus_inst|decoder|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|decoder|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|Selector7~1 .lut_mask = 16'hCCD8;
defparam \bus_inst|decoder|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \bus_inst|decoder|slave_addr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|slave_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|slave_addr[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|slave_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \bus_inst|decoder|split_slave_addr~1 (
// Equation(s):
// \bus_inst|decoder|split_slave_addr~1_combout  = (\bus_inst|decoder|slave_addr [1] & reset_sync[2])

	.dataa(gnd),
	.datab(\bus_inst|decoder|slave_addr [1]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\bus_inst|decoder|split_slave_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|split_slave_addr~1 .lut_mask = 16'hCC00;
defparam \bus_inst|decoder|split_slave_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \bus_inst|decoder|ssel[1]~feeder (
// Equation(s):
// \bus_inst|decoder|ssel[1]~feeder_combout  = \bus_inst|decoder|split_slave_addr~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_inst|decoder|split_slave_addr~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|decoder|ssel[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|decoder|ssel[1]~feeder .lut_mask = 16'hF0F0;
defparam \bus_inst|decoder|ssel[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \bus_inst|decoder|ssel[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|decoder|ssel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_inst|decoder|ssel~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|decoder|ssel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|decoder|ssel[1] .is_wysiwyg = "true";
defparam \bus_inst|decoder|ssel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector15~1 (
// Equation(s):
// \slave1_inst|sp|Selector15~1_combout  = (\slave1_inst|sp|state.RVALID~q  & ((\slave1_inst|sp|svalid~q ) # ((\slave1_inst|sp|counter [0] & \slave1_inst|sp|Selector15~0_combout )))) # (!\slave1_inst|sp|state.RVALID~q  & (\slave1_inst|sp|counter [0] & 
// ((\slave1_inst|sp|Selector15~0_combout ))))

	.dataa(\slave1_inst|sp|state.RVALID~q ),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|svalid~q ),
	.datad(\slave1_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector15~1 .lut_mask = 16'hECA0;
defparam \slave1_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N21
dffeas \slave1_inst|sp|svalid (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave1_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector15~1 (
// Equation(s):
// \slave2_inst|sp|Selector15~1_combout  = (\slave2_inst|sp|svalid~q  & ((\slave2_inst|sp|state.RVALID~q ) # ((\slave2_inst|sp|counter [0] & \slave2_inst|sp|Selector15~0_combout )))) # (!\slave2_inst|sp|svalid~q  & (((\slave2_inst|sp|counter [0] & 
// \slave2_inst|sp|Selector15~0_combout ))))

	.dataa(\slave2_inst|sp|svalid~q ),
	.datab(\slave2_inst|sp|state.RVALID~q ),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector15~1 .lut_mask = 16'hF888;
defparam \slave2_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \slave2_inst|sp|svalid~feeder (
// Equation(s):
// \slave2_inst|sp|svalid~feeder_combout  = \slave2_inst|sp|Selector15~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave2_inst|sp|Selector15~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|svalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|svalid~feeder .lut_mask = 16'hFF00;
defparam \slave2_inst|sp|svalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \slave2_inst|sp|svalid (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|svalid~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave2_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector15~1 (
// Equation(s):
// \slave3_inst|sp|Selector15~1_combout  = (\slave3_inst|sp|svalid~q  & ((\slave3_inst|sp|state.SPLIT~q ) # (\slave3_inst|sp|state.WAIT~q )))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.WAIT~q ),
	.datad(\slave3_inst|sp|svalid~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector15~1 .lut_mask = 16'hFA00;
defparam \slave3_inst|sp|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector15~2 (
// Equation(s):
// \slave3_inst|sp|Selector15~2_combout  = (\slave3_inst|sp|Selector15~1_combout ) # ((\slave3_inst|sp|state.RDATA~q  & (\slave3_inst|sp|counter [0] & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|state.RDATA~q ),
	.datab(\slave3_inst|sp|counter [0]),
	.datac(\slave3_inst|sp|Equal2~0_combout ),
	.datad(\slave3_inst|sp|Selector15~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector15~2 .lut_mask = 16'hFF80;
defparam \slave3_inst|sp|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N29
dffeas \slave3_inst|sp|svalid (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|svalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|svalid .is_wysiwyg = "true";
defparam \slave3_inst|sp|svalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~0 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~0_combout  = (\bus_inst|decoder|ssel [1] & (!\bus_inst|decoder|ssel [0] & ((\slave3_inst|sp|svalid~q )))) # (!\bus_inst|decoder|ssel [1] & (\bus_inst|decoder|ssel [0] & (\slave2_inst|sp|svalid~q )))

	.dataa(\bus_inst|decoder|ssel [1]),
	.datab(\bus_inst|decoder|ssel [0]),
	.datac(\slave2_inst|sp|svalid~q ),
	.datad(\slave3_inst|sp|svalid~q ),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~0 .lut_mask = 16'h6240;
defparam \bus_inst|rctrl_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \bus_inst|rctrl_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rctrl_mux|Mux0~1_combout  = (\bus_inst|rctrl_mux|Mux0~0_combout ) # ((\slave1_inst|sp|svalid~q  & (\bus_inst|decoder|ssel [1] $ (!\bus_inst|decoder|ssel [0]))))

	.dataa(\bus_inst|decoder|ssel [1]),
	.datab(\bus_inst|decoder|ssel [0]),
	.datac(\slave1_inst|sp|svalid~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rctrl_mux|Mux0~1 .lut_mask = 16'hFF90;
defparam \bus_inst|rctrl_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N4
cycloneive_lcell_comb \master1_port|Selector15~2 (
// Equation(s):
// \master1_port|Selector15~2_combout  = (\master1_port|state.RDATA~q  & !\bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|state.RDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~2 .lut_mask = 16'h00F0;
defparam \master1_port|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N16
cycloneive_lcell_comb \master1_port|Selector15~3 (
// Equation(s):
// \master1_port|Selector15~3_combout  = (\master1_port|state.WDATA~q  & ((\master1_port|prev_state.ADDR~q  & (\master1_port|counter [0])) # (!\master1_port|prev_state.ADDR~q  & ((\master1_port|Add1~0_combout )))))

	.dataa(\master1_port|counter [0]),
	.datab(\master1_port|Add1~0_combout ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~3 .lut_mask = 16'hA0C0;
defparam \master1_port|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N10
cycloneive_lcell_comb \master1_port|Selector15~4 (
// Equation(s):
// \master1_port|Selector15~4_combout  = (\master1_port|Selector15~3_combout ) # ((\master1_port|Add1~0_combout  & ((\master1_port|state.SADDR~q ) # (\master1_port|state.ADDR~q ))))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|Add1~0_combout ),
	.datac(\master1_port|state.ADDR~q ),
	.datad(\master1_port|Selector15~3_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~4 .lut_mask = 16'hFFC8;
defparam \master1_port|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N2
cycloneive_lcell_comb \master1_port|Selector15~5 (
// Equation(s):
// \master1_port|Selector15~5_combout  = (\master1_port|Selector15~4_combout ) # ((\master1_port|counter [0] & ((\master1_port|Selector15~2_combout ) # (\master1_port|WideOr8~0_combout ))))

	.dataa(\master1_port|counter [0]),
	.datab(\master1_port|Selector15~2_combout ),
	.datac(\master1_port|WideOr8~0_combout ),
	.datad(\master1_port|Selector15~4_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~5 .lut_mask = 16'hFFA8;
defparam \master1_port|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N22
cycloneive_lcell_comb \master1_port|Selector15~6 (
// Equation(s):
// \master1_port|Selector15~6_combout  = (\master1_port|Selector15~5_combout ) # ((\master1_port|Add1~0_combout  & (\bus_inst|rctrl_mux|Mux0~1_combout  & \master1_port|state.RDATA~q )))

	.dataa(\master1_port|Add1~0_combout ),
	.datab(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datac(\master1_port|state.RDATA~q ),
	.datad(\master1_port|Selector15~5_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector15~6 .lut_mask = 16'hFF80;
defparam \master1_port|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N23
dffeas \master1_port|counter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector15~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[0] .is_wysiwyg = "true";
defparam \master1_port|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N2
cycloneive_lcell_comb \master1_port|Add1~2 (
// Equation(s):
// \master1_port|Add1~2_combout  = (\master1_port|counter [1] & (!\master1_port|Add1~1 )) # (!\master1_port|counter [1] & ((\master1_port|Add1~1 ) # (GND)))
// \master1_port|Add1~3  = CARRY((!\master1_port|Add1~1 ) # (!\master1_port|counter [1]))

	.dataa(gnd),
	.datab(\master1_port|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~1 ),
	.combout(\master1_port|Add1~2_combout ),
	.cout(\master1_port|Add1~3 ));
// synopsys translate_off
defparam \master1_port|Add1~2 .lut_mask = 16'h3C3F;
defparam \master1_port|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N28
cycloneive_lcell_comb \master1_port|Selector14~2 (
// Equation(s):
// \master1_port|Selector14~2_combout  = (\master1_port|state.WDATA~q  & ((\master1_port|prev_state.ADDR~q  & (\master1_port|counter [1])) # (!\master1_port|prev_state.ADDR~q  & ((\master1_port|Add1~2_combout )))))

	.dataa(\master1_port|counter [1]),
	.datab(\master1_port|Add1~2_combout ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~2 .lut_mask = 16'hA0C0;
defparam \master1_port|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N0
cycloneive_lcell_comb \master1_port|Selector14~3 (
// Equation(s):
// \master1_port|Selector14~3_combout  = (\master1_port|Selector14~2_combout ) # ((\master1_port|Add1~2_combout  & ((\master1_port|state.SADDR~q ) # (\master1_port|state.ADDR~q ))))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|Add1~2_combout ),
	.datac(\master1_port|state.ADDR~q ),
	.datad(\master1_port|Selector14~2_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~3 .lut_mask = 16'hFFC8;
defparam \master1_port|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N24
cycloneive_lcell_comb \master1_port|Selector14~4 (
// Equation(s):
// \master1_port|Selector14~4_combout  = (\master1_port|Selector14~3_combout ) # ((\master1_port|counter [1] & ((\master1_port|Selector15~2_combout ) # (\master1_port|WideOr8~0_combout ))))

	.dataa(\master1_port|counter [1]),
	.datab(\master1_port|Selector15~2_combout ),
	.datac(\master1_port|WideOr8~0_combout ),
	.datad(\master1_port|Selector14~3_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~4 .lut_mask = 16'hFFA8;
defparam \master1_port|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N30
cycloneive_lcell_comb \master1_port|Selector14~5 (
// Equation(s):
// \master1_port|Selector14~5_combout  = (\master1_port|Selector14~4_combout ) # ((\master1_port|Add1~2_combout  & (\bus_inst|rctrl_mux|Mux0~1_combout  & \master1_port|state.RDATA~q )))

	.dataa(\master1_port|Add1~2_combout ),
	.datab(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datac(\master1_port|state.RDATA~q ),
	.datad(\master1_port|Selector14~4_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector14~5 .lut_mask = 16'hFF80;
defparam \master1_port|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \master1_port|counter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[1] .is_wysiwyg = "true";
defparam \master1_port|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N4
cycloneive_lcell_comb \master1_port|Add1~4 (
// Equation(s):
// \master1_port|Add1~4_combout  = (\master1_port|counter [2] & (\master1_port|Add1~3  $ (GND))) # (!\master1_port|counter [2] & (!\master1_port|Add1~3  & VCC))
// \master1_port|Add1~5  = CARRY((\master1_port|counter [2] & !\master1_port|Add1~3 ))

	.dataa(gnd),
	.datab(\master1_port|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add1~3 ),
	.combout(\master1_port|Add1~4_combout ),
	.cout(\master1_port|Add1~5 ));
// synopsys translate_off
defparam \master1_port|Add1~4 .lut_mask = 16'hC30C;
defparam \master1_port|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N14
cycloneive_lcell_comb \master1_port|Selector13~0 (
// Equation(s):
// \master1_port|Selector13~0_combout  = (\master1_port|Selector5~0_combout ) # ((\master1_port|Selector16~1_combout ) # ((\master1_port|Selector0~1_combout ) # (\master1_port|Selector1~0_combout )))

	.dataa(\master1_port|Selector5~0_combout ),
	.datab(\master1_port|Selector16~1_combout ),
	.datac(\master1_port|Selector0~1_combout ),
	.datad(\master1_port|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~0 .lut_mask = 16'hFFFE;
defparam \master1_port|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N20
cycloneive_lcell_comb \master1_port|Selector13~1 (
// Equation(s):
// \master1_port|Selector13~1_combout  = (\master1_port|Selector10~0_combout  & ((\master1_port|counter [2]) # ((\master1_port|Add1~4_combout  & \master1_port|Selector13~0_combout )))) # (!\master1_port|Selector10~0_combout  & (\master1_port|Add1~4_combout  
// & ((\master1_port|Selector13~0_combout ))))

	.dataa(\master1_port|Selector10~0_combout ),
	.datab(\master1_port|Add1~4_combout ),
	.datac(\master1_port|counter [2]),
	.datad(\master1_port|Selector13~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector13~1 .lut_mask = 16'hECA0;
defparam \master1_port|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N21
dffeas \master1_port|counter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[2] .is_wysiwyg = "true";
defparam \master1_port|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N18
cycloneive_lcell_comb \master1_port|Selector12~0 (
// Equation(s):
// \master1_port|Selector12~0_combout  = (\master1_port|state.SADDR~q ) # ((!\master1_port|Equal3~1_combout  & (\master1_port|state.WDATA~q  & !\master1_port|prev_state.ADDR~q )))

	.dataa(\master1_port|state.SADDR~q ),
	.datab(\master1_port|Equal3~1_combout ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~0 .lut_mask = 16'hAABA;
defparam \master1_port|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneive_lcell_comb \master1_port|Selector12~1 (
// Equation(s):
// \master1_port|Selector12~1_combout  = (\master1_port|Selector12~0_combout ) # ((\master1_port|Selector1~0_combout ) # ((!\master1_port|Equal3~1_combout  & \master1_port|Selector0~1_combout )))

	.dataa(\master1_port|Selector12~0_combout ),
	.datab(\master1_port|Equal3~1_combout ),
	.datac(\master1_port|Selector0~1_combout ),
	.datad(\master1_port|Selector1~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~1 .lut_mask = 16'hFFBA;
defparam \master1_port|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N6
cycloneive_lcell_comb \master1_port|Selector12~2 (
// Equation(s):
// \master1_port|Selector12~2_combout  = (\master1_port|Add1~6_combout  & ((\master1_port|Selector12~1_combout ) # ((\master1_port|counter [3] & \master1_port|Selector10~0_combout )))) # (!\master1_port|Add1~6_combout  & (((\master1_port|counter [3] & 
// \master1_port|Selector10~0_combout ))))

	.dataa(\master1_port|Add1~6_combout ),
	.datab(\master1_port|Selector12~1_combout ),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector12~2 .lut_mask = 16'hF888;
defparam \master1_port|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N7
dffeas \master1_port|counter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[3] .is_wysiwyg = "true";
defparam \master1_port|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneive_lcell_comb \master1_port|Add2~0 (
// Equation(s):
// \master1_port|Add2~0_combout  = \master1_port|timeout [0] $ (VCC)
// \master1_port|Add2~1  = CARRY(\master1_port|timeout [0])

	.dataa(\master1_port|timeout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master1_port|Add2~0_combout ),
	.cout(\master1_port|Add2~1 ));
// synopsys translate_off
defparam \master1_port|Add2~0 .lut_mask = 16'h55AA;
defparam \master1_port|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
cycloneive_lcell_comb \master1_port|Add2~23 (
// Equation(s):
// \master1_port|Add2~23_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~0_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [0] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~0_combout ),
	.datac(\master1_port|timeout [0]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~23 .lut_mask = 16'hD888;
defparam \master1_port|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N13
dffeas \master1_port|timeout[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[0] .is_wysiwyg = "true";
defparam \master1_port|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneive_lcell_comb \master1_port|Add2~2 (
// Equation(s):
// \master1_port|Add2~2_combout  = (\master1_port|timeout [1] & (!\master1_port|Add2~1 )) # (!\master1_port|timeout [1] & ((\master1_port|Add2~1 ) # (GND)))
// \master1_port|Add2~3  = CARRY((!\master1_port|Add2~1 ) # (!\master1_port|timeout [1]))

	.dataa(gnd),
	.datab(\master1_port|timeout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~1 ),
	.combout(\master1_port|Add2~2_combout ),
	.cout(\master1_port|Add2~3 ));
// synopsys translate_off
defparam \master1_port|Add2~2 .lut_mask = 16'h3C3F;
defparam \master1_port|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneive_lcell_comb \master1_port|Add2~21 (
// Equation(s):
// \master1_port|Add2~21_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~2_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [1] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~2_combout ),
	.datac(\master1_port|timeout [1]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~21 .lut_mask = 16'hD888;
defparam \master1_port|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N1
dffeas \master1_port|timeout[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[1] .is_wysiwyg = "true";
defparam \master1_port|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
cycloneive_lcell_comb \master1_port|Add2~4 (
// Equation(s):
// \master1_port|Add2~4_combout  = (\master1_port|timeout [2] & (\master1_port|Add2~3  $ (GND))) # (!\master1_port|timeout [2] & (!\master1_port|Add2~3  & VCC))
// \master1_port|Add2~5  = CARRY((\master1_port|timeout [2] & !\master1_port|Add2~3 ))

	.dataa(\master1_port|timeout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~3 ),
	.combout(\master1_port|Add2~4_combout ),
	.cout(\master1_port|Add2~5 ));
// synopsys translate_off
defparam \master1_port|Add2~4 .lut_mask = 16'hA50A;
defparam \master1_port|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneive_lcell_comb \master1_port|Add2~22 (
// Equation(s):
// \master1_port|Add2~22_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~4_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [2] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~4_combout ),
	.datac(\master1_port|timeout [2]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~22 .lut_mask = 16'hD888;
defparam \master1_port|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N11
dffeas \master1_port|timeout[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[2] .is_wysiwyg = "true";
defparam \master1_port|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \master1_port|Add2~6 (
// Equation(s):
// \master1_port|Add2~6_combout  = (\master1_port|timeout [3] & (!\master1_port|Add2~5 )) # (!\master1_port|timeout [3] & ((\master1_port|Add2~5 ) # (GND)))
// \master1_port|Add2~7  = CARRY((!\master1_port|Add2~5 ) # (!\master1_port|timeout [3]))

	.dataa(\master1_port|timeout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~5 ),
	.combout(\master1_port|Add2~6_combout ),
	.cout(\master1_port|Add2~7 ));
// synopsys translate_off
defparam \master1_port|Add2~6 .lut_mask = 16'h5A5F;
defparam \master1_port|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneive_lcell_comb \master1_port|Add2~20 (
// Equation(s):
// \master1_port|Add2~20_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~6_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|state.IDLE~q  & \master1_port|timeout [3]))))

	.dataa(\master1_port|Add2~6_combout ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\master1_port|timeout [3]),
	.datad(\master1_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~20 .lut_mask = 16'hAAC0;
defparam \master1_port|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \master1_port|timeout[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[3] .is_wysiwyg = "true";
defparam \master1_port|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
cycloneive_lcell_comb \master1_port|Equal0~1 (
// Equation(s):
// \master1_port|Equal0~1_combout  = ((\master1_port|timeout [1]) # ((\master1_port|timeout [3]) # (!\master1_port|timeout [2]))) # (!\master1_port|timeout [0])

	.dataa(\master1_port|timeout [0]),
	.datab(\master1_port|timeout [1]),
	.datac(\master1_port|timeout [2]),
	.datad(\master1_port|timeout [3]),
	.cin(gnd),
	.combout(\master1_port|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal0~1 .lut_mask = 16'hFFDF;
defparam \master1_port|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneive_lcell_comb \master1_port|Add2~8 (
// Equation(s):
// \master1_port|Add2~8_combout  = (\master1_port|timeout [4] & (\master1_port|Add2~7  $ (GND))) # (!\master1_port|timeout [4] & (!\master1_port|Add2~7  & VCC))
// \master1_port|Add2~9  = CARRY((\master1_port|timeout [4] & !\master1_port|Add2~7 ))

	.dataa(\master1_port|timeout [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~7 ),
	.combout(\master1_port|Add2~8_combout ),
	.cout(\master1_port|Add2~9 ));
// synopsys translate_off
defparam \master1_port|Add2~8 .lut_mask = 16'hA50A;
defparam \master1_port|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneive_lcell_comb \master1_port|Add2~19 (
// Equation(s):
// \master1_port|Add2~19_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~8_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [4] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~8_combout ),
	.datac(\master1_port|timeout [4]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~19 .lut_mask = 16'hD888;
defparam \master1_port|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N31
dffeas \master1_port|timeout[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[4] .is_wysiwyg = "true";
defparam \master1_port|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \master1_port|Add2~10 (
// Equation(s):
// \master1_port|Add2~10_combout  = (\master1_port|timeout [5] & (!\master1_port|Add2~9 )) # (!\master1_port|timeout [5] & ((\master1_port|Add2~9 ) # (GND)))
// \master1_port|Add2~11  = CARRY((!\master1_port|Add2~9 ) # (!\master1_port|timeout [5]))

	.dataa(\master1_port|timeout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~9 ),
	.combout(\master1_port|Add2~10_combout ),
	.cout(\master1_port|Add2~11 ));
// synopsys translate_off
defparam \master1_port|Add2~10 .lut_mask = 16'h5A5F;
defparam \master1_port|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
cycloneive_lcell_comb \master1_port|Add2~18 (
// Equation(s):
// \master1_port|Add2~18_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~10_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [5] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~10_combout ),
	.datac(\master1_port|timeout [5]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~18 .lut_mask = 16'hD888;
defparam \master1_port|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N7
dffeas \master1_port|timeout[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[5] .is_wysiwyg = "true";
defparam \master1_port|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneive_lcell_comb \master1_port|Add2~12 (
// Equation(s):
// \master1_port|Add2~12_combout  = (\master1_port|timeout [6] & (\master1_port|Add2~11  $ (GND))) # (!\master1_port|timeout [6] & (!\master1_port|Add2~11  & VCC))
// \master1_port|Add2~13  = CARRY((\master1_port|timeout [6] & !\master1_port|Add2~11 ))

	.dataa(gnd),
	.datab(\master1_port|timeout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master1_port|Add2~11 ),
	.combout(\master1_port|Add2~12_combout ),
	.cout(\master1_port|Add2~13 ));
// synopsys translate_off
defparam \master1_port|Add2~12 .lut_mask = 16'hC30C;
defparam \master1_port|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N26
cycloneive_lcell_comb \master1_port|Add2~17 (
// Equation(s):
// \master1_port|Add2~17_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~12_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|state.IDLE~q  & \master1_port|timeout [6]))))

	.dataa(\master1_port|Add2~12_combout ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\master1_port|timeout [6]),
	.datad(\master1_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~17 .lut_mask = 16'hAAC0;
defparam \master1_port|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N27
dffeas \master1_port|timeout[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[6] .is_wysiwyg = "true";
defparam \master1_port|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneive_lcell_comb \master1_port|Add2~14 (
// Equation(s):
// \master1_port|Add2~14_combout  = \master1_port|Add2~13  $ (\master1_port|timeout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master1_port|timeout [7]),
	.cin(\master1_port|Add2~13 ),
	.combout(\master1_port|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~14 .lut_mask = 16'h0FF0;
defparam \master1_port|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
cycloneive_lcell_comb \master1_port|Add2~16 (
// Equation(s):
// \master1_port|Add2~16_combout  = (\master1_port|state.WAIT~q  & (\master1_port|Add2~14_combout )) # (!\master1_port|state.WAIT~q  & (((\master1_port|timeout [7] & \master1_port|state.IDLE~q ))))

	.dataa(\master1_port|state.WAIT~q ),
	.datab(\master1_port|Add2~14_combout ),
	.datac(\master1_port|timeout [7]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Add2~16 .lut_mask = 16'hD888;
defparam \master1_port|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N3
dffeas \master1_port|timeout[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|timeout[7] .is_wysiwyg = "true";
defparam \master1_port|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneive_lcell_comb \master1_port|Equal0~0 (
// Equation(s):
// \master1_port|Equal0~0_combout  = (\master1_port|timeout [5]) # ((\master1_port|timeout [7]) # ((\master1_port|timeout [4]) # (\master1_port|timeout [6])))

	.dataa(\master1_port|timeout [5]),
	.datab(\master1_port|timeout [7]),
	.datac(\master1_port|timeout [4]),
	.datad(\master1_port|timeout [6]),
	.cin(gnd),
	.combout(\master1_port|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal0~0 .lut_mask = 16'hFFFE;
defparam \master1_port|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneive_lcell_comb \master1_port|Selector6~0 (
// Equation(s):
// \master1_port|Selector6~0_combout  = (!\bus_inst|decoder|ack~0_combout  & (\master1_port|state.WAIT~q  & ((\master1_port|Equal0~1_combout ) # (\master1_port|Equal0~0_combout ))))

	.dataa(\master1_port|Equal0~1_combout ),
	.datab(\master1_port|Equal0~0_combout ),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master1_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master1_port|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~0 .lut_mask = 16'h0E00;
defparam \master1_port|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
cycloneive_lcell_comb \master1_port|Selector6~1 (
// Equation(s):
// \master1_port|Selector6~1_combout  = (\master1_port|Selector6~0_combout ) # ((!\master1_port|counter [3] & (\master1_port|Equal1~1_combout  & \master1_port|state.SADDR~q )))

	.dataa(\master1_port|counter [3]),
	.datab(\master1_port|Equal1~1_combout ),
	.datac(\master1_port|Selector6~0_combout ),
	.datad(\master1_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector6~1 .lut_mask = 16'hF4F0;
defparam \master1_port|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N21
dffeas \master1_port|state.WAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.WAIT .is_wysiwyg = "true";
defparam \master1_port|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N8
cycloneive_lcell_comb \master1_port|WideOr8~0 (
// Equation(s):
// \master1_port|WideOr8~0_combout  = (\master1_port|state.REQ~q ) # ((\master1_port|state.WAIT~q ) # (\master1_port|state.SPLIT~q ))

	.dataa(gnd),
	.datab(\master1_port|state.REQ~q ),
	.datac(\master1_port|state.WAIT~q ),
	.datad(\master1_port|state.SPLIT~q ),
	.cin(gnd),
	.combout(\master1_port|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|WideOr8~0 .lut_mask = 16'hFFFC;
defparam \master1_port|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N20
cycloneive_lcell_comb \master1_port|Selector10~0 (
// Equation(s):
// \master1_port|Selector10~0_combout  = (\master1_port|WideOr8~0_combout ) # ((\master1_port|Selector15~2_combout ) # ((\master1_port|state.WDATA~q  & \master1_port|prev_state.ADDR~q )))

	.dataa(\master1_port|state.WDATA~q ),
	.datab(\master1_port|WideOr8~0_combout ),
	.datac(\master1_port|Selector15~2_combout ),
	.datad(\master1_port|prev_state.ADDR~q ),
	.cin(gnd),
	.combout(\master1_port|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector10~0 .lut_mask = 16'hFEFC;
defparam \master1_port|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N26
cycloneive_lcell_comb \master1_port|Selector11~0 (
// Equation(s):
// \master1_port|Selector11~0_combout  = (\master1_port|Selector10~0_combout  & ((\master1_port|counter [4]) # ((\master1_port|Add1~8_combout  & \master1_port|Selector10~1_combout )))) # (!\master1_port|Selector10~0_combout  & (\master1_port|Add1~8_combout  
// & ((\master1_port|Selector10~1_combout ))))

	.dataa(\master1_port|Selector10~0_combout ),
	.datab(\master1_port|Add1~8_combout ),
	.datac(\master1_port|counter [4]),
	.datad(\master1_port|Selector10~1_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector11~0 .lut_mask = 16'hECA0;
defparam \master1_port|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N27
dffeas \master1_port|counter[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|counter[4] .is_wysiwyg = "true";
defparam \master1_port|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N30
cycloneive_lcell_comb \master1_port|Equal1~0 (
// Equation(s):
// \master1_port|Equal1~0_combout  = (!\master1_port|counter [4] & (!\master1_port|counter [5] & (\master1_port|counter [0] & \master1_port|counter [1])))

	.dataa(\master1_port|counter [4]),
	.datab(\master1_port|counter [5]),
	.datac(\master1_port|counter [0]),
	.datad(\master1_port|counter [1]),
	.cin(gnd),
	.combout(\master1_port|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal1~0 .lut_mask = 16'h1000;
defparam \master1_port|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N22
cycloneive_lcell_comb \master1_port|Equal3~0 (
// Equation(s):
// \master1_port|Equal3~0_combout  = (!\master1_port|counter [3] & \master1_port|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master1_port|counter [3]),
	.datad(\master1_port|counter [2]),
	.cin(gnd),
	.combout(\master1_port|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal3~0 .lut_mask = 16'h0F00;
defparam \master1_port|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N28
cycloneive_lcell_comb \master1_port|Equal3~1 (
// Equation(s):
// \master1_port|Equal3~1_combout  = (\master1_port|Equal1~0_combout  & (!\master1_port|counter [6] & (\master1_port|Equal3~0_combout  & !\master1_port|counter [7])))

	.dataa(\master1_port|Equal1~0_combout ),
	.datab(\master1_port|counter [6]),
	.datac(\master1_port|Equal3~0_combout ),
	.datad(\master1_port|counter [7]),
	.cin(gnd),
	.combout(\master1_port|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Equal3~1 .lut_mask = 16'h0020;
defparam \master1_port|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N30
cycloneive_lcell_comb \master1_port|Selector3~1 (
// Equation(s):
// \master1_port|Selector3~1_combout  = (\master1_port|Equal3~1_combout  & (\master1_port|mode~q  & ((\master1_port|Selector3~0_combout )))) # (!\master1_port|Equal3~1_combout  & ((\master1_port|state.WDATA~q ) # ((\master1_port|mode~q  & 
// \master1_port|Selector3~0_combout ))))

	.dataa(\master1_port|Equal3~1_combout ),
	.datab(\master1_port|mode~q ),
	.datac(\master1_port|state.WDATA~q ),
	.datad(\master1_port|Selector3~0_combout ),
	.cin(gnd),
	.combout(\master1_port|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector3~1 .lut_mask = 16'hDC50;
defparam \master1_port|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N31
dffeas \master1_port|state.WDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.WDATA .is_wysiwyg = "true";
defparam \master1_port|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cycloneive_lcell_comb \master1_port|Selector0~0 (
// Equation(s):
// \master1_port|Selector0~0_combout  = (!\master1_port|Equal0~1_combout  & (!\master1_port|Equal0~0_combout  & (!\bus_inst|decoder|ack~0_combout  & \master1_port|state.WAIT~q )))

	.dataa(\master1_port|Equal0~1_combout ),
	.datab(\master1_port|Equal0~0_combout ),
	.datac(\bus_inst|decoder|ack~0_combout ),
	.datad(\master1_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master1_port|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|Selector0~0 .lut_mask = 16'h0100;
defparam \master1_port|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N4
cycloneive_lcell_comb \master1_port|state~13 (
// Equation(s):
// \master1_port|state~13_combout  = ((!\m1_dvalid~q  & !\master1_port|state.IDLE~q )) # (!reset_sync[2])

	.dataa(gnd),
	.datab(\m1_dvalid~q ),
	.datac(reset_sync[2]),
	.datad(\master1_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master1_port|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~13 .lut_mask = 16'h0F3F;
defparam \master1_port|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N16
cycloneive_lcell_comb \master1_port|state~14 (
// Equation(s):
// \master1_port|state~14_combout  = (\master1_port|state~13_combout ) # ((\master1_port|Equal3~1_combout  & (!\bus_inst|bus_arbiter|msplit1~q  & \master1_port|Selector0~1_combout )))

	.dataa(\master1_port|Equal3~1_combout ),
	.datab(\bus_inst|bus_arbiter|msplit1~q ),
	.datac(\master1_port|state~13_combout ),
	.datad(\master1_port|Selector0~1_combout ),
	.cin(gnd),
	.combout(\master1_port|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~14 .lut_mask = 16'hF2F0;
defparam \master1_port|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N8
cycloneive_lcell_comb \master1_port|state~15 (
// Equation(s):
// \master1_port|state~15_combout  = (!\master1_port|Selector0~0_combout  & (!\master1_port|state~14_combout  & ((!\master1_port|Equal3~1_combout ) # (!\master1_port|state.WDATA~q ))))

	.dataa(\master1_port|state.WDATA~q ),
	.datab(\master1_port|Selector0~0_combout ),
	.datac(\master1_port|Equal3~1_combout ),
	.datad(\master1_port|state~14_combout ),
	.cin(gnd),
	.combout(\master1_port|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \master1_port|state~15 .lut_mask = 16'h0013;
defparam \master1_port|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N9
dffeas \master1_port|state.IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master1_port|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master1_port|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master1_port|state.IDLE .is_wysiwyg = "true";
defparam \master1_port|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N24
cycloneive_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!test_counter[11] & !test_counter[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(test_counter[11]),
	.datad(test_counter[10]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h000F;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N18
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\always1~0_combout ) # (((!\LessThan2~0_combout ) # (!\master1_port|state.IDLE~q )) # (!\LessThan1~1_combout ))

	.dataa(\always1~0_combout ),
	.datab(\LessThan1~1_combout ),
	.datac(\master1_port|state.IDLE~q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'hBFFF;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N10
cycloneive_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = (!\always1~1_combout  & ((\test_state.TP_M1_RWAIT~q ) # (\test_state.TP_M1_WAIT~q )))

	.dataa(\test_state.TP_M1_RWAIT~q ),
	.datab(\test_state.TP_M1_WAIT~q ),
	.datac(gnd),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~3 .lut_mask = 16'h00EE;
defparam \Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N6
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\Selector16~3_combout ) # (((\Selector9~0_combout ) # (\Selector16~2_combout )) # (!\Selector25~0_combout ))

	.dataa(\Selector16~3_combout ),
	.datab(\Selector25~0_combout ),
	.datac(\Selector9~0_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hFFFB;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (test_counter[13] & (!\Add0~25 )) # (!test_counter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!test_counter[13]))

	.dataa(test_counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N12
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\Selector14~0_combout  & \Add0~26_combout )

	.dataa(\Selector14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hAA00;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N13
dffeas \test_counter[13] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[13] .is_wysiwyg = "true";
defparam \test_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\Add0~28_combout  & \Selector14~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~28_combout ),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hF000;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N11
dffeas \test_counter[14] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[14] .is_wysiwyg = "true";
defparam \test_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N18
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (!test_counter[14] & (!test_counter[15] & (!test_counter[12] & !test_counter[13])))

	.dataa(test_counter[14]),
	.datab(test_counter[15]),
	.datac(test_counter[12]),
	.datad(test_counter[13]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0001;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N8
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\LessThan0~2_combout ) # (((\test_state.TP_IDLE~q ) # (!\LessThan2~0_combout )) # (!\LessThan1~1_combout ))

	.dataa(\LessThan0~2_combout ),
	.datab(\LessThan1~1_combout ),
	.datac(\test_state.TP_IDLE~q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hFBFF;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (test_counter[2] & (\Add0~3  $ (GND))) # (!test_counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((test_counter[2] & !\Add0~3 ))

	.dataa(test_counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (test_counter[3] & (!\Add0~5 )) # (!test_counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!test_counter[3]))

	.dataa(test_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N0
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\Add0~6_combout  & ((\Selector9~0_combout ) # ((\Selector16~3_combout ) # (\Selector16~2_combout ))))

	.dataa(\Selector9~0_combout ),
	.datab(\Add0~6_combout ),
	.datac(\Selector16~3_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hCCC8;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N30
cycloneive_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = (\Selector22~0_combout ) # ((!\Selector25~0_combout  & \Add0~6_combout ))

	.dataa(gnd),
	.datab(\Selector25~0_combout ),
	.datac(\Add0~6_combout ),
	.datad(\Selector22~0_combout ),
	.cin(gnd),
	.combout(\Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~1 .lut_mask = 16'hFF30;
defparam \Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N31
dffeas \test_counter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector22~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[3] .is_wysiwyg = "true";
defparam \test_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N12
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\Add0~8_combout  & ((\Selector16~2_combout ) # ((\Selector16~3_combout ) # (\Selector9~0_combout ))))

	.dataa(\Add0~8_combout ),
	.datab(\Selector16~2_combout ),
	.datac(\Selector16~3_combout ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hAAA8;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N8
cycloneive_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = (\Selector21~0_combout ) # ((\Add0~8_combout  & !\Selector25~0_combout ))

	.dataa(\Add0~8_combout ),
	.datab(\Selector25~0_combout ),
	.datac(gnd),
	.datad(\Selector21~0_combout ),
	.cin(gnd),
	.combout(\Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~1 .lut_mask = 16'hFF22;
defparam \Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N9
dffeas \test_counter[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector21~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[4] .is_wysiwyg = "true";
defparam \test_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N20
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = (\LessThan1~3_combout  & (\LessThan1~0_combout  & ((test_counter[4]) # (\LessThan1~2_combout ))))

	.dataa(test_counter[4]),
	.datab(\LessThan1~3_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\LessThan1~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'hC800;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N16
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (\LessThan1~4_combout ) # (((!\LessThan2~0_combout ) # (!\master2_port|state.IDLE~q )) # (!\LessThan1~1_combout ))

	.dataa(\LessThan1~4_combout ),
	.datab(\LessThan1~1_combout ),
	.datac(\master2_port|state.IDLE~q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'hBFFF;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N16
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\test_state.TP_M2_READ~q ) # ((\test_state.TP_M2_RWAIT~q  & !\always1~2_combout ))

	.dataa(gnd),
	.datab(\test_state.TP_M2_READ~q ),
	.datac(\test_state.TP_M2_RWAIT~q ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hCCFC;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N17
dffeas \test_state.TP_M2_RWAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M2_RWAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M2_RWAIT .is_wysiwyg = "true";
defparam \test_state.TP_M2_RWAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N12
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\test_state.TP_M2_RWAIT~q  & ((\always1~2_combout ) # ((\test_state.TP_DONE~q  & !\LessThan2~4_combout )))) # (!\test_state.TP_M2_RWAIT~q  & (((\test_state.TP_DONE~q  & !\LessThan2~4_combout ))))

	.dataa(\test_state.TP_M2_RWAIT~q ),
	.datab(\always1~2_combout ),
	.datac(\test_state.TP_DONE~q ),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'h88F8;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N13
dffeas \test_state.TP_DONE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_DONE .is_wysiwyg = "true";
defparam \test_state.TP_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N14
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\test_state.TP_DONE~q  & !\LessThan2~4_combout )

	.dataa(\test_state.TP_DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LessThan2~4_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h00AA;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N6
cycloneive_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = (\Add0~4_combout  & ((\Selector9~0_combout ) # ((\Selector16~5_combout ) # (\Selector16~2_combout ))))

	.dataa(\Selector9~0_combout ),
	.datab(\Add0~4_combout ),
	.datac(\Selector16~5_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~2 .lut_mask = 16'hCCC8;
defparam \Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \test_counter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector23~2_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(test_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \test_counter[2] .is_wysiwyg = "true";
defparam \test_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N10
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (test_counter[4]) # ((test_counter[2] & ((test_counter[1]) # (test_counter[0]))))

	.dataa(test_counter[2]),
	.datab(test_counter[4]),
	.datac(test_counter[1]),
	.datad(test_counter[0]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hEEEC;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N20
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (test_counter[9]) # ((test_counter[7]) # (test_counter[8]))

	.dataa(gnd),
	.datab(test_counter[9]),
	.datac(test_counter[7]),
	.datad(test_counter[8]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFC;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N14
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\LessThan0~0_combout ) # ((\LessThan1~0_combout  & ((\LessThan0~1_combout ) # (test_counter[3]))))

	.dataa(\LessThan0~1_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(test_counter[3]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFC8;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N26
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\test_state.TP_IDLE~q  & ((\LessThan0~2_combout ) # ((!\LessThan2~0_combout ) # (!\LessThan1~1_combout ))))

	.dataa(\LessThan0~2_combout ),
	.datab(\LessThan1~1_combout ),
	.datac(\test_state.TP_IDLE~q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0B0F;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N0
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\LessThan2~4_combout  & \test_state.TP_DONE~q ))

	.dataa(gnd),
	.datab(\Selector1~0_combout ),
	.datac(\LessThan2~4_combout ),
	.datad(\test_state.TP_DONE~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFCCC;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N1
dffeas \test_state.TP_M1_WRITE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M1_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M1_WRITE .is_wysiwyg = "true";
defparam \test_state.TP_M1_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N0
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\test_state.TP_M1_WRITE~q ) # ((\test_state.TP_M1_WAIT~q  & !\always1~1_combout ))

	.dataa(gnd),
	.datab(\test_state.TP_M1_WRITE~q ),
	.datac(\test_state.TP_M1_WAIT~q ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hCCFC;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \test_state.TP_M1_WAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M1_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M1_WAIT .is_wysiwyg = "true";
defparam \test_state.TP_M1_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N0
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\test_state.TP_M1_WAIT~q  & \always1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test_state.TP_M1_WAIT~q ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF000;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N1
dffeas \test_state.TP_M1_READ (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M1_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M1_READ .is_wysiwyg = "true";
defparam \test_state.TP_M1_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N28
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\test_state.TP_M1_READ~q ) # ((\test_state.TP_M1_RWAIT~q  & !\always1~1_combout ))

	.dataa(\test_state.TP_M1_READ~q ),
	.datab(gnd),
	.datac(\test_state.TP_M1_RWAIT~q ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hAAFA;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N29
dffeas \test_state.TP_M1_RWAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M1_RWAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M1_RWAIT .is_wysiwyg = "true";
defparam \test_state.TP_M1_RWAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N10
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\test_state.TP_M1_RWAIT~q  & \always1~1_combout )

	.dataa(gnd),
	.datab(\test_state.TP_M1_RWAIT~q ),
	.datac(gnd),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hCC00;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N11
dffeas \test_state.TP_M2_WRITE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~0_combout ),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M2_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M2_WRITE .is_wysiwyg = "true";
defparam \test_state.TP_M2_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N22
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\test_state.TP_M2_WRITE~q ) # ((\test_state.TP_M2_WAIT~q  & !\always1~2_combout ))

	.dataa(gnd),
	.datab(\test_state.TP_M2_WRITE~q ),
	.datac(\test_state.TP_M2_WAIT~q ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hCCFC;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N23
dffeas \test_state.TP_M2_WAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M2_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M2_WAIT .is_wysiwyg = "true";
defparam \test_state.TP_M2_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N18
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\test_state.TP_M2_WAIT~q  & \always1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\test_state.TP_M2_WAIT~q ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hF000;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N19
dffeas \test_state.TP_M2_READ (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_state.TP_M2_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \test_state.TP_M2_READ .is_wysiwyg = "true";
defparam \test_state.TP_M2_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N10
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\test_state.TP_M2_WRITE~q ) # ((!\test_state.TP_M2_READ~q  & \m2_dmode~q ))

	.dataa(gnd),
	.datab(\test_state.TP_M2_READ~q ),
	.datac(\m2_dmode~q ),
	.datad(\test_state.TP_M2_WRITE~q ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hFF30;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N11
dffeas m2_dmode(
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(reset_sync[2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2_dmode~q ),
	.prn(vcc));
// synopsys translate_off
defparam m2_dmode.is_wysiwyg = "true";
defparam m2_dmode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N2
cycloneive_lcell_comb \master2_port|mode~1 (
// Equation(s):
// \master2_port|mode~1_combout  = (reset_sync[2] & \m2_dmode~q )

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\m2_dmode~q ),
	.cin(gnd),
	.combout(\master2_port|mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|mode~1 .lut_mask = 16'hCC00;
defparam \master2_port|mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N3
dffeas \master2_port|mode (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|mode~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master2_port|mode~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|mode .is_wysiwyg = "true";
defparam \master2_port|mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneive_lcell_comb \master2_port|Selector3~1 (
// Equation(s):
// \master2_port|Selector3~1_combout  = (\master2_port|Selector3~0_combout  & ((\master2_port|mode~q ) # ((\master2_port|state.WDATA~q  & !\master2_port|Equal3~0_combout )))) # (!\master2_port|Selector3~0_combout  & (((\master2_port|state.WDATA~q  & 
// !\master2_port|Equal3~0_combout ))))

	.dataa(\master2_port|Selector3~0_combout ),
	.datab(\master2_port|mode~q ),
	.datac(\master2_port|state.WDATA~q ),
	.datad(\master2_port|Equal3~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector3~1 .lut_mask = 16'h88F8;
defparam \master2_port|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N21
dffeas \master2_port|state.WDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.WDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.WDATA .is_wysiwyg = "true";
defparam \master2_port|state.WDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
cycloneive_lcell_comb \master2_port|Selector15~2 (
// Equation(s):
// \master2_port|Selector15~2_combout  = (\master2_port|prev_state.ADDR~q  & \master2_port|state.WDATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master2_port|prev_state.ADDR~q ),
	.datad(\master2_port|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_port|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~2 .lut_mask = 16'hF000;
defparam \master2_port|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N6
cycloneive_lcell_comb \master2_port|Add2~0 (
// Equation(s):
// \master2_port|Add2~0_combout  = \master2_port|timeout [0] $ (VCC)
// \master2_port|Add2~1  = CARRY(\master2_port|timeout [0])

	.dataa(gnd),
	.datab(\master2_port|timeout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master2_port|Add2~0_combout ),
	.cout(\master2_port|Add2~1 ));
// synopsys translate_off
defparam \master2_port|Add2~0 .lut_mask = 16'h33CC;
defparam \master2_port|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N24
cycloneive_lcell_comb \master2_port|Add2~23 (
// Equation(s):
// \master2_port|Add2~23_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~0_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [0])))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\master2_port|timeout [0]),
	.datad(\master2_port|Add2~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~23 .lut_mask = 16'hEC20;
defparam \master2_port|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N25
dffeas \master2_port|timeout[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[0] .is_wysiwyg = "true";
defparam \master2_port|timeout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N8
cycloneive_lcell_comb \master2_port|Add2~2 (
// Equation(s):
// \master2_port|Add2~2_combout  = (\master2_port|timeout [1] & (!\master2_port|Add2~1 )) # (!\master2_port|timeout [1] & ((\master2_port|Add2~1 ) # (GND)))
// \master2_port|Add2~3  = CARRY((!\master2_port|Add2~1 ) # (!\master2_port|timeout [1]))

	.dataa(gnd),
	.datab(\master2_port|timeout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~1 ),
	.combout(\master2_port|Add2~2_combout ),
	.cout(\master2_port|Add2~3 ));
// synopsys translate_off
defparam \master2_port|Add2~2 .lut_mask = 16'h3C3F;
defparam \master2_port|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N4
cycloneive_lcell_comb \master2_port|Add2~21 (
// Equation(s):
// \master2_port|Add2~21_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~2_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & ((\master2_port|timeout [1]))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\master2_port|Add2~2_combout ),
	.datac(\master2_port|timeout [1]),
	.datad(\master2_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~21 .lut_mask = 16'hCCA0;
defparam \master2_port|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N5
dffeas \master2_port|timeout[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[1] .is_wysiwyg = "true";
defparam \master2_port|timeout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N10
cycloneive_lcell_comb \master2_port|Add2~4 (
// Equation(s):
// \master2_port|Add2~4_combout  = (\master2_port|timeout [2] & (\master2_port|Add2~3  $ (GND))) # (!\master2_port|timeout [2] & (!\master2_port|Add2~3  & VCC))
// \master2_port|Add2~5  = CARRY((\master2_port|timeout [2] & !\master2_port|Add2~3 ))

	.dataa(gnd),
	.datab(\master2_port|timeout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~3 ),
	.combout(\master2_port|Add2~4_combout ),
	.cout(\master2_port|Add2~5 ));
// synopsys translate_off
defparam \master2_port|Add2~4 .lut_mask = 16'hC30C;
defparam \master2_port|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N28
cycloneive_lcell_comb \master2_port|Add2~22 (
// Equation(s):
// \master2_port|Add2~22_combout  = (\master2_port|state.WAIT~q  & (\master2_port|Add2~4_combout )) # (!\master2_port|state.WAIT~q  & (((\master2_port|timeout [2] & \master2_port|state.IDLE~q ))))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|Add2~4_combout ),
	.datac(\master2_port|timeout [2]),
	.datad(\master2_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~22 .lut_mask = 16'hD888;
defparam \master2_port|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N29
dffeas \master2_port|timeout[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[2] .is_wysiwyg = "true";
defparam \master2_port|timeout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N12
cycloneive_lcell_comb \master2_port|Add2~6 (
// Equation(s):
// \master2_port|Add2~6_combout  = (\master2_port|timeout [3] & (!\master2_port|Add2~5 )) # (!\master2_port|timeout [3] & ((\master2_port|Add2~5 ) # (GND)))
// \master2_port|Add2~7  = CARRY((!\master2_port|Add2~5 ) # (!\master2_port|timeout [3]))

	.dataa(gnd),
	.datab(\master2_port|timeout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~5 ),
	.combout(\master2_port|Add2~6_combout ),
	.cout(\master2_port|Add2~7 ));
// synopsys translate_off
defparam \master2_port|Add2~6 .lut_mask = 16'h3C3F;
defparam \master2_port|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N2
cycloneive_lcell_comb \master2_port|Add2~20 (
// Equation(s):
// \master2_port|Add2~20_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~6_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & ((\master2_port|timeout [3]))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\master2_port|Add2~6_combout ),
	.datac(\master2_port|timeout [3]),
	.datad(\master2_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~20 .lut_mask = 16'hCCA0;
defparam \master2_port|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N3
dffeas \master2_port|timeout[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[3] .is_wysiwyg = "true";
defparam \master2_port|timeout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N28
cycloneive_lcell_comb \master2_port|Equal0~1 (
// Equation(s):
// \master2_port|Equal0~1_combout  = ((\master2_port|timeout [3]) # ((\master2_port|timeout [1]) # (!\master2_port|timeout [2]))) # (!\master2_port|timeout [0])

	.dataa(\master2_port|timeout [0]),
	.datab(\master2_port|timeout [3]),
	.datac(\master2_port|timeout [1]),
	.datad(\master2_port|timeout [2]),
	.cin(gnd),
	.combout(\master2_port|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal0~1 .lut_mask = 16'hFDFF;
defparam \master2_port|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N14
cycloneive_lcell_comb \master2_port|Add2~8 (
// Equation(s):
// \master2_port|Add2~8_combout  = (\master2_port|timeout [4] & (\master2_port|Add2~7  $ (GND))) # (!\master2_port|timeout [4] & (!\master2_port|Add2~7  & VCC))
// \master2_port|Add2~9  = CARRY((\master2_port|timeout [4] & !\master2_port|Add2~7 ))

	.dataa(gnd),
	.datab(\master2_port|timeout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~7 ),
	.combout(\master2_port|Add2~8_combout ),
	.cout(\master2_port|Add2~9 ));
// synopsys translate_off
defparam \master2_port|Add2~8 .lut_mask = 16'hC30C;
defparam \master2_port|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N0
cycloneive_lcell_comb \master2_port|Add2~19 (
// Equation(s):
// \master2_port|Add2~19_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~8_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & ((\master2_port|timeout [4]))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\master2_port|Add2~8_combout ),
	.datac(\master2_port|timeout [4]),
	.datad(\master2_port|state.WAIT~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~19 .lut_mask = 16'hCCA0;
defparam \master2_port|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N1
dffeas \master2_port|timeout[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[4] .is_wysiwyg = "true";
defparam \master2_port|timeout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N16
cycloneive_lcell_comb \master2_port|Add2~10 (
// Equation(s):
// \master2_port|Add2~10_combout  = (\master2_port|timeout [5] & (!\master2_port|Add2~9 )) # (!\master2_port|timeout [5] & ((\master2_port|Add2~9 ) # (GND)))
// \master2_port|Add2~11  = CARRY((!\master2_port|Add2~9 ) # (!\master2_port|timeout [5]))

	.dataa(\master2_port|timeout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~9 ),
	.combout(\master2_port|Add2~10_combout ),
	.cout(\master2_port|Add2~11 ));
// synopsys translate_off
defparam \master2_port|Add2~10 .lut_mask = 16'h5A5F;
defparam \master2_port|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N22
cycloneive_lcell_comb \master2_port|Add2~18 (
// Equation(s):
// \master2_port|Add2~18_combout  = (\master2_port|state.WAIT~q  & (((\master2_port|Add2~10_combout )))) # (!\master2_port|state.WAIT~q  & (\master2_port|state.IDLE~q  & (\master2_port|timeout [5])))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\master2_port|timeout [5]),
	.datad(\master2_port|Add2~10_combout ),
	.cin(gnd),
	.combout(\master2_port|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~18 .lut_mask = 16'hEC20;
defparam \master2_port|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N23
dffeas \master2_port|timeout[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[5] .is_wysiwyg = "true";
defparam \master2_port|timeout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N18
cycloneive_lcell_comb \master2_port|Add2~12 (
// Equation(s):
// \master2_port|Add2~12_combout  = (\master2_port|timeout [6] & (\master2_port|Add2~11  $ (GND))) # (!\master2_port|timeout [6] & (!\master2_port|Add2~11  & VCC))
// \master2_port|Add2~13  = CARRY((\master2_port|timeout [6] & !\master2_port|Add2~11 ))

	.dataa(\master2_port|timeout [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add2~11 ),
	.combout(\master2_port|Add2~12_combout ),
	.cout(\master2_port|Add2~13 ));
// synopsys translate_off
defparam \master2_port|Add2~12 .lut_mask = 16'hA50A;
defparam \master2_port|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N30
cycloneive_lcell_comb \master2_port|Add2~17 (
// Equation(s):
// \master2_port|Add2~17_combout  = (\master2_port|state.WAIT~q  & (\master2_port|Add2~12_combout )) # (!\master2_port|state.WAIT~q  & (((\master2_port|timeout [6] & \master2_port|state.IDLE~q ))))

	.dataa(\master2_port|Add2~12_combout ),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\master2_port|timeout [6]),
	.datad(\master2_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~17 .lut_mask = 16'hB888;
defparam \master2_port|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y8_N31
dffeas \master2_port|timeout[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[6] .is_wysiwyg = "true";
defparam \master2_port|timeout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N20
cycloneive_lcell_comb \master2_port|Add2~14 (
// Equation(s):
// \master2_port|Add2~14_combout  = \master2_port|Add2~13  $ (\master2_port|timeout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master2_port|timeout [7]),
	.cin(\master2_port|Add2~13 ),
	.combout(\master2_port|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~14 .lut_mask = 16'h0FF0;
defparam \master2_port|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N14
cycloneive_lcell_comb \master2_port|Add2~16 (
// Equation(s):
// \master2_port|Add2~16_combout  = (\master2_port|state.WAIT~q  & (\master2_port|Add2~14_combout )) # (!\master2_port|state.WAIT~q  & (((\master2_port|timeout [7] & \master2_port|state.IDLE~q ))))

	.dataa(\master2_port|state.WAIT~q ),
	.datab(\master2_port|Add2~14_combout ),
	.datac(\master2_port|timeout [7]),
	.datad(\master2_port|state.IDLE~q ),
	.cin(gnd),
	.combout(\master2_port|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add2~16 .lut_mask = 16'hD888;
defparam \master2_port|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N15
dffeas \master2_port|timeout[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|timeout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|timeout[7] .is_wysiwyg = "true";
defparam \master2_port|timeout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N26
cycloneive_lcell_comb \master2_port|Equal0~0 (
// Equation(s):
// \master2_port|Equal0~0_combout  = (\master2_port|timeout [6]) # ((\master2_port|timeout [4]) # ((\master2_port|timeout [5]) # (\master2_port|timeout [7])))

	.dataa(\master2_port|timeout [6]),
	.datab(\master2_port|timeout [4]),
	.datac(\master2_port|timeout [5]),
	.datad(\master2_port|timeout [7]),
	.cin(gnd),
	.combout(\master2_port|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal0~0 .lut_mask = 16'hFFFE;
defparam \master2_port|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N18
cycloneive_lcell_comb \master2_port|Selector6~0 (
// Equation(s):
// \master2_port|Selector6~0_combout  = (\master2_port|state.WAIT~q  & (!\bus_inst|decoder|ack~0_combout  & ((\master2_port|Equal0~1_combout ) # (\master2_port|Equal0~0_combout ))))

	.dataa(\master2_port|Equal0~1_combout ),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\master2_port|Equal0~0_combout ),
	.datad(\bus_inst|decoder|ack~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector6~0 .lut_mask = 16'h00C8;
defparam \master2_port|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N20
cycloneive_lcell_comb \master2_port|Selector6~1 (
// Equation(s):
// \master2_port|Selector6~1_combout  = (\master2_port|Selector6~0_combout ) # ((\master2_port|state.SADDR~q  & (!\master2_port|counter [2] & \master2_port|Equal1~1_combout )))

	.dataa(\master2_port|state.SADDR~q ),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|Equal1~1_combout ),
	.datad(\master2_port|Selector6~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector6~1 .lut_mask = 16'hFF20;
defparam \master2_port|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N21
dffeas \master2_port|state.WAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.WAIT .is_wysiwyg = "true";
defparam \master2_port|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N14
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit2~2 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit2~2_combout  = (\bus_inst|bus_arbiter|msplit2~q  & (((\slave3_inst|sp|state.SPLIT~q ) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )) # (!\bus_inst|bus_arbiter|state.M2~q )))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|msplit2~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2~2 .lut_mask = 16'hC4CC;
defparam \bus_inst|bus_arbiter|msplit2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N22
cycloneive_lcell_comb \bus_inst|bus_arbiter|msplit2~3 (
// Equation(s):
// \bus_inst|bus_arbiter|msplit2~3_combout  = (\bus_inst|bus_arbiter|msplit2~2_combout ) # ((\bus_inst|bus_arbiter|state.M2~q  & (\slave3_inst|sp|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.NONE~q )))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|msplit2~2_combout ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|msplit2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2~3 .lut_mask = 16'hCCEC;
defparam \bus_inst|bus_arbiter|msplit2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \bus_inst|bus_arbiter|msplit2 (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|msplit2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|msplit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|msplit2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|msplit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N26
cycloneive_lcell_comb \master2_port|Selector7~0 (
// Equation(s):
// \master2_port|Selector7~0_combout  = (\bus_inst|bus_arbiter|msplit2~q  & ((\master2_port|state.RDATA~q ) # ((\master2_port|state.SPLIT~q )))) # (!\bus_inst|bus_arbiter|msplit2~q  & (((\master2_port|state.SPLIT~q  & !\bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\master2_port|state.RDATA~q ),
	.datab(\bus_inst|bus_arbiter|msplit2~q ),
	.datac(\master2_port|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|state.M2~q ),
	.cin(gnd),
	.combout(\master2_port|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector7~0 .lut_mask = 16'hC8F8;
defparam \master2_port|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N27
dffeas \master2_port|state.SPLIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.SPLIT .is_wysiwyg = "true";
defparam \master2_port|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N8
cycloneive_lcell_comb \master2_port|WideOr8~0 (
// Equation(s):
// \master2_port|WideOr8~0_combout  = (\master2_port|state.WAIT~q ) # ((\master2_port|state.SPLIT~q ) # (\master2_port|state.REQ~q ))

	.dataa(gnd),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\master2_port|state.SPLIT~q ),
	.datad(\master2_port|state.REQ~q ),
	.cin(gnd),
	.combout(\master2_port|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|WideOr8~0 .lut_mask = 16'hFFFC;
defparam \master2_port|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \master2_port|Selector10~0 (
// Equation(s):
// \master2_port|Selector10~0_combout  = (\master2_port|Selector15~2_combout ) # ((\master2_port|WideOr8~0_combout ) # ((!\bus_inst|rctrl_mux|Mux0~1_combout  & \master2_port|state.RDATA~q )))

	.dataa(\master2_port|Selector15~2_combout ),
	.datab(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.datac(\master2_port|WideOr8~0_combout ),
	.datad(\master2_port|state.RDATA~q ),
	.cin(gnd),
	.combout(\master2_port|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector10~0 .lut_mask = 16'hFBFA;
defparam \master2_port|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \master2_port|Selector11~0 (
// Equation(s):
// \master2_port|Selector11~0_combout  = (\master2_port|Selector10~1_combout  & ((\master2_port|Add1~8_combout ) # ((\master2_port|counter [4] & \master2_port|Selector10~0_combout )))) # (!\master2_port|Selector10~1_combout  & (((\master2_port|counter [4] & 
// \master2_port|Selector10~0_combout ))))

	.dataa(\master2_port|Selector10~1_combout ),
	.datab(\master2_port|Add1~8_combout ),
	.datac(\master2_port|counter [4]),
	.datad(\master2_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector11~0 .lut_mask = 16'hF888;
defparam \master2_port|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \master2_port|counter[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[4] .is_wysiwyg = "true";
defparam \master2_port|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \master2_port|Add1~10 (
// Equation(s):
// \master2_port|Add1~10_combout  = (\master2_port|counter [5] & (!\master2_port|Add1~9 )) # (!\master2_port|counter [5] & ((\master2_port|Add1~9 ) # (GND)))
// \master2_port|Add1~11  = CARRY((!\master2_port|Add1~9 ) # (!\master2_port|counter [5]))

	.dataa(gnd),
	.datab(\master2_port|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~9 ),
	.combout(\master2_port|Add1~10_combout ),
	.cout(\master2_port|Add1~11 ));
// synopsys translate_off
defparam \master2_port|Add1~10 .lut_mask = 16'h3C3F;
defparam \master2_port|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \master2_port|Selector10~2 (
// Equation(s):
// \master2_port|Selector10~2_combout  = (\master2_port|Add1~10_combout  & ((\master2_port|Selector10~1_combout ) # ((\master2_port|Selector10~0_combout  & \master2_port|counter [5])))) # (!\master2_port|Add1~10_combout  & (\master2_port|Selector10~0_combout 
//  & (\master2_port|counter [5])))

	.dataa(\master2_port|Add1~10_combout ),
	.datab(\master2_port|Selector10~0_combout ),
	.datac(\master2_port|counter [5]),
	.datad(\master2_port|Selector10~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector10~2 .lut_mask = 16'hEAC0;
defparam \master2_port|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \master2_port|counter[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[5] .is_wysiwyg = "true";
defparam \master2_port|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \master2_port|Equal1~0 (
// Equation(s):
// \master2_port|Equal1~0_combout  = (!\master2_port|counter [4] & (!\master2_port|counter [5] & (\master2_port|counter [0] & \master2_port|counter [1])))

	.dataa(\master2_port|counter [4]),
	.datab(\master2_port|counter [5]),
	.datac(\master2_port|counter [0]),
	.datad(\master2_port|counter [1]),
	.cin(gnd),
	.combout(\master2_port|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal1~0 .lut_mask = 16'h1000;
defparam \master2_port|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \master2_port|Add1~12 (
// Equation(s):
// \master2_port|Add1~12_combout  = (\master2_port|counter [6] & (\master2_port|Add1~11  $ (GND))) # (!\master2_port|counter [6] & (!\master2_port|Add1~11  & VCC))
// \master2_port|Add1~13  = CARRY((\master2_port|counter [6] & !\master2_port|Add1~11 ))

	.dataa(gnd),
	.datab(\master2_port|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~11 ),
	.combout(\master2_port|Add1~12_combout ),
	.cout(\master2_port|Add1~13 ));
// synopsys translate_off
defparam \master2_port|Add1~12 .lut_mask = 16'hC30C;
defparam \master2_port|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \master2_port|Add1~14 (
// Equation(s):
// \master2_port|Add1~14_combout  = \master2_port|counter [7] $ (\master2_port|Add1~13 )

	.dataa(\master2_port|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master2_port|Add1~13 ),
	.combout(\master2_port|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Add1~14 .lut_mask = 16'h5A5A;
defparam \master2_port|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \master2_port|Selector8~0 (
// Equation(s):
// \master2_port|Selector8~0_combout  = (\master2_port|Add1~14_combout  & ((\master2_port|Selector10~1_combout ) # ((\master2_port|Selector10~0_combout  & \master2_port|counter [7])))) # (!\master2_port|Add1~14_combout  & (\master2_port|Selector10~0_combout  
// & (\master2_port|counter [7])))

	.dataa(\master2_port|Add1~14_combout ),
	.datab(\master2_port|Selector10~0_combout ),
	.datac(\master2_port|counter [7]),
	.datad(\master2_port|Selector10~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector8~0 .lut_mask = 16'hEAC0;
defparam \master2_port|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \master2_port|counter[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[7] .is_wysiwyg = "true";
defparam \master2_port|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \master2_port|Equal1~2 (
// Equation(s):
// \master2_port|Equal1~2_combout  = (\master2_port|Equal1~0_combout  & (!\master2_port|counter [7] & !\master2_port|counter [6]))

	.dataa(gnd),
	.datab(\master2_port|Equal1~0_combout ),
	.datac(\master2_port|counter [7]),
	.datad(\master2_port|counter [6]),
	.cin(gnd),
	.combout(\master2_port|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal1~2 .lut_mask = 16'h000C;
defparam \master2_port|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N14
cycloneive_lcell_comb \master2_port|Selector1~0 (
// Equation(s):
// \master2_port|Selector1~0_combout  = (\master2_port|state.ADDR~q  & ((\master2_port|counter [2]) # ((!\master2_port|counter [3]) # (!\master2_port|Equal1~2_combout ))))

	.dataa(\master2_port|state.ADDR~q ),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|Equal1~2_combout ),
	.datad(\master2_port|counter [3]),
	.cin(gnd),
	.combout(\master2_port|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector1~0 .lut_mask = 16'h8AAA;
defparam \master2_port|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N14
cycloneive_lcell_comb \master2_port|Selector1~1 (
// Equation(s):
// \master2_port|Selector1~1_combout  = (\master2_port|Selector1~0_combout ) # ((\master2_port|state.WAIT~q  & \bus_inst|decoder|ack~0_combout ))

	.dataa(\master2_port|Selector1~0_combout ),
	.datab(\master2_port|state.WAIT~q ),
	.datac(gnd),
	.datad(\bus_inst|decoder|ack~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector1~1 .lut_mask = 16'hEEAA;
defparam \master2_port|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N15
dffeas \master2_port|state.ADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.ADDR .is_wysiwyg = "true";
defparam \master2_port|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \master2_port|Selector10~1 (
// Equation(s):
// \master2_port|Selector10~1_combout  = (\master2_port|state.ADDR~q ) # ((\master2_port|state.SADDR~q ) # ((\master2_port|Selector0~2_combout ) # (\master2_port|Selector16~1_combout )))

	.dataa(\master2_port|state.ADDR~q ),
	.datab(\master2_port|state.SADDR~q ),
	.datac(\master2_port|Selector0~2_combout ),
	.datad(\master2_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector10~1 .lut_mask = 16'hFFFE;
defparam \master2_port|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \master2_port|Selector9~0 (
// Equation(s):
// \master2_port|Selector9~0_combout  = (\master2_port|Selector10~1_combout  & ((\master2_port|Add1~12_combout ) # ((\master2_port|counter [6] & \master2_port|Selector10~0_combout )))) # (!\master2_port|Selector10~1_combout  & (((\master2_port|counter [6] & 
// \master2_port|Selector10~0_combout ))))

	.dataa(\master2_port|Selector10~1_combout ),
	.datab(\master2_port|Add1~12_combout ),
	.datac(\master2_port|counter [6]),
	.datad(\master2_port|Selector10~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector9~0 .lut_mask = 16'hF888;
defparam \master2_port|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \master2_port|counter[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[6] .is_wysiwyg = "true";
defparam \master2_port|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneive_lcell_comb \master2_port|Equal1~1 (
// Equation(s):
// \master2_port|Equal1~1_combout  = (!\master2_port|counter [3] & (!\master2_port|counter [6] & (!\master2_port|counter [7] & \master2_port|Equal1~0_combout )))

	.dataa(\master2_port|counter [3]),
	.datab(\master2_port|counter [6]),
	.datac(\master2_port|counter [7]),
	.datad(\master2_port|Equal1~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal1~1 .lut_mask = 16'h0100;
defparam \master2_port|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N28
cycloneive_lcell_comb \master2_port|Selector5~0 (
// Equation(s):
// \master2_port|Selector5~0_combout  = (\master2_port|state.SADDR~q  & ((\master2_port|counter [2]) # (!\master2_port|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|Equal1~1_combout ),
	.datad(\master2_port|state.SADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector5~0 .lut_mask = 16'hCF00;
defparam \master2_port|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N6
cycloneive_lcell_comb \master2_port|Selector5~1 (
// Equation(s):
// \master2_port|Selector5~1_combout  = (\master2_port|Selector5~0_combout ) # ((\bus_inst|bus_arbiter|state.M2~q  & \master2_port|state.REQ~q ))

	.dataa(gnd),
	.datab(\master2_port|Selector5~0_combout ),
	.datac(\bus_inst|bus_arbiter|state.M2~q ),
	.datad(\master2_port|state.REQ~q ),
	.cin(gnd),
	.combout(\master2_port|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector5~1 .lut_mask = 16'hFCCC;
defparam \master2_port|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N7
dffeas \master2_port|state.SADDR (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.SADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.SADDR .is_wysiwyg = "true";
defparam \master2_port|state.SADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \master2_port|Selector15~3 (
// Equation(s):
// \master2_port|Selector15~3_combout  = (\master2_port|state.RDATA~q  & !\bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(gnd),
	.datab(\master2_port|state.RDATA~q ),
	.datac(gnd),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~3 .lut_mask = 16'h00CC;
defparam \master2_port|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \master2_port|Selector12~0 (
// Equation(s):
// \master2_port|Selector12~0_combout  = (\master2_port|counter [3] & ((\master2_port|WideOr8~0_combout ) # ((\master2_port|Selector15~2_combout ) # (\master2_port|Selector15~3_combout ))))

	.dataa(\master2_port|counter [3]),
	.datab(\master2_port|WideOr8~0_combout ),
	.datac(\master2_port|Selector15~2_combout ),
	.datad(\master2_port|Selector15~3_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~0 .lut_mask = 16'hAAA8;
defparam \master2_port|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneive_lcell_comb \master2_port|Selector12~1 (
// Equation(s):
// \master2_port|Selector12~1_combout  = (\master2_port|Selector1~0_combout ) # ((!\master2_port|Equal3~0_combout  & ((\master2_port|Selector0~2_combout ) # (\master2_port|Selector16~1_combout ))))

	.dataa(\master2_port|Equal3~0_combout ),
	.datab(\master2_port|Selector0~2_combout ),
	.datac(\master2_port|Selector1~0_combout ),
	.datad(\master2_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~1 .lut_mask = 16'hF5F4;
defparam \master2_port|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneive_lcell_comb \master2_port|Selector12~2 (
// Equation(s):
// \master2_port|Selector12~2_combout  = (\master2_port|Selector12~0_combout ) # ((\master2_port|Add1~6_combout  & ((\master2_port|state.SADDR~q ) # (\master2_port|Selector12~1_combout ))))

	.dataa(\master2_port|Add1~6_combout ),
	.datab(\master2_port|state.SADDR~q ),
	.datac(\master2_port|Selector12~0_combout ),
	.datad(\master2_port|Selector12~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector12~2 .lut_mask = 16'hFAF8;
defparam \master2_port|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \master2_port|counter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[3] .is_wysiwyg = "true";
defparam \master2_port|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N6
cycloneive_lcell_comb \master2_port|Selector3~0 (
// Equation(s):
// \master2_port|Selector3~0_combout  = (\master2_port|counter [3] & (!\master2_port|counter [2] & (\master2_port|Equal1~2_combout  & \master2_port|state.ADDR~q )))

	.dataa(\master2_port|counter [3]),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|Equal1~2_combout ),
	.datad(\master2_port|state.ADDR~q ),
	.cin(gnd),
	.combout(\master2_port|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector3~0 .lut_mask = 16'h2000;
defparam \master2_port|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N0
cycloneive_lcell_comb \master2_port|Selector2~0 (
// Equation(s):
// \master2_port|Selector2~0_combout  = (\master2_port|state.RDATA~q  & (((!\bus_inst|rctrl_mux|Mux0~1_combout ) # (!\master2_port|counter [2])) # (!\master2_port|Equal1~1_combout )))

	.dataa(\master2_port|state.RDATA~q ),
	.datab(\master2_port|Equal1~1_combout ),
	.datac(\master2_port|counter [2]),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector2~0 .lut_mask = 16'h2AAA;
defparam \master2_port|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N10
cycloneive_lcell_comb \master2_port|Selector2~1 (
// Equation(s):
// \master2_port|Selector2~1_combout  = (!\bus_inst|bus_arbiter|msplit2~q  & ((\master2_port|Selector2~0_combout ) # ((\bus_inst|bus_arbiter|state.M2~q  & \master2_port|state.SPLIT~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|msplit2~q ),
	.datac(\master2_port|state.SPLIT~q ),
	.datad(\master2_port|Selector2~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector2~1 .lut_mask = 16'h3320;
defparam \master2_port|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N28
cycloneive_lcell_comb \master2_port|Selector2~2 (
// Equation(s):
// \master2_port|Selector2~2_combout  = (\master2_port|Selector2~1_combout ) # ((\master2_port|Selector3~0_combout  & !\master2_port|mode~q ))

	.dataa(\master2_port|Selector3~0_combout ),
	.datab(\master2_port|mode~q ),
	.datac(gnd),
	.datad(\master2_port|Selector2~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector2~2 .lut_mask = 16'hFF22;
defparam \master2_port|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y8_N29
dffeas \master2_port|state.RDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.RDATA .is_wysiwyg = "true";
defparam \master2_port|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneive_lcell_comb \master2_port|Selector0~2 (
// Equation(s):
// \master2_port|Selector0~2_combout  = (\master2_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout )

	.dataa(gnd),
	.datab(\master2_port|state.RDATA~q ),
	.datac(gnd),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector0~2 .lut_mask = 16'hCC00;
defparam \master2_port|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \master2_port|Selector15~4 (
// Equation(s):
// \master2_port|Selector15~4_combout  = (\master2_port|counter [0] & ((\master2_port|WideOr8~0_combout ) # ((\master2_port|Selector15~2_combout ) # (\master2_port|Selector15~3_combout ))))

	.dataa(\master2_port|counter [0]),
	.datab(\master2_port|WideOr8~0_combout ),
	.datac(\master2_port|Selector15~2_combout ),
	.datad(\master2_port|Selector15~3_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~4 .lut_mask = 16'hAAA8;
defparam \master2_port|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N30
cycloneive_lcell_comb \master2_port|Selector15~6 (
// Equation(s):
// \master2_port|Selector15~6_combout  = (\master2_port|state.ADDR~q ) # ((\master2_port|state.SADDR~q ) # ((!\master2_port|prev_state.ADDR~q  & \master2_port|state.WDATA~q )))

	.dataa(\master2_port|state.ADDR~q ),
	.datab(\master2_port|prev_state.ADDR~q ),
	.datac(\master2_port|state.SADDR~q ),
	.datad(\master2_port|state.WDATA~q ),
	.cin(gnd),
	.combout(\master2_port|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~6 .lut_mask = 16'hFBFA;
defparam \master2_port|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \master2_port|Selector15~5 (
// Equation(s):
// \master2_port|Selector15~5_combout  = (\master2_port|Selector15~4_combout ) # ((\master2_port|Add1~0_combout  & ((\master2_port|Selector0~2_combout ) # (\master2_port|Selector15~6_combout ))))

	.dataa(\master2_port|Add1~0_combout ),
	.datab(\master2_port|Selector0~2_combout ),
	.datac(\master2_port|Selector15~4_combout ),
	.datad(\master2_port|Selector15~6_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector15~5 .lut_mask = 16'hFAF8;
defparam \master2_port|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \master2_port|counter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector15~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[0] .is_wysiwyg = "true";
defparam \master2_port|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \master2_port|Add1~2 (
// Equation(s):
// \master2_port|Add1~2_combout  = (\master2_port|counter [1] & (!\master2_port|Add1~1 )) # (!\master2_port|counter [1] & ((\master2_port|Add1~1 ) # (GND)))
// \master2_port|Add1~3  = CARRY((!\master2_port|Add1~1 ) # (!\master2_port|counter [1]))

	.dataa(\master2_port|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master2_port|Add1~1 ),
	.combout(\master2_port|Add1~2_combout ),
	.cout(\master2_port|Add1~3 ));
// synopsys translate_off
defparam \master2_port|Add1~2 .lut_mask = 16'h5A5F;
defparam \master2_port|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \master2_port|Selector14~2 (
// Equation(s):
// \master2_port|Selector14~2_combout  = (\master2_port|counter [1] & ((\master2_port|Selector15~2_combout ) # ((\master2_port|WideOr8~0_combout ) # (\master2_port|Selector15~3_combout ))))

	.dataa(\master2_port|Selector15~2_combout ),
	.datab(\master2_port|counter [1]),
	.datac(\master2_port|WideOr8~0_combout ),
	.datad(\master2_port|Selector15~3_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector14~2 .lut_mask = 16'hCCC8;
defparam \master2_port|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneive_lcell_comb \master2_port|Selector14~3 (
// Equation(s):
// \master2_port|Selector14~3_combout  = (\master2_port|Selector14~2_combout ) # ((\master2_port|Add1~2_combout  & ((\master2_port|Selector0~2_combout ) # (\master2_port|Selector15~6_combout ))))

	.dataa(\master2_port|Add1~2_combout ),
	.datab(\master2_port|Selector0~2_combout ),
	.datac(\master2_port|Selector14~2_combout ),
	.datad(\master2_port|Selector15~6_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector14~3 .lut_mask = 16'hFAF8;
defparam \master2_port|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N3
dffeas \master2_port|counter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[1] .is_wysiwyg = "true";
defparam \master2_port|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \master2_port|Selector13~0 (
// Equation(s):
// \master2_port|Selector13~0_combout  = (\master2_port|Selector5~0_combout ) # ((\master2_port|Selector0~2_combout ) # ((\master2_port|Selector1~0_combout ) # (\master2_port|Selector16~1_combout )))

	.dataa(\master2_port|Selector5~0_combout ),
	.datab(\master2_port|Selector0~2_combout ),
	.datac(\master2_port|Selector1~0_combout ),
	.datad(\master2_port|Selector16~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector13~0 .lut_mask = 16'hFFFE;
defparam \master2_port|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneive_lcell_comb \master2_port|Selector13~1 (
// Equation(s):
// \master2_port|Selector13~1_combout  = (\master2_port|Add1~4_combout  & ((\master2_port|Selector13~0_combout ) # ((\master2_port|Selector10~0_combout  & \master2_port|counter [2])))) # (!\master2_port|Add1~4_combout  & (\master2_port|Selector10~0_combout  
// & (\master2_port|counter [2])))

	.dataa(\master2_port|Add1~4_combout ),
	.datab(\master2_port|Selector10~0_combout ),
	.datac(\master2_port|counter [2]),
	.datad(\master2_port|Selector13~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector13~1 .lut_mask = 16'hEAC0;
defparam \master2_port|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \master2_port|counter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|counter[2] .is_wysiwyg = "true";
defparam \master2_port|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
cycloneive_lcell_comb \master2_port|Equal3~0 (
// Equation(s):
// \master2_port|Equal3~0_combout  = (\master2_port|counter [2] & \master2_port|Equal1~1_combout )

	.dataa(gnd),
	.datab(\master2_port|counter [2]),
	.datac(\master2_port|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master2_port|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Equal3~0 .lut_mask = 16'hC0C0;
defparam \master2_port|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N24
cycloneive_lcell_comb \master2_port|Selector0~1 (
// Equation(s):
// \master2_port|Selector0~1_combout  = (!\bus_inst|bus_arbiter|msplit2~q  & (\master2_port|state.RDATA~q  & \bus_inst|rctrl_mux|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\bus_inst|bus_arbiter|msplit2~q ),
	.datac(\master2_port|state.RDATA~q ),
	.datad(\bus_inst|rctrl_mux|Mux0~1_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector0~1 .lut_mask = 16'h3000;
defparam \master2_port|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N4
cycloneive_lcell_comb \master2_port|Selector0~0 (
// Equation(s):
// \master2_port|Selector0~0_combout  = (!\master2_port|Equal0~1_combout  & (\master2_port|state.WAIT~q  & (!\master2_port|Equal0~0_combout  & !\bus_inst|decoder|ack~0_combout )))

	.dataa(\master2_port|Equal0~1_combout ),
	.datab(\master2_port|state.WAIT~q ),
	.datac(\master2_port|Equal0~0_combout ),
	.datad(\bus_inst|decoder|ack~0_combout ),
	.cin(gnd),
	.combout(\master2_port|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|Selector0~0 .lut_mask = 16'h0004;
defparam \master2_port|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N16
cycloneive_lcell_comb \master2_port|state~13 (
// Equation(s):
// \master2_port|state~13_combout  = ((\master2_port|Selector0~0_combout ) # ((!\master2_port|state.IDLE~q  & !\m2_dvalid~q ))) # (!reset_sync[2])

	.dataa(\master2_port|state.IDLE~q ),
	.datab(reset_sync[2]),
	.datac(\master2_port|Selector0~0_combout ),
	.datad(\m2_dvalid~q ),
	.cin(gnd),
	.combout(\master2_port|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|state~13 .lut_mask = 16'hF3F7;
defparam \master2_port|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N12
cycloneive_lcell_comb \master2_port|state~14 (
// Equation(s):
// \master2_port|state~14_combout  = (!\master2_port|state~13_combout  & (((!\master2_port|Selector0~1_combout  & !\master2_port|state.WDATA~q )) # (!\master2_port|Equal3~0_combout )))

	.dataa(\master2_port|Equal3~0_combout ),
	.datab(\master2_port|Selector0~1_combout ),
	.datac(\master2_port|state.WDATA~q ),
	.datad(\master2_port|state~13_combout ),
	.cin(gnd),
	.combout(\master2_port|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \master2_port|state~14 .lut_mask = 16'h0057;
defparam \master2_port|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \master2_port|state.IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\master2_port|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master2_port|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master2_port|state.IDLE .is_wysiwyg = "true";
defparam \master2_port|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N2
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~7 (
// Equation(s):
// \bus_inst|bus_arbiter|state~7_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (\slave3_inst|sp|state.SPLIT~q  & ((!\bus_inst|bus_arbiter|split_owner.NONE~q )))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\master1_port|state.IDLE~q  & 
// ((\bus_inst|bus_arbiter|split_owner.NONE~q ) # (!\slave3_inst|sp|state.SPLIT~q ))))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\master1_port|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~7 .lut_mask = 16'h5098;
defparam \bus_inst|bus_arbiter|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~2_combout  = (\master2_port|state.IDLE~q  & (!\bus_inst|bus_arbiter|split_owner.SM1~q  & ((!\master1_port|state.IDLE~q ) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )))) # (!\master2_port|state.IDLE~q  & 
// (((!\master1_port|state.IDLE~q )) # (!\bus_inst|bus_arbiter|split_owner.SM2~q )))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\master1_port|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~2 .lut_mask = 16'h153F;
defparam \bus_inst|bus_arbiter|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N28
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector0~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector0~3_combout  = (\slave3_inst|sp|state.SPLIT~q  & ((\slave2_inst|sp|state.IDLE~q ) # ((\slave1_inst|sp|state.IDLE~q ) # (\bus_inst|bus_arbiter|Selector0~2_combout ))))

	.dataa(\slave2_inst|sp|state.IDLE~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|Selector0~2_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector0~3 .lut_mask = 16'hCCC8;
defparam \bus_inst|bus_arbiter|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N12
cycloneive_lcell_comb \bus_inst|bus_arbiter|always0~0 (
// Equation(s):
// \bus_inst|bus_arbiter|always0~0_combout  = (!\slave1_inst|sp|state.IDLE~q  & !\slave2_inst|sp|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always0~0 .lut_mask = 16'h000F;
defparam \bus_inst|bus_arbiter|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N22
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~3_combout  = (!\bus_inst|bus_arbiter|split_owner.SM2~q  & (((\slave3_inst|sp|state.IDLE~q ) # (!\bus_inst|bus_arbiter|always0~0_combout )) # (!\master2_port|state.IDLE~q )))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.datac(\slave3_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~3 .lut_mask = 16'h3133;
defparam \bus_inst|bus_arbiter|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N18
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~0_combout  = (!\bus_inst|bus_arbiter|split_owner.SM1~q  & (((\slave3_inst|sp|state.IDLE~q ) # (!\master1_port|state.IDLE~q )) # (!\bus_inst|bus_arbiter|always0~0_combout )))

	.dataa(\bus_inst|bus_arbiter|always0~0_combout ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\slave3_inst|sp|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~0 .lut_mask = 16'h00F7;
defparam \bus_inst|bus_arbiter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N16
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~6 (
// Equation(s):
// \bus_inst|bus_arbiter|state~6_combout  = (\bus_inst|bus_arbiter|Selector0~3_combout ) # ((\bus_inst|bus_arbiter|Selector2~3_combout  & \bus_inst|bus_arbiter|Selector2~0_combout ))

	.dataa(gnd),
	.datab(\bus_inst|bus_arbiter|Selector0~3_combout ),
	.datac(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.datad(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~6 .lut_mask = 16'hFCCC;
defparam \bus_inst|bus_arbiter|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N10
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~8 (
// Equation(s):
// \bus_inst|bus_arbiter|state~8_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (\bus_inst|bus_arbiter|state~7_combout )) # (!\bus_inst|bus_arbiter|state.M2~q  & ((\bus_inst|bus_arbiter|state.M1~q  & (!\bus_inst|bus_arbiter|state~7_combout )) # 
// (!\bus_inst|bus_arbiter|state.M1~q  & ((\bus_inst|bus_arbiter|state~6_combout )))))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|state~7_combout ),
	.datac(\bus_inst|bus_arbiter|state.M1~q ),
	.datad(\bus_inst|bus_arbiter|state~6_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~8 .lut_mask = 16'h9D98;
defparam \bus_inst|bus_arbiter|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N4
cycloneive_lcell_comb \bus_inst|bus_arbiter|state~9 (
// Equation(s):
// \bus_inst|bus_arbiter|state~9_combout  = (reset_sync[2] & (!\bus_inst|bus_arbiter|state~8_combout  & ((\master2_port|state.IDLE~q ) # (!\bus_inst|bus_arbiter|state.M2~q ))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|state.M2~q ),
	.datac(reset_sync[2]),
	.datad(\bus_inst|bus_arbiter|state~8_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state~9 .lut_mask = 16'h00B0;
defparam \bus_inst|bus_arbiter|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \bus_inst|bus_arbiter|state.IDLE (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.IDLE .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N6
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~4 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~4_combout  = (!\slave3_inst|sp|state.SPLIT~q  & !\bus_inst|bus_arbiter|state.IDLE~q )

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\bus_inst|bus_arbiter|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~4 .lut_mask = 16'h0303;
defparam \bus_inst|bus_arbiter|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N14
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~1 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~1_combout  = (\bus_inst|bus_arbiter|always0~0_combout  & (\slave3_inst|sp|state.SPLIT~q  & (!\bus_inst|bus_arbiter|state.IDLE~q  & \bus_inst|bus_arbiter|split_owner.SM1~q )))

	.dataa(\bus_inst|bus_arbiter|always0~0_combout ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\bus_inst|bus_arbiter|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~1 .lut_mask = 16'h0800;
defparam \bus_inst|bus_arbiter|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N28
cycloneive_lcell_comb \bus_inst|bus_arbiter|always2~1 (
// Equation(s):
// \bus_inst|bus_arbiter|always2~1_combout  = (\slave3_inst|sp|state.SPLIT~q  & !\bus_inst|bus_arbiter|split_owner.NONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.NONE~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|always2~1 .lut_mask = 16'h00F0;
defparam \bus_inst|bus_arbiter|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N0
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~2_combout  = (\master2_port|state.IDLE~q  & ((\bus_inst|bus_arbiter|Selector2~1_combout ) # ((\bus_inst|bus_arbiter|state.M2~q  & !\bus_inst|bus_arbiter|always2~1_combout ))))

	.dataa(\master2_port|state.IDLE~q ),
	.datab(\bus_inst|bus_arbiter|Selector2~1_combout ),
	.datac(\bus_inst|bus_arbiter|state.M2~q ),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~2 .lut_mask = 16'h88A8;
defparam \bus_inst|bus_arbiter|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N24
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector2~4 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector2~4_combout  = (\bus_inst|bus_arbiter|Selector2~2_combout ) # ((\bus_inst|bus_arbiter|Selector1~4_combout  & (!\bus_inst|bus_arbiter|Selector2~3_combout  & \bus_inst|bus_arbiter|Selector2~0_combout )))

	.dataa(\bus_inst|bus_arbiter|Selector1~4_combout ),
	.datab(\bus_inst|bus_arbiter|Selector2~2_combout ),
	.datac(\bus_inst|bus_arbiter|Selector2~3_combout ),
	.datad(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector2~4 .lut_mask = 16'hCECC;
defparam \bus_inst|bus_arbiter|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \bus_inst|bus_arbiter|state.M2 (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.M2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.M2 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.M2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N24
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~0 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~0_combout  = (\bus_inst|bus_arbiter|state.M2~q  & (((!\slave3_inst|sp|state.SPLIT~q  & \bus_inst|bus_arbiter|split_owner.SM2~q )))) # (!\bus_inst|bus_arbiter|state.M2~q  & (\bus_inst|bus_arbiter|split_grant~q ))

	.dataa(\bus_inst|bus_arbiter|state.M2~q ),
	.datab(\bus_inst|bus_arbiter|split_grant~q ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~0 .lut_mask = 16'h4E44;
defparam \bus_inst|bus_arbiter|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N20
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector6~1 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector6~1_combout  = (\bus_inst|bus_arbiter|state.M1~q  & (((!\slave3_inst|sp|state.SPLIT~q  & \bus_inst|bus_arbiter|split_owner.SM1~q )))) # (!\bus_inst|bus_arbiter|state.M1~q  & (\bus_inst|bus_arbiter|Selector6~0_combout ))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\bus_inst|bus_arbiter|Selector6~0_combout ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM1~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector6~1 .lut_mask = 16'h4E44;
defparam \bus_inst|bus_arbiter|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N21
dffeas \bus_inst|bus_arbiter|split_grant (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|split_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|split_grant .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|split_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector33~0 (
// Equation(s):
// \slave3_inst|sp|Selector33~0_combout  = (\slave3_inst|sp|state.SPLIT~q  & ((!\slave3_inst|sp|rcounter [0]))) # (!\slave3_inst|sp|state.SPLIT~q  & (!\slave3_inst|sp|state.WAIT~q  & \slave3_inst|sp|rcounter [0]))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector33~0 .lut_mask = 16'h1C1C;
defparam \slave3_inst|sp|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N23
dffeas \slave3_inst|sp|rcounter[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector32~0 (
// Equation(s):
// \slave3_inst|sp|Selector32~0_combout  = (\slave3_inst|sp|state.SPLIT~q  & (\slave3_inst|sp|rcounter [0] $ ((\slave3_inst|sp|rcounter [1])))) # (!\slave3_inst|sp|state.SPLIT~q  & (((\slave3_inst|sp|rcounter [1] & !\slave3_inst|sp|state.WAIT~q ))))

	.dataa(\slave3_inst|sp|rcounter [0]),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [1]),
	.datad(\slave3_inst|sp|state.WAIT~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector32~0 .lut_mask = 16'h4878;
defparam \slave3_inst|sp|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N9
dffeas \slave3_inst|sp|rcounter[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N14
cycloneive_lcell_comb \slave3_inst|sp|Selector31~0 (
// Equation(s):
// \slave3_inst|sp|Selector31~0_combout  = (\slave3_inst|sp|state.SPLIT~q  & (\slave3_inst|sp|rcounter [2] $ (((\slave3_inst|sp|rcounter [0] & \slave3_inst|sp|rcounter [1])))))

	.dataa(\slave3_inst|sp|rcounter [0]),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [1]),
	.datad(\slave3_inst|sp|rcounter [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector31~0 .lut_mask = 16'h4C80;
defparam \slave3_inst|sp|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector31~1 (
// Equation(s):
// \slave3_inst|sp|Selector31~1_combout  = (\slave3_inst|sp|Selector31~0_combout ) # ((!\slave3_inst|sp|state.WAIT~q  & (\slave3_inst|sp|rcounter [2] & !\slave3_inst|sp|state.SPLIT~q )))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|Selector31~0_combout ),
	.datac(\slave3_inst|sp|rcounter [2]),
	.datad(\slave3_inst|sp|state.SPLIT~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector31~1 .lut_mask = 16'hCCDC;
defparam \slave3_inst|sp|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N21
dffeas \slave3_inst|sp|rcounter[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N26
cycloneive_lcell_comb \slave3_inst|sp|Add1~0 (
// Equation(s):
// \slave3_inst|sp|Add1~0_combout  = \slave3_inst|sp|rcounter [3] $ (((\slave3_inst|sp|rcounter [0] & (\slave3_inst|sp|rcounter [1] & \slave3_inst|sp|rcounter [2]))))

	.dataa(\slave3_inst|sp|rcounter [0]),
	.datab(\slave3_inst|sp|rcounter [3]),
	.datac(\slave3_inst|sp|rcounter [1]),
	.datad(\slave3_inst|sp|rcounter [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Add1~0 .lut_mask = 16'h6CCC;
defparam \slave3_inst|sp|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector30~0 (
// Equation(s):
// \slave3_inst|sp|Selector30~0_combout  = (\slave3_inst|sp|state.SPLIT~q  & (((\slave3_inst|sp|Add1~0_combout )))) # (!\slave3_inst|sp|state.SPLIT~q  & (!\slave3_inst|sp|state.WAIT~q  & (\slave3_inst|sp|rcounter [3])))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|rcounter [3]),
	.datad(\slave3_inst|sp|Add1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector30~0 .lut_mask = 16'hDC10;
defparam \slave3_inst|sp|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N5
dffeas \slave3_inst|sp|rcounter[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|rcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|rcounter[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|rcounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector6~0 (
// Equation(s):
// \slave3_inst|sp|Selector6~0_combout  = (!\slave3_inst|sp|rcounter [0] & (!\slave3_inst|sp|rcounter [3] & (!\slave3_inst|sp|rcounter [1] & \slave3_inst|sp|rcounter [2])))

	.dataa(\slave3_inst|sp|rcounter [0]),
	.datab(\slave3_inst|sp|rcounter [3]),
	.datac(\slave3_inst|sp|rcounter [1]),
	.datad(\slave3_inst|sp|rcounter [2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector6~0 .lut_mask = 16'h0100;
defparam \slave3_inst|sp|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector6~1 (
// Equation(s):
// \slave3_inst|sp|Selector6~1_combout  = (\bus_inst|bus_arbiter|split_grant~q  & (\slave3_inst|sp|state.SPLIT~q  & ((\slave3_inst|sp|Selector6~0_combout )))) # (!\bus_inst|bus_arbiter|split_grant~q  & ((\slave3_inst|sp|state.WAIT~q ) # 
// ((\slave3_inst|sp|state.SPLIT~q  & \slave3_inst|sp|Selector6~0_combout ))))

	.dataa(\bus_inst|bus_arbiter|split_grant~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|state.WAIT~q ),
	.datad(\slave3_inst|sp|Selector6~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector6~1 .lut_mask = 16'hDC50;
defparam \slave3_inst|sp|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N31
dffeas \slave3_inst|sp|state.WAIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.WAIT .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector2~0 (
// Equation(s):
// \slave3_inst|sp|Selector2~0_combout  = (\slave3_inst|sp|state.WAIT~q  & ((\bus_inst|bus_arbiter|split_grant~q ) # ((!\slave3_inst|sp|Equal1~2_combout  & \slave3_inst|sp|state.RDATA~q )))) # (!\slave3_inst|sp|state.WAIT~q  & 
// (!\slave3_inst|sp|Equal1~2_combout  & (\slave3_inst|sp|state.RDATA~q )))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|Equal1~2_combout ),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\bus_inst|bus_arbiter|split_grant~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector2~0 .lut_mask = 16'hBA30;
defparam \slave3_inst|sp|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \slave3_inst|sp|state.RDATA (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.RDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.RDATA .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.RDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector8~6 (
// Equation(s):
// \slave3_inst|sp|Selector8~6_combout  = (\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q )

	.dataa(\slave3_inst|sp|state.ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|state.IDLE~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~6 .lut_mask = 16'hAAFF;
defparam \slave3_inst|sp|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N26
cycloneive_lcell_comb \slave3_inst|sp|Selector8~9 (
// Equation(s):
// \slave3_inst|sp|Selector8~9_combout  = (\slave3_inst|sp|state.RDATA~q  & ((\slave3_inst|sp|Equal2~0_combout ) # ((\slave3_inst|sp|Selector8~6_combout  & \bus_inst|decoder|mvalid_decoder|out3~0_combout )))) # (!\slave3_inst|sp|state.RDATA~q  & 
// (\slave3_inst|sp|Selector8~6_combout  & (\bus_inst|decoder|mvalid_decoder|out3~0_combout )))

	.dataa(\slave3_inst|sp|state.RDATA~q ),
	.datab(\slave3_inst|sp|Selector8~6_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~9 .lut_mask = 16'hEAC0;
defparam \slave3_inst|sp|Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector8~10 (
// Equation(s):
// \slave3_inst|sp|Selector8~10_combout  = (\slave3_inst|sp|WideOr4~combout ) # ((!\bus_inst|decoder|mvalid_decoder|out3~0_combout  & ((\slave3_inst|sp|state.ADDR~q ) # (!\slave3_inst|sp|state.IDLE~q ))))

	.dataa(\slave3_inst|sp|state.ADDR~q ),
	.datab(\slave3_inst|sp|state.IDLE~q ),
	.datac(\bus_inst|decoder|mvalid_decoder|out3~0_combout ),
	.datad(\slave3_inst|sp|WideOr4~combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~10 .lut_mask = 16'hFF0B;
defparam \slave3_inst|sp|Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector8~7 (
// Equation(s):
// \slave3_inst|sp|Selector8~7_combout  = (\slave3_inst|sp|counter [6] & ((\slave3_inst|sp|Selector13~1_combout ) # (\slave3_inst|sp|Selector8~10_combout )))

	.dataa(gnd),
	.datab(\slave3_inst|sp|Selector13~1_combout ),
	.datac(\slave3_inst|sp|counter [6]),
	.datad(\slave3_inst|sp|Selector8~10_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~7 .lut_mask = 16'hF0C0;
defparam \slave3_inst|sp|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector8~8 (
// Equation(s):
// \slave3_inst|sp|Selector8~8_combout  = (\slave3_inst|sp|Selector8~7_combout ) # ((\slave3_inst|sp|Add0~12_combout  & ((\slave3_inst|sp|Selector8~9_combout ) # (\slave3_inst|sp|Selector13~0_combout ))))

	.dataa(\slave3_inst|sp|Selector8~9_combout ),
	.datab(\slave3_inst|sp|Add0~12_combout ),
	.datac(\slave3_inst|sp|Selector13~0_combout ),
	.datad(\slave3_inst|sp|Selector8~7_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector8~8 .lut_mask = 16'hFFC8;
defparam \slave3_inst|sp|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N23
dffeas \slave3_inst|sp|counter[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|counter[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N20
cycloneive_lcell_comb \slave3_inst|sp|Equal2~0 (
// Equation(s):
// \slave3_inst|sp|Equal2~0_combout  = (!\slave3_inst|sp|counter [6] & (!\slave3_inst|sp|counter [5] & (!\slave3_inst|sp|counter [4] & !\slave3_inst|sp|counter [7])))

	.dataa(\slave3_inst|sp|counter [6]),
	.datab(\slave3_inst|sp|counter [5]),
	.datac(\slave3_inst|sp|counter [4]),
	.datad(\slave3_inst|sp|counter [7]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal2~0 .lut_mask = 16'h0001;
defparam \slave3_inst|sp|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
cycloneive_lcell_comb \slave3_inst|sp|Equal2~2 (
// Equation(s):
// \slave3_inst|sp|Equal2~2_combout  = (\slave3_inst|sp|counter [0] & (\slave3_inst|sp|counter [1] & !\slave3_inst|sp|counter [2]))

	.dataa(\slave3_inst|sp|counter [0]),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal2~2 .lut_mask = 16'h0808;
defparam \slave3_inst|sp|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector3~0 (
// Equation(s):
// \slave3_inst|sp|Selector3~0_combout  = (\slave3_inst|sp|Equal2~0_combout  & (\slave3_inst|sp|state.ADDR~q  & (\slave3_inst|sp|counter [3] & \slave3_inst|sp|Equal2~2_combout )))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|state.ADDR~q ),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(\slave3_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector3~0 .lut_mask = 16'h8000;
defparam \slave3_inst|sp|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector5~0 (
// Equation(s):
// \slave3_inst|sp|Selector5~0_combout  = (\slave3_inst|sp|Selector3~0_combout  & (((\slave3_inst|sp|Equal3~1_combout  & \slave3_inst|sp|state.WDATA~q )) # (!\slave3_inst|sp|mode~q ))) # (!\slave3_inst|sp|Selector3~0_combout  & 
// (\slave3_inst|sp|Equal3~1_combout  & (\slave3_inst|sp|state.WDATA~q )))

	.dataa(\slave3_inst|sp|Selector3~0_combout ),
	.datab(\slave3_inst|sp|Equal3~1_combout ),
	.datac(\slave3_inst|sp|state.WDATA~q ),
	.datad(\slave3_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector5~0 .lut_mask = 16'hC0EA;
defparam \slave3_inst|sp|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N23
dffeas \slave3_inst|sp|state.SREADY (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.SREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.SREADY .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.SREADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N16
cycloneive_lcell_comb \slave3_inst|sp|Selector4~0 (
// Equation(s):
// \slave3_inst|sp|Selector4~0_combout  = (\slave3_inst|sp|state.SREADY~q  & (((!\slave3_inst|sp|Selector6~0_combout  & \slave3_inst|sp|state.SPLIT~q )) # (!\slave3_inst|sp|mode~q ))) # (!\slave3_inst|sp|state.SREADY~q  & 
// (!\slave3_inst|sp|Selector6~0_combout  & (\slave3_inst|sp|state.SPLIT~q )))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|Selector6~0_combout ),
	.datac(\slave3_inst|sp|state.SPLIT~q ),
	.datad(\slave3_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector4~0 .lut_mask = 16'h30BA;
defparam \slave3_inst|sp|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N17
dffeas \slave3_inst|sp|state.SPLIT (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|state.SPLIT .is_wysiwyg = "true";
defparam \slave3_inst|sp|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N30
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~2 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~2_combout  = (\bus_inst|bus_arbiter|always0~0_combout  & (\slave3_inst|sp|state.SPLIT~q  & (!\bus_inst|bus_arbiter|state.IDLE~q  & \bus_inst|bus_arbiter|split_owner.SM2~q )))

	.dataa(\bus_inst|bus_arbiter|always0~0_combout ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\bus_inst|bus_arbiter|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|split_owner.SM2~q ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~2 .lut_mask = 16'h0800;
defparam \bus_inst|bus_arbiter|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N8
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~3 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~3_combout  = (\master1_port|state.IDLE~q  & ((\bus_inst|bus_arbiter|Selector1~2_combout ) # ((\bus_inst|bus_arbiter|state.M1~q  & !\bus_inst|bus_arbiter|always2~1_combout ))))

	.dataa(\bus_inst|bus_arbiter|state.M1~q ),
	.datab(\master1_port|state.IDLE~q ),
	.datac(\bus_inst|bus_arbiter|Selector1~2_combout ),
	.datad(\bus_inst|bus_arbiter|always2~1_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~3 .lut_mask = 16'hC0C8;
defparam \bus_inst|bus_arbiter|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N26
cycloneive_lcell_comb \bus_inst|bus_arbiter|Selector1~5 (
// Equation(s):
// \bus_inst|bus_arbiter|Selector1~5_combout  = (\bus_inst|bus_arbiter|Selector1~3_combout ) # ((!\slave3_inst|sp|state.SPLIT~q  & (!\bus_inst|bus_arbiter|state.IDLE~q  & !\bus_inst|bus_arbiter|Selector2~0_combout )))

	.dataa(\slave3_inst|sp|state.SPLIT~q ),
	.datab(\bus_inst|bus_arbiter|Selector1~3_combout ),
	.datac(\bus_inst|bus_arbiter|state.IDLE~q ),
	.datad(\bus_inst|bus_arbiter|Selector2~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|bus_arbiter|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|bus_arbiter|Selector1~5 .lut_mask = 16'hCCCD;
defparam \bus_inst|bus_arbiter|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N27
dffeas \bus_inst|bus_arbiter|state.M1 (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\bus_inst|bus_arbiter|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_inst|bus_arbiter|state.M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_inst|bus_arbiter|state.M1 .is_wysiwyg = "true";
defparam \bus_inst|bus_arbiter|state.M1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector17~0 (
// Equation(s):
// \slave1_inst|sp|Selector17~0_combout  = (\slave1_inst|sp|smemwen~q  & ((\slave1_inst|sp|state.WDATA~q ) # ((\slave1_inst|sp|state.SREADY~q ) # (\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\slave1_inst|sp|state.WDATA~q ),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|state.IDLE~q ),
	.datad(\slave1_inst|sp|smemwen~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector17~0 .lut_mask = 16'hFE00;
defparam \slave1_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N20
cycloneive_lcell_comb \slave1_inst|sp|Selector0~1 (
// Equation(s):
// \slave1_inst|sp|Selector0~1_combout  = (\slave1_inst|sp|state.SREADY~q  & \slave1_inst|sp|mode~q )

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(gnd),
	.datad(\slave1_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector0~1 .lut_mask = 16'hCC00;
defparam \slave1_inst|sp|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector17~1 (
// Equation(s):
// \slave1_inst|sp|Selector17~1_combout  = (\slave1_inst|sp|Selector17~0_combout ) # ((\slave1_inst|sp|Selector0~1_combout ) # ((\slave1_inst|sp|Selector12~0_combout  & \slave1_inst|sp|Equal3~1_combout )))

	.dataa(\slave1_inst|sp|Selector12~0_combout ),
	.datab(\slave1_inst|sp|Selector17~0_combout ),
	.datac(\slave1_inst|sp|Equal3~1_combout ),
	.datad(\slave1_inst|sp|Selector0~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector17~1 .lut_mask = 16'hFFEC;
defparam \slave1_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N9
dffeas \slave1_inst|sp|smemwen (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~1 (
// Equation(s):
// \slave1_inst|sp|Decoder1~1_combout  = (\slave1_inst|sp|Selector12~0_combout  & (!\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|counter [0] & \slave1_inst|sp|Equal2~0_combout )))

	.dataa(\slave1_inst|sp|Selector12~0_combout ),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~1 .lut_mask = 16'h0200;
defparam \slave1_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~2 (
// Equation(s):
// \slave1_inst|sp|Decoder1~2_combout  = (!\slave1_inst|sp|counter [1] & \slave1_inst|sp|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [1]),
	.datad(\slave1_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~2 .lut_mask = 16'h0F00;
defparam \slave1_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \slave1_inst|sp|wdata~2 (
// Equation(s):
// \slave1_inst|sp|wdata~2_combout  = (\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|wdata [4]))))) # 
// (!\slave1_inst|sp|Decoder1~1_combout  & (((\slave1_inst|sp|wdata [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~1_combout ),
	.datac(\slave1_inst|sp|wdata [4]),
	.datad(\slave1_inst|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~2 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \slave1_inst|sp|wdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~3 (
// Equation(s):
// \slave1_inst|sp|smemwdata~3_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [4]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \slave1_inst|sp|smemwdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~2 (
// Equation(s):
// \slave1_inst|sp|Decoder0~2_combout  = (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Equal2~0_combout  & (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & \slave1_inst|sp|WideOr8~0_combout )))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|Equal2~0_combout ),
	.datac(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datad(\slave1_inst|sp|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~2 .lut_mask = 16'h4000;
defparam \slave1_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~3 (
// Equation(s):
// \slave1_inst|sp|Decoder0~3_combout  = (!\slave1_inst|sp|counter [0] & \slave1_inst|sp|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~3 .lut_mask = 16'h0F00;
defparam \slave1_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneive_lcell_comb \slave1_inst|sp|Selector28~0 (
// Equation(s):
// \slave1_inst|sp|Selector28~0_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~3_combout  & ((\slave1_inst|sp|addr [0]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|addr [0]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal1~1_combout ),
	.datac(\slave1_inst|sp|addr [0]),
	.datad(\slave1_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector28~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \slave1_inst|sp|addr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~0 (
// Equation(s):
// \slave1_inst|sp|smemaddr~0_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [0])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [0])))

	.dataa(\slave1_inst|sp|state.SREADY~q ),
	.datab(\slave1_inst|sp|addr [0]),
	.datac(\slave1_inst|sp|smemaddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~0 .lut_mask = 16'hD8D8;
defparam \slave1_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \slave1_inst|sp|smemaddr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~4 (
// Equation(s):
// \slave1_inst|sp|Decoder0~4_combout  = (\slave1_inst|sp|counter [0] & \slave1_inst|sp|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~4 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector27~0 (
// Equation(s):
// \slave1_inst|sp|Selector27~0_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~4_combout  & ((\slave1_inst|sp|addr [1]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|addr [1]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal1~1_combout ),
	.datac(\slave1_inst|sp|addr [1]),
	.datad(\slave1_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector27~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \slave1_inst|sp|addr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~1 (
// Equation(s):
// \slave1_inst|sp|smemaddr~1_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [1]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [1]))

	.dataa(\slave1_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [1]),
	.datad(\slave1_inst|sp|addr [1]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~1 .lut_mask = 16'hFA50;
defparam \slave1_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \slave1_inst|sp|smemaddr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector26~0 (
// Equation(s):
// \slave1_inst|sp|Selector26~0_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~3_combout  & ((\slave1_inst|sp|addr [2]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|addr [2]))))

	.dataa(\slave1_inst|sp|Equal2~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [2]),
	.datad(\slave1_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector26~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \slave1_inst|sp|addr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~2 (
// Equation(s):
// \slave1_inst|sp|smemaddr~2_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [2]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [2]))

	.dataa(\slave1_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [2]),
	.datad(\slave1_inst|sp|addr [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~2 .lut_mask = 16'hFA50;
defparam \slave1_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \slave1_inst|sp|smemaddr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \slave1_inst|sp|Selector25~0 (
// Equation(s):
// \slave1_inst|sp|Selector25~0_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~4_combout  & ((\slave1_inst|sp|addr [3]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|addr [3]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal2~1_combout ),
	.datac(\slave1_inst|sp|addr [3]),
	.datad(\slave1_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector25~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \slave1_inst|sp|addr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~3 (
// Equation(s):
// \slave1_inst|sp|smemaddr~3_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [3])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [3])))

	.dataa(\slave1_inst|sp|addr [3]),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [3]),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~3 .lut_mask = 16'hAAF0;
defparam \slave1_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \slave1_inst|sp|smemaddr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneive_lcell_comb \slave1_inst|sp|Selector24~0 (
// Equation(s):
// \slave1_inst|sp|Selector24~0_combout  = (\slave1_inst|sp|Decoder1~2_combout  & ((\slave1_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~3_combout  & ((\slave1_inst|sp|addr [4]))))) # 
// (!\slave1_inst|sp|Decoder1~2_combout  & (((\slave1_inst|sp|addr [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~2_combout ),
	.datac(\slave1_inst|sp|addr [4]),
	.datad(\slave1_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector24~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \slave1_inst|sp|addr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~4 (
// Equation(s):
// \slave1_inst|sp|smemaddr~4_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [4])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [4])))

	.dataa(\slave1_inst|sp|addr [4]),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [4]),
	.datad(\slave1_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~4 .lut_mask = 16'hAAF0;
defparam \slave1_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \slave1_inst|sp|smemaddr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~3 (
// Equation(s):
// \slave1_inst|sp|Decoder1~3_combout  = (!\slave1_inst|sp|counter [1] & (\slave1_inst|sp|counter [0] & \slave1_inst|sp|counter [2]))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~3 .lut_mask = 16'h4040;
defparam \slave1_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \slave1_inst|sp|Selector23~0 (
// Equation(s):
// \slave1_inst|sp|Selector23~0_combout  = (\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [5]))))) # 
// (!\slave1_inst|sp|Decoder1~3_combout  & (((\slave1_inst|sp|addr [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~3_combout ),
	.datac(\slave1_inst|sp|addr [5]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector23~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \slave1_inst|sp|addr[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~5 (
// Equation(s):
// \slave1_inst|sp|smemaddr~5_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [5]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [5]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [5]),
	.datad(\slave1_inst|sp|addr [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \slave1_inst|sp|smemaddr[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~0 (
// Equation(s):
// \slave1_inst|sp|Decoder1~0_combout  = (\slave1_inst|sp|counter [2] & \slave1_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(\slave1_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~0 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \slave1_inst|sp|Selector22~0 (
// Equation(s):
// \slave1_inst|sp|Selector22~0_combout  = (\slave1_inst|sp|Decoder1~0_combout  & ((\slave1_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~3_combout  & ((\slave1_inst|sp|addr [6]))))) # 
// (!\slave1_inst|sp|Decoder1~0_combout  & (((\slave1_inst|sp|addr [6]))))

	.dataa(\slave1_inst|sp|Decoder1~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|addr [6]),
	.datad(\slave1_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector22~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \slave1_inst|sp|addr[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~6 (
// Equation(s):
// \slave1_inst|sp|smemaddr~6_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [6]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [6]))

	.dataa(\slave1_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave1_inst|sp|smemaddr [6]),
	.datad(\slave1_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~6 .lut_mask = 16'hFA50;
defparam \slave1_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \slave1_inst|sp|smemaddr[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector21~0 (
// Equation(s):
// \slave1_inst|sp|Selector21~0_combout  = (\slave1_inst|sp|Equal3~0_combout  & ((\slave1_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~2_combout  & ((\slave1_inst|sp|addr [7]))))) # 
// (!\slave1_inst|sp|Equal3~0_combout  & (((\slave1_inst|sp|addr [7]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal3~0_combout ),
	.datac(\slave1_inst|sp|addr [7]),
	.datad(\slave1_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector21~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \slave1_inst|sp|addr[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~7 (
// Equation(s):
// \slave1_inst|sp|smemaddr~7_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [7]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [7]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [7]),
	.datad(\slave1_inst|sp|addr [7]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~7 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N9
dffeas \slave1_inst|sp|smemaddr[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N30
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~6 (
// Equation(s):
// \slave1_inst|sp|Decoder0~6_combout  = (\bus_inst|decoder|mvalid_decoder|out1~0_combout  & (\slave1_inst|sp|Equal2~0_combout  & ((\slave1_inst|sp|state.ADDR~q ) # (!\slave1_inst|sp|state.IDLE~q ))))

	.dataa(\bus_inst|decoder|mvalid_decoder|out1~0_combout ),
	.datab(\slave1_inst|sp|state.IDLE~q ),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|state.ADDR~q ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~6 .lut_mask = 16'hA020;
defparam \slave1_inst|sp|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \slave1_inst|sp|Decoder0~5 (
// Equation(s):
// \slave1_inst|sp|Decoder0~5_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|counter [0] & (!\slave1_inst|sp|counter [2] & \slave1_inst|sp|Decoder0~6_combout )))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(\slave1_inst|sp|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder0~5 .lut_mask = 16'h0200;
defparam \slave1_inst|sp|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \slave1_inst|sp|Selector20~0 (
// Equation(s):
// \slave1_inst|sp|Selector20~0_combout  = (\slave1_inst|sp|counter [1] & (((\slave1_inst|sp|addr [8])))) # (!\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Decoder0~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # 
// (!\slave1_inst|sp|Decoder0~5_combout  & ((\slave1_inst|sp|addr [8])))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|counter [1]),
	.datac(\slave1_inst|sp|addr [8]),
	.datad(\slave1_inst|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector20~0 .lut_mask = 16'hE2F0;
defparam \slave1_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \slave1_inst|sp|addr[8] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~8 (
// Equation(s):
// \slave1_inst|sp|smemaddr~8_combout  = (\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|addr [8])) # (!\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|smemaddr [8])))

	.dataa(\slave1_inst|sp|addr [8]),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~8 .lut_mask = 16'hB8B8;
defparam \slave1_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N21
dffeas \slave1_inst|sp|smemaddr[8] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \slave1_inst|sp|Selector19~0 (
// Equation(s):
// \slave1_inst|sp|Selector19~0_combout  = (\slave1_inst|sp|counter [3] & (!\slave1_inst|sp|counter [1] & (!\slave1_inst|sp|counter [2] & \slave1_inst|sp|counter [0])))

	.dataa(\slave1_inst|sp|counter [3]),
	.datab(\slave1_inst|sp|counter [1]),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(\slave1_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector19~0 .lut_mask = 16'h0200;
defparam \slave1_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneive_lcell_comb \slave1_inst|sp|Selector19~1 (
// Equation(s):
// \slave1_inst|sp|Selector19~1_combout  = (\slave1_inst|sp|Selector19~0_combout  & ((\slave1_inst|sp|Decoder0~6_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~6_combout  & ((\slave1_inst|sp|addr [9]))))) # 
// (!\slave1_inst|sp|Selector19~0_combout  & (((\slave1_inst|sp|addr [9]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Selector19~0_combout ),
	.datac(\slave1_inst|sp|addr [9]),
	.datad(\slave1_inst|sp|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector19~1 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \slave1_inst|sp|addr[9] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~9 (
// Equation(s):
// \slave1_inst|sp|smemaddr~9_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [9]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [9]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [9]),
	.datad(\slave1_inst|sp|addr [9]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~9 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \slave1_inst|sp|smemaddr[9] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \slave1_inst|sp|Selector18~0 (
// Equation(s):
// \slave1_inst|sp|Selector18~0_combout  = (\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|Decoder0~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder0~5_combout  & ((\slave1_inst|sp|addr [10]))))) # (!\slave1_inst|sp|counter 
// [1] & (((\slave1_inst|sp|addr [10]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|counter [1]),
	.datac(\slave1_inst|sp|addr [10]),
	.datad(\slave1_inst|sp|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Selector18~0 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \slave1_inst|sp|addr[10] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave1_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \slave1_inst|sp|smemaddr~10 (
// Equation(s):
// \slave1_inst|sp|smemaddr~10_combout  = (\slave1_inst|sp|state.SREADY~q  & ((\slave1_inst|sp|addr [10]))) # (!\slave1_inst|sp|state.SREADY~q  & (\slave1_inst|sp|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave1_inst|sp|state.SREADY~q ),
	.datac(\slave1_inst|sp|smemaddr [10]),
	.datad(\slave1_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave1_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \slave1_inst|sp|smemaddr[10] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~4 (
// Equation(s):
// \slave1_inst|sp|Decoder1~4_combout  = (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Equal2~0_combout  & \slave1_inst|sp|Selector12~0_combout ))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|Equal2~0_combout ),
	.datad(\slave1_inst|sp|Selector12~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~4 .lut_mask = 16'h3000;
defparam \slave1_inst|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \slave1_inst|sp|wdata~1 (
// Equation(s):
// \slave1_inst|sp|wdata~1_combout  = (\slave1_inst|sp|Decoder1~3_combout  & ((\slave1_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~4_combout  & ((\slave1_inst|sp|wdata [5]))))) # 
// (!\slave1_inst|sp|Decoder1~3_combout  & (((\slave1_inst|sp|wdata [5]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~3_combout ),
	.datac(\slave1_inst|sp|wdata [5]),
	.datad(\slave1_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~1 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \slave1_inst|sp|wdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~2 (
// Equation(s):
// \slave1_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [5]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~2 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \slave1_inst|sp|smemwdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \slave1_inst|sp|wdata~0 (
// Equation(s):
// \slave1_inst|sp|wdata~0_combout  = (\slave1_inst|sp|Decoder1~0_combout  & ((\slave1_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|wdata [6]))))) # 
// (!\slave1_inst|sp|Decoder1~0_combout  & (((\slave1_inst|sp|wdata [6]))))

	.dataa(\slave1_inst|sp|Decoder1~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [6]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~0 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \slave1_inst|sp|wdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~1 (
// Equation(s):
// \slave1_inst|sp|smemwdata~1_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [6]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~1 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \slave1_inst|sp|smemwdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \slave1_inst|sp|wdata~3 (
// Equation(s):
// \slave1_inst|sp|wdata~3_combout  = (\slave1_inst|sp|Equal3~0_combout  & ((\slave1_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~4_combout  & ((\slave1_inst|sp|wdata [7]))))) # 
// (!\slave1_inst|sp|Equal3~0_combout  & (((\slave1_inst|sp|wdata [7]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal3~0_combout ),
	.datac(\slave1_inst|sp|wdata [7]),
	.datad(\slave1_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~3 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \slave1_inst|sp|wdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~4 (
// Equation(s):
// \slave1_inst|sp|smemwdata~4_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [7]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~4 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \slave1_inst|sp|smemwdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave1_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave1_inst|sp|smemwen~q ),
	.ena1(\slave1_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1_inst|sp|smemwdata [7],\slave1_inst|sp|smemwdata [6],\slave1_inst|sp|smemwdata [5],\slave1_inst|sp|smemwdata [4]}),
	.portaaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \slave1_inst|sp|Mux0~0 (
// Equation(s):
// \slave1_inst|sp|Mux0~0_combout  = (\slave1_inst|sp|counter [1] & ((\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 ) # ((\slave1_inst|sp|counter [2])))) # (!\slave1_inst|sp|counter [1] & (((!\slave1_inst|sp|counter [2] & 
// \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\slave1_inst|sp|counter [1]),
	.datac(\slave1_inst|sp|counter [2]),
	.datad(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~0 .lut_mask = 16'hCBC8;
defparam \slave1_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \slave1_inst|sp|Mux0~1 (
// Equation(s):
// \slave1_inst|sp|Mux0~1_combout  = (\slave1_inst|sp|counter [2] & ((\slave1_inst|sp|Mux0~0_combout  & (\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 )) # (!\slave1_inst|sp|Mux0~0_combout  & 
// ((\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ))))) # (!\slave1_inst|sp|counter [2] & (((\slave1_inst|sp|Mux0~0_combout ))))

	.dataa(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\slave1_inst|sp|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~1 .lut_mask = 16'hBBC0;
defparam \slave1_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \slave1_inst|sp|wdata~6 (
// Equation(s):
// \slave1_inst|sp|wdata~6_combout  = (\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|Equal1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|wdata [0]))))) # 
// (!\slave1_inst|sp|Decoder1~1_combout  & (((\slave1_inst|sp|wdata [0]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Decoder1~1_combout ),
	.datac(\slave1_inst|sp|wdata [0]),
	.datad(\slave1_inst|sp|Equal1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~6 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \slave1_inst|sp|wdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~7 (
// Equation(s):
// \slave1_inst|sp|smemwdata~7_combout  = (\slave1_inst|sp|wdata [0] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave1_inst|sp|wdata [0]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~7 .lut_mask = 16'hC0C0;
defparam \slave1_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \slave1_inst|sp|smemwdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneive_lcell_comb \slave1_inst|sp|Decoder1~5 (
// Equation(s):
// \slave1_inst|sp|Decoder1~5_combout  = (\slave1_inst|sp|Selector12~0_combout  & (!\slave1_inst|sp|counter [3] & (\slave1_inst|sp|counter [0] & \slave1_inst|sp|Equal2~0_combout )))

	.dataa(\slave1_inst|sp|Selector12~0_combout ),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|counter [0]),
	.datad(\slave1_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Decoder1~5 .lut_mask = 16'h2000;
defparam \slave1_inst|sp|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \slave1_inst|sp|wdata~5 (
// Equation(s):
// \slave1_inst|sp|wdata~5_combout  = (\slave1_inst|sp|Equal1~1_combout  & ((\slave1_inst|sp|Decoder1~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~5_combout  & ((\slave1_inst|sp|wdata [1]))))) # 
// (!\slave1_inst|sp|Equal1~1_combout  & (((\slave1_inst|sp|wdata [1]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal1~1_combout ),
	.datac(\slave1_inst|sp|wdata [1]),
	.datad(\slave1_inst|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~5 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \slave1_inst|sp|wdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~6 (
// Equation(s):
// \slave1_inst|sp|smemwdata~6_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [1])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave1_inst|sp|wdata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~6 .lut_mask = 16'hA0A0;
defparam \slave1_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \slave1_inst|sp|smemwdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \slave1_inst|sp|wdata~4 (
// Equation(s):
// \slave1_inst|sp|wdata~4_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~1_combout  & ((\slave1_inst|sp|wdata [2]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|wdata [2]))))

	.dataa(\slave1_inst|sp|Equal2~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave1_inst|sp|wdata [2]),
	.datad(\slave1_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~4 .lut_mask = 16'hD8F0;
defparam \slave1_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N3
dffeas \slave1_inst|sp|wdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~5 (
// Equation(s):
// \slave1_inst|sp|smemwdata~5_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [2]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~5 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \slave1_inst|sp|smemwdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneive_lcell_comb \slave1_inst|sp|wdata~7 (
// Equation(s):
// \slave1_inst|sp|wdata~7_combout  = (\slave1_inst|sp|Equal2~1_combout  & ((\slave1_inst|sp|Decoder1~5_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave1_inst|sp|Decoder1~5_combout  & ((\slave1_inst|sp|wdata [3]))))) # 
// (!\slave1_inst|sp|Equal2~1_combout  & (((\slave1_inst|sp|wdata [3]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave1_inst|sp|Equal2~1_combout ),
	.datac(\slave1_inst|sp|wdata [3]),
	.datad(\slave1_inst|sp|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|wdata~7 .lut_mask = 16'hB8F0;
defparam \slave1_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \slave1_inst|sp|wdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \slave1_inst|sp|smemwdata~8 (
// Equation(s):
// \slave1_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave1_inst|sp|wdata [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave1_inst|sp|wdata [3]),
	.cin(gnd),
	.combout(\slave1_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata~8 .lut_mask = 16'hF000;
defparam \slave1_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N27
dffeas \slave1_inst|sp|smemwdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave1_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave1_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave1_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave1_inst|sp|smemwen~q ),
	.ena1(\slave1_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave1_inst|sp|smemwdata [3],\slave1_inst|sp|smemwdata [2],\slave1_inst|sp|smemwdata [1],\slave1_inst|sp|smemwdata [0]}),
	.portaaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\slave1_inst|sp|smemaddr [10],\slave1_inst|sp|smemaddr [9],\slave1_inst|sp|smemaddr [8],\slave1_inst|sp|smemaddr [7],\slave1_inst|sp|smemaddr [6],\slave1_inst|sp|smemaddr [5],\slave1_inst|sp|smemaddr [4],\slave1_inst|sp|smemaddr [3],\slave1_inst|sp|smemaddr [2],\slave1_inst|sp|smemaddr [1],
\slave1_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ALTSYNCRAM";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \slave1_inst|sp|Mux0~2 (
// Equation(s):
// \slave1_inst|sp|Mux0~2_combout  = (\slave1_inst|sp|counter [1] & ((\slave1_inst|sp|counter [2]) # ((\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 )))) # (!\slave1_inst|sp|counter [1] & (!\slave1_inst|sp|counter [2] & 
// ((\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\slave1_inst|sp|counter [1]),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~2 .lut_mask = 16'hB9A8;
defparam \slave1_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \slave1_inst|sp|Mux0~3 (
// Equation(s):
// \slave1_inst|sp|Mux0~3_combout  = (\slave1_inst|sp|counter [2] & ((\slave1_inst|sp|Mux0~2_combout  & (\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 )) # (!\slave1_inst|sp|Mux0~2_combout  & 
// ((\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ))))) # (!\slave1_inst|sp|counter [2] & (((\slave1_inst|sp|Mux0~2_combout ))))

	.dataa(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\slave1_inst|sp|counter [2]),
	.datac(\slave1_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\slave1_inst|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|Mux0~3 .lut_mask = 16'hBBC0;
defparam \slave1_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \slave1_inst|sp|srdata~0 (
// Equation(s):
// \slave1_inst|sp|srdata~0_combout  = (\slave1_inst|sp|counter [3] & (\slave1_inst|sp|Mux0~1_combout )) # (!\slave1_inst|sp|counter [3] & ((\slave1_inst|sp|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\slave1_inst|sp|counter [3]),
	.datac(\slave1_inst|sp|Mux0~1_combout ),
	.datad(\slave1_inst|sp|Mux0~3_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata~0 .lut_mask = 16'hF3C0;
defparam \slave1_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \slave1_inst|sp|srdata~1 (
// Equation(s):
// \slave1_inst|sp|srdata~1_combout  = (\slave1_inst|sp|Selector15~0_combout  & ((\slave1_inst|sp|counter [0] & (\slave1_inst|sp|srdata~q )) # (!\slave1_inst|sp|counter [0] & ((\slave1_inst|sp|srdata~0_combout ))))) # (!\slave1_inst|sp|Selector15~0_combout  
// & (((\slave1_inst|sp|srdata~q ))))

	.dataa(\slave1_inst|sp|Selector15~0_combout ),
	.datab(\slave1_inst|sp|counter [0]),
	.datac(\slave1_inst|sp|srdata~q ),
	.datad(\slave1_inst|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave1_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave1_inst|sp|srdata~1 .lut_mask = 16'hF2D0;
defparam \slave1_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \slave1_inst|sp|srdata (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave1_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave1_inst|sp|srdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave1_inst|sp|srdata .is_wysiwyg = "true";
defparam \slave1_inst|sp|srdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \slave2_inst|sp|Selector0~1 (
// Equation(s):
// \slave2_inst|sp|Selector0~1_combout  = (\slave2_inst|sp|state.SREADY~q  & \slave2_inst|sp|mode~q )

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(gnd),
	.datad(\slave2_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector0~1 .lut_mask = 16'hCC00;
defparam \slave2_inst|sp|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector17~0 (
// Equation(s):
// \slave2_inst|sp|Selector17~0_combout  = (\slave2_inst|sp|smemwen~q  & ((\slave2_inst|sp|state.WDATA~q ) # ((\slave2_inst|sp|state.SREADY~q ) # (\slave2_inst|sp|state.IDLE~q ))))

	.dataa(\slave2_inst|sp|state.WDATA~q ),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|state.IDLE~q ),
	.datad(\slave2_inst|sp|smemwen~q ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector17~0 .lut_mask = 16'hFE00;
defparam \slave2_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \slave2_inst|sp|Selector17~1 (
// Equation(s):
// \slave2_inst|sp|Selector17~1_combout  = (\slave2_inst|sp|Selector0~1_combout ) # ((\slave2_inst|sp|Selector17~0_combout ) # ((\slave2_inst|sp|Selector13~0_combout  & \slave2_inst|sp|Equal3~1_combout )))

	.dataa(\slave2_inst|sp|Selector13~0_combout ),
	.datab(\slave2_inst|sp|Selector0~1_combout ),
	.datac(\slave2_inst|sp|Equal3~1_combout ),
	.datad(\slave2_inst|sp|Selector17~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector17~1 .lut_mask = 16'hFFEC;
defparam \slave2_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \slave2_inst|sp|smemwen (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~2 (
// Equation(s):
// \slave2_inst|sp|Decoder1~2_combout  = (!\slave2_inst|sp|counter [1] & \slave2_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~2 .lut_mask = 16'h3030;
defparam \slave2_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~3 (
// Equation(s):
// \slave2_inst|sp|Decoder1~3_combout  = (\slave2_inst|sp|Decoder1~2_combout  & (!\slave2_inst|sp|counter [3] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Selector13~0_combout )))

	.dataa(\slave2_inst|sp|Decoder1~2_combout ),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~3 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \slave2_inst|sp|wdata~4 (
// Equation(s):
// \slave2_inst|sp|wdata~4_combout  = (\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|counter [2] & ((\slave2_inst|sp|wdata [1]))) # (!\slave2_inst|sp|counter [2] & (\bus_inst|wdata_mux|out[0]~0_combout )))) # (!\slave2_inst|sp|Decoder1~3_combout  & 
// (((\slave2_inst|sp|wdata [1]))))

	.dataa(\slave2_inst|sp|Decoder1~3_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [1]),
	.datad(\slave2_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~4 .lut_mask = 16'hF0D8;
defparam \slave2_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \slave2_inst|sp|wdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~5 (
// Equation(s):
// \slave2_inst|sp|smemwdata~5_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [1])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~5 .lut_mask = 16'hA0A0;
defparam \slave2_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \slave2_inst|sp|smemwdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~0 (
// Equation(s):
// \slave2_inst|sp|Decoder0~0_combout  = (!\slave2_inst|sp|counter [3] & (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Selector7~2_combout )))

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~0 .lut_mask = 16'h1000;
defparam \slave2_inst|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~1 (
// Equation(s):
// \slave2_inst|sp|Decoder0~1_combout  = (!\slave2_inst|sp|counter [0] & \slave2_inst|sp|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~1 .lut_mask = 16'h0F00;
defparam \slave2_inst|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector29~0 (
// Equation(s):
// \slave2_inst|sp|Selector29~0_combout  = (\slave2_inst|sp|counter [1] & (((\slave2_inst|sp|addr [0])))) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # 
// (!\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|addr [0])))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [0]),
	.datad(\slave2_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector29~0 .lut_mask = 16'hE4F0;
defparam \slave2_inst|sp|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \slave2_inst|sp|addr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~0 (
// Equation(s):
// \slave2_inst|sp|smemaddr~0_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [0]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [0]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [0]),
	.datad(\slave2_inst|sp|addr [0]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~0 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \slave2_inst|sp|smemaddr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector28~0 (
// Equation(s):
// \slave2_inst|sp|Selector28~0_combout  = (\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|Decoder0~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~0_combout  & ((\slave2_inst|sp|addr [1]))))) # 
// (!\slave2_inst|sp|Decoder1~2_combout  & (((\slave2_inst|sp|addr [1]))))

	.dataa(\slave2_inst|sp|Decoder1~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [1]),
	.datad(\slave2_inst|sp|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector28~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \slave2_inst|sp|addr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~1 (
// Equation(s):
// \slave2_inst|sp|smemaddr~1_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [1]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [1]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [1]),
	.datad(\slave2_inst|sp|addr [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~1 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \slave2_inst|sp|smemaddr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \slave2_inst|sp|Selector27~0 (
// Equation(s):
// \slave2_inst|sp|Selector27~0_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder0~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~1_combout  & ((\slave2_inst|sp|addr [2]))))) # (!\slave2_inst|sp|counter 
// [1] & (((\slave2_inst|sp|addr [2]))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [2]),
	.datad(\slave2_inst|sp|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector27~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \slave2_inst|sp|addr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~2 (
// Equation(s):
// \slave2_inst|sp|smemaddr~2_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [2]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [2]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [2]),
	.datad(\slave2_inst|sp|addr [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~2 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \slave2_inst|sp|smemaddr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \slave2_inst|sp|Selector26~0 (
// Equation(s):
// \slave2_inst|sp|Selector26~0_combout  = (\slave2_inst|sp|Decoder0~0_combout  & ((\slave2_inst|sp|Equal3~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|addr [3]))))) # 
// (!\slave2_inst|sp|Decoder0~0_combout  & (((\slave2_inst|sp|addr [3]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder0~0_combout ),
	.datac(\slave2_inst|sp|addr [3]),
	.datad(\slave2_inst|sp|Equal3~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector26~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \slave2_inst|sp|addr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~3 (
// Equation(s):
// \slave2_inst|sp|smemaddr~3_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [3]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [3]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [3]),
	.datad(\slave2_inst|sp|addr [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~3 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \slave2_inst|sp|smemaddr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~2 (
// Equation(s):
// \slave2_inst|sp|Decoder0~2_combout  = (!\slave2_inst|sp|counter [3] & (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Selector7~2_combout )))

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~2 .lut_mask = 16'h4000;
defparam \slave2_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \slave2_inst|sp|Selector25~0 (
// Equation(s):
// \slave2_inst|sp|Selector25~0_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~2_combout  & ((\slave2_inst|sp|addr [4]))))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|addr [4]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal1~1_combout ),
	.datac(\slave2_inst|sp|addr [4]),
	.datad(\slave2_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector25~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \slave2_inst|sp|addr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~4 (
// Equation(s):
// \slave2_inst|sp|smemaddr~4_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [4]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [4]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [4]),
	.datad(\slave2_inst|sp|addr [4]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~4 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \slave2_inst|sp|smemaddr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector24~0 (
// Equation(s):
// \slave2_inst|sp|Selector24~0_combout  = (\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~2_combout  & ((\slave2_inst|sp|addr [5]))))) # 
// (!\slave2_inst|sp|Decoder1~2_combout  & (((\slave2_inst|sp|addr [5]))))

	.dataa(\slave2_inst|sp|Decoder1~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [5]),
	.datad(\slave2_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector24~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \slave2_inst|sp|addr[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~5 (
// Equation(s):
// \slave2_inst|sp|smemaddr~5_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [5]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [5]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [5]),
	.datad(\slave2_inst|sp|addr [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \slave2_inst|sp|smemaddr[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~3 (
// Equation(s):
// \slave2_inst|sp|Decoder0~3_combout  = (!\slave2_inst|sp|counter [0] & \slave2_inst|sp|counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~3 .lut_mask = 16'h0F00;
defparam \slave2_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \slave2_inst|sp|Selector23~0 (
// Equation(s):
// \slave2_inst|sp|Selector23~0_combout  = (\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~2_combout  & ((\slave2_inst|sp|addr [6]))))) # 
// (!\slave2_inst|sp|Decoder0~3_combout  & (((\slave2_inst|sp|addr [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder0~3_combout ),
	.datac(\slave2_inst|sp|addr [6]),
	.datad(\slave2_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector23~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \slave2_inst|sp|addr[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~6 (
// Equation(s):
// \slave2_inst|sp|smemaddr~6_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [6]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [6]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [6]),
	.datad(\slave2_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~6 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \slave2_inst|sp|smemaddr[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \slave2_inst|sp|Selector22~0 (
// Equation(s):
// \slave2_inst|sp|Selector22~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~2_combout  & ((\slave2_inst|sp|addr [7]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [7]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal3~0_combout ),
	.datac(\slave2_inst|sp|addr [7]),
	.datad(\slave2_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector22~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \slave2_inst|sp|addr[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~7 (
// Equation(s):
// \slave2_inst|sp|smemaddr~7_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [7]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [7]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [7]),
	.datad(\slave2_inst|sp|addr [7]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~7 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \slave2_inst|sp|smemaddr[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \slave2_inst|sp|Decoder0~4 (
// Equation(s):
// \slave2_inst|sp|Decoder0~4_combout  = (\slave2_inst|sp|counter [3] & (!\slave2_inst|sp|counter [2] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Selector7~2_combout )))

	.dataa(\slave2_inst|sp|counter [3]),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder0~4 .lut_mask = 16'h2000;
defparam \slave2_inst|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \slave2_inst|sp|Selector21~0 (
// Equation(s):
// \slave2_inst|sp|Selector21~0_combout  = (\slave2_inst|sp|Equal1~1_combout  & ((\slave2_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~4_combout  & ((\slave2_inst|sp|addr [8]))))) # 
// (!\slave2_inst|sp|Equal1~1_combout  & (((\slave2_inst|sp|addr [8]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal1~1_combout ),
	.datac(\slave2_inst|sp|addr [8]),
	.datad(\slave2_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector21~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \slave2_inst|sp|addr[8] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~8 (
// Equation(s):
// \slave2_inst|sp|smemaddr~8_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [8]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [8]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [8]),
	.datad(\slave2_inst|sp|addr [8]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~8 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \slave2_inst|sp|smemaddr[8] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \slave2_inst|sp|Selector20~0 (
// Equation(s):
// \slave2_inst|sp|Selector20~0_combout  = (\slave2_inst|sp|Decoder0~4_combout  & ((\slave2_inst|sp|Decoder1~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~2_combout  & ((\slave2_inst|sp|addr [9]))))) # 
// (!\slave2_inst|sp|Decoder0~4_combout  & (((\slave2_inst|sp|addr [9]))))

	.dataa(\slave2_inst|sp|Decoder0~4_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|addr [9]),
	.datad(\slave2_inst|sp|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector20~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \slave2_inst|sp|addr[9] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~9 (
// Equation(s):
// \slave2_inst|sp|smemaddr~9_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [9]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [9]))

	.dataa(\slave2_inst|sp|state.SREADY~q ),
	.datab(gnd),
	.datac(\slave2_inst|sp|smemaddr [9]),
	.datad(\slave2_inst|sp|addr [9]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~9 .lut_mask = 16'hFA50;
defparam \slave2_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \slave2_inst|sp|smemaddr[9] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \slave2_inst|sp|Selector19~0 (
// Equation(s):
// \slave2_inst|sp|Selector19~0_combout  = (\slave2_inst|sp|Decoder0~3_combout  & ((\slave2_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~4_combout  & ((\slave2_inst|sp|addr [10]))))) # 
// (!\slave2_inst|sp|Decoder0~3_combout  & (((\slave2_inst|sp|addr [10]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Decoder0~3_combout ),
	.datac(\slave2_inst|sp|addr [10]),
	.datad(\slave2_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector19~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \slave2_inst|sp|addr[10] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~10 (
// Equation(s):
// \slave2_inst|sp|smemaddr~10_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [10]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [10]),
	.datad(\slave2_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \slave2_inst|sp|smemaddr[10] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \slave2_inst|sp|Selector18~0 (
// Equation(s):
// \slave2_inst|sp|Selector18~0_combout  = (\slave2_inst|sp|Equal3~0_combout  & ((\slave2_inst|sp|Decoder0~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder0~4_combout  & ((\slave2_inst|sp|addr [11]))))) # 
// (!\slave2_inst|sp|Equal3~0_combout  & (((\slave2_inst|sp|addr [11]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal3~0_combout ),
	.datac(\slave2_inst|sp|addr [11]),
	.datad(\slave2_inst|sp|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Selector18~0 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \slave2_inst|sp|addr[11] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|addr[11] .is_wysiwyg = "true";
defparam \slave2_inst|sp|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \slave2_inst|sp|smemaddr~11 (
// Equation(s):
// \slave2_inst|sp|smemaddr~11_combout  = (\slave2_inst|sp|state.SREADY~q  & ((\slave2_inst|sp|addr [11]))) # (!\slave2_inst|sp|state.SREADY~q  & (\slave2_inst|sp|smemaddr [11]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|state.SREADY~q ),
	.datac(\slave2_inst|sp|smemaddr [11]),
	.datad(\slave2_inst|sp|addr [11]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr~11 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \slave2_inst|sp|smemaddr[11] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemaddr[11] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~0 (
// Equation(s):
// \slave2_inst|sp|Decoder1~0_combout  = (!\slave2_inst|sp|counter [3] & (\slave2_inst|sp|Equal2~0_combout  & \slave2_inst|sp|Selector13~0_combout ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(\slave2_inst|sp|Equal2~0_combout ),
	.datad(\slave2_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~0 .lut_mask = 16'h3000;
defparam \slave2_inst|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~4 (
// Equation(s):
// \slave2_inst|sp|Decoder1~4_combout  = (\slave2_inst|sp|Decoder1~0_combout  & (!\slave2_inst|sp|counter [0] & !\slave2_inst|sp|counter [2]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|Decoder1~0_combout ),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~4 .lut_mask = 16'h000C;
defparam \slave2_inst|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \slave2_inst|sp|wdata~5 (
// Equation(s):
// \slave2_inst|sp|wdata~5_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~4_combout  & ((\slave2_inst|sp|wdata [2]))))) # (!\slave2_inst|sp|counter [1] & 
// (((\slave2_inst|sp|wdata [2]))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [2]),
	.datad(\slave2_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~5 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \slave2_inst|sp|wdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~6 (
// Equation(s):
// \slave2_inst|sp|smemwdata~6_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [2])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~6 .lut_mask = 16'hA0A0;
defparam \slave2_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \slave2_inst|sp|smemwdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [2],\slave2_inst|sp|smemwdata [1]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \slave2_inst|sp|wdata~6 (
// Equation(s):
// \slave2_inst|sp|wdata~6_combout  = (\slave2_inst|sp|counter [1] & (((\slave2_inst|sp|wdata [0])))) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~4_combout  & 
// ((\slave2_inst|sp|wdata [0])))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [0]),
	.datad(\slave2_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~6 .lut_mask = 16'hE4F0;
defparam \slave2_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \slave2_inst|sp|wdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~7 (
// Equation(s):
// \slave2_inst|sp|smemwdata~7_combout  = (\slave2_inst|sp|wdata [0] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave2_inst|sp|wdata [0]),
	.datac(reset_sync[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~7 .lut_mask = 16'hC0C0;
defparam \slave2_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \slave2_inst|sp|smemwdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \slave2_inst|sp|wdata~7 (
// Equation(s):
// \slave2_inst|sp|wdata~7_combout  = (\slave2_inst|sp|Equal2~2_combout  & ((\slave2_inst|sp|Decoder1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~0_combout  & ((\slave2_inst|sp|wdata [3]))))) # 
// (!\slave2_inst|sp|Equal2~2_combout  & (((\slave2_inst|sp|wdata [3]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal2~2_combout ),
	.datac(\slave2_inst|sp|wdata [3]),
	.datad(\slave2_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~7 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \slave2_inst|sp|wdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~8 (
// Equation(s):
// \slave2_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [3])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave2_inst|sp|wdata [3]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~8 .lut_mask = 16'hCC00;
defparam \slave2_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \slave2_inst|sp|smemwdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [3],\slave2_inst|sp|smemwdata [0]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \slave2_inst|sp|Mux0~2 (
// Equation(s):
// \slave2_inst|sp|Mux0~2_combout  = (\slave2_inst|sp|counter [1] & (\slave2_inst|sp|counter [2])) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|counter [2] & (\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 )) # (!\slave2_inst|sp|counter [2] 
// & ((\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\slave2_inst|sp|counter [2]),
	.datac(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~2 .lut_mask = 16'hD9C8;
defparam \slave2_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \slave2_inst|sp|Mux0~3 (
// Equation(s):
// \slave2_inst|sp|Mux0~3_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Mux0~2_combout  & ((\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ))) # (!\slave2_inst|sp|Mux0~2_combout  & 
// (\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # (!\slave2_inst|sp|counter [1] & (((\slave2_inst|sp|Mux0~2_combout ))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\slave2_inst|sp|Mux0~2_combout ),
	.datad(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~3 .lut_mask = 16'hF858;
defparam \slave2_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \slave2_inst|sp|Decoder1~1 (
// Equation(s):
// \slave2_inst|sp|Decoder1~1_combout  = (\slave2_inst|sp|Decoder1~0_combout  & (!\slave2_inst|sp|counter [0] & \slave2_inst|sp|counter [2]))

	.dataa(gnd),
	.datab(\slave2_inst|sp|Decoder1~0_combout ),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(\slave2_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Decoder1~1 .lut_mask = 16'h0C00;
defparam \slave2_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \slave2_inst|sp|wdata~2 (
// Equation(s):
// \slave2_inst|sp|wdata~2_combout  = (\slave2_inst|sp|counter [1] & (((\slave2_inst|sp|wdata [4])))) # (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~1_combout  & 
// ((\slave2_inst|sp|wdata [4])))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [4]),
	.datad(\slave2_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~2 .lut_mask = 16'hE4F0;
defparam \slave2_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \slave2_inst|sp|wdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~3 (
// Equation(s):
// \slave2_inst|sp|smemwdata~3_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|wdata [4]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~3 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \slave2_inst|sp|smemwdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \slave2_inst|sp|Equal3~2 (
// Equation(s):
// \slave2_inst|sp|Equal3~2_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|counter [1] & \slave2_inst|sp|counter [0]))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sp|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Equal3~2 .lut_mask = 16'h8080;
defparam \slave2_inst|sp|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \slave2_inst|sp|wdata~3 (
// Equation(s):
// \slave2_inst|sp|wdata~3_combout  = (\slave2_inst|sp|Equal3~2_combout  & ((\slave2_inst|sp|Decoder1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~0_combout  & ((\slave2_inst|sp|wdata [7]))))) # 
// (!\slave2_inst|sp|Equal3~2_combout  & (((\slave2_inst|sp|wdata [7]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave2_inst|sp|Equal3~2_combout ),
	.datac(\slave2_inst|sp|wdata [7]),
	.datad(\slave2_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~3 .lut_mask = 16'hB8F0;
defparam \slave2_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \slave2_inst|sp|wdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~4 (
// Equation(s):
// \slave2_inst|sp|smemwdata~4_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [7])

	.dataa(gnd),
	.datab(reset_sync[2]),
	.datac(gnd),
	.datad(\slave2_inst|sp|wdata [7]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~4 .lut_mask = 16'hCC00;
defparam \slave2_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \slave2_inst|sp|smemwdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [7],\slave2_inst|sp|smemwdata [4]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \slave2_inst|sp|wdata~1 (
// Equation(s):
// \slave2_inst|sp|wdata~1_combout  = (\slave2_inst|sp|Decoder1~3_combout  & ((\slave2_inst|sp|counter [2] & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|counter [2] & ((\slave2_inst|sp|wdata [5]))))) # (!\slave2_inst|sp|Decoder1~3_combout  & 
// (((\slave2_inst|sp|wdata [5]))))

	.dataa(\slave2_inst|sp|Decoder1~3_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [5]),
	.datad(\slave2_inst|sp|counter [2]),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~1 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \slave2_inst|sp|wdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~2 (
// Equation(s):
// \slave2_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave2_inst|sp|wdata [5]),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~2 .lut_mask = 16'hF000;
defparam \slave2_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \slave2_inst|sp|smemwdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \slave2_inst|sp|wdata~0 (
// Equation(s):
// \slave2_inst|sp|wdata~0_combout  = (\slave2_inst|sp|counter [1] & ((\slave2_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave2_inst|sp|Decoder1~1_combout  & ((\slave2_inst|sp|wdata [6]))))) # (!\slave2_inst|sp|counter [1] & 
// (((\slave2_inst|sp|wdata [6]))))

	.dataa(\slave2_inst|sp|counter [1]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave2_inst|sp|wdata [6]),
	.datad(\slave2_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|wdata~0 .lut_mask = 16'hD8F0;
defparam \slave2_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \slave2_inst|sp|wdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \slave2_inst|sp|smemwdata~1 (
// Equation(s):
// \slave2_inst|sp|smemwdata~1_combout  = (reset_sync[2] & \slave2_inst|sp|wdata [6])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(\slave2_inst|sp|wdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave2_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata~1 .lut_mask = 16'hA0A0;
defparam \slave2_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \slave2_inst|sp|smemwdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|smemwdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave2_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave2_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave2_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave2_inst|sp|smemwen~q ),
	.ena1(\slave2_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave2_inst|sp|smemwdata [6],\slave2_inst|sp|smemwdata [5]}),
	.portaaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave2_inst|sp|smemaddr [11],\slave2_inst|sp|smemaddr [10],\slave2_inst|sp|smemaddr [9],\slave2_inst|sp|smemaddr [8],\slave2_inst|sp|smemaddr [7],\slave2_inst|sp|smemaddr [6],\slave2_inst|sp|smemaddr [5],\slave2_inst|sp|smemaddr [4],\slave2_inst|sp|smemaddr [3],\slave2_inst|sp|smemaddr [2],
\slave2_inst|sp|smemaddr [1],\slave2_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \slave2_inst|sp|Mux0~0 (
// Equation(s):
// \slave2_inst|sp|Mux0~0_combout  = (\slave2_inst|sp|counter [2] & (\slave2_inst|sp|counter [1])) # (!\slave2_inst|sp|counter [2] & ((\slave2_inst|sp|counter [1] & (\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout )) # 
// (!\slave2_inst|sp|counter [1] & ((\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sp|counter [1]),
	.datac(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~0 .lut_mask = 16'hD9C8;
defparam \slave2_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \slave2_inst|sp|Mux0~1 (
// Equation(s):
// \slave2_inst|sp|Mux0~1_combout  = (\slave2_inst|sp|counter [2] & ((\slave2_inst|sp|Mux0~0_combout  & (\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 )) # (!\slave2_inst|sp|Mux0~0_combout  & 
// ((\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ))))) # (!\slave2_inst|sp|counter [2] & (((\slave2_inst|sp|Mux0~0_combout ))))

	.dataa(\slave2_inst|sp|counter [2]),
	.datab(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\slave2_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\slave2_inst|sp|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|Mux0~1 .lut_mask = 16'hDDA0;
defparam \slave2_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \slave2_inst|sp|srdata~0 (
// Equation(s):
// \slave2_inst|sp|srdata~0_combout  = (\slave2_inst|sp|counter [3] & ((\slave2_inst|sp|Mux0~1_combout ))) # (!\slave2_inst|sp|counter [3] & (\slave2_inst|sp|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\slave2_inst|sp|counter [3]),
	.datac(\slave2_inst|sp|Mux0~3_combout ),
	.datad(\slave2_inst|sp|Mux0~1_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata~0 .lut_mask = 16'hFC30;
defparam \slave2_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \slave2_inst|sp|srdata~1 (
// Equation(s):
// \slave2_inst|sp|srdata~1_combout  = (\slave2_inst|sp|counter [0] & (((\slave2_inst|sp|srdata~q )))) # (!\slave2_inst|sp|counter [0] & ((\slave2_inst|sp|Selector15~0_combout  & (\slave2_inst|sp|srdata~0_combout )) # (!\slave2_inst|sp|Selector15~0_combout  
// & ((\slave2_inst|sp|srdata~q )))))

	.dataa(\slave2_inst|sp|srdata~0_combout ),
	.datab(\slave2_inst|sp|counter [0]),
	.datac(\slave2_inst|sp|srdata~q ),
	.datad(\slave2_inst|sp|Selector15~0_combout ),
	.cin(gnd),
	.combout(\slave2_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave2_inst|sp|srdata~1 .lut_mask = 16'hE2F0;
defparam \slave2_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \slave2_inst|sp|srdata (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave2_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave2_inst|sp|srdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave2_inst|sp|srdata .is_wysiwyg = "true";
defparam \slave2_inst|sp|srdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector17~0 (
// Equation(s):
// \slave3_inst|sp|Selector17~0_combout  = (\slave3_inst|sp|smemwen~q  & ((\slave3_inst|sp|state.SREADY~q ) # ((\slave3_inst|sp|state.IDLE~q ) # (\slave3_inst|sp|state.WDATA~q ))))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|state.IDLE~q ),
	.datac(\slave3_inst|sp|state.WDATA~q ),
	.datad(\slave3_inst|sp|smemwen~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector17~0 .lut_mask = 16'hFE00;
defparam \slave3_inst|sp|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N26
cycloneive_lcell_comb \slave3_inst|sp|Selector0~1 (
// Equation(s):
// \slave3_inst|sp|Selector0~1_combout  = (\slave3_inst|sp|mode~q  & \slave3_inst|sp|state.SREADY~q )

	.dataa(\slave3_inst|sp|mode~q ),
	.datab(gnd),
	.datac(\slave3_inst|sp|state.SREADY~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector0~1 .lut_mask = 16'hA0A0;
defparam \slave3_inst|sp|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector17~1 (
// Equation(s):
// \slave3_inst|sp|Selector17~1_combout  = (\slave3_inst|sp|Selector17~0_combout ) # ((\slave3_inst|sp|Selector0~1_combout ) # ((\slave3_inst|sp|Equal3~1_combout  & \slave3_inst|sp|Selector13~0_combout )))

	.dataa(\slave3_inst|sp|Selector17~0_combout ),
	.datab(\slave3_inst|sp|Equal3~1_combout ),
	.datac(\slave3_inst|sp|Selector0~1_combout ),
	.datad(\slave3_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector17~1 .lut_mask = 16'hFEFA;
defparam \slave3_inst|sp|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N19
dffeas \slave3_inst|sp|smemwen (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwen .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N18
cycloneive_lcell_comb \slave3_inst|sp|Selector16~1 (
// Equation(s):
// \slave3_inst|sp|Selector16~1_combout  = (\slave3_inst|sp|state.WAIT~q ) # ((\slave3_inst|sp|state.SPLIT~q ) # ((\slave3_inst|sp|state.SREADY~q  & !\slave3_inst|sp|mode~q )))

	.dataa(\slave3_inst|sp|state.WAIT~q ),
	.datab(\slave3_inst|sp|state.SPLIT~q ),
	.datac(\slave3_inst|sp|state.SREADY~q ),
	.datad(\slave3_inst|sp|mode~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector16~1 .lut_mask = 16'hEEFE;
defparam \slave3_inst|sp|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N10
cycloneive_lcell_comb \slave3_inst|sp|Selector16~0 (
// Equation(s):
// \slave3_inst|sp|Selector16~0_combout  = (\slave3_inst|sp|smemren~q  & ((\slave3_inst|sp|state.SREADY~q ) # ((\slave3_inst|sp|state.ADDR~q ) # (\slave3_inst|sp|state.WDATA~q ))))

	.dataa(\slave3_inst|sp|state.SREADY~q ),
	.datab(\slave3_inst|sp|smemren~q ),
	.datac(\slave3_inst|sp|state.ADDR~q ),
	.datad(\slave3_inst|sp|state.WDATA~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector16~0 .lut_mask = 16'hCCC8;
defparam \slave3_inst|sp|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N6
cycloneive_lcell_comb \slave3_inst|sp|Selector16~2 (
// Equation(s):
// \slave3_inst|sp|Selector16~2_combout  = (\slave3_inst|sp|Selector16~1_combout ) # ((\slave3_inst|sp|Selector16~0_combout ) # ((\slave3_inst|sp|Equal2~0_combout  & \slave3_inst|sp|state.RDATA~q )))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|Selector16~1_combout ),
	.datac(\slave3_inst|sp|state.RDATA~q ),
	.datad(\slave3_inst|sp|Selector16~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector16~2 .lut_mask = 16'hFFEC;
defparam \slave3_inst|sp|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N7
dffeas \slave3_inst|sp|smemren (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemren .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N14
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~0 (
// Equation(s):
// \slave3_inst|sp|Decoder1~0_combout  = (!\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Equal2~0_combout  & \slave3_inst|sp|Selector13~0_combout ))

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|Equal2~0_combout ),
	.datad(\slave3_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~0 .lut_mask = 16'h3000;
defparam \slave3_inst|sp|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~1 (
// Equation(s):
// \slave3_inst|sp|Decoder1~1_combout  = (\slave3_inst|sp|counter [2] & (!\slave3_inst|sp|counter [0] & \slave3_inst|sp|Decoder1~0_combout ))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~1 .lut_mask = 16'h0A00;
defparam \slave3_inst|sp|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N18
cycloneive_lcell_comb \slave3_inst|sp|wdata~2 (
// Equation(s):
// \slave3_inst|sp|wdata~2_combout  = (\slave3_inst|sp|counter [1] & (((\slave3_inst|sp|wdata [4])))) # (!\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~1_combout  & 
// ((\slave3_inst|sp|wdata [4])))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|wdata [4]),
	.datad(\slave3_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~2 .lut_mask = 16'hE2F0;
defparam \slave3_inst|sp|wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N19
dffeas \slave3_inst|sp|wdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~3 (
// Equation(s):
// \slave3_inst|sp|smemwdata~3_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [4])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|wdata [4]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~3 .lut_mask = 16'hAA00;
defparam \slave3_inst|sp|smemwdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N13
dffeas \slave3_inst|sp|smemwdata[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~0 (
// Equation(s):
// \slave3_inst|sp|Decoder0~0_combout  = (\slave3_inst|sp|Equal2~0_combout  & (!\slave3_inst|sp|counter [3] & (!\slave3_inst|sp|counter [2] & \slave3_inst|sp|Selector7~2_combout )))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(\slave3_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~0 .lut_mask = 16'h0200;
defparam \slave3_inst|sp|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~1 (
// Equation(s):
// \slave3_inst|sp|Decoder0~1_combout  = (\slave3_inst|sp|Decoder0~0_combout  & !\slave3_inst|sp|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|Decoder0~0_combout ),
	.datad(\slave3_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~1 .lut_mask = 16'h00F0;
defparam \slave3_inst|sp|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
cycloneive_lcell_comb \slave3_inst|sp|Selector29~0 (
// Equation(s):
// \slave3_inst|sp|Selector29~0_combout  = (\slave3_inst|sp|Decoder0~1_combout  & ((\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|addr [0]))) # (!\slave3_inst|sp|counter [1] & (\bus_inst|wdata_mux|out[0]~0_combout )))) # 
// (!\slave3_inst|sp|Decoder0~1_combout  & (((\slave3_inst|sp|addr [0]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Decoder0~1_combout ),
	.datac(\slave3_inst|sp|addr [0]),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector29~0 .lut_mask = 16'hF0B8;
defparam \slave3_inst|sp|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \slave3_inst|sp|addr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~0 (
// Equation(s):
// \slave3_inst|sp|smemaddr~0_combout  = (\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|addr [0])) # (!\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|smemaddr [0])))

	.dataa(\slave3_inst|sp|addr [0]),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [0]),
	.datad(\slave3_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~0 .lut_mask = 16'hAAF0;
defparam \slave3_inst|sp|smemaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \slave3_inst|sp|smemaddr[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N16
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~2 (
// Equation(s):
// \slave3_inst|sp|Decoder1~2_combout  = (!\slave3_inst|sp|counter [1] & \slave3_inst|sp|counter [0])

	.dataa(gnd),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~2 .lut_mask = 16'h3300;
defparam \slave3_inst|sp|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N4
cycloneive_lcell_comb \slave3_inst|sp|Selector28~0 (
// Equation(s):
// \slave3_inst|sp|Selector28~0_combout  = (\slave3_inst|sp|Decoder0~0_combout  & ((\slave3_inst|sp|Decoder1~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Decoder1~2_combout  & (\slave3_inst|sp|addr [1])))) # 
// (!\slave3_inst|sp|Decoder0~0_combout  & (((\slave3_inst|sp|addr [1]))))

	.dataa(\slave3_inst|sp|Decoder0~0_combout ),
	.datab(\slave3_inst|sp|Decoder1~2_combout ),
	.datac(\slave3_inst|sp|addr [1]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector28~0 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \slave3_inst|sp|addr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~1 (
// Equation(s):
// \slave3_inst|sp|smemaddr~1_combout  = (\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|addr [1])) # (!\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|smemaddr [1])))

	.dataa(gnd),
	.datab(\slave3_inst|sp|addr [1]),
	.datac(\slave3_inst|sp|smemaddr [1]),
	.datad(\slave3_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~1 .lut_mask = 16'hCCF0;
defparam \slave3_inst|sp|smemaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N13
dffeas \slave3_inst|sp|smemaddr[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector27~0 (
// Equation(s):
// \slave3_inst|sp|Selector27~0_combout  = (\slave3_inst|sp|Decoder0~1_combout  & ((\slave3_inst|sp|counter [1] & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|addr [2]))))) # 
// (!\slave3_inst|sp|Decoder0~1_combout  & (((\slave3_inst|sp|addr [2]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Decoder0~1_combout ),
	.datac(\slave3_inst|sp|addr [2]),
	.datad(\slave3_inst|sp|counter [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector27~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N31
dffeas \slave3_inst|sp|addr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N6
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~2 (
// Equation(s):
// \slave3_inst|sp|smemaddr~2_combout  = (\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|addr [2])) # (!\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|smemaddr [2])))

	.dataa(gnd),
	.datab(\slave3_inst|sp|addr [2]),
	.datac(\slave3_inst|sp|smemaddr [2]),
	.datad(\slave3_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~2 .lut_mask = 16'hCCF0;
defparam \slave3_inst|sp|smemaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N7
dffeas \slave3_inst|sp|smemaddr[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N14
cycloneive_lcell_comb \slave3_inst|sp|Selector26~0 (
// Equation(s):
// \slave3_inst|sp|Selector26~0_combout  = (\slave3_inst|sp|Decoder0~0_combout  & ((\slave3_inst|sp|Equal3~0_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Equal3~0_combout  & (\slave3_inst|sp|addr [3])))) # 
// (!\slave3_inst|sp|Decoder0~0_combout  & (((\slave3_inst|sp|addr [3]))))

	.dataa(\slave3_inst|sp|Decoder0~0_combout ),
	.datab(\slave3_inst|sp|Equal3~0_combout ),
	.datac(\slave3_inst|sp|addr [3]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector26~0 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N15
dffeas \slave3_inst|sp|addr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~3 (
// Equation(s):
// \slave3_inst|sp|smemaddr~3_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [3]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [3]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [3]),
	.datad(\slave3_inst|sp|addr [3]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~3 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N27
dffeas \slave3_inst|sp|smemaddr[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N18
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~2 (
// Equation(s):
// \slave3_inst|sp|Decoder0~2_combout  = (\slave3_inst|sp|Selector7~2_combout  & (\slave3_inst|sp|counter [2] & (!\slave3_inst|sp|counter [3] & \slave3_inst|sp|Equal2~0_combout )))

	.dataa(\slave3_inst|sp|Selector7~2_combout ),
	.datab(\slave3_inst|sp|counter [2]),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(\slave3_inst|sp|Equal2~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~2 .lut_mask = 16'h0800;
defparam \slave3_inst|sp|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector25~0 (
// Equation(s):
// \slave3_inst|sp|Selector25~0_combout  = (\slave3_inst|sp|Equal1~1_combout  & ((\slave3_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|addr [4]))))) # 
// (!\slave3_inst|sp|Equal1~1_combout  & (((\slave3_inst|sp|addr [4]))))

	.dataa(\slave3_inst|sp|Equal1~1_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [4]),
	.datad(\slave3_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector25~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N25
dffeas \slave3_inst|sp|addr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~4 (
// Equation(s):
// \slave3_inst|sp|smemaddr~4_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [4]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [4]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [4]),
	.datad(\slave3_inst|sp|addr [4]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~4 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \slave3_inst|sp|smemaddr[4] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[4] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector24~0 (
// Equation(s):
// \slave3_inst|sp|Selector24~0_combout  = (\slave3_inst|sp|Decoder1~2_combout  & ((\slave3_inst|sp|Decoder0~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|addr [5]))))) # 
// (!\slave3_inst|sp|Decoder1~2_combout  & (((\slave3_inst|sp|addr [5]))))

	.dataa(\slave3_inst|sp|Decoder1~2_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [5]),
	.datad(\slave3_inst|sp|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector24~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N21
dffeas \slave3_inst|sp|addr[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~5 (
// Equation(s):
// \slave3_inst|sp|smemaddr~5_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [5]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [5]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [5]),
	.datad(\slave3_inst|sp|addr [5]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~5 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \slave3_inst|sp|smemaddr[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~3 (
// Equation(s):
// \slave3_inst|sp|Decoder0~3_combout  = (\slave3_inst|sp|counter [1] & !\slave3_inst|sp|counter [0])

	.dataa(\slave3_inst|sp|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|counter [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~3 .lut_mask = 16'h00AA;
defparam \slave3_inst|sp|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N12
cycloneive_lcell_comb \slave3_inst|sp|Selector23~0 (
// Equation(s):
// \slave3_inst|sp|Selector23~0_combout  = (\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|Decoder0~3_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Decoder0~3_combout  & (\slave3_inst|sp|addr [6])))) # 
// (!\slave3_inst|sp|Decoder0~2_combout  & (((\slave3_inst|sp|addr [6]))))

	.dataa(\slave3_inst|sp|Decoder0~2_combout ),
	.datab(\slave3_inst|sp|Decoder0~3_combout ),
	.datac(\slave3_inst|sp|addr [6]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector23~0 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \slave3_inst|sp|addr[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~6 (
// Equation(s):
// \slave3_inst|sp|smemaddr~6_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [6]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [6]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [6]),
	.datad(\slave3_inst|sp|addr [6]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~6 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \slave3_inst|sp|smemaddr[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N28
cycloneive_lcell_comb \slave3_inst|sp|Selector22~0 (
// Equation(s):
// \slave3_inst|sp|Selector22~0_combout  = (\slave3_inst|sp|Decoder0~2_combout  & ((\slave3_inst|sp|Equal3~0_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Equal3~0_combout  & (\slave3_inst|sp|addr [7])))) # 
// (!\slave3_inst|sp|Decoder0~2_combout  & (((\slave3_inst|sp|addr [7]))))

	.dataa(\slave3_inst|sp|Decoder0~2_combout ),
	.datab(\slave3_inst|sp|Equal3~0_combout ),
	.datac(\slave3_inst|sp|addr [7]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector22~0 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \slave3_inst|sp|addr[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~7 (
// Equation(s):
// \slave3_inst|sp|smemaddr~7_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [7]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [7]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [7]),
	.datad(\slave3_inst|sp|addr [7]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~7 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \slave3_inst|sp|smemaddr[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
cycloneive_lcell_comb \slave3_inst|sp|Decoder0~4 (
// Equation(s):
// \slave3_inst|sp|Decoder0~4_combout  = (\slave3_inst|sp|Equal2~0_combout  & (\slave3_inst|sp|counter [3] & (!\slave3_inst|sp|counter [2] & \slave3_inst|sp|Selector7~2_combout )))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|counter [3]),
	.datac(\slave3_inst|sp|counter [2]),
	.datad(\slave3_inst|sp|Selector7~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder0~4 .lut_mask = 16'h0800;
defparam \slave3_inst|sp|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N8
cycloneive_lcell_comb \slave3_inst|sp|Selector21~0 (
// Equation(s):
// \slave3_inst|sp|Selector21~0_combout  = (\slave3_inst|sp|Decoder0~4_combout  & ((\slave3_inst|sp|Equal1~1_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Equal1~1_combout  & (\slave3_inst|sp|addr [8])))) # 
// (!\slave3_inst|sp|Decoder0~4_combout  & (((\slave3_inst|sp|addr [8]))))

	.dataa(\slave3_inst|sp|Decoder0~4_combout ),
	.datab(\slave3_inst|sp|Equal1~1_combout ),
	.datac(\slave3_inst|sp|addr [8]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector21~0 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N9
dffeas \slave3_inst|sp|addr[8] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[8] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~8 (
// Equation(s):
// \slave3_inst|sp|smemaddr~8_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [8]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [8]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [8]),
	.datad(\slave3_inst|sp|addr [8]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~8 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \slave3_inst|sp|smemaddr[8] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[8] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N30
cycloneive_lcell_comb \slave3_inst|sp|Selector20~0 (
// Equation(s):
// \slave3_inst|sp|Selector20~0_combout  = (\slave3_inst|sp|Decoder0~4_combout  & ((\slave3_inst|sp|Decoder1~2_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Decoder1~2_combout  & (\slave3_inst|sp|addr [9])))) # 
// (!\slave3_inst|sp|Decoder0~4_combout  & (((\slave3_inst|sp|addr [9]))))

	.dataa(\slave3_inst|sp|Decoder0~4_combout ),
	.datab(\slave3_inst|sp|Decoder1~2_combout ),
	.datac(\slave3_inst|sp|addr [9]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector20~0 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \slave3_inst|sp|addr[9] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[9] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~9 (
// Equation(s):
// \slave3_inst|sp|smemaddr~9_combout  = (\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|addr [9])) # (!\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|smemaddr [9])))

	.dataa(\slave3_inst|sp|addr [9]),
	.datab(gnd),
	.datac(\slave3_inst|sp|smemaddr [9]),
	.datad(\slave3_inst|sp|state.SREADY~q ),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~9 .lut_mask = 16'hAAF0;
defparam \slave3_inst|sp|smemaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N9
dffeas \slave3_inst|sp|smemaddr[9] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[9] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N20
cycloneive_lcell_comb \slave3_inst|sp|Selector19~0 (
// Equation(s):
// \slave3_inst|sp|Selector19~0_combout  = (\slave3_inst|sp|Decoder0~4_combout  & ((\slave3_inst|sp|Decoder0~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder0~3_combout  & ((\slave3_inst|sp|addr [10]))))) # 
// (!\slave3_inst|sp|Decoder0~4_combout  & (((\slave3_inst|sp|addr [10]))))

	.dataa(\slave3_inst|sp|Decoder0~4_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|addr [10]),
	.datad(\slave3_inst|sp|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector19~0 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N21
dffeas \slave3_inst|sp|addr[10] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[10] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~10 (
// Equation(s):
// \slave3_inst|sp|smemaddr~10_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [10]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [10]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [10]),
	.datad(\slave3_inst|sp|addr [10]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~10 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \slave3_inst|sp|smemaddr[10] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[10] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N24
cycloneive_lcell_comb \slave3_inst|sp|Selector18~0 (
// Equation(s):
// \slave3_inst|sp|Selector18~0_combout  = (\slave3_inst|sp|Decoder0~4_combout  & ((\slave3_inst|sp|Equal3~0_combout  & ((\bus_inst|wdata_mux|out[0]~0_combout ))) # (!\slave3_inst|sp|Equal3~0_combout  & (\slave3_inst|sp|addr [11])))) # 
// (!\slave3_inst|sp|Decoder0~4_combout  & (((\slave3_inst|sp|addr [11]))))

	.dataa(\slave3_inst|sp|Decoder0~4_combout ),
	.datab(\slave3_inst|sp|Equal3~0_combout ),
	.datac(\slave3_inst|sp|addr [11]),
	.datad(\bus_inst|wdata_mux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Selector18~0 .lut_mask = 16'hF870;
defparam \slave3_inst|sp|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \slave3_inst|sp|addr[11] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|addr[11] .is_wysiwyg = "true";
defparam \slave3_inst|sp|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
cycloneive_lcell_comb \slave3_inst|sp|smemaddr~11 (
// Equation(s):
// \slave3_inst|sp|smemaddr~11_combout  = (\slave3_inst|sp|state.SREADY~q  & ((\slave3_inst|sp|addr [11]))) # (!\slave3_inst|sp|state.SREADY~q  & (\slave3_inst|sp|smemaddr [11]))

	.dataa(gnd),
	.datab(\slave3_inst|sp|state.SREADY~q ),
	.datac(\slave3_inst|sp|smemaddr [11]),
	.datad(\slave3_inst|sp|addr [11]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr~11 .lut_mask = 16'hFC30;
defparam \slave3_inst|sp|smemaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N15
dffeas \slave3_inst|sp|smemaddr[11] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemaddr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemaddr[11] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
cycloneive_lcell_comb \slave3_inst|sp|Equal3~2 (
// Equation(s):
// \slave3_inst|sp|Equal3~2_combout  = (\slave3_inst|sp|counter [2] & (\slave3_inst|sp|counter [0] & \slave3_inst|sp|counter [1]))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(\slave3_inst|sp|counter [0]),
	.datac(\slave3_inst|sp|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave3_inst|sp|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Equal3~2 .lut_mask = 16'h8080;
defparam \slave3_inst|sp|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
cycloneive_lcell_comb \slave3_inst|sp|wdata~3 (
// Equation(s):
// \slave3_inst|sp|wdata~3_combout  = (\slave3_inst|sp|Equal3~2_combout  & ((\slave3_inst|sp|Decoder1~0_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~0_combout  & ((\slave3_inst|sp|wdata [7]))))) # 
// (!\slave3_inst|sp|Equal3~2_combout  & (((\slave3_inst|sp|wdata [7]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|Equal3~2_combout ),
	.datac(\slave3_inst|sp|wdata [7]),
	.datad(\slave3_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~3 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N21
dffeas \slave3_inst|sp|wdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~4 (
// Equation(s):
// \slave3_inst|sp|smemwdata~4_combout  = (\slave3_inst|sp|wdata [7] & reset_sync[2])

	.dataa(gnd),
	.datab(\slave3_inst|sp|wdata [7]),
	.datac(gnd),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~4 .lut_mask = 16'hCC00;
defparam \slave3_inst|sp|smemwdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N27
dffeas \slave3_inst|sp|smemwdata[7] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[7] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [7],\slave3_inst|sp|smemwdata [4]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N12
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~3 (
// Equation(s):
// \slave3_inst|sp|Decoder1~3_combout  = (\slave3_inst|sp|Equal2~0_combout  & (\slave3_inst|sp|Decoder1~2_combout  & (!\slave3_inst|sp|counter [3] & \slave3_inst|sp|Selector13~0_combout )))

	.dataa(\slave3_inst|sp|Equal2~0_combout ),
	.datab(\slave3_inst|sp|Decoder1~2_combout ),
	.datac(\slave3_inst|sp|counter [3]),
	.datad(\slave3_inst|sp|Selector13~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~3 .lut_mask = 16'h0800;
defparam \slave3_inst|sp|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N20
cycloneive_lcell_comb \slave3_inst|sp|wdata~1 (
// Equation(s):
// \slave3_inst|sp|wdata~1_combout  = (\slave3_inst|sp|counter [2] & ((\slave3_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~3_combout  & ((\slave3_inst|sp|wdata [5]))))) # (!\slave3_inst|sp|counter [2] & 
// (((\slave3_inst|sp|wdata [5]))))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [5]),
	.datad(\slave3_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~1 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N21
dffeas \slave3_inst|sp|wdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~2 (
// Equation(s):
// \slave3_inst|sp|smemwdata~2_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_sync[2]),
	.datad(\slave3_inst|sp|wdata [5]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~2 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N25
dffeas \slave3_inst|sp|smemwdata[5] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[5] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N14
cycloneive_lcell_comb \slave3_inst|sp|wdata~0 (
// Equation(s):
// \slave3_inst|sp|wdata~0_combout  = (\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|Decoder1~1_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~1_combout  & ((\slave3_inst|sp|wdata [6]))))) # (!\slave3_inst|sp|counter [1] & 
// (((\slave3_inst|sp|wdata [6]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|wdata [6]),
	.datad(\slave3_inst|sp|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~0 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N15
dffeas \slave3_inst|sp|wdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N30
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~1 (
// Equation(s):
// \slave3_inst|sp|smemwdata~1_combout  = (\slave3_inst|sp|wdata [6] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|wdata [6]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~1 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N31
dffeas \slave3_inst|sp|smemwdata[6] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[6] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [6],\slave3_inst|sp|smemwdata [5]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
cycloneive_lcell_comb \slave3_inst|sp|Mux0~0 (
// Equation(s):
// \slave3_inst|sp|Mux0~0_combout  = (\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|counter [2]) # ((\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (!\slave3_inst|sp|counter [1] & (!\slave3_inst|sp|counter [2] & 
// (\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\slave3_inst|sp|counter [1]),
	.datab(\slave3_inst|sp|counter [2]),
	.datac(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~0 .lut_mask = 16'hBA98;
defparam \slave3_inst|sp|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
cycloneive_lcell_comb \slave3_inst|sp|Mux0~1 (
// Equation(s):
// \slave3_inst|sp|Mux0~1_combout  = (\slave3_inst|sp|counter [2] & ((\slave3_inst|sp|Mux0~0_combout  & (\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 )) # (!\slave3_inst|sp|Mux0~0_combout  & 
// ((\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ))))) # (!\slave3_inst|sp|counter [2] & (((\slave3_inst|sp|Mux0~0_combout ))))

	.dataa(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\slave3_inst|sp|counter [2]),
	.datac(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\slave3_inst|sp|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~1 .lut_mask = 16'hBBC0;
defparam \slave3_inst|sp|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N28
cycloneive_lcell_comb \slave3_inst|sp|wdata~4 (
// Equation(s):
// \slave3_inst|sp|wdata~4_combout  = (\slave3_inst|sp|counter [2] & (((\slave3_inst|sp|wdata [1])))) # (!\slave3_inst|sp|counter [2] & ((\slave3_inst|sp|Decoder1~3_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~3_combout  & 
// ((\slave3_inst|sp|wdata [1])))))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [1]),
	.datad(\slave3_inst|sp|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~4 .lut_mask = 16'hE4F0;
defparam \slave3_inst|sp|wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \slave3_inst|sp|wdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N22
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~5 (
// Equation(s):
// \slave3_inst|sp|smemwdata~5_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [1])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|wdata [1]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~5 .lut_mask = 16'hAA00;
defparam \slave3_inst|sp|smemwdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \slave3_inst|sp|smemwdata[1] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[1] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N6
cycloneive_lcell_comb \slave3_inst|sp|Decoder1~4 (
// Equation(s):
// \slave3_inst|sp|Decoder1~4_combout  = (!\slave3_inst|sp|counter [2] & (!\slave3_inst|sp|counter [0] & \slave3_inst|sp|Decoder1~0_combout ))

	.dataa(\slave3_inst|sp|counter [2]),
	.datab(gnd),
	.datac(\slave3_inst|sp|counter [0]),
	.datad(\slave3_inst|sp|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Decoder1~4 .lut_mask = 16'h0500;
defparam \slave3_inst|sp|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
cycloneive_lcell_comb \slave3_inst|sp|wdata~5 (
// Equation(s):
// \slave3_inst|sp|wdata~5_combout  = (\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~4_combout  & ((\slave3_inst|sp|wdata [2]))))) # (!\slave3_inst|sp|counter [1] & 
// (((\slave3_inst|sp|wdata [2]))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|wdata [2]),
	.datad(\slave3_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~5 .lut_mask = 16'hB8F0;
defparam \slave3_inst|sp|wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N5
dffeas \slave3_inst|sp|wdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N8
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~6 (
// Equation(s):
// \slave3_inst|sp|smemwdata~6_combout  = (\slave3_inst|sp|wdata [2] & reset_sync[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave3_inst|sp|wdata [2]),
	.datad(reset_sync[2]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~6 .lut_mask = 16'hF000;
defparam \slave3_inst|sp|smemwdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N9
dffeas \slave3_inst|sp|smemwdata[2] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[2] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [2],\slave3_inst|sp|smemwdata [1]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
cycloneive_lcell_comb \slave3_inst|sp|wdata~6 (
// Equation(s):
// \slave3_inst|sp|wdata~6_combout  = (\slave3_inst|sp|counter [1] & (((\slave3_inst|sp|wdata [0])))) # (!\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|Decoder1~4_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Decoder1~4_combout  & 
// ((\slave3_inst|sp|wdata [0])))))

	.dataa(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datab(\slave3_inst|sp|counter [1]),
	.datac(\slave3_inst|sp|wdata [0]),
	.datad(\slave3_inst|sp|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~6 .lut_mask = 16'hE2F0;
defparam \slave3_inst|sp|wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N25
dffeas \slave3_inst|sp|wdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N16
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~7 (
// Equation(s):
// \slave3_inst|sp|smemwdata~7_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [0])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|wdata [0]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~7 .lut_mask = 16'hAA00;
defparam \slave3_inst|sp|smemwdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \slave3_inst|sp|smemwdata[0] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[0] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N8
cycloneive_lcell_comb \slave3_inst|sp|wdata~7 (
// Equation(s):
// \slave3_inst|sp|wdata~7_combout  = (\slave3_inst|sp|Decoder1~0_combout  & ((\slave3_inst|sp|Equal2~2_combout  & (\bus_inst|wdata_mux|out[0]~0_combout )) # (!\slave3_inst|sp|Equal2~2_combout  & ((\slave3_inst|sp|wdata [3]))))) # 
// (!\slave3_inst|sp|Decoder1~0_combout  & (((\slave3_inst|sp|wdata [3]))))

	.dataa(\slave3_inst|sp|Decoder1~0_combout ),
	.datab(\bus_inst|wdata_mux|out[0]~0_combout ),
	.datac(\slave3_inst|sp|wdata [3]),
	.datad(\slave3_inst|sp|Equal2~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|wdata~7 .lut_mask = 16'hD8F0;
defparam \slave3_inst|sp|wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N9
dffeas \slave3_inst|sp|wdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|wdata[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N10
cycloneive_lcell_comb \slave3_inst|sp|smemwdata~8 (
// Equation(s):
// \slave3_inst|sp|smemwdata~8_combout  = (reset_sync[2] & \slave3_inst|sp|wdata [3])

	.dataa(reset_sync[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\slave3_inst|sp|wdata [3]),
	.cin(gnd),
	.combout(\slave3_inst|sp|smemwdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata~8 .lut_mask = 16'hAA00;
defparam \slave3_inst|sp|smemwdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N11
dffeas \slave3_inst|sp|smemwdata[3] (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|smemwdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave3_inst|sp|smemwdata~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|smemwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|smemwdata[3] .is_wysiwyg = "true";
defparam \slave3_inst|sp|smemwdata[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cycloneive_ram_block \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\slave3_inst|sp|smemwen~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.clk1(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.ena0(\slave3_inst|sp|smemwen~q ),
	.ena1(\slave3_inst|sp|smemren~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\slave3_inst|sp|smemwdata [3],\slave3_inst|sp|smemwdata [0]}),
	.portaaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\slave3_inst|sp|smemaddr [11],\slave3_inst|sp|smemaddr [10],\slave3_inst|sp|smemaddr [9],\slave3_inst|sp|smemaddr [8],\slave3_inst|sp|smemaddr [7],\slave3_inst|sp|smemaddr [6],\slave3_inst|sp|smemaddr [5],\slave3_inst|sp|smemaddr [4],\slave3_inst|sp|smemaddr [3],\slave3_inst|sp|smemaddr [2],
\slave3_inst|sp|smemaddr [1],\slave3_inst|sp|smemaddr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "slave:slave3_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ALTSYNCRAM";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
cycloneive_lcell_comb \slave3_inst|sp|Mux0~2 (
// Equation(s):
// \slave3_inst|sp|Mux0~2_combout  = (\slave3_inst|sp|counter [1] & (\slave3_inst|sp|counter [2])) # (!\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|counter [2] & (\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 )) # (!\slave3_inst|sp|counter [2] 
// & ((\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\slave3_inst|sp|counter [1]),
	.datab(\slave3_inst|sp|counter [2]),
	.datac(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~2 .lut_mask = 16'hD9C8;
defparam \slave3_inst|sp|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N2
cycloneive_lcell_comb \slave3_inst|sp|Mux0~3 (
// Equation(s):
// \slave3_inst|sp|Mux0~3_combout  = (\slave3_inst|sp|counter [1] & ((\slave3_inst|sp|Mux0~2_combout  & ((\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ))) # (!\slave3_inst|sp|Mux0~2_combout  & 
// (\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # (!\slave3_inst|sp|counter [1] & (((\slave3_inst|sp|Mux0~2_combout ))))

	.dataa(\slave3_inst|sp|counter [1]),
	.datab(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\slave3_inst|sm|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\slave3_inst|sp|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|Mux0~3 .lut_mask = 16'hF588;
defparam \slave3_inst|sp|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N22
cycloneive_lcell_comb \slave3_inst|sp|srdata~0 (
// Equation(s):
// \slave3_inst|sp|srdata~0_combout  = (\slave3_inst|sp|counter [3] & (\slave3_inst|sp|Mux0~1_combout )) # (!\slave3_inst|sp|counter [3] & ((\slave3_inst|sp|Mux0~3_combout )))

	.dataa(\slave3_inst|sp|counter [3]),
	.datab(gnd),
	.datac(\slave3_inst|sp|Mux0~1_combout ),
	.datad(\slave3_inst|sp|Mux0~3_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata~0 .lut_mask = 16'hF5A0;
defparam \slave3_inst|sp|srdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
cycloneive_lcell_comb \slave3_inst|sp|srdata~1 (
// Equation(s):
// \slave3_inst|sp|srdata~1_combout  = (\slave3_inst|sp|counter [0] & (((\slave3_inst|sp|srdata~q )))) # (!\slave3_inst|sp|counter [0] & ((\slave3_inst|sp|Selector15~0_combout  & ((\slave3_inst|sp|srdata~0_combout ))) # (!\slave3_inst|sp|Selector15~0_combout 
//  & (\slave3_inst|sp|srdata~q ))))

	.dataa(\slave3_inst|sp|counter [0]),
	.datab(\slave3_inst|sp|Selector15~0_combout ),
	.datac(\slave3_inst|sp|srdata~q ),
	.datad(\slave3_inst|sp|srdata~0_combout ),
	.cin(gnd),
	.combout(\slave3_inst|sp|srdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave3_inst|sp|srdata~1 .lut_mask = 16'hF4B0;
defparam \slave3_inst|sp|srdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \slave3_inst|sp|srdata (
	.clk(\FPGA_CLK1_50~inputclkctrl_outclk ),
	.d(\slave3_inst|sp|srdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!reset_sync[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave3_inst|sp|srdata~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave3_inst|sp|srdata .is_wysiwyg = "true";
defparam \slave3_inst|sp|srdata .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~0 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~0_combout  = (\bus_inst|decoder|ssel [1] & (!\bus_inst|decoder|ssel [0] & ((\slave3_inst|sp|srdata~q )))) # (!\bus_inst|decoder|ssel [1] & (\bus_inst|decoder|ssel [0] & (\slave2_inst|sp|srdata~q )))

	.dataa(\bus_inst|decoder|ssel [1]),
	.datab(\bus_inst|decoder|ssel [0]),
	.datac(\slave2_inst|sp|srdata~q ),
	.datad(\slave3_inst|sp|srdata~q ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~0 .lut_mask = 16'h6240;
defparam \bus_inst|rdata_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \bus_inst|rdata_mux|Mux0~1 (
// Equation(s):
// \bus_inst|rdata_mux|Mux0~1_combout  = (\bus_inst|rdata_mux|Mux0~0_combout ) # ((\slave1_inst|sp|srdata~q  & (\bus_inst|decoder|ssel [1] $ (!\bus_inst|decoder|ssel [0]))))

	.dataa(\bus_inst|decoder|ssel [1]),
	.datab(\bus_inst|decoder|ssel [0]),
	.datac(\slave1_inst|sp|srdata~q ),
	.datad(\bus_inst|rdata_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bus_inst|rdata_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_inst|rdata_mux|Mux0~1 .lut_mask = 16'hFF90;
defparam \bus_inst|rdata_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \GPIO_M1_WDATA~input (
	.i(GPIO_M1_WDATA),
	.ibar(gnd),
	.o(\GPIO_M1_WDATA~input_o ));
// synopsys translate_off
defparam \GPIO_M1_WDATA~input .bus_hold = "false";
defparam \GPIO_M1_WDATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \GPIO_M1_MODE~input (
	.i(GPIO_M1_MODE),
	.ibar(gnd),
	.o(\GPIO_M1_MODE~input_o ));
// synopsys translate_off
defparam \GPIO_M1_MODE~input .bus_hold = "false";
defparam \GPIO_M1_MODE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \GPIO_M1_MVALID~input (
	.i(GPIO_M1_MVALID),
	.ibar(gnd),
	.o(\GPIO_M1_MVALID~input_o ));
// synopsys translate_off
defparam \GPIO_M1_MVALID~input .bus_hold = "false";
defparam \GPIO_M1_MVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \GPIO_M1_BREQ~input (
	.i(GPIO_M1_BREQ),
	.ibar(gnd),
	.o(\GPIO_M1_BREQ~input_o ));
// synopsys translate_off
defparam \GPIO_M1_BREQ~input .bus_hold = "false";
defparam \GPIO_M1_BREQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \GPIO_M2_WDATA~input (
	.i(GPIO_M2_WDATA),
	.ibar(gnd),
	.o(\GPIO_M2_WDATA~input_o ));
// synopsys translate_off
defparam \GPIO_M2_WDATA~input .bus_hold = "false";
defparam \GPIO_M2_WDATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \GPIO_M2_MODE~input (
	.i(GPIO_M2_MODE),
	.ibar(gnd),
	.o(\GPIO_M2_MODE~input_o ));
// synopsys translate_off
defparam \GPIO_M2_MODE~input .bus_hold = "false";
defparam \GPIO_M2_MODE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \GPIO_M2_MVALID~input (
	.i(GPIO_M2_MVALID),
	.ibar(gnd),
	.o(\GPIO_M2_MVALID~input_o ));
// synopsys translate_off
defparam \GPIO_M2_MVALID~input .bus_hold = "false";
defparam \GPIO_M2_MVALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO_M2_BREQ~input (
	.i(GPIO_M2_BREQ),
	.ibar(gnd),
	.o(\GPIO_M2_BREQ~input_o ));
// synopsys translate_off
defparam \GPIO_M2_BREQ~input .bus_hold = "false";
defparam \GPIO_M2_BREQ~input .simulate_z_as = "z";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign GPIO_M1_RDATA = \GPIO_M1_RDATA~output_o ;

assign GPIO_M1_SVALID = \GPIO_M1_SVALID~output_o ;

assign GPIO_M1_BGRANT = \GPIO_M1_BGRANT~output_o ;

assign GPIO_M1_ACK = \GPIO_M1_ACK~output_o ;

assign GPIO_M1_SPLIT = \GPIO_M1_SPLIT~output_o ;

assign GPIO_M2_RDATA = \GPIO_M2_RDATA~output_o ;

assign GPIO_M2_SVALID = \GPIO_M2_SVALID~output_o ;

assign GPIO_M2_BGRANT = \GPIO_M2_BGRANT~output_o ;

assign GPIO_M2_ACK = \GPIO_M2_ACK~output_o ;

assign GPIO_M2_SPLIT = \GPIO_M2_SPLIT~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
