// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/22/2021 16:12:07"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TERCER (
	DIN,
	Resetn,
	lock,
	Run,
	Done,
	Buswires);
input 	[15:0] DIN;
input 	Resetn;
input 	lock;
input 	Run;
output 	Done;
output 	[15:0] Buswires;

// Design Ports Information
// Run	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Done	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[0]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[1]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[2]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[3]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[4]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[5]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[6]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[7]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[8]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[9]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[10]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[11]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[12]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[13]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[14]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buswires[15]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[9]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[10]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[11]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[12]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[13]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[14]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[15]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lock	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Run~input_o ;
wire \Done~output_o ;
wire \Buswires[0]~output_o ;
wire \Buswires[1]~output_o ;
wire \Buswires[2]~output_o ;
wire \Buswires[3]~output_o ;
wire \Buswires[4]~output_o ;
wire \Buswires[5]~output_o ;
wire \Buswires[6]~output_o ;
wire \Buswires[7]~output_o ;
wire \Buswires[8]~output_o ;
wire \Buswires[9]~output_o ;
wire \Buswires[10]~output_o ;
wire \Buswires[11]~output_o ;
wire \Buswires[12]~output_o ;
wire \Buswires[13]~output_o ;
wire \Buswires[14]~output_o ;
wire \Buswires[15]~output_o ;
wire \lock~input_o ;
wire \lock~inputclkctrl_outclk ;
wire \Resetn~input_o ;
wire \DIN[15]~input_o ;
wire \DIN[10]~input_o ;
wire \DIN[12]~input_o ;
wire \DIN[11]~input_o ;
wire \Mux15~0_combout ;
wire \DIN[14]~input_o ;
wire \Tstep|Q~0_combout ;
wire \Mux12~1_combout ;
wire \Mux15~2_combout ;
wire \DIN[13]~input_o ;
wire \Mux16~1_combout ;
wire \Tstep|Q~1_combout ;
wire \Mux16~0_combout ;
wire \Mux16~2_combout ;
wire \reg_3|Q[0]~feeder_combout ;
wire \Mux12~2_combout ;
wire \Mux15~1_combout ;
wire \DIN[9]~input_o ;
wire \Mux17~4_combout ;
wire \Mux17~5_combout ;
wire \DIN[7]~input_o ;
wire \DIN[8]~input_o ;
wire \Mux20~0_combout ;
wire \Mux17~6_combout ;
wire \Mux18~0_combout ;
wire \Mux20~1_combout ;
wire \Mux12~0_combout ;
wire \Equal11~0_combout ;
wire \Mux18~1_combout ;
wire \Mux17~9_combout ;
wire \Mux17~7_combout ;
wire \Mux17~10_combout ;
wire \Mux17~11_combout ;
wire \Mux22~0_combout ;
wire \Mux17~8_combout ;
wire \Mux22~1_combout ;
wire \Mux22~2_combout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \Mux24~0_combout ;
wire \Mux19~4_combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \Equal10~0_combout ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \Equal8~0_combout ;
wire \Equal11~1_combout ;
wire \Mux8~0_combout ;
wire \Mux19~5_combout ;
wire \Equal6~0_combout ;
wire \Equal4~0_combout ;
wire \Equal7~0_combout ;
wire \Selector15~1_combout ;
wire \reg_5|Q[0]~0_combout ;
wire \reg_5|Q[0]~1_combout ;
wire \sum|Add0|auto_generated|_~0_combout ;
wire \AddSub~0_combout ;
wire \reg_G|Q[0]~17_cout ;
wire \reg_G|Q[0]~18_combout ;
wire \Equal3~8_combout ;
wire \Equal9~0_combout ;
wire \Selector15~0_combout ;
wire \Selector15~2_combout ;
wire \DIN[0]~input_o ;
wire \DINout~0_combout ;
wire \Equal2~1_combout ;
wire \Equal8~1_combout ;
wire \Equal2~0_combout ;
wire \Equal5~0_combout ;
wire \Equal6~1_combout ;
wire \Buswires~1_combout ;
wire \Equal10~1_combout ;
wire \Equal10~2_combout ;
wire \Equal4~1_combout ;
wire \Buswires~0_combout ;
wire \Buswires~2_combout ;
wire \reg_4|Q[0]~feeder_combout ;
wire \Mux11~2_combout ;
wire \Mux9~0_combout ;
wire \Selector15~3_combout ;
wire \Mux13~0_combout ;
wire \Mux14~0_combout ;
wire \Selector15~4_combout ;
wire \Selector15~5_combout ;
wire \Selector15~6_combout ;
wire \DIN[1]~input_o ;
wire \reg_G|Q[0]~19 ;
wire \reg_G|Q[1]~20_combout ;
wire \Selector14~3_combout ;
wire \reg_6|Q[1]~feeder_combout ;
wire \Selector14~2_combout ;
wire \Selector14~4_combout ;
wire \reg_7|Q[1]~feeder_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \Selector14~5_combout ;
wire \DIN[2]~input_o ;
wire \reg_7|Q[2]~feeder_combout ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \reg_G|Q[1]~21 ;
wire \reg_G|Q[2]~22_combout ;
wire \Selector13~3_combout ;
wire \Selector13~4_combout ;
wire \Selector13~5_combout ;
wire \DIN[3]~input_o ;
wire \reg_7|Q[3]~feeder_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \reg_G|Q[2]~23 ;
wire \reg_G|Q[3]~24_combout ;
wire \Selector12~3_combout ;
wire \reg_6|Q[3]~feeder_combout ;
wire \Selector12~2_combout ;
wire \Selector12~4_combout ;
wire \Selector12~5_combout ;
wire \DIN[4]~input_o ;
wire \reg_G|Q[3]~25 ;
wire \reg_G|Q[4]~26_combout ;
wire \Selector11~3_combout ;
wire \reg_6|Q[4]~feeder_combout ;
wire \Selector11~2_combout ;
wire \Selector11~4_combout ;
wire \reg_7|Q[4]~feeder_combout ;
wire \reg_3|Q[4]~feeder_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Selector11~5_combout ;
wire \reg_3|Q[5]~feeder_combout ;
wire \reg_7|Q[5]~feeder_combout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \DIN[5]~input_o ;
wire \reg_G|Q[4]~27 ;
wire \reg_G|Q[5]~28_combout ;
wire \Selector10~3_combout ;
wire \reg_6|Q[5]~feeder_combout ;
wire \Selector10~2_combout ;
wire \Selector10~4_combout ;
wire \Selector10~5_combout ;
wire \DIN[6]~input_o ;
wire \reg_7|Q[6]~feeder_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \reg_G|Q[5]~29 ;
wire \reg_G|Q[6]~30_combout ;
wire \Selector9~3_combout ;
wire \reg_6|Q[6]~feeder_combout ;
wire \Selector9~2_combout ;
wire \Selector9~4_combout ;
wire \Selector9~5_combout ;
wire \reg_7|Q[7]~feeder_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \reg_G|Q[6]~31 ;
wire \reg_G|Q[7]~32_combout ;
wire \Selector8~3_combout ;
wire \Selector8~2_combout ;
wire \Selector8~4_combout ;
wire \Selector8~5_combout ;
wire \reg_G|Q[7]~33 ;
wire \reg_G|Q[8]~34_combout ;
wire \Selector7~3_combout ;
wire \reg_6|Q[8]~feeder_combout ;
wire \Selector7~2_combout ;
wire \Selector7~4_combout ;
wire \reg_7|Q[8]~feeder_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Selector7~5_combout ;
wire \reg_G|Q[8]~35 ;
wire \reg_G|Q[9]~36_combout ;
wire \Selector6~3_combout ;
wire \reg_6|Q[9]~feeder_combout ;
wire \Selector6~2_combout ;
wire \Selector6~4_combout ;
wire \reg_7|Q[9]~feeder_combout ;
wire \reg_3|Q[9]~feeder_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector6~5_combout ;
wire \reg_7|Q[10]~feeder_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \reg_G|Q[9]~37 ;
wire \reg_G|Q[10]~38_combout ;
wire \reg_4|Q[10]~feeder_combout ;
wire \Selector5~3_combout ;
wire \reg_0|Q[10]~feeder_combout ;
wire \reg_6|Q[10]~feeder_combout ;
wire \Selector5~2_combout ;
wire \Selector5~4_combout ;
wire \Selector5~5_combout ;
wire \reg_G|Q[10]~39 ;
wire \reg_G|Q[11]~40_combout ;
wire \Selector4~3_combout ;
wire \reg_6|Q[11]~feeder_combout ;
wire \Selector4~2_combout ;
wire \Selector4~4_combout ;
wire \reg_7|Q[11]~feeder_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~5_combout ;
wire \reg_6|Q[12]~feeder_combout ;
wire \Selector3~2_combout ;
wire \reg_G|Q[11]~41 ;
wire \reg_G|Q[12]~42_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \reg_7|Q[12]~feeder_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~5_combout ;
wire \reg_7|Q[13]~feeder_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \reg_G|Q[12]~43 ;
wire \reg_G|Q[13]~44_combout ;
wire \Selector2~3_combout ;
wire \reg_6|Q[13]~feeder_combout ;
wire \Selector2~2_combout ;
wire \Selector2~4_combout ;
wire \Selector2~5_combout ;
wire \reg_3|Q[14]~feeder_combout ;
wire \reg_7|Q[14]~feeder_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \reg_G|Q[13]~45 ;
wire \reg_G|Q[14]~46_combout ;
wire \Selector1~3_combout ;
wire \reg_6|Q[14]~feeder_combout ;
wire \Selector1~2_combout ;
wire \Selector1~4_combout ;
wire \Selector1~5_combout ;
wire \reg_6|Q[15]~feeder_combout ;
wire \Selector0~2_combout ;
wire \reg_G|Q[14]~47 ;
wire \reg_G|Q[15]~48_combout ;
wire \Selector0~3_combout ;
wire \Selector0~4_combout ;
wire \reg_7|Q[15]~feeder_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~5_combout ;
wire [15:0] \reg_2|Q ;
wire [15:0] \reg_0|Q ;
wire [15:0] \reg_G|Q ;
wire [15:0] \reg_A|Q ;
wire [1:0] \Tstep|Q ;
wire [15:0] \reg_4|Q ;
wire [8:0] \reg_IR|Q ;
wire [15:0] \reg_5|Q ;
wire [15:0] \reg_3|Q ;
wire [15:0] \reg_7|Q ;
wire [15:0] \reg_6|Q ;
wire [15:0] \reg_1|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \Done~output (
	.i(\Mux16~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \Buswires[0]~output (
	.i(\Selector15~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[0]~output .bus_hold = "false";
defparam \Buswires[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \Buswires[1]~output (
	.i(\Selector14~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[1]~output .bus_hold = "false";
defparam \Buswires[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \Buswires[2]~output (
	.i(\Selector13~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[2]~output .bus_hold = "false";
defparam \Buswires[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \Buswires[3]~output (
	.i(\Selector12~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[3]~output .bus_hold = "false";
defparam \Buswires[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \Buswires[4]~output (
	.i(\Selector11~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[4]~output .bus_hold = "false";
defparam \Buswires[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \Buswires[5]~output (
	.i(\Selector10~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[5]~output .bus_hold = "false";
defparam \Buswires[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \Buswires[6]~output (
	.i(\Selector9~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[6]~output .bus_hold = "false";
defparam \Buswires[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \Buswires[7]~output (
	.i(\Selector8~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[7]~output .bus_hold = "false";
defparam \Buswires[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \Buswires[8]~output (
	.i(\Selector7~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[8]~output .bus_hold = "false";
defparam \Buswires[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \Buswires[9]~output (
	.i(\Selector6~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[9]~output .bus_hold = "false";
defparam \Buswires[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \Buswires[10]~output (
	.i(\Selector5~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[10]~output .bus_hold = "false";
defparam \Buswires[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \Buswires[11]~output (
	.i(\Selector4~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[11]~output .bus_hold = "false";
defparam \Buswires[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \Buswires[12]~output (
	.i(\Selector3~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[12]~output .bus_hold = "false";
defparam \Buswires[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \Buswires[13]~output (
	.i(\Selector2~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[13]~output .bus_hold = "false";
defparam \Buswires[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \Buswires[14]~output (
	.i(\Selector1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[14]~output .bus_hold = "false";
defparam \Buswires[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \Buswires[15]~output (
	.i(\Selector0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buswires[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Buswires[15]~output .bus_hold = "false";
defparam \Buswires[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \lock~input (
	.i(lock),
	.ibar(gnd),
	.o(\lock~input_o ));
// synopsys translate_off
defparam \lock~input .bus_hold = "false";
defparam \lock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \lock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \lock~inputclkctrl .clock_type = "global clock";
defparam \lock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \DIN[15]~input (
	.i(DIN[15]),
	.ibar(gnd),
	.o(\DIN[15]~input_o ));
// synopsys translate_off
defparam \DIN[15]~input .bus_hold = "false";
defparam \DIN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \DIN[10]~input (
	.i(DIN[10]),
	.ibar(gnd),
	.o(\DIN[10]~input_o ));
// synopsys translate_off
defparam \DIN[10]~input .bus_hold = "false";
defparam \DIN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \reg_IR|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[3] .is_wysiwyg = "true";
defparam \reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \DIN[12]~input (
	.i(DIN[12]),
	.ibar(gnd),
	.o(\DIN[12]~input_o ));
// synopsys translate_off
defparam \DIN[12]~input .bus_hold = "false";
defparam \DIN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \reg_IR|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[5] .is_wysiwyg = "true";
defparam \reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \DIN[11]~input (
	.i(DIN[11]),
	.ibar(gnd),
	.o(\DIN[11]~input_o ));
// synopsys translate_off
defparam \DIN[11]~input .bus_hold = "false";
defparam \DIN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \reg_IR|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[4] .is_wysiwyg = "true";
defparam \reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!\reg_IR|Q [3] & (!\reg_IR|Q [5] & !\reg_IR|Q [4]))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [5]),
	.datac(gnd),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h0011;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \DIN[14]~input (
	.i(DIN[14]),
	.ibar(gnd),
	.o(\DIN[14]~input_o ));
// synopsys translate_off
defparam \DIN[14]~input .bus_hold = "false";
defparam \DIN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \reg_IR|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[7] .is_wysiwyg = "true";
defparam \reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \Tstep|Q~0 (
// Equation(s):
// \Tstep|Q~0_combout  = (!\Mux16~2_combout  & (\Resetn~input_o  & (\Tstep|Q [0] $ (\Tstep|Q [1]))))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\Mux16~2_combout ),
	.datad(\Resetn~input_o ),
	.cin(gnd),
	.combout(\Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Q~0 .lut_mask = 16'h0600;
defparam \Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \Tstep|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Tstep|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Q[1] .is_wysiwyg = "true";
defparam \Tstep|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Tstep|Q [0] & (!\reg_IR|Q [8] & (\reg_IR|Q [7] $ (!\Tstep|Q [1]))))

	.dataa(\Tstep|Q [0]),
	.datab(\reg_IR|Q [7]),
	.datac(\reg_IR|Q [8]),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'h0802;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\Tstep|Q [0] & (\Mux15~0_combout  & (\Mux12~1_combout ))) # (!\Tstep|Q [0] & (((\Mux15~0_combout  & \Mux12~1_combout )) # (!\Tstep|Q [1])))

	.dataa(\Tstep|Q [0]),
	.datab(\Mux15~0_combout ),
	.datac(\Mux12~1_combout ),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hC0D5;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \reg_IR|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[8] .is_wysiwyg = "true";
defparam \reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \DIN[13]~input (
	.i(DIN[13]),
	.ibar(gnd),
	.o(\DIN[13]~input_o ));
// synopsys translate_off
defparam \DIN[13]~input .bus_hold = "false";
defparam \DIN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \reg_IR|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[6] .is_wysiwyg = "true";
defparam \reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Tstep|Q [0] & ((\reg_IR|Q [8]) # ((\reg_IR|Q [6] & !\reg_IR|Q [7]))))

	.dataa(\Tstep|Q [0]),
	.datab(\reg_IR|Q [8]),
	.datac(\reg_IR|Q [6]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'h88A8;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \Tstep|Q~1 (
// Equation(s):
// \Tstep|Q~1_combout  = (\Resetn~input_o  & (!\Mux16~1_combout  & (!\Tstep|Q [0] & !\Mux16~0_combout )))

	.dataa(\Resetn~input_o ),
	.datab(\Mux16~1_combout ),
	.datac(\Tstep|Q [0]),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep|Q~1 .lut_mask = 16'h0002;
defparam \Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \Tstep|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Tstep|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep|Q[0] .is_wysiwyg = "true";
defparam \Tstep|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N24
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Tstep|Q [1] & ((\Tstep|Q [0]) # ((\reg_IR|Q [8]) # (!\reg_IR|Q [7]))))

	.dataa(\Tstep|Q [0]),
	.datab(\reg_IR|Q [8]),
	.datac(\reg_IR|Q [7]),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hEF00;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\Mux16~0_combout ) # (\Mux16~1_combout )

	.dataa(\Mux16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux16~1_combout ),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hFFAA;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \reg_3|Q[0]~feeder (
// Equation(s):
// \reg_3|Q[0]~feeder_combout  = \Selector15~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector15~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (!\reg_IR|Q [5] & (\Mux12~1_combout  & (\reg_IR|Q [4] & \reg_IR|Q [3])))

	.dataa(\reg_IR|Q [5]),
	.datab(\Mux12~1_combout ),
	.datac(\reg_IR|Q [4]),
	.datad(\reg_IR|Q [3]),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'h4000;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \reg_3|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (!\reg_IR|Q [3] & !\reg_IR|Q [4])

	.dataa(\reg_IR|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'h0055;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \DIN[9]~input (
	.i(DIN[9]),
	.ibar(gnd),
	.o(\DIN[9]~input_o ));
// synopsys translate_off
defparam \DIN[9]~input .bus_hold = "false";
defparam \DIN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \reg_IR|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[2] .is_wysiwyg = "true";
defparam \reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\reg_IR|Q [7] & ((\Tstep|Q [1]))) # (!\reg_IR|Q [7] & (!\reg_IR|Q [6] & !\Tstep|Q [1]))

	.dataa(gnd),
	.datab(\reg_IR|Q [7]),
	.datac(\reg_IR|Q [6]),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'hCC03;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \Mux17~5 (
// Equation(s):
// \Mux17~5_combout  = (!\reg_IR|Q [8] & (\Tstep|Q [0] $ (\Tstep|Q [1])))

	.dataa(gnd),
	.datab(\reg_IR|Q [8]),
	.datac(\Tstep|Q [0]),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~5 .lut_mask = 16'h0330;
defparam \Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \reg_IR|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[0] .is_wysiwyg = "true";
defparam \reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \reg_IR|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[1] .is_wysiwyg = "true";
defparam \reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\Mux17~4_combout  & (\Mux17~5_combout  & (!\reg_IR|Q [0] & !\reg_IR|Q [1])))

	.dataa(\Mux17~4_combout ),
	.datab(\Mux17~5_combout ),
	.datac(\reg_IR|Q [0]),
	.datad(\reg_IR|Q [1]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'h0008;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \Mux17~6 (
// Equation(s):
// \Mux17~6_combout  = (!\Tstep|Q [1] & (!\reg_IR|Q [8] & (\Tstep|Q [0] & \reg_IR|Q [7])))

	.dataa(\Tstep|Q [1]),
	.datab(\reg_IR|Q [8]),
	.datac(\Tstep|Q [0]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~6 .lut_mask = 16'h1000;
defparam \Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Mux17~6_combout  & (\reg_IR|Q [5] & ((!\Mux17~5_combout ) # (!\Mux17~4_combout ))))

	.dataa(\Mux17~6_combout ),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux17~4_combout ),
	.datad(\Mux17~5_combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h0888;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux15~1_combout  & ((\Mux18~0_combout ) # ((\reg_IR|Q [2] & \Mux20~0_combout )))) # (!\Mux15~1_combout  & (\reg_IR|Q [2] & (\Mux20~0_combout )))

	.dataa(\Mux15~1_combout ),
	.datab(\reg_IR|Q [2]),
	.datac(\Mux20~0_combout ),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hEAC0;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (!\reg_IR|Q [8] & \Tstep|Q [0])

	.dataa(gnd),
	.datab(\reg_IR|Q [8]),
	.datac(gnd),
	.datad(\Tstep|Q [0]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h3300;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = ((\Tstep|Q [1] & ((!\reg_IR|Q [7]))) # (!\Tstep|Q [1] & ((\reg_IR|Q [7]) # (!\reg_IR|Q [6])))) # (!\Mux12~0_combout )

	.dataa(\reg_IR|Q [6]),
	.datab(\Tstep|Q [1]),
	.datac(\reg_IR|Q [7]),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal11~0 .lut_mask = 16'h3DFF;
defparam \Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\reg_IR|Q [2] & \reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_IR|Q [2]),
	.datad(\reg_IR|Q [1]),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hF000;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \Mux17~9 (
// Equation(s):
// \Mux17~9_combout  = (\reg_IR|Q [0] & (\Mux18~1_combout  & (\Mux17~4_combout  & \Mux17~5_combout )))

	.dataa(\reg_IR|Q [0]),
	.datab(\Mux18~1_combout ),
	.datac(\Mux17~4_combout ),
	.datad(\Mux17~5_combout ),
	.cin(gnd),
	.combout(\Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~9 .lut_mask = 16'h8000;
defparam \Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \Mux17~7 (
// Equation(s):
// \Mux17~7_combout  = (\reg_IR|Q [3] & (\Mux17~6_combout  & ((!\Mux17~4_combout ) # (!\Mux17~5_combout ))))

	.dataa(\Mux17~5_combout ),
	.datab(\reg_IR|Q [3]),
	.datac(\Mux17~6_combout ),
	.datad(\Mux17~4_combout ),
	.cin(gnd),
	.combout(\Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~7 .lut_mask = 16'h40C0;
defparam \Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \Mux17~10 (
// Equation(s):
// \Mux17~10_combout  = (\Mux17~9_combout ) # ((\reg_IR|Q [4] & (\reg_IR|Q [5] & \Mux17~7_combout )))

	.dataa(\reg_IR|Q [4]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux17~9_combout ),
	.datad(\Mux17~7_combout ),
	.cin(gnd),
	.combout(\Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~10 .lut_mask = 16'hF8F0;
defparam \Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \Mux17~11 (
// Equation(s):
// \Mux17~11_combout  = (\Mux17~5_combout  & ((\Tstep|Q [1] & (\reg_IR|Q [7])) # (!\Tstep|Q [1] & (!\reg_IR|Q [7] & !\reg_IR|Q [6]))))

	.dataa(\Tstep|Q [1]),
	.datab(\reg_IR|Q [7]),
	.datac(\reg_IR|Q [6]),
	.datad(\Mux17~5_combout ),
	.cin(gnd),
	.combout(\Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~11 .lut_mask = 16'h8900;
defparam \Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (!\reg_IR|Q [2] & \reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_IR|Q [2]),
	.datad(\reg_IR|Q [1]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'h0F00;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \Mux17~8 (
// Equation(s):
// \Mux17~8_combout  = (!\Tstep|Q [1] & (\Tstep|Q [0] & (!\reg_IR|Q [8] & \reg_IR|Q [7])))

	.dataa(\Tstep|Q [1]),
	.datab(\Tstep|Q [0]),
	.datac(\reg_IR|Q [8]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~8 .lut_mask = 16'h0400;
defparam \Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\reg_IR|Q [4] & (!\reg_IR|Q [3] & (!\reg_IR|Q [5] & \Mux17~8_combout )))

	.dataa(\reg_IR|Q [4]),
	.datab(\reg_IR|Q [3]),
	.datac(\reg_IR|Q [5]),
	.datad(\Mux17~8_combout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'h0200;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (\Mux22~1_combout ) # ((\Mux17~11_combout  & (\Mux22~0_combout  & !\reg_IR|Q [0])))

	.dataa(\Mux17~11_combout ),
	.datab(\Mux22~0_combout ),
	.datac(\reg_IR|Q [0]),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'hFF08;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\reg_IR|Q [2] & \reg_IR|Q [0])

	.dataa(\reg_IR|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_IR|Q [0]),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hAA00;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (!\reg_IR|Q [1] & (\Mux19~2_combout  & (\Mux17~4_combout  & \Mux17~5_combout )))

	.dataa(\reg_IR|Q [1]),
	.datab(\Mux19~2_combout ),
	.datac(\Mux17~4_combout ),
	.datad(\Mux17~5_combout ),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'h4000;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\reg_IR|Q [2] & (\Mux15~0_combout  & (\Mux17~8_combout ))) # (!\reg_IR|Q [2] & ((\Mux20~0_combout ) # ((\Mux15~0_combout  & \Mux17~8_combout ))))

	.dataa(\reg_IR|Q [2]),
	.datab(\Mux15~0_combout ),
	.datac(\Mux17~8_combout ),
	.datad(\Mux20~0_combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hD5C0;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (!\reg_IR|Q [4] & (\reg_IR|Q [3] & \Mux18~0_combout ))

	.dataa(\reg_IR|Q [4]),
	.datab(\reg_IR|Q [3]),
	.datac(gnd),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = 16'h4400;
defparam \Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\Mux22~0_combout  & (\reg_IR|Q [0] & (\Mux17~5_combout  & \Mux17~4_combout )))

	.dataa(\Mux22~0_combout ),
	.datab(\reg_IR|Q [0]),
	.datac(\Mux17~5_combout ),
	.datad(\Mux17~4_combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h8000;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Mux21~0_combout ) # ((\reg_IR|Q [4] & (!\reg_IR|Q [5] & \Mux17~7_combout )))

	.dataa(\reg_IR|Q [4]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux21~0_combout ),
	.datad(\Mux17~7_combout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hF2F0;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (!\Mux19~3_combout  & (!\Mux24~0_combout  & (!\Mux19~4_combout  & !\Mux21~1_combout )))

	.dataa(\Mux19~3_combout ),
	.datab(\Mux24~0_combout ),
	.datac(\Mux19~4_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = 16'h0001;
defparam \Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\Mux17~4_combout  & (\Mux17~5_combout  & (!\reg_IR|Q [0] & \Mux18~1_combout )))

	.dataa(\Mux17~4_combout ),
	.datab(\Mux17~5_combout ),
	.datac(\reg_IR|Q [0]),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'h0800;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\Mux18~2_combout ) # ((!\reg_IR|Q [3] & (\Mux18~0_combout  & \reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\Mux18~0_combout ),
	.datac(\reg_IR|Q [4]),
	.datad(\Mux18~2_combout ),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hFF40;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (!\reg_IR|Q [1] & (\reg_IR|Q [0] & (!\reg_IR|Q [2] & \Mux17~11_combout )))

	.dataa(\reg_IR|Q [1]),
	.datab(\reg_IR|Q [0]),
	.datac(\reg_IR|Q [2]),
	.datad(\Mux17~11_combout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'h0400;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout ) # ((!\reg_IR|Q [4] & (\Mux17~7_combout  & !\reg_IR|Q [5])))

	.dataa(\reg_IR|Q [4]),
	.datab(\Mux17~7_combout ),
	.datac(\reg_IR|Q [5]),
	.datad(\Mux23~0_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hFF04;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!\Mux22~2_combout  & (\Equal10~0_combout  & (!\Mux18~3_combout  & !\Mux23~1_combout )))

	.dataa(\Mux22~2_combout ),
	.datab(\Equal10~0_combout ),
	.datac(\Mux18~3_combout ),
	.datad(\Mux23~1_combout ),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0004;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \Equal11~1 (
// Equation(s):
// \Equal11~1_combout  = (!\Mux20~1_combout  & (\Equal11~0_combout  & (\Mux17~10_combout  & \Equal8~0_combout )))

	.dataa(\Mux20~1_combout ),
	.datab(\Equal11~0_combout ),
	.datac(\Mux17~10_combout ),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal11~1 .lut_mask = 16'h4000;
defparam \Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\reg_IR|Q [3] & (\reg_IR|Q [5] & (\Mux12~1_combout  & \reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux12~1_combout ),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h8000;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \reg_7|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[0] .is_wysiwyg = "true";
defparam \reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \Mux19~5 (
// Equation(s):
// \Mux19~5_combout  = (\Mux19~3_combout ) # ((\reg_IR|Q [3] & (!\reg_IR|Q [4] & \Mux18~0_combout )))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [4]),
	.datac(\Mux18~0_combout ),
	.datad(\Mux19~3_combout ),
	.cin(gnd),
	.combout(\Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~5 .lut_mask = 16'hFF20;
defparam \Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (\Equal11~0_combout  & (!\Mux20~1_combout  & !\Mux17~10_combout ))

	.dataa(\Equal11~0_combout ),
	.datab(gnd),
	.datac(\Mux20~1_combout ),
	.datad(\Mux17~10_combout ),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h000A;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\Mux22~2_combout  & (!\Mux23~1_combout  & (!\Mux18~3_combout  & \Equal6~0_combout )))

	.dataa(\Mux22~2_combout ),
	.datab(\Mux23~1_combout ),
	.datac(\Mux18~3_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0100;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (\Mux21~1_combout  & (!\Mux24~0_combout  & (!\Mux19~5_combout  & \Equal4~0_combout )))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux24~0_combout ),
	.datac(\Mux19~5_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0200;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N6
cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\reg_3|Q [0] & ((\Equal7~0_combout ) # ((\Equal11~1_combout  & \reg_7|Q [0])))) # (!\reg_3|Q [0] & (\Equal11~1_combout  & (\reg_7|Q [0])))

	.dataa(\reg_3|Q [0]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_7|Q [0]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hEAC0;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \reg_5|Q[0]~0 (
// Equation(s):
// \reg_5|Q[0]~0_combout  = (\reg_IR|Q [5] & (\Mux12~1_combout  & (\reg_IR|Q [3] & !\reg_IR|Q [4])))

	.dataa(\reg_IR|Q [5]),
	.datab(\Mux12~1_combout ),
	.datac(\reg_IR|Q [3]),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\reg_5|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[0]~0 .lut_mask = 16'h0080;
defparam \reg_5|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \reg_5|Q[0]~1 (
// Equation(s):
// \reg_5|Q[0]~1_combout  = (\reg_5|Q[0]~0_combout  & ((\Selector15~6_combout ))) # (!\reg_5|Q[0]~0_combout  & (\reg_5|Q [0]))

	.dataa(\reg_5|Q[0]~0_combout ),
	.datab(gnd),
	.datac(\reg_5|Q [0]),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\reg_5|Q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[0]~1 .lut_mask = 16'hFA50;
defparam \reg_5|Q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \reg_5|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_5|Q[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \reg_A|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector15~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \sum|Add0|auto_generated|_~0 (
// Equation(s):
// \sum|Add0|auto_generated|_~0_combout  = \reg_A|Q [0] $ (\Selector15~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_A|Q [0]),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\sum|Add0|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sum|Add0|auto_generated|_~0 .lut_mask = 16'h0FF0;
defparam \sum|Add0|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cycloneive_lcell_comb \AddSub~0 (
// Equation(s):
// \AddSub~0_combout  = (!\Tstep|Q [0] & (\reg_IR|Q [7] & (!\reg_IR|Q [8] & \Tstep|Q [1])))

	.dataa(\Tstep|Q [0]),
	.datab(\reg_IR|Q [7]),
	.datac(\reg_IR|Q [8]),
	.datad(\Tstep|Q [1]),
	.cin(gnd),
	.combout(\AddSub~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSub~0 .lut_mask = 16'h0400;
defparam \AddSub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \reg_G|Q[0]~17 (
// Equation(s):
// \reg_G|Q[0]~17_cout  = CARRY(!\Selector15~6_combout )

	.dataa(gnd),
	.datab(\Selector15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\reg_G|Q[0]~17_cout ));
// synopsys translate_off
defparam \reg_G|Q[0]~17 .lut_mask = 16'h0033;
defparam \reg_G|Q[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \reg_G|Q[0]~18 (
// Equation(s):
// \reg_G|Q[0]~18_combout  = (\sum|Add0|auto_generated|_~0_combout  & ((\AddSub~0_combout  & ((\reg_G|Q[0]~17_cout ) # (GND))) # (!\AddSub~0_combout  & (!\reg_G|Q[0]~17_cout )))) # (!\sum|Add0|auto_generated|_~0_combout  & ((\AddSub~0_combout  & 
// (!\reg_G|Q[0]~17_cout )) # (!\AddSub~0_combout  & (\reg_G|Q[0]~17_cout  & VCC))))
// \reg_G|Q[0]~19  = CARRY((\sum|Add0|auto_generated|_~0_combout  & ((\AddSub~0_combout ) # (!\reg_G|Q[0]~17_cout ))) # (!\sum|Add0|auto_generated|_~0_combout  & (\AddSub~0_combout  & !\reg_G|Q[0]~17_cout )))

	.dataa(\sum|Add0|auto_generated|_~0_combout ),
	.datab(\AddSub~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~17_cout ),
	.combout(\reg_G|Q[0]~18_combout ),
	.cout(\reg_G|Q[0]~19 ));
// synopsys translate_off
defparam \reg_G|Q[0]~18 .lut_mask = 16'h968E;
defparam \reg_G|Q[0]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \reg_G|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cycloneive_lcell_comb \Equal3~8 (
// Equation(s):
// \Equal3~8_combout  = (\Tstep|Q [0] & (\Tstep|Q [1] & (!\reg_IR|Q [8] & \reg_IR|Q [7])))

	.dataa(\Tstep|Q [0]),
	.datab(\Tstep|Q [1]),
	.datac(\reg_IR|Q [8]),
	.datad(\reg_IR|Q [7]),
	.cin(gnd),
	.combout(\Equal3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~8 .lut_mask = 16'h0800;
defparam \Equal3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (!\Mux21~1_combout  & (!\Mux24~0_combout  & (\Mux19~5_combout  & \Equal4~0_combout )))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux24~0_combout ),
	.datac(\Mux19~5_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h1000;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\reg_5|Q [0] & ((\Equal9~0_combout ) # ((\reg_G|Q [0] & \Equal3~8_combout )))) # (!\reg_5|Q [0] & (\reg_G|Q [0] & (\Equal3~8_combout )))

	.dataa(\reg_5|Q [0]),
	.datab(\reg_G|Q [0]),
	.datac(\Equal3~8_combout ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hEAC0;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\Selector15~1_combout ) # (\Selector15~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector15~1_combout ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hFFF0;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \DINout~0 (
// Equation(s):
// \DINout~0_combout  = (\reg_IR|Q [6] & (!\reg_IR|Q [7] & (!\Tstep|Q [1] & \Mux12~0_combout )))

	.dataa(\reg_IR|Q [6]),
	.datab(\reg_IR|Q [7]),
	.datac(\Tstep|Q [1]),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\DINout~0_combout ),
	.cout());
// synopsys translate_off
defparam \DINout~0 .lut_mask = 16'h0200;
defparam \DINout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!\Mux17~10_combout  & (\DINout~0_combout  & (!\Mux20~1_combout  & \Equal8~0_combout )))

	.dataa(\Mux17~10_combout ),
	.datab(\DINout~0_combout ),
	.datac(\Mux20~1_combout ),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0400;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = (\Mux20~1_combout  & (\Equal11~0_combout  & (!\Mux17~10_combout  & \Equal8~0_combout )))

	.dataa(\Mux20~1_combout ),
	.datab(\Equal11~0_combout ),
	.datac(\Mux17~10_combout ),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~1 .lut_mask = 16'h0800;
defparam \Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\Mux18~3_combout  & \Equal10~0_combout )

	.dataa(gnd),
	.datab(\Mux18~3_combout ),
	.datac(gnd),
	.datad(\Equal10~0_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h3300;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\Mux23~1_combout  & (\Equal2~0_combout  & (!\Mux22~2_combout  & \Equal6~0_combout )))

	.dataa(\Mux23~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Mux22~2_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0800;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!\Mux23~1_combout  & (\Equal2~0_combout  & (\Mux22~2_combout  & \Equal6~0_combout )))

	.dataa(\Mux23~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Mux22~2_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h4000;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \Buswires~1 (
// Equation(s):
// \Buswires~1_combout  = (\Equal8~1_combout ) # ((\Equal11~1_combout ) # ((\Equal5~0_combout ) # (\Equal6~1_combout )))

	.dataa(\Equal8~1_combout ),
	.datab(\Equal11~1_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Buswires~1_combout ),
	.cout());
// synopsys translate_off
defparam \Buswires~1 .lut_mask = 16'hFFFE;
defparam \Buswires~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = (!\Mux22~2_combout  & \Mux18~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux22~2_combout ),
	.datad(\Mux18~3_combout ),
	.cin(gnd),
	.combout(\Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~1 .lut_mask = 16'h0F00;
defparam \Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = (\Equal10~1_combout  & (\Equal10~0_combout  & (!\Mux23~1_combout  & \Equal6~0_combout )))

	.dataa(\Equal10~1_combout ),
	.datab(\Equal10~0_combout ),
	.datac(\Mux23~1_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~2 .lut_mask = 16'h0800;
defparam \Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!\Mux21~1_combout  & (\Mux24~0_combout  & (!\Mux19~5_combout  & \Equal4~0_combout )))

	.dataa(\Mux21~1_combout ),
	.datab(\Mux24~0_combout ),
	.datac(\Mux19~5_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h0400;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \Buswires~0 (
// Equation(s):
// \Buswires~0_combout  = (\Equal10~2_combout ) # ((\Equal7~0_combout ) # ((\Equal9~0_combout ) # (\Equal4~1_combout )))

	.dataa(\Equal10~2_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Equal9~0_combout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Buswires~0_combout ),
	.cout());
// synopsys translate_off
defparam \Buswires~0 .lut_mask = 16'hFFFE;
defparam \Buswires~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \Buswires~2 (
// Equation(s):
// \Buswires~2_combout  = (\Equal2~1_combout ) # ((!\Equal3~8_combout  & (!\Buswires~1_combout  & !\Buswires~0_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal3~8_combout ),
	.datac(\Buswires~1_combout ),
	.datad(\Buswires~0_combout ),
	.cin(gnd),
	.combout(\Buswires~2_combout ),
	.cout());
// synopsys translate_off
defparam \Buswires~2 .lut_mask = 16'hAAAB;
defparam \Buswires~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N10
cycloneive_lcell_comb \reg_4|Q[0]~feeder (
// Equation(s):
// \reg_4|Q[0]~feeder_combout  = \Selector15~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector15~6_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (!\reg_IR|Q [3] & (\reg_IR|Q [5] & (\Mux12~1_combout  & !\reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux12~1_combout ),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'h0040;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N11
dffeas \reg_4|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_4|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (!\reg_IR|Q [3] & (\reg_IR|Q [5] & (\Mux12~1_combout  & \reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux12~1_combout ),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h4000;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \reg_6|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\reg_4|Q [0] & ((\Equal8~1_combout ) # ((\reg_6|Q [0] & \Equal10~2_combout )))) # (!\reg_4|Q [0] & (((\reg_6|Q [0] & \Equal10~2_combout ))))

	.dataa(\reg_4|Q [0]),
	.datab(\Equal8~1_combout ),
	.datac(\reg_6|Q [0]),
	.datad(\Equal10~2_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'hF888;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \reg_0|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[0] .is_wysiwyg = "true";
defparam \reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!\reg_IR|Q [3] & (!\reg_IR|Q [5] & (\Mux12~1_combout  & \reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux12~1_combout ),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h1000;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \reg_2|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\reg_IR|Q [3] & (!\reg_IR|Q [5] & (\Mux12~1_combout  & !\reg_IR|Q [4])))

	.dataa(\reg_IR|Q [3]),
	.datab(\reg_IR|Q [5]),
	.datac(\Mux12~1_combout ),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h0020;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N15
dffeas \reg_1|Q[0] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector15~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = (\reg_2|Q [0] & ((\Equal6~1_combout ) # ((\reg_1|Q [0] & \Equal5~0_combout )))) # (!\reg_2|Q [0] & (((\reg_1|Q [0] & \Equal5~0_combout ))))

	.dataa(\reg_2|Q [0]),
	.datab(\Equal6~1_combout ),
	.datac(\reg_1|Q [0]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~4 .lut_mask = 16'hF888;
defparam \Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = (\Selector15~3_combout ) # ((\Selector15~4_combout ) # ((\Equal4~1_combout  & \reg_0|Q [0])))

	.dataa(\Selector15~3_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\reg_0|Q [0]),
	.datad(\Selector15~4_combout ),
	.cin(gnd),
	.combout(\Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~5 .lut_mask = 16'hFFEA;
defparam \Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = (\Selector15~2_combout ) # ((\Selector15~5_combout ) # ((\DIN[0]~input_o  & \Buswires~2_combout )))

	.dataa(\Selector15~2_combout ),
	.datab(\DIN[0]~input_o ),
	.datac(\Buswires~2_combout ),
	.datad(\Selector15~5_combout ),
	.cin(gnd),
	.combout(\Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~6 .lut_mask = 16'hFFEA;
defparam \Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \reg_A|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \reg_G|Q[1]~20 (
// Equation(s):
// \reg_G|Q[1]~20_combout  = (\reg_G|Q[0]~19  & ((\reg_A|Q [1] $ (!\Selector15~6_combout )))) # (!\reg_G|Q[0]~19  & (\reg_A|Q [1] $ (\Selector15~6_combout  $ (GND))))
// \reg_G|Q[1]~21  = CARRY((!\reg_G|Q[0]~19  & (\reg_A|Q [1] $ (!\Selector15~6_combout ))))

	.dataa(\reg_A|Q [1]),
	.datab(\Selector15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~19 ),
	.combout(\reg_G|Q[1]~20_combout ),
	.cout(\reg_G|Q[1]~21 ));
// synopsys translate_off
defparam \reg_G|Q[1]~20 .lut_mask = 16'h9609;
defparam \reg_G|Q[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \reg_G|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \reg_4|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = (\reg_G|Q [1] & ((\Equal3~8_combout ) # ((\reg_4|Q [1] & \Equal8~1_combout )))) # (!\reg_G|Q [1] & (((\reg_4|Q [1] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [1]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [1]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~3 .lut_mask = 16'hF888;
defparam \Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \reg_0|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[1] .is_wysiwyg = "true";
defparam \reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneive_lcell_comb \reg_6|Q[1]~feeder (
// Equation(s):
// \reg_6|Q[1]~feeder_combout  = \Selector14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector14~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N19
dffeas \reg_6|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \reg_2|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [1]) # ((\reg_2|Q [1] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [1] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [1]),
	.datac(\reg_2|Q [1]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'hF888;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (\Selector14~3_combout ) # ((\Selector14~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [1])))

	.dataa(\Selector14~3_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\reg_0|Q [1]),
	.datad(\Selector14~2_combout ),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'hFFEA;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N29
dffeas \reg_1|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \reg_7|Q[1]~feeder (
// Equation(s):
// \reg_7|Q[1]~feeder_combout  = \Selector14~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector14~5_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \reg_7|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[1] .is_wysiwyg = "true";
defparam \reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \reg_3|Q[1] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector14~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\reg_7|Q [1] & ((\Equal11~1_combout ) # ((\reg_3|Q [1] & \Equal7~0_combout )))) # (!\reg_7|Q [1] & (((\reg_3|Q [1] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [1]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [1]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hF888;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Selector14~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [1]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\reg_1|Q [1]),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hFFC0;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = (\Selector14~4_combout ) # ((\Selector14~1_combout ) # ((\Buswires~2_combout  & \DIN[1]~input_o )))

	.dataa(\Buswires~2_combout ),
	.datab(\DIN[1]~input_o ),
	.datac(\Selector14~4_combout ),
	.datad(\Selector14~1_combout ),
	.cin(gnd),
	.combout(\Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~5 .lut_mask = 16'hFFF8;
defparam \Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \reg_1|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N26
cycloneive_lcell_comb \reg_7|Q[2]~feeder (
// Equation(s):
// \reg_7|Q[2]~feeder_combout  = \Selector13~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector13~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \reg_7|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[2] .is_wysiwyg = "true";
defparam \reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \reg_3|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\reg_7|Q [2] & ((\Equal11~1_combout ) # ((\reg_3|Q [2] & \Equal7~0_combout )))) # (!\reg_7|Q [2] & (((\reg_3|Q [2] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [2]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [2]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hF888;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\Selector13~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [2]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [2]),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'hFFA0;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \reg_6|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \reg_2|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [2]) # ((\reg_2|Q [2] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [2] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [2]),
	.datac(\reg_2|Q [2]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hF888;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \reg_A|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \reg_G|Q[2]~22 (
// Equation(s):
// \reg_G|Q[2]~22_combout  = (\reg_G|Q[1]~21  & (\reg_A|Q [2] $ ((\Selector15~6_combout )))) # (!\reg_G|Q[1]~21  & ((\reg_A|Q [2] $ (!\Selector15~6_combout )) # (GND)))
// \reg_G|Q[2]~23  = CARRY((\reg_A|Q [2] $ (\Selector15~6_combout )) # (!\reg_G|Q[1]~21 ))

	.dataa(\reg_A|Q [2]),
	.datab(\Selector15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[1]~21 ),
	.combout(\reg_G|Q[2]~22_combout ),
	.cout(\reg_G|Q[2]~23 ));
// synopsys translate_off
defparam \reg_G|Q[2]~22 .lut_mask = 16'h696F;
defparam \reg_G|Q[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \reg_G|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N23
dffeas \reg_4|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (\reg_G|Q [2] & ((\Equal3~8_combout ) # ((\reg_4|Q [2] & \Equal8~1_combout )))) # (!\reg_G|Q [2] & (((\reg_4|Q [2] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [2]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [2]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'hF888;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \reg_0|Q[2] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[2] .is_wysiwyg = "true";
defparam \reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (\Selector13~2_combout ) # ((\Selector13~3_combout ) # ((\reg_0|Q [2] & \Equal4~1_combout )))

	.dataa(\Selector13~2_combout ),
	.datab(\Selector13~3_combout ),
	.datac(\reg_0|Q [2]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hFEEE;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\Selector13~1_combout ) # ((\Selector13~4_combout ) # ((\DIN[2]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[2]~input_o ),
	.datab(\Selector13~1_combout ),
	.datac(\Selector13~4_combout ),
	.datad(\Buswires~2_combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'hFEFC;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \reg_1|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \reg_7|Q[3]~feeder (
// Equation(s):
// \reg_7|Q[3]~feeder_combout  = \Selector12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector12~5_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \reg_7|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[3] .is_wysiwyg = "true";
defparam \reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \reg_3|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\reg_7|Q [3] & ((\Equal11~1_combout ) # ((\reg_3|Q [3] & \Equal7~0_combout )))) # (!\reg_7|Q [3] & (((\reg_3|Q [3] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [3]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [3]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hF888;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\Selector12~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [3]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [3]),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hFFA0;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \reg_A|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \reg_G|Q[3]~24 (
// Equation(s):
// \reg_G|Q[3]~24_combout  = (\reg_G|Q[2]~23  & ((\reg_A|Q [3] $ (!\Selector15~6_combout )))) # (!\reg_G|Q[2]~23  & (\reg_A|Q [3] $ (\Selector15~6_combout  $ (GND))))
// \reg_G|Q[3]~25  = CARRY((!\reg_G|Q[2]~23  & (\reg_A|Q [3] $ (!\Selector15~6_combout ))))

	.dataa(\reg_A|Q [3]),
	.datab(\Selector15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[2]~23 ),
	.combout(\reg_G|Q[3]~24_combout ),
	.cout(\reg_G|Q[3]~25 ));
// synopsys translate_off
defparam \reg_G|Q[3]~24 .lut_mask = 16'h9609;
defparam \reg_G|Q[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \reg_G|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \reg_4|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\reg_G|Q [3] & ((\Equal3~8_combout ) # ((\reg_4|Q [3] & \Equal8~1_combout )))) # (!\reg_G|Q [3] & (((\reg_4|Q [3] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [3]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [3]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hF888;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \reg_0|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[3] .is_wysiwyg = "true";
defparam \reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N28
cycloneive_lcell_comb \reg_6|Q[3]~feeder (
// Equation(s):
// \reg_6|Q[3]~feeder_combout  = \Selector12~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector12~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N29
dffeas \reg_6|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \reg_2|Q[3] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [3]) # ((\reg_2|Q [3] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [3] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [3]),
	.datac(\reg_2|Q [3]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hF888;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (\Selector12~3_combout ) # ((\Selector12~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [3])))

	.dataa(\Selector12~3_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\reg_0|Q [3]),
	.datad(\Selector12~2_combout ),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'hFFEA;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = (\Selector12~1_combout ) # ((\Selector12~4_combout ) # ((\DIN[3]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[3]~input_o ),
	.datab(\Selector12~1_combout ),
	.datac(\Selector12~4_combout ),
	.datad(\Buswires~2_combout ),
	.cin(gnd),
	.combout(\Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~5 .lut_mask = 16'hFEFC;
defparam \Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \reg_A|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector11~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \reg_G|Q[4]~26 (
// Equation(s):
// \reg_G|Q[4]~26_combout  = (\reg_G|Q[3]~25  & (\reg_A|Q [4] $ ((\Selector15~6_combout )))) # (!\reg_G|Q[3]~25  & ((\reg_A|Q [4] $ (!\Selector15~6_combout )) # (GND)))
// \reg_G|Q[4]~27  = CARRY((\reg_A|Q [4] $ (\Selector15~6_combout )) # (!\reg_G|Q[3]~25 ))

	.dataa(\reg_A|Q [4]),
	.datab(\Selector15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[3]~25 ),
	.combout(\reg_G|Q[4]~26_combout ),
	.cout(\reg_G|Q[4]~27 ));
// synopsys translate_off
defparam \reg_G|Q[4]~26 .lut_mask = 16'h696F;
defparam \reg_G|Q[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \reg_G|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \reg_4|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \Selector11~3 (
// Equation(s):
// \Selector11~3_combout  = (\reg_G|Q [4] & ((\Equal3~8_combout ) # ((\reg_4|Q [4] & \Equal8~1_combout )))) # (!\reg_G|Q [4] & (((\reg_4|Q [4] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [4]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [4]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~3 .lut_mask = 16'hF888;
defparam \Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \reg_0|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[4] .is_wysiwyg = "true";
defparam \reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N30
cycloneive_lcell_comb \reg_6|Q[4]~feeder (
// Equation(s):
// \reg_6|Q[4]~feeder_combout  = \Selector11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector11~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N31
dffeas \reg_6|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \reg_2|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\reg_6|Q [4] & ((\Equal10~2_combout ) # ((\reg_2|Q [4] & \Equal6~1_combout )))) # (!\reg_6|Q [4] & (((\reg_2|Q [4] & \Equal6~1_combout ))))

	.dataa(\reg_6|Q [4]),
	.datab(\Equal10~2_combout ),
	.datac(\reg_2|Q [4]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hF888;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (\Selector11~3_combout ) # ((\Selector11~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [4])))

	.dataa(\Selector11~3_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\reg_0|Q [4]),
	.datad(\Selector11~2_combout ),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'hFFEA;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N9
dffeas \reg_1|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector11~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \reg_7|Q[4]~feeder (
// Equation(s):
// \reg_7|Q[4]~feeder_combout  = \Selector11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector11~5_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \reg_7|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[4] .is_wysiwyg = "true";
defparam \reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneive_lcell_comb \reg_3|Q[4]~feeder (
// Equation(s):
// \reg_3|Q[4]~feeder_combout  = \Selector11~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector11~5_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \reg_3|Q[4] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\Equal11~1_combout  & ((\reg_7|Q [4]) # ((\Equal7~0_combout  & \reg_3|Q [4])))) # (!\Equal11~1_combout  & (((\Equal7~0_combout  & \reg_3|Q [4]))))

	.dataa(\Equal11~1_combout ),
	.datab(\reg_7|Q [4]),
	.datac(\Equal7~0_combout ),
	.datad(\reg_3|Q [4]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hF888;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\Selector11~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [4]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [4]),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hFFA0;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = (\Selector11~4_combout ) # ((\Selector11~1_combout ) # ((\DIN[4]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[4]~input_o ),
	.datab(\Selector11~4_combout ),
	.datac(\Selector11~1_combout ),
	.datad(\Buswires~2_combout ),
	.cin(gnd),
	.combout(\Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~5 .lut_mask = 16'hFEFC;
defparam \Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N13
dffeas \reg_1|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \reg_3|Q[5]~feeder (
// Equation(s):
// \reg_3|Q[5]~feeder_combout  = \Selector10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector10~5_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \reg_3|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_3|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \reg_7|Q[5]~feeder (
// Equation(s):
// \reg_7|Q[5]~feeder_combout  = \Selector10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector10~5_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N19
dffeas \reg_7|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[5] .is_wysiwyg = "true";
defparam \reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\reg_3|Q [5] & ((\Equal7~0_combout ) # ((\Equal11~1_combout  & \reg_7|Q [5])))) # (!\reg_3|Q [5] & (((\Equal11~1_combout  & \reg_7|Q [5]))))

	.dataa(\reg_3|Q [5]),
	.datab(\Equal7~0_combout ),
	.datac(\Equal11~1_combout ),
	.datad(\reg_7|Q [5]),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hF888;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [5]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [5]),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hFFA0;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \reg_4|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \reg_A|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector10~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \reg_G|Q[5]~28 (
// Equation(s):
// \reg_G|Q[5]~28_combout  = (\reg_G|Q[4]~27  & ((\reg_A|Q [5] $ (!\Selector15~6_combout )))) # (!\reg_G|Q[4]~27  & (\reg_A|Q [5] $ (\Selector15~6_combout  $ (GND))))
// \reg_G|Q[5]~29  = CARRY((!\reg_G|Q[4]~27  & (\reg_A|Q [5] $ (!\Selector15~6_combout ))))

	.dataa(\reg_A|Q [5]),
	.datab(\Selector15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[4]~27 ),
	.combout(\reg_G|Q[5]~28_combout ),
	.cout(\reg_G|Q[5]~29 ));
// synopsys translate_off
defparam \reg_G|Q[5]~28 .lut_mask = 16'h9609;
defparam \reg_G|Q[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \reg_G|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (\Equal3~8_combout  & ((\reg_G|Q [5]) # ((\Equal8~1_combout  & \reg_4|Q [5])))) # (!\Equal3~8_combout  & (\Equal8~1_combout  & (\reg_4|Q [5])))

	.dataa(\Equal3~8_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\reg_4|Q [5]),
	.datad(\reg_G|Q [5]),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'hEAC0;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \reg_0|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[5] .is_wysiwyg = "true";
defparam \reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N4
cycloneive_lcell_comb \reg_6|Q[5]~feeder (
// Equation(s):
// \reg_6|Q[5]~feeder_combout  = \Selector10~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector10~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N5
dffeas \reg_6|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \reg_2|Q[5] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [5]) # ((\reg_2|Q [5] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [5] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [5]),
	.datac(\reg_2|Q [5]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hF888;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \Selector10~4 (
// Equation(s):
// \Selector10~4_combout  = (\Selector10~3_combout ) # ((\Selector10~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [5])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector10~3_combout ),
	.datac(\reg_0|Q [5]),
	.datad(\Selector10~2_combout ),
	.cin(gnd),
	.combout(\Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~4 .lut_mask = 16'hFFEC;
defparam \Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneive_lcell_comb \Selector10~5 (
// Equation(s):
// \Selector10~5_combout  = (\Selector10~1_combout ) # ((\Selector10~4_combout ) # ((\DIN[5]~input_o  & \Buswires~2_combout )))

	.dataa(\Selector10~1_combout ),
	.datab(\DIN[5]~input_o ),
	.datac(\Selector10~4_combout ),
	.datad(\Buswires~2_combout ),
	.cin(gnd),
	.combout(\Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~5 .lut_mask = 16'hFEFA;
defparam \Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \reg_1|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneive_lcell_comb \reg_7|Q[6]~feeder (
// Equation(s):
// \reg_7|Q[6]~feeder_combout  = \Selector9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector9~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \reg_7|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[6] .is_wysiwyg = "true";
defparam \reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \reg_3|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\reg_7|Q [6] & ((\Equal11~1_combout ) # ((\reg_3|Q [6] & \Equal7~0_combout )))) # (!\reg_7|Q [6] & (((\reg_3|Q [6] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [6]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [6]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hF888;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Selector9~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [6]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [6]),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hFFA0;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \reg_4|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \reg_A|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector9~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \reg_G|Q[6]~30 (
// Equation(s):
// \reg_G|Q[6]~30_combout  = (\reg_G|Q[5]~29  & (\reg_A|Q [6] $ ((\Selector15~6_combout )))) # (!\reg_G|Q[5]~29  & ((\reg_A|Q [6] $ (!\Selector15~6_combout )) # (GND)))
// \reg_G|Q[6]~31  = CARRY((\reg_A|Q [6] $ (\Selector15~6_combout )) # (!\reg_G|Q[5]~29 ))

	.dataa(\reg_A|Q [6]),
	.datab(\Selector15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[5]~29 ),
	.combout(\reg_G|Q[6]~30_combout ),
	.cout(\reg_G|Q[6]~31 ));
// synopsys translate_off
defparam \reg_G|Q[6]~30 .lut_mask = 16'h696F;
defparam \reg_G|Q[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \reg_G|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \Selector9~3 (
// Equation(s):
// \Selector9~3_combout  = (\Equal3~8_combout  & ((\reg_G|Q [6]) # ((\Equal8~1_combout  & \reg_4|Q [6])))) # (!\Equal3~8_combout  & (\Equal8~1_combout  & (\reg_4|Q [6])))

	.dataa(\Equal3~8_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\reg_4|Q [6]),
	.datad(\reg_G|Q [6]),
	.cin(gnd),
	.combout(\Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~3 .lut_mask = 16'hEAC0;
defparam \Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \reg_0|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[6] .is_wysiwyg = "true";
defparam \reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N14
cycloneive_lcell_comb \reg_6|Q[6]~feeder (
// Equation(s):
// \reg_6|Q[6]~feeder_combout  = \Selector9~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector9~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N15
dffeas \reg_6|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \reg_2|Q[6] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector9~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [6]) # ((\reg_2|Q [6] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [6] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [6]),
	.datac(\reg_2|Q [6]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'hF888;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = (\Selector9~3_combout ) # ((\Selector9~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [6])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector9~3_combout ),
	.datac(\reg_0|Q [6]),
	.datad(\Selector9~2_combout ),
	.cin(gnd),
	.combout(\Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~4 .lut_mask = 16'hFFEC;
defparam \Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = (\Selector9~1_combout ) # ((\Selector9~4_combout ) # ((\DIN[6]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[6]~input_o ),
	.datab(\Selector9~1_combout ),
	.datac(\Selector9~4_combout ),
	.datad(\Buswires~2_combout ),
	.cin(gnd),
	.combout(\Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~5 .lut_mask = 16'hFEFC;
defparam \Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \reg_1|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \reg_7|Q[7]~feeder (
// Equation(s):
// \reg_7|Q[7]~feeder_combout  = \Selector8~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector8~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \reg_7|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[7] .is_wysiwyg = "true";
defparam \reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \reg_3|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\reg_7|Q [7] & ((\Equal11~1_combout ) # ((\reg_3|Q [7] & \Equal7~0_combout )))) # (!\reg_7|Q [7] & (((\reg_3|Q [7] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [7]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [7]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hF888;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\Selector8~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [7]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [7]),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFFA0;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \reg_4|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \reg_A|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector8~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \reg_G|Q[7]~32 (
// Equation(s):
// \reg_G|Q[7]~32_combout  = (\reg_G|Q[6]~31  & ((\Selector15~6_combout  $ (!\reg_A|Q [7])))) # (!\reg_G|Q[6]~31  & (\Selector15~6_combout  $ (\reg_A|Q [7] $ (GND))))
// \reg_G|Q[7]~33  = CARRY((!\reg_G|Q[6]~31  & (\Selector15~6_combout  $ (!\reg_A|Q [7]))))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[6]~31 ),
	.combout(\reg_G|Q[7]~32_combout ),
	.cout(\reg_G|Q[7]~33 ));
// synopsys translate_off
defparam \reg_G|Q[7]~32 .lut_mask = 16'h9609;
defparam \reg_G|Q[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \reg_G|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = (\Equal3~8_combout  & ((\reg_G|Q [7]) # ((\Equal8~1_combout  & \reg_4|Q [7])))) # (!\Equal3~8_combout  & (\Equal8~1_combout  & (\reg_4|Q [7])))

	.dataa(\Equal3~8_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\reg_4|Q [7]),
	.datad(\reg_G|Q [7]),
	.cin(gnd),
	.combout(\Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~3 .lut_mask = 16'hEAC0;
defparam \Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \reg_0|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[7] .is_wysiwyg = "true";
defparam \reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \reg_6|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N3
dffeas \reg_2|Q[7] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector8~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [7]) # ((\reg_2|Q [7] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [7] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [7]),
	.datac(\reg_2|Q [7]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hF888;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = (\Selector8~3_combout ) # ((\Selector8~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [7])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector8~3_combout ),
	.datac(\reg_0|Q [7]),
	.datad(\Selector8~2_combout ),
	.cin(gnd),
	.combout(\Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~4 .lut_mask = 16'hFFEC;
defparam \Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \Selector8~5 (
// Equation(s):
// \Selector8~5_combout  = (\Selector8~1_combout ) # ((\Selector8~4_combout ) # ((\DIN[7]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[7]~input_o ),
	.datab(\Selector8~1_combout ),
	.datac(\Selector8~4_combout ),
	.datad(\Buswires~2_combout ),
	.cin(gnd),
	.combout(\Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~5 .lut_mask = 16'hFEFC;
defparam \Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \reg_A|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector7~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \reg_G|Q[8]~34 (
// Equation(s):
// \reg_G|Q[8]~34_combout  = (\reg_G|Q[7]~33  & (\Selector15~6_combout  $ ((\reg_A|Q [8])))) # (!\reg_G|Q[7]~33  & ((\Selector15~6_combout  $ (!\reg_A|Q [8])) # (GND)))
// \reg_G|Q[8]~35  = CARRY((\Selector15~6_combout  $ (\reg_A|Q [8])) # (!\reg_G|Q[7]~33 ))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[7]~33 ),
	.combout(\reg_G|Q[8]~34_combout ),
	.cout(\reg_G|Q[8]~35 ));
// synopsys translate_off
defparam \reg_G|Q[8]~34 .lut_mask = 16'h696F;
defparam \reg_G|Q[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \reg_G|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \reg_4|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (\reg_G|Q [8] & ((\Equal3~8_combout ) # ((\reg_4|Q [8] & \Equal8~1_combout )))) # (!\reg_G|Q [8] & (((\reg_4|Q [8] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [8]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [8]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'hF888;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \reg_0|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[8] .is_wysiwyg = "true";
defparam \reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N24
cycloneive_lcell_comb \reg_6|Q[8]~feeder (
// Equation(s):
// \reg_6|Q[8]~feeder_combout  = \Selector7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector7~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N25
dffeas \reg_6|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N5
dffeas \reg_2|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [8]) # ((\reg_2|Q [8] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [8] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [8]),
	.datac(\reg_2|Q [8]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hF888;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = (\Selector7~3_combout ) # ((\Selector7~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [8])))

	.dataa(\Selector7~3_combout ),
	.datab(\Equal4~1_combout ),
	.datac(\reg_0|Q [8]),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(\Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~4 .lut_mask = 16'hFFEA;
defparam \Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \reg_1|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneive_lcell_comb \reg_7|Q[8]~feeder (
// Equation(s):
// \reg_7|Q[8]~feeder_combout  = \Selector7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector7~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N19
dffeas \reg_7|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[8] .is_wysiwyg = "true";
defparam \reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N25
dffeas \reg_3|Q[8] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N24
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\reg_7|Q [8] & ((\Equal11~1_combout ) # ((\reg_3|Q [8] & \Equal7~0_combout )))) # (!\reg_7|Q [8] & (((\reg_3|Q [8] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [8]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [8]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hF888;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [8]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [8]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hFFA0;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \Selector7~5 (
// Equation(s):
// \Selector7~5_combout  = (\Selector7~4_combout ) # ((\Selector7~1_combout ) # ((\DIN[8]~input_o  & \Buswires~2_combout )))

	.dataa(\Selector7~4_combout ),
	.datab(\DIN[8]~input_o ),
	.datac(\Selector7~1_combout ),
	.datad(\Buswires~2_combout ),
	.cin(gnd),
	.combout(\Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~5 .lut_mask = 16'hFEFA;
defparam \Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \reg_4|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[9] .is_wysiwyg = "true";
defparam \reg_4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N1
dffeas \reg_A|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[9] .is_wysiwyg = "true";
defparam \reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \reg_G|Q[9]~36 (
// Equation(s):
// \reg_G|Q[9]~36_combout  = (\reg_G|Q[8]~35  & ((\Selector15~6_combout  $ (!\reg_A|Q [9])))) # (!\reg_G|Q[8]~35  & (\Selector15~6_combout  $ (\reg_A|Q [9] $ (GND))))
// \reg_G|Q[9]~37  = CARRY((!\reg_G|Q[8]~35  & (\Selector15~6_combout  $ (!\reg_A|Q [9]))))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[8]~35 ),
	.combout(\reg_G|Q[9]~36_combout ),
	.cout(\reg_G|Q[9]~37 ));
// synopsys translate_off
defparam \reg_G|Q[9]~36 .lut_mask = 16'h9609;
defparam \reg_G|Q[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \reg_G|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[9] .is_wysiwyg = "true";
defparam \reg_G|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\Equal3~8_combout  & ((\reg_G|Q [9]) # ((\Equal8~1_combout  & \reg_4|Q [9])))) # (!\Equal3~8_combout  & (\Equal8~1_combout  & (\reg_4|Q [9])))

	.dataa(\Equal3~8_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\reg_4|Q [9]),
	.datad(\reg_G|Q [9]),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hEAC0;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \reg_0|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[9] .is_wysiwyg = "true";
defparam \reg_0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneive_lcell_comb \reg_6|Q[9]~feeder (
// Equation(s):
// \reg_6|Q[9]~feeder_combout  = \Selector6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector6~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N23
dffeas \reg_6|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[9] .is_wysiwyg = "true";
defparam \reg_6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \reg_2|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[9] .is_wysiwyg = "true";
defparam \reg_2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [9]) # ((\reg_2|Q [9] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [9] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [9]),
	.datac(\reg_2|Q [9]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hF888;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = (\Selector6~3_combout ) # ((\Selector6~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [9])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector6~3_combout ),
	.datac(\reg_0|Q [9]),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hFFEC;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \reg_1|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[9] .is_wysiwyg = "true";
defparam \reg_1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cycloneive_lcell_comb \reg_7|Q[9]~feeder (
// Equation(s):
// \reg_7|Q[9]~feeder_combout  = \Selector6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector6~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N15
dffeas \reg_7|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[9] .is_wysiwyg = "true";
defparam \reg_7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cycloneive_lcell_comb \reg_3|Q[9]~feeder (
// Equation(s):
// \reg_3|Q[9]~feeder_combout  = \Selector6~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector6~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N17
dffeas \reg_3|Q[9] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_3|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[9] .is_wysiwyg = "true";
defparam \reg_3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\reg_7|Q [9] & ((\Equal11~1_combout ) # ((\Equal7~0_combout  & \reg_3|Q [9])))) # (!\reg_7|Q [9] & (\Equal7~0_combout  & (\reg_3|Q [9])))

	.dataa(\reg_7|Q [9]),
	.datab(\Equal7~0_combout ),
	.datac(\reg_3|Q [9]),
	.datad(\Equal11~1_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hEAC0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [9]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\reg_1|Q [9]),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFFC0;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \Selector6~5 (
// Equation(s):
// \Selector6~5_combout  = (\Selector6~4_combout ) # ((\Selector6~1_combout ) # ((\DIN[9]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[9]~input_o ),
	.datab(\Selector6~4_combout ),
	.datac(\Buswires~2_combout ),
	.datad(\Selector6~1_combout ),
	.cin(gnd),
	.combout(\Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~5 .lut_mask = 16'hFFEC;
defparam \Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N31
dffeas \reg_1|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[10] .is_wysiwyg = "true";
defparam \reg_1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cycloneive_lcell_comb \reg_7|Q[10]~feeder (
// Equation(s):
// \reg_7|Q[10]~feeder_combout  = \Selector5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector5~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N7
dffeas \reg_7|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[10] .is_wysiwyg = "true";
defparam \reg_7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N5
dffeas \reg_3|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[10] .is_wysiwyg = "true";
defparam \reg_3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\reg_7|Q [10] & ((\Equal11~1_combout ) # ((\reg_3|Q [10] & \Equal7~0_combout )))) # (!\reg_7|Q [10] & (((\reg_3|Q [10] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [10]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [10]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF888;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Selector5~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [10]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\reg_1|Q [10]),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFFC0;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \reg_A|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[10] .is_wysiwyg = "true";
defparam \reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \reg_G|Q[10]~38 (
// Equation(s):
// \reg_G|Q[10]~38_combout  = (\reg_G|Q[9]~37  & (\Selector15~6_combout  $ ((\reg_A|Q [10])))) # (!\reg_G|Q[9]~37  & ((\Selector15~6_combout  $ (!\reg_A|Q [10])) # (GND)))
// \reg_G|Q[10]~39  = CARRY((\Selector15~6_combout  $ (\reg_A|Q [10])) # (!\reg_G|Q[9]~37 ))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[9]~37 ),
	.combout(\reg_G|Q[10]~38_combout ),
	.cout(\reg_G|Q[10]~39 ));
// synopsys translate_off
defparam \reg_G|Q[10]~38 .lut_mask = 16'h696F;
defparam \reg_G|Q[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \reg_G|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[10] .is_wysiwyg = "true";
defparam \reg_G|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N10
cycloneive_lcell_comb \reg_4|Q[10]~feeder (
// Equation(s):
// \reg_4|Q[10]~feeder_combout  = \Selector5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N11
dffeas \reg_4|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_4|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[10] .is_wysiwyg = "true";
defparam \reg_4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\reg_G|Q [10] & ((\Equal3~8_combout ) # ((\reg_4|Q [10] & \Equal8~1_combout )))) # (!\reg_G|Q [10] & (\reg_4|Q [10] & ((\Equal8~1_combout ))))

	.dataa(\reg_G|Q [10]),
	.datab(\reg_4|Q [10]),
	.datac(\Equal3~8_combout ),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hECA0;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \reg_0|Q[10]~feeder (
// Equation(s):
// \reg_0|Q[10]~feeder_combout  = \Selector5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\reg_0|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \reg_0|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_0|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[10] .is_wysiwyg = "true";
defparam \reg_0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \reg_2|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector5~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[10] .is_wysiwyg = "true";
defparam \reg_2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \reg_6|Q[10]~feeder (
// Equation(s):
// \reg_6|Q[10]~feeder_combout  = \Selector5~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N25
dffeas \reg_6|Q[10] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[10] .is_wysiwyg = "true";
defparam \reg_6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [10]) # ((\Equal6~1_combout  & \reg_2|Q [10])))) # (!\Equal10~2_combout  & (\Equal6~1_combout  & (\reg_2|Q [10])))

	.dataa(\Equal10~2_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [10]),
	.datad(\reg_6|Q [10]),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hEAC0;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\Selector5~3_combout ) # ((\Selector5~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [10])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector5~3_combout ),
	.datac(\reg_0|Q [10]),
	.datad(\Selector5~2_combout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hFFEC;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\Selector5~1_combout ) # ((\Selector5~4_combout ) # ((\DIN[10]~input_o  & \Buswires~2_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\DIN[10]~input_o ),
	.datac(\Buswires~2_combout ),
	.datad(\Selector5~4_combout ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'hFFEA;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \reg_4|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[11] .is_wysiwyg = "true";
defparam \reg_4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N9
dffeas \reg_A|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[11] .is_wysiwyg = "true";
defparam \reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \reg_G|Q[11]~40 (
// Equation(s):
// \reg_G|Q[11]~40_combout  = (\reg_G|Q[10]~39  & ((\Selector15~6_combout  $ (!\reg_A|Q [11])))) # (!\reg_G|Q[10]~39  & (\Selector15~6_combout  $ (\reg_A|Q [11] $ (GND))))
// \reg_G|Q[11]~41  = CARRY((!\reg_G|Q[10]~39  & (\Selector15~6_combout  $ (!\reg_A|Q [11]))))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[10]~39 ),
	.combout(\reg_G|Q[11]~40_combout ),
	.cout(\reg_G|Q[11]~41 ));
// synopsys translate_off
defparam \reg_G|Q[11]~40 .lut_mask = 16'h9609;
defparam \reg_G|Q[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \reg_G|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[11] .is_wysiwyg = "true";
defparam \reg_G|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\Equal3~8_combout  & ((\reg_G|Q [11]) # ((\Equal8~1_combout  & \reg_4|Q [11])))) # (!\Equal3~8_combout  & (\Equal8~1_combout  & (\reg_4|Q [11])))

	.dataa(\Equal3~8_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\reg_4|Q [11]),
	.datad(\reg_G|Q [11]),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hEAC0;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \reg_0|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[11] .is_wysiwyg = "true";
defparam \reg_0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \reg_6|Q[11]~feeder (
// Equation(s):
// \reg_6|Q[11]~feeder_combout  = \Selector4~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector4~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \reg_6|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[11] .is_wysiwyg = "true";
defparam \reg_6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \reg_2|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[11] .is_wysiwyg = "true";
defparam \reg_2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\reg_6|Q [11] & ((\Equal10~2_combout ) # ((\reg_2|Q [11] & \Equal6~1_combout )))) # (!\reg_6|Q [11] & (((\reg_2|Q [11] & \Equal6~1_combout ))))

	.dataa(\reg_6|Q [11]),
	.datab(\Equal10~2_combout ),
	.datac(\reg_2|Q [11]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hF888;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (\Selector4~3_combout ) # ((\Selector4~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [11])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector4~3_combout ),
	.datac(\reg_0|Q [11]),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hFFEC;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N7
dffeas \reg_1|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[11] .is_wysiwyg = "true";
defparam \reg_1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N26
cycloneive_lcell_comb \reg_7|Q[11]~feeder (
// Equation(s):
// \reg_7|Q[11]~feeder_combout  = \Selector4~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector4~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N27
dffeas \reg_7|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[11] .is_wysiwyg = "true";
defparam \reg_7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N13
dffeas \reg_3|Q[11] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[11] .is_wysiwyg = "true";
defparam \reg_3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\reg_7|Q [11] & ((\Equal11~1_combout ) # ((\reg_3|Q [11] & \Equal7~0_combout )))) # (!\reg_7|Q [11] & (((\reg_3|Q [11] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [11]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [11]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hF888;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [11]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\reg_1|Q [11]),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFFC0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = (\Selector4~4_combout ) # ((\Selector4~1_combout ) # ((\Buswires~2_combout  & \DIN[11]~input_o )))

	.dataa(\Buswires~2_combout ),
	.datab(\DIN[11]~input_o ),
	.datac(\Selector4~4_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~5 .lut_mask = 16'hFFF8;
defparam \Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N1
dffeas \reg_2|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[12] .is_wysiwyg = "true";
defparam \reg_2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N8
cycloneive_lcell_comb \reg_6|Q[12]~feeder (
// Equation(s):
// \reg_6|Q[12]~feeder_combout  = \Selector3~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector3~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N9
dffeas \reg_6|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[12] .is_wysiwyg = "true";
defparam \reg_6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [12]) # ((\Equal6~1_combout  & \reg_2|Q [12])))) # (!\Equal10~2_combout  & (\Equal6~1_combout  & (\reg_2|Q [12])))

	.dataa(\Equal10~2_combout ),
	.datab(\Equal6~1_combout ),
	.datac(\reg_2|Q [12]),
	.datad(\reg_6|Q [12]),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hEAC0;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N15
dffeas \reg_A|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[12] .is_wysiwyg = "true";
defparam \reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \reg_G|Q[12]~42 (
// Equation(s):
// \reg_G|Q[12]~42_combout  = (\reg_G|Q[11]~41  & (\Selector15~6_combout  $ ((\reg_A|Q [12])))) # (!\reg_G|Q[11]~41  & ((\Selector15~6_combout  $ (!\reg_A|Q [12])) # (GND)))
// \reg_G|Q[12]~43  = CARRY((\Selector15~6_combout  $ (\reg_A|Q [12])) # (!\reg_G|Q[11]~41 ))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[11]~41 ),
	.combout(\reg_G|Q[12]~42_combout ),
	.cout(\reg_G|Q[12]~43 ));
// synopsys translate_off
defparam \reg_G|Q[12]~42 .lut_mask = 16'h696F;
defparam \reg_G|Q[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \reg_G|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[12] .is_wysiwyg = "true";
defparam \reg_G|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \reg_4|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[12] .is_wysiwyg = "true";
defparam \reg_4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\reg_G|Q [12] & ((\Equal3~8_combout ) # ((\reg_4|Q [12] & \Equal8~1_combout )))) # (!\reg_G|Q [12] & (((\reg_4|Q [12] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [12]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [12]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hF888;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \reg_0|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[12] .is_wysiwyg = "true";
defparam \reg_0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\Selector3~2_combout ) # ((\Selector3~3_combout ) # ((\reg_0|Q [12] & \Equal4~1_combout )))

	.dataa(\Selector3~2_combout ),
	.datab(\Selector3~3_combout ),
	.datac(\reg_0|Q [12]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hFEEE;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \reg_1|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[12] .is_wysiwyg = "true";
defparam \reg_1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N2
cycloneive_lcell_comb \reg_7|Q[12]~feeder (
// Equation(s):
// \reg_7|Q[12]~feeder_combout  = \Selector3~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector3~5_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N3
dffeas \reg_7|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[12] .is_wysiwyg = "true";
defparam \reg_7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N9
dffeas \reg_3|Q[12] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[12] .is_wysiwyg = "true";
defparam \reg_3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N8
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Equal11~1_combout  & ((\reg_7|Q [12]) # ((\reg_3|Q [12] & \Equal7~0_combout )))) # (!\Equal11~1_combout  & (((\reg_3|Q [12] & \Equal7~0_combout ))))

	.dataa(\Equal11~1_combout ),
	.datab(\reg_7|Q [12]),
	.datac(\reg_3|Q [12]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hF888;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [12]))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\reg_1|Q [12]),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFFA0;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\Selector3~4_combout ) # ((\Selector3~1_combout ) # ((\DIN[12]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[12]~input_o ),
	.datab(\Buswires~2_combout ),
	.datac(\Selector3~4_combout ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hFFF8;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N27
dffeas \reg_1|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[13] .is_wysiwyg = "true";
defparam \reg_1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N22
cycloneive_lcell_comb \reg_7|Q[13]~feeder (
// Equation(s):
// \reg_7|Q[13]~feeder_combout  = \Selector2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N23
dffeas \reg_7|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[13] .is_wysiwyg = "true";
defparam \reg_7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N29
dffeas \reg_3|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[13] .is_wysiwyg = "true";
defparam \reg_3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N28
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\reg_7|Q [13] & ((\Equal11~1_combout ) # ((\reg_3|Q [13] & \Equal7~0_combout )))) # (!\reg_7|Q [13] & (((\reg_3|Q [13] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [13]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [13]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hF888;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [13]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\reg_1|Q [13]),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hFFC0;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N5
dffeas \reg_A|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[13] .is_wysiwyg = "true";
defparam \reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \reg_G|Q[13]~44 (
// Equation(s):
// \reg_G|Q[13]~44_combout  = (\reg_G|Q[12]~43  & ((\Selector15~6_combout  $ (!\reg_A|Q [13])))) # (!\reg_G|Q[12]~43  & (\Selector15~6_combout  $ (\reg_A|Q [13] $ (GND))))
// \reg_G|Q[13]~45  = CARRY((!\reg_G|Q[12]~43  & (\Selector15~6_combout  $ (!\reg_A|Q [13]))))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[12]~43 ),
	.combout(\reg_G|Q[13]~44_combout ),
	.cout(\reg_G|Q[13]~45 ));
// synopsys translate_off
defparam \reg_G|Q[13]~44 .lut_mask = 16'h9609;
defparam \reg_G|Q[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \reg_G|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[13] .is_wysiwyg = "true";
defparam \reg_G|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \reg_4|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[13] .is_wysiwyg = "true";
defparam \reg_4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\reg_G|Q [13] & ((\Equal3~8_combout ) # ((\reg_4|Q [13] & \Equal8~1_combout )))) # (!\reg_G|Q [13] & (((\reg_4|Q [13] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [13]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [13]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hF888;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \reg_0|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[13] .is_wysiwyg = "true";
defparam \reg_0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \reg_6|Q[13]~feeder (
// Equation(s):
// \reg_6|Q[13]~feeder_combout  = \Selector2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \reg_6|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[13] .is_wysiwyg = "true";
defparam \reg_6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \reg_2|Q[13] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[13] .is_wysiwyg = "true";
defparam \reg_2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [13]) # ((\reg_2|Q [13] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [13] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [13]),
	.datac(\reg_2|Q [13]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hF888;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Selector2~3_combout ) # ((\Selector2~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [13])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector2~3_combout ),
	.datac(\reg_0|Q [13]),
	.datad(\Selector2~2_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hFFEC;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\Selector2~1_combout ) # ((\Selector2~4_combout ) # ((\Buswires~2_combout  & \DIN[13]~input_o )))

	.dataa(\Buswires~2_combout ),
	.datab(\DIN[13]~input_o ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector2~4_combout ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'hFFF8;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \reg_1|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[14] .is_wysiwyg = "true";
defparam \reg_1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cycloneive_lcell_comb \reg_3|Q[14]~feeder (
// Equation(s):
// \reg_3|Q[14]~feeder_combout  = \Selector1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector1~5_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N1
dffeas \reg_3|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_3|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[14] .is_wysiwyg = "true";
defparam \reg_3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N30
cycloneive_lcell_comb \reg_7|Q[14]~feeder (
// Equation(s):
// \reg_7|Q[14]~feeder_combout  = \Selector1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector1~5_combout ),
	.cin(gnd),
	.combout(\reg_7|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_7|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N31
dffeas \reg_7|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[14] .is_wysiwyg = "true";
defparam \reg_7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\reg_3|Q [14] & ((\Equal7~0_combout ) # ((\reg_7|Q [14] & \Equal11~1_combout )))) # (!\reg_3|Q [14] & (\reg_7|Q [14] & ((\Equal11~1_combout ))))

	.dataa(\reg_3|Q [14]),
	.datab(\reg_7|Q [14]),
	.datac(\Equal7~0_combout ),
	.datad(\Equal11~1_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hECA0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [14]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\reg_1|Q [14]),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFFC0;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \reg_4|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[14] .is_wysiwyg = "true";
defparam \reg_4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N3
dffeas \reg_A|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[14] .is_wysiwyg = "true";
defparam \reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \reg_G|Q[14]~46 (
// Equation(s):
// \reg_G|Q[14]~46_combout  = (\reg_G|Q[13]~45  & (\Selector15~6_combout  $ ((\reg_A|Q [14])))) # (!\reg_G|Q[13]~45  & ((\Selector15~6_combout  $ (!\reg_A|Q [14])) # (GND)))
// \reg_G|Q[14]~47  = CARRY((\Selector15~6_combout  $ (\reg_A|Q [14])) # (!\reg_G|Q[13]~45 ))

	.dataa(\Selector15~6_combout ),
	.datab(\reg_A|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[13]~45 ),
	.combout(\reg_G|Q[14]~46_combout ),
	.cout(\reg_G|Q[14]~47 ));
// synopsys translate_off
defparam \reg_G|Q[14]~46 .lut_mask = 16'h696F;
defparam \reg_G|Q[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \reg_G|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[14] .is_wysiwyg = "true";
defparam \reg_G|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Equal3~8_combout  & ((\reg_G|Q [14]) # ((\Equal8~1_combout  & \reg_4|Q [14])))) # (!\Equal3~8_combout  & (\Equal8~1_combout  & (\reg_4|Q [14])))

	.dataa(\Equal3~8_combout ),
	.datab(\Equal8~1_combout ),
	.datac(\reg_4|Q [14]),
	.datad(\reg_G|Q [14]),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hEAC0;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \reg_0|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[14] .is_wysiwyg = "true";
defparam \reg_0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \reg_6|Q[14]~feeder (
// Equation(s):
// \reg_6|Q[14]~feeder_combout  = \Selector1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \reg_6|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[14] .is_wysiwyg = "true";
defparam \reg_6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \reg_2|Q[14] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[14] .is_wysiwyg = "true";
defparam \reg_2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Equal10~2_combout  & ((\reg_6|Q [14]) # ((\reg_2|Q [14] & \Equal6~1_combout )))) # (!\Equal10~2_combout  & (((\reg_2|Q [14] & \Equal6~1_combout ))))

	.dataa(\Equal10~2_combout ),
	.datab(\reg_6|Q [14]),
	.datac(\reg_2|Q [14]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hF888;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Selector1~3_combout ) # ((\Selector1~2_combout ) # ((\Equal4~1_combout  & \reg_0|Q [14])))

	.dataa(\Equal4~1_combout ),
	.datab(\Selector1~3_combout ),
	.datac(\reg_0|Q [14]),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'hFFEC;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\Selector1~1_combout ) # ((\Selector1~4_combout ) # ((\Buswires~2_combout  & \DIN[14]~input_o )))

	.dataa(\Buswires~2_combout ),
	.datab(\DIN[14]~input_o ),
	.datac(\Selector1~1_combout ),
	.datad(\Selector1~4_combout ),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hFFF8;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \reg_6|Q[15]~feeder (
// Equation(s):
// \reg_6|Q[15]~feeder_combout  = \Selector0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector0~5_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \reg_6|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_6|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[15] .is_wysiwyg = "true";
defparam \reg_6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N31
dffeas \reg_2|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[15] .is_wysiwyg = "true";
defparam \reg_2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\reg_6|Q [15] & ((\Equal10~2_combout ) # ((\reg_2|Q [15] & \Equal6~1_combout )))) # (!\reg_6|Q [15] & (((\reg_2|Q [15] & \Equal6~1_combout ))))

	.dataa(\reg_6|Q [15]),
	.datab(\Equal10~2_combout ),
	.datac(\reg_2|Q [15]),
	.datad(\Equal6~1_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hF888;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N15
dffeas \reg_A|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\Selector0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux17~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[15] .is_wysiwyg = "true";
defparam \reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \reg_G|Q[15]~48 (
// Equation(s):
// \reg_G|Q[15]~48_combout  = \Selector15~6_combout  $ (\reg_G|Q[14]~47  $ (\reg_A|Q [15]))

	.dataa(\Selector15~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_A|Q [15]),
	.cin(\reg_G|Q[14]~47 ),
	.combout(\reg_G|Q[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_G|Q[15]~48 .lut_mask = 16'hA55A;
defparam \reg_G|Q[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \reg_G|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_G|Q[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AddSub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[15] .is_wysiwyg = "true";
defparam \reg_G|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N3
dffeas \reg_4|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[15] .is_wysiwyg = "true";
defparam \reg_4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\reg_G|Q [15] & ((\Equal3~8_combout ) # ((\reg_4|Q [15] & \Equal8~1_combout )))) # (!\reg_G|Q [15] & (((\reg_4|Q [15] & \Equal8~1_combout ))))

	.dataa(\reg_G|Q [15]),
	.datab(\Equal3~8_combout ),
	.datac(\reg_4|Q [15]),
	.datad(\Equal8~1_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hF888;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \reg_0|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[15] .is_wysiwyg = "true";
defparam \reg_0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Selector0~2_combout ) # ((\Selector0~3_combout ) # ((\reg_0|Q [15] & \Equal4~1_combout )))

	.dataa(\Selector0~2_combout ),
	.datab(\Selector0~3_combout ),
	.datac(\reg_0|Q [15]),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hFEEE;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N29
dffeas \reg_1|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[15] .is_wysiwyg = "true";
defparam \reg_1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneive_lcell_comb \reg_7|Q[15]~feeder (
// Equation(s):
// \reg_7|Q[15]~feeder_combout  = \Selector0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_7|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \reg_7|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N11
dffeas \reg_7|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(\reg_7|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mux8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[15] .is_wysiwyg = "true";
defparam \reg_7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N21
dffeas \reg_3|Q[15] (
	.clk(\lock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[15] .is_wysiwyg = "true";
defparam \reg_3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\reg_7|Q [15] & ((\Equal11~1_combout ) # ((\reg_3|Q [15] & \Equal7~0_combout )))) # (!\reg_7|Q [15] & (((\reg_3|Q [15] & \Equal7~0_combout ))))

	.dataa(\reg_7|Q [15]),
	.datab(\Equal11~1_combout ),
	.datac(\reg_3|Q [15]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF888;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\Equal5~0_combout  & \reg_1|Q [15]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\reg_1|Q [15]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFFC0;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\Selector0~4_combout ) # ((\Selector0~1_combout ) # ((\DIN[15]~input_o  & \Buswires~2_combout )))

	.dataa(\DIN[15]~input_o ),
	.datab(\Selector0~4_combout ),
	.datac(\Buswires~2_combout ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'hFFEC;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

assign Done = \Done~output_o ;

assign Buswires[0] = \Buswires[0]~output_o ;

assign Buswires[1] = \Buswires[1]~output_o ;

assign Buswires[2] = \Buswires[2]~output_o ;

assign Buswires[3] = \Buswires[3]~output_o ;

assign Buswires[4] = \Buswires[4]~output_o ;

assign Buswires[5] = \Buswires[5]~output_o ;

assign Buswires[6] = \Buswires[6]~output_o ;

assign Buswires[7] = \Buswires[7]~output_o ;

assign Buswires[8] = \Buswires[8]~output_o ;

assign Buswires[9] = \Buswires[9]~output_o ;

assign Buswires[10] = \Buswires[10]~output_o ;

assign Buswires[11] = \Buswires[11]~output_o ;

assign Buswires[12] = \Buswires[12]~output_o ;

assign Buswires[13] = \Buswires[13]~output_o ;

assign Buswires[14] = \Buswires[14]~output_o ;

assign Buswires[15] = \Buswires[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
