Version 4
SHEET 1 880 680
WIRE -288 272 -304 272
WIRE -304 288 -304 272
WIRE -304 288 -336 288
WIRE -80 288 -208 288
WIRE -304 320 -336 320
WIRE -80 320 -96 320
WIRE -304 336 -304 320
WIRE -304 336 -288 320
WIRE -208 352 -208 288
WIRE -208 352 -336 352
WIRE -80 352 -96 352
WIRE -304 384 -336 384
WIRE -80 384 -96 384
WIRE -96 400 -96 384
WIRE -96 400 -128 400
WIRE -304 416 -336 416
WIRE -80 416 -112 416
WIRE -112 448 -112 416
WIRE -112 448 -144 448
FLAG -304 384 VDD
IOPIN -304 384 BiDir
FLAG -304 416 VSS
IOPIN -304 416 BiDir
FLAG -128 400 VDD
IOPIN -128 400 BiDir
FLAG -144 448 VSS
IOPIN -144 448 BiDir
FLAG -96 320 PHI1
IOPIN -96 320 BiDir
FLAG -96 352 PHI2
IOPIN -96 352 BiDir
FLAG -288 272 C1
IOPIN -288 272 BiDir
FLAG -288 320 C2
IOPIN -288 320 BiDir
SYMBOL phaseclock -32 352 M0
WINDOW 0 0 -91 Bottom 2
SYMATTR InstName Phaseclock
SYMBOL masterclock_generator -384 352 R0
SYMATTR InstName masterclock
