
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005157                       # Number of seconds simulated
sim_ticks                                  5157112059                       # Number of ticks simulated
final_tick                                 5157112059                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91761                       # Simulator instruction rate (inst/s)
host_op_rate                                   179718                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11856299                       # Simulator tick rate (ticks/s)
host_mem_usage                               33997908                       # Number of bytes of host memory used
host_seconds                                   434.97                       # Real time elapsed on the host
sim_insts                                    39913024                       # Number of instructions simulated
sim_ops                                      78171526                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         241536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         245888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         240640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         244992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         240512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         244288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         240256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         243840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1941952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       241536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       240640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       240512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       240256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        962944                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            3774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            3842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            3760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            3828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            3758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            3817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            3754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            3810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30343                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          46835515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          47679398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          46661775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          47505658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          46636954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          47369147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          46587314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          47282277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             376558038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     46835515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     46661775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     46636954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     46587314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        186721558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         46835515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         47679398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         46661775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         47505658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         46636954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         47369147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         46587314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         47282277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376558038                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                6448526                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          6448526                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           808187                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             5361309                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 805833                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect            195647                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        5361309                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            990022                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         4371287                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       558002                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    4063928                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    2425715                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        69125                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        28666                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    3930977                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         9078                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   35                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        15486824                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           5452934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      27072520                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    6448526                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1795855                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      8915173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1623760                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                4525                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        27372                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          231                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  3923840                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               261033                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          15212123                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.469438                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.648169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 7104688     46.70%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  435166      2.86%     49.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  375963      2.47%     52.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  423527      2.78%     54.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  564479      3.71%     58.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  376040      2.47%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  432898      2.85%     63.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  410556      2.70%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 5088806     33.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            15212123                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.416388                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.748100                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 4614661                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2699663                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  6468137                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               617782                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                811880                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              48565399                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                811880                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 5113442                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2275532                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         18855                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  6533113                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               459301                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              45109836                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 1394                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                228998                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  2552                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                197843                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           46481109                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            110043844                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        65435073                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          2285918                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             20553861                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                25927248                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              2286                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          2669                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   693172                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             5278666                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3233015                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            99526                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           88314                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  38023683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              78415                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 32404646                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           231210                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       18560509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     24582376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         71180                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     15212123                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.130186                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.554210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            7333742     48.21%     48.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1084020      7.13%     55.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1166016      7.67%     63.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1038638      6.83%     69.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1066972      7.01%     76.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1148780      7.55%     84.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1206414      7.93%     92.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             717920      4.72%     97.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             449621      2.96%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       15212123                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 404527     79.05%     79.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     79.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     79.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3276      0.64%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 61319     11.98%     91.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35573      6.95%     98.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead             4237      0.83%     99.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2813      0.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           417144      1.29%      1.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             24207154     74.70%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               43223      0.13%     76.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                40665      0.13%     76.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             530089      1.64%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  1      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4118969     12.71%     90.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2594559      8.01%     98.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         353547      1.09%     99.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         99295      0.31%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              32404646                       # Type of FU issued
system.cpu0.iq.rate                          2.092401                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     511745                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015792                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          78555497                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         54632862                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     28456784                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            2208873                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           2030570                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       997330                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              31394190                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                1105057                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          359441                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      2759428                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses        18348                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          982                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1508346                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         2878                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                811880                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                2174926                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                82610                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           38102098                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            62697                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              5278666                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             3233015                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             27867                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2826                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                78285                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           982                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        271664                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       829334                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts             1100998                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             30317368                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4059929                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2087278                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     6484528                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 3294160                       # Number of branches executed
system.cpu0.iew.exec_stores                   2424599                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.957623                       # Inst execution rate
system.cpu0.iew.wb_sent                      29847544                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     29454114                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 19418945                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 31992998                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.901882                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.606975                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       18561246                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           7235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           811310                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     12275567                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.591909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.453647                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      6931353     56.46%     56.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1380167     11.24%     67.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       838494      6.83%     74.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1004846      8.19%     82.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       463021      3.77%     86.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       311827      2.54%     89.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       259121      2.11%     91.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       189953      1.55%     92.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       896785      7.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     12275567                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9977539                       # Number of instructions committed
system.cpu0.commit.committedOps              19541589                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4243907                       # Number of memory references committed
system.cpu0.commit.loads                      2519238                       # Number of loads committed
system.cpu0.commit.membars                       4800                       # Number of memory barriers committed
system.cpu0.commit.branches                   2417353                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    740234                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 19044914                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              336379                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        92817      0.47%      0.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        14734654     75.40%     75.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          43024      0.22%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           40525      0.21%     76.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        386662      1.98%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2309020     11.82%     90.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1647781      8.43%     98.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       210218      1.08%     99.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        76888      0.39%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19541589                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               896785                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    49481617                       # The number of ROB reads
system.cpu0.rob.rob_writes                   79230748                       # The number of ROB writes
system.cpu0.timesIdled                           4280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         274701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9977539                       # Number of Instructions Simulated
system.cpu0.committedOps                     19541589                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.552169                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.552169                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.644260                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.644260                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                41781908                       # number of integer regfile reads
system.cpu0.int_regfile_writes               22930297                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  1449472                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  816766                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 13566055                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6989329                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               13588856                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            38708                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.671731                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5303425                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            39220                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           135.222463                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   508.671731                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.993499                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993499                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42910676                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42910676                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      3583105                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3583105                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1719999                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1719999                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      5303104                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5303104                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      5303104                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5303104                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        50790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        50790                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         5038                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5038                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        55828                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         55828                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        55828                       # number of overall misses
system.cpu0.dcache.overall_misses::total        55828                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    443812743                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    443812743                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    162149688                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    162149688                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    605962431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    605962431                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    605962431                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    605962431                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      3633895                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3633895                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1725037                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1725037                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      5358932                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5358932                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      5358932                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5358932                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.013977                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013977                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002921                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002921                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.010418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.010418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010418                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  8738.191435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8738.191435                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 32185.329099                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32185.329099                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 10854.095275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10854.095275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 10854.095275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10854.095275                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2131                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.987805                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        28876                       # number of writebacks
system.cpu0.dcache.writebacks::total            28876                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        16208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16208                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        16308                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        16308                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        16308                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        16308                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        34582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        34582                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         4938                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4938                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        39520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        39520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        39520                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        39520                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    249404679                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    249404679                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    156241935                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    156241935                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    405646614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    405646614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    405646614                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    405646614                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.009517                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009517                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.002863                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002863                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.007375                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007375                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.007375                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007375                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  7211.979614                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7211.979614                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 31640.732078                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31640.732078                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 10264.337399                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10264.337399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 10264.337399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10264.337399                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           120630                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.673053                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3793765                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           121142                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.316678                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.673053                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.995455                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995455                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         31512118                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        31512118                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      3793780                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3793780                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3793780                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3793780                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3793780                       # number of overall hits
system.cpu0.icache.overall_hits::total        3793780                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       130059                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130059                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       130059                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130059                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       130059                       # number of overall misses
system.cpu0.icache.overall_misses::total       130059                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    880441340                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    880441340                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    880441340                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    880441340                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    880441340                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    880441340                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3923839                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3923839                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3923839                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3923839                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3923839                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3923839                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.033146                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033146                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.033146                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033146                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.033146                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033146                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst  6769.553357                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6769.553357                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst  6769.553357                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6769.553357                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst  6769.553357                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6769.553357                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2240                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.909091                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       120630                       # number of writebacks
system.cpu0.icache.writebacks::total           120630                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         8653                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8653                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         8653                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8653                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         8653                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8653                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       121406                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       121406                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       121406                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       121406                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       121406                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       121406                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    727032236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    727032236                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    727032236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    727032236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    727032236                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    727032236                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.030941                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.030941                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.030941                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.030941                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.030941                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.030941                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  5988.437441                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5988.437441                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  5988.437441                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5988.437441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  5988.437441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5988.437441                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            5013                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3862.117478                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            308968                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            9047                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           34.151431                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks   171.867766                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst  1858.635173                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  1831.614538                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.041960                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.453768                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.447172                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.942900                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4034                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         3824                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         1281623                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        1281623                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        28876                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        28876                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks       119673                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       119673                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          299                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          299                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data         2232                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         2232                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst       117063                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total       117063                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        32684                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        32684                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst       117063                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        34916                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         151979                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst       117063                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        34916                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        151979                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         2414                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         2414                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         4047                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         4047                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         1890                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1890                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         4047                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         4304                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         8351                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         4047                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         4304                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         8351                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    143578278                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    143578278                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    251359056                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    251359056                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    112253634                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    112253634                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    251359056                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    255831912                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    507190968                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    251359056                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    255831912                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    507190968                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        28876                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        28876                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks       119673                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       119673                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data          300                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          300                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         4646                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         4646                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst       121110                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total       121110                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        34574                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        34574                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst       121110                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        39220                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       160330                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst       121110                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        39220                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       160330                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.003333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.003333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.519587                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.519587                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.033416                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.033416                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.054665                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.054665                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.033416                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.109740                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.052086                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.033416                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.109740                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.052086                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 59477.331400                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 59477.331400                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 62109.971831                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 62109.971831                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 59393.457143                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 59393.457143                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 62109.971831                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 59440.500000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 60734.159741                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 62109.971831                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 59440.500000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 60734.159741                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks         1463                       # number of writebacks
system.cpu0.l2cache.writebacks::total            1463                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          128                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          128                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         2414                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         2414                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         4047                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         4047                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         1890                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1890                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         4047                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         4304                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         8351                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         4047                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         4304                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         8351                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        12803                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        12803                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    136745738                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    136745738                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    239905005                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    239905005                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    106905182                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    106905182                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    239905005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    243650920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    483555925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    239905005                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    243650920                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    483555925                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.003333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.519587                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.519587                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.033416                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.033416                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.054665                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.054665                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.033416                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.109740                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.052086                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.033416                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.109740                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.052086                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data        12803                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12803                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 56646.950290                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 56646.950290                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 59279.714603                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 59279.714603                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 56563.588360                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56563.588360                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 59279.714603                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 56610.343866                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 57903.954616                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 59279.714603                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 56610.343866                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 57903.954616                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       320264                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       159404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         3372                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          915                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          913                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp       155980                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        30339                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean       120630                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        13382                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq          300                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp          300                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         4646                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         4646                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq       121406                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        34574                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       363146                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       117748                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           480894                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     15471360                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      4358144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          19829504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       5309                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic               112576                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       165939                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.026022                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.159276                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            161623     97.40%     97.40% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              4314      2.60%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 2      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        165939                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     206219240                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy    121374898                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     39289977                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu1.branchPred.lookups                6448555                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          6448555                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           808808                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5367366                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 805200                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            195556                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        5367366                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            989498                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         4377868                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted       558796                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    4059126                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    2428943                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        69884                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        29256                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    3932573                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                         8936                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   35                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        15486824                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           5449256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      27048383                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    6448555                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1794698                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      8917176                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1624866                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                4577                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        26838                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          332                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  3925534                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               260328                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          15210618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.467903                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.648069                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 7107211     46.73%     46.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  434823      2.86%     49.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  375700      2.47%     52.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  425047      2.79%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  563046      3.70%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  376886      2.48%     61.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  430759      2.83%     63.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  410756      2.70%     66.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 5086390     33.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            15210618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.416390                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.746542                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4612893                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2702886                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  6464499                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               617907                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                812433                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              48536268                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                812433                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 5110595                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2269933                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         17645                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  6530314                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               469698                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              45087499                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1414                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                230733                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  2724                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                206434                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           46432831                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            110014012                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        65402310                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          2291850                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             20551350                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                25881479                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              2448                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          2859                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   696775                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5273808                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3238601                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           101354                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           89261                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  38000864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              78159                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 32387019                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           231521                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       18539869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     24571101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         70924                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     15210618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.129238                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.553030                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7331423     48.20%     48.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1085701      7.14%     55.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1166771      7.67%     63.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1039922      6.84%     69.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1069062      7.03%     76.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1149010      7.55%     84.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1203836      7.91%     92.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             715448      4.70%     97.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             449445      2.95%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       15210618                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 400781     78.80%     78.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     78.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     78.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3337      0.66%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     79.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 61716     12.13%     91.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                35444      6.97%     98.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead             4264      0.84%     99.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3054      0.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           417743      1.29%      1.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24189614     74.69%     75.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               43267      0.13%     76.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                40663      0.13%     76.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             531113      1.64%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  1      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4113508     12.70%     90.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2597440      8.02%     98.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         353341      1.09%     99.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        100329      0.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              32387019                       # Type of FU issued
system.cpu1.iq.rate                          2.091263                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     508596                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015704                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          78510198                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         54580389                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     28438623                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            2214575                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           2039322                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       999582                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              31370143                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                1107729                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          359134                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2754944                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses        18488                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          992                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1514155                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         2832                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                812433                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                2169084                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                81883                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           38079023                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            63245                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5273808                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3238601                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             27807                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2962                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                77424                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           992                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        271219                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       830333                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1101552                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             30300727                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4055207                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2086292                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6482989                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3293447                       # Number of branches executed
system.cpu1.iew.exec_stores                   2427782                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.956549                       # Inst execution rate
system.cpu1.iew.wb_sent                      29832338                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     29438205                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 19402239                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 31973370                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.900855                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.606825                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       18540586                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           7235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           811852                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     12275489                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.591721                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.452943                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      6930252     56.46%     56.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1380620     11.25%     67.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       838920      6.83%     74.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1004949      8.19%     82.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       463893      3.78%     86.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       311433      2.54%     89.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       259834      2.12%     91.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       190598      1.55%     92.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       894990      7.29%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     12275489                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9976333                       # Number of instructions committed
system.cpu1.commit.committedOps              19539154                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4243310                       # Number of memory references committed
system.cpu1.commit.loads                      2518864                       # Number of loads committed
system.cpu1.commit.membars                       4800                       # Number of memory barriers committed
system.cpu1.commit.branches                   2417026                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    740182                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 19042514                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              336330                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        92813      0.48%      0.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14732843     75.40%     75.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          43024      0.22%     76.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           40518      0.21%     76.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        386646      1.98%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2308659     11.82%     90.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1647561      8.43%     98.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       210205      1.08%     99.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        76885      0.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19539154                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               894990                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    49460239                       # The number of ROB reads
system.cpu1.rob.rob_writes                   79183386                       # The number of ROB writes
system.cpu1.timesIdled                           4297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         276206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9976333                       # Number of Instructions Simulated
system.cpu1.committedOps                     19539154                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.552356                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.552356                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.644182                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.644182                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                41764465                       # number of integer regfile reads
system.cpu1.int_regfile_writes               22910986                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  1452927                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  817867                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 13557712                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6978035                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               13585813                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            38548                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.733911                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5298035                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            39060                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           135.638377                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   508.733911                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.993621                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993621                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42865004                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42865004                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      3577903                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3577903                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1719789                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1719789                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5297692                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5297692                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5297692                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5297692                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        50524                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        50524                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         5027                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5027                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        55551                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         55551                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        55551                       # number of overall misses
system.cpu1.dcache.overall_misses::total        55551                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    440865693                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    440865693                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    164140362                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    164140362                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    605006055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    605006055                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    605006055                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    605006055                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3628427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3628427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1724816                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1724816                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5353243                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5353243                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5353243                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5353243                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013924                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002915                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002915                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.010377                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010377                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.010377                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010377                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  8725.866776                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8725.866776                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 32651.752934                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32651.752934                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10891.002052                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10891.002052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 10891.002052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10891.002052                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2422                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.275000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        28872                       # number of writebacks
system.cpu1.dcache.writebacks::total            28872                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        16086                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16086                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          106                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        16192                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16192                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        16192                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16192                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        34438                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34438                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4921                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4921                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        39359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        39359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39359                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    248459958                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    248459958                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    157599243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    157599243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    406059201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    406059201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    406059201                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    406059201                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002853                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002853                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007352                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007352                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007352                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007352                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  7214.703467                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7214.703467                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32025.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32025.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 10316.806855                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10316.806855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 10316.806855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10316.806855                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           120058                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.788314                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3796098                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           120570                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            31.484598                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.788314                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.995680                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995680                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         31525099                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        31525099                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      3796108                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3796108                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3796108                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3796108                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3796108                       # number of overall hits
system.cpu1.icache.overall_hits::total        3796108                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       129424                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       129424                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       129424                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        129424                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       129424                       # number of overall misses
system.cpu1.icache.overall_misses::total       129424                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    880781995                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    880781995                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    880781995                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    880781995                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    880781995                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    880781995                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3925532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3925532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3925532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3925532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3925532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3925532                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.032970                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032970                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.032970                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032970                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.032970                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032970                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  6805.399269                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6805.399269                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  6805.399269                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6805.399269                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  6805.399269                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6805.399269                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3084                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.952381                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       120058                       # number of writebacks
system.cpu1.icache.writebacks::total           120058                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         8581                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8581                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         8581                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8581                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         8581                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8581                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       120843                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       120843                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       120843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       120843                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       120843                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       120843                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    725149451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    725149451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    725149451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    725149451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    725149451                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    725149451                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.030784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.030784                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030784                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.030784                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030784                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  6000.756775                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  6000.756775                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  6000.756775                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  6000.756775                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  6000.756775                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  6000.756775                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            5139                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3886.150673                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            307456                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            9206                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           33.397350                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks   196.145737                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst  1890.539014                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  1799.465922                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.047887                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.461557                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.439323                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.948767                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4067                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         3852                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.992920                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1276406                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1276406                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        28872                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        28872                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks       119163                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       119163                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          298                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          298                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data         2241                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         2241                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       116462                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total       116462                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        32488                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        32488                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst       116462                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        34729                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         151191                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst       116462                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        34729                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        151191                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         2383                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         2383                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         4075                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         4075                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         1948                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1948                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         4075                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         4331                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         8406                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         4075                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         4331                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         8406                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    144794061                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    144794061                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    251871543                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    251871543                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    112482738                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    112482738                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    251871543                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    257276799                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    509148342                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    251871543                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    257276799                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    509148342                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        28872                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        28872                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks       119163                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       119163                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data          299                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          299                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         4624                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         4624                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       120537                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total       120537                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        34436                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        34436                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst       120537                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        39060                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       159597                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst       120537                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        39060                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       159597                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.003344                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.003344                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.515355                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.515355                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.033807                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.033807                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.056569                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.056569                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.033807                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.110881                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.052670                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.033807                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.110881                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.052670                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 60761.250944                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 60761.250944                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 61808.967607                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 61808.967607                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 57742.678645                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 57742.678645                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 61808.967607                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 59403.555530                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 60569.633833                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 61808.967607                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 59403.555530                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 60569.633833                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks         1395                       # number of writebacks
system.cpu1.l2cache.writebacks::total            1395                       # number of writebacks
system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          136                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          136                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         2383                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         2383                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         4074                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         4074                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         1948                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1948                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         4074                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         4331                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         8405                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         4074                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         4331                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         8405                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data        12775                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        12775                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    138050066                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    138050066                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    240329283                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    240329283                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    106961396                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    106961396                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    240329283                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    245011462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    485340745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    240329283                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    245011462                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    485340745                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.003344                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.003344                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.515355                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.515355                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.033799                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.033799                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.056569                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.056569                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.033799                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.110881                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.052664                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.033799                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.110881                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.052664                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data        12775                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12775                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 57931.206882                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 57931.206882                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 58990.987482                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 58990.987482                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 54908.314168                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 54908.314168                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 58990.987482                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 56571.568229                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 57744.288519                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 58990.987482                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 56571.568229                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 57744.288519                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       318808                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests       158664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests         3066                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1044                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1039                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp       155279                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        30267                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean       120058                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        13420                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq          299                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp          299                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         4624                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         4624                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq       120843                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        34436                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       361438                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       117266                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           478704                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     15398080                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      4347648                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total          19745728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       5445                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic               108864                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples       165341                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.025069                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.156530                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0            161201     97.50%     97.50% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              4135      2.50%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 5      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total        165341                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy     205350444                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy    120811133                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     39128475                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu2.branchPred.lookups                6451753                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          6451753                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           808894                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5357325                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 805284                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            195803                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        5357325                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            986765                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         4370560                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       558009                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    4059138                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    2426115                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        69744                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        29308                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    3930897                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                         9049                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   35                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        15486824                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           5448799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      27054812                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    6451753                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1792049                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      8919705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1625010                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                4402                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles        27238                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          211                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  3923762                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               261019                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          15212871                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.468497                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.648254                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 7107882     46.72%     46.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  433764      2.85%     49.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  377468      2.48%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  422937      2.78%     54.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  564103      3.71%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  375881      2.47%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  432310      2.84%     63.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  409591      2.69%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 5088935     33.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            15212871                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.416596                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.746957                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 4612549                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2703783                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  6465779                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               618255                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                812505                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              48560435                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                812505                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 5110544                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2276360                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         18447                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  6531895                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               463120                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              45105160                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 1305                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                230748                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  2204                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                200767                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           46462772                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            110015535                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        65409704                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          2285413                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             20517119                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                25945645                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts              2229                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          2645                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   693647                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             5273869                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3234521                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           100796                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           88977                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  38011232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              78345                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 32388735                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           230085                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       18583808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     24600501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         71170                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     15212871                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.129035                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.553884                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            7336709     48.23%     48.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1084814      7.13%     55.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1166397      7.67%     63.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1037307      6.82%     69.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1067769      7.02%     76.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1148858      7.55%     84.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1203723      7.91%     92.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             716850      4.71%     97.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             450444      2.96%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       15212871                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 402255     78.96%     78.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     78.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     78.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3275      0.64%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     79.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 61292     12.03%     91.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                35573      6.98%     98.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead             4207      0.83%     99.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2870      0.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           417552      1.29%      1.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             24194846     74.70%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               43189      0.13%     76.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                40556      0.13%     76.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             529952      1.64%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  1      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4114369     12.70%     90.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2595545      8.01%     98.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         352831      1.09%     99.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         99894      0.31%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32388735                       # Type of FU issued
system.cpu2.iq.rate                          2.091374                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     509472                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.015730                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          78522119                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         54643392                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     28440199                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            2207773                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           2030790                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       997052                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              31375791                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                1104864                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          357376                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2759808                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses        18351                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          960                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1513358                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         2791                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          215                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                812505                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2175529                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                84212                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           38089577                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            64459                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              5273869                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3234521                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             27820                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  2886                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                79827                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           960                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        272257                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       830822                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1103079                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             30300727                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              4055271                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2088002                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     6480251                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3292651                       # Number of branches executed
system.cpu2.iew.exec_stores                   2424980                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.956549                       # Inst execution rate
system.cpu2.iew.wb_sent                      29831448                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     29437251                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 19405715                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 31972187                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.900793                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.606956                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       18584553                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           7175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           811950                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     12273956                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.589199                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.451464                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6935790     56.51%     56.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1379857     11.24%     67.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       837946      6.83%     74.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1003478      8.18%     82.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       464071      3.78%     86.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       310659      2.53%     89.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       258584      2.11%     91.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       190072      1.55%     92.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       893499      7.28%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     12273956                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9959151                       # Number of instructions committed
system.cpu2.commit.committedOps              19505762                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       4235224                       # Number of memory references committed
system.cpu2.commit.loads                      2514061                       # Number of loads committed
system.cpu2.commit.membars                       4760                       # Number of memory barriers committed
system.cpu2.commit.branches                   2412969                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    738698                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 19010122                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              335706                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        92690      0.48%      0.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14708507     75.41%     75.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          43008      0.22%     76.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           40416      0.21%     76.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        385917      1.98%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2304299     11.81%     90.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1644398      8.43%     98.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       209762      1.08%     99.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        76765      0.39%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19505762                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               893499                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    49470772                       # The number of ROB reads
system.cpu2.rob.rob_writes                   79208372                       # The number of ROB writes
system.cpu2.timesIdled                           4219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         273953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9959151                       # Number of Instructions Simulated
system.cpu2.committedOps                     19505762                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.555035                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.555035                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.643073                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.643073                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                41749516                       # number of integer regfile reads
system.cpu2.int_regfile_writes               22914777                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  1448758                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  815843                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 13548551                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 6977285                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               13582083                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            38483                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.660802                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5296725                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            38995                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           135.830876                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   508.660802                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.993478                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993478                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         42854547                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        42854547                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      3579846                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3579846                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1716555                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1716555                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5296401                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5296401                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5296401                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5296401                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        50564                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        50564                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4979                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4979                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        55543                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         55543                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        55543                       # number of overall misses
system.cpu2.dcache.overall_misses::total        55543                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    452232981                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    452232981                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    163119384                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    163119384                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    615352365                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    615352365                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    615352365                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    615352365                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3630410                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3630410                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1721534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1721534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      5351944                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5351944                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      5351944                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5351944                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.013928                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013928                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002892                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002892                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.010378                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010378                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.010378                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010378                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  8943.773851                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8943.773851                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 32761.474995                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32761.474995                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 11078.846389                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11078.846389                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 11078.846389                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11078.846389                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2228                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    25.609195                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        28810                       # number of writebacks
system.cpu2.dcache.writebacks::total            28810                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        16165                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        16165                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           96                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        16261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        16261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        16261                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        16261                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        34399                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34399                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4883                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4883                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        39282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39282                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        39282                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39282                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    252799614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    252799614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    156776067                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    156776067                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    409575681                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    409575681                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    409575681                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    409575681                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.002836                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002836                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.007340                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007340                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.007340                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007340                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7349.039623                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7349.039623                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 32106.505632                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32106.505632                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 10426.548572                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10426.548572                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 10426.548572                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10426.548572                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           120298                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.828091                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3794052                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           120810                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            31.405115                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.828091                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.995758                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995758                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         31511160                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        31511160                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      3794064                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3794064                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3794064                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3794064                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3794064                       # number of overall hits
system.cpu2.icache.overall_hits::total        3794064                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       129698                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       129698                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       129698                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        129698                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       129698                       # number of overall misses
system.cpu2.icache.overall_misses::total       129698                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    883545233                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    883545233                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    883545233                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    883545233                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    883545233                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    883545233                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3923762                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3923762                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3923762                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3923762                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3923762                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3923762                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.033055                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033055                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.033055                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033055                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.033055                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033055                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst  6812.327353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6812.327353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst  6812.327353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6812.327353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst  6812.327353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6812.327353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3817                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    73.403846                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       120298                       # number of writebacks
system.cpu2.icache.writebacks::total           120298                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         8633                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8633                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         8633                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8633                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         8633                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8633                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       121065                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       121065                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       121065                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       121065                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       121065                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       121065                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    721819454                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    721819454                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    721819454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    721819454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    721819454                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    721819454                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.030854                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030854                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.030854                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030854                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.030854                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030854                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst  5962.247173                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  5962.247173                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst  5962.247173                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  5962.247173                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst  5962.247173                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  5962.247173                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            5091                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3890.258821                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            307791                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            9154                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           33.623662                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks   180.212662                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst  1864.109258                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  1845.936901                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.043997                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.455105                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.450668                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.949770                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4063                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3808                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.991943                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         1277486                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        1277486                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        28810                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        28810                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks       119409                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       119409                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data          281                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          281                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data         2210                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         2210                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst       116695                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total       116695                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        32427                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        32427                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst       116695                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        34637                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         151332                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst       116695                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        34637                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        151332                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::cpu2.data            6                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         2388                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         2388                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         4079                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         4079                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         1970                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         1970                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         4079                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         4358                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         8437                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         4079                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         4358                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         8437                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    144096759                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    144096759                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    247693725                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    247693725                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    116933616                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    116933616                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    247693725                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    261030375                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    508724100                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    247693725                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    261030375                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    508724100                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        28810                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        28810                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks       119409                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       119409                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data          287                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          287                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         4598                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         4598                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst       120774                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total       120774                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        34397                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        34397                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst       120774                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        38995                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       159769                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst       120774                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        38995                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       159769                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::cpu2.data     0.020906                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.020906                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.519356                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.519356                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.033774                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.033774                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.057272                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.057272                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.033774                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.111758                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.052807                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.033774                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.111758                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.052807                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 60342.026382                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 60342.026382                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 60724.129689                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 60724.129689                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 59357.165482                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 59357.165482                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 60724.129689                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 59896.827673                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 60296.799810                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 60724.129689                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 59896.827673                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 60296.799810                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks         1362                       # number of writebacks
system.cpu2.l2cache.writebacks::total            1362                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          132                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          132                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::cpu2.data            6                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         2388                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         2388                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         4079                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         4079                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         1970                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         1970                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         4079                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         4358                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         8437                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         4079                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         4358                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         8437                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::cpu2.data        77870                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        77870                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    137338798                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    137338798                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    236158289                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    236158289                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    111361833                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    111361833                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    236158289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    248700631                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    484858920                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    236158289                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    248700631                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    484858920                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::cpu2.data     0.020906                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.020906                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.519356                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.519356                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.033774                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.033774                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.057272                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.057272                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.033774                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.111758                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.052807                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.033774                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.111758                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.052807                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu2.data 12978.333333                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12978.333333                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 57512.059464                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 57512.059464                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 57896.123805                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 57896.123805                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 56528.849239                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56528.849239                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 57896.123805                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 57067.606930                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 57468.166410                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 57896.123805                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 57067.606930                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 57468.166410                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       319128                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests       158840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests         3182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          967                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp       155461                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        30172                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean       120298                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict        13402                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq          287                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp          287                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         4598                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         4598                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq       121065                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        34397                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       362136                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       117047                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           479183                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side     15428544                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      4339520                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total          19768064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       5382                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic               105792                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples       165438                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.025284                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.157373                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0            161265     97.48%     97.48% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              4163      2.52%     99.99% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                10      0.01%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total        165438                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy     205575552                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy    121022948                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     39060872                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.cpu3.branchPred.lookups                6442379                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          6442379                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           807433                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             5383262                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 807753                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            195634                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        5383262                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            991452                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         4391810                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       558078                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    4066517                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    2431995                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        70049                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        28978                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    3934320                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                         8757                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   35                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        15486824                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           5455530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      27024313                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    6442379                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1799205                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      8912541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1622008                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                4438                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        26101                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          381                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  3927488                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               260895                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          15210001                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.464683                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.647160                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 7109813     46.74%     46.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  435998      2.87%     49.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  377513      2.48%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  427459      2.81%     54.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  561201      3.69%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  376686      2.48%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  431686      2.84%     63.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  411079      2.70%     66.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 5078566     33.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            15210001                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.415991                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.744987                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 4622319                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2693925                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  6465095                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               617658                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                811004                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              48511181                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                811004                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 5119538                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2263275                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         21738                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  6531557                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               462889                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              45072813                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 1412                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                232257                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                  2709                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                197881                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           46424959                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            109989282                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        65391665                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          2290905                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             20598205                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                25826728                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts              2346                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          2778                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   699872                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5276430                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3237850                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            96957                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           92955                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  38001487                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              77752                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 32406431                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           231405                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       18494194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     24483132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         70457                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     15210001                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.130600                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.552274                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            7323911     48.15%     48.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1085273      7.14%     55.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1168352      7.68%     62.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1041894      6.85%     69.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1072050      7.05%     76.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1150464      7.56%     84.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1205968      7.93%     92.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             714268      4.70%     97.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             447821      2.94%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       15210001                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 401315     78.85%     78.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     78.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     78.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3268      0.64%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     79.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 61487     12.08%     91.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                35673      7.01%     98.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead             4311      0.85%     99.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2928      0.58%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           416981      1.29%      1.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             24199686     74.68%     75.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               43233      0.13%     76.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                40780      0.13%     76.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             531129      1.64%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  1      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4120121     12.71%     90.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2600485      8.02%     98.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         353792      1.09%     99.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        100223      0.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32406431                       # Type of FU issued
system.cpu3.iq.rate                          2.092516                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     508982                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015706                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          78549740                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         54539421                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     28464307                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            2213506                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           2034837                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       999637                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              31390908                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                1107524                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          359156                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      2750874                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses        18459                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          977                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores      1508786                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         2827                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                811004                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                2163403                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                81288                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           38079239                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            65112                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5276430                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             3237850                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             27630                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  2927                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                76860                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           977                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        271760                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       829376                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts             1101136                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             30325250                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              4062433                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2081177                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     6493250                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3298442                       # Number of branches executed
system.cpu3.iew.exec_stores                   2430817                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.958132                       # Inst execution rate
system.cpu3.iew.wb_sent                      29856825                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     29463944                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 19422461                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 32009558                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.902517                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.606771                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       18494958                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls           7295                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           810434                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     12283241                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.594451                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.455111                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      6929559     56.41%     56.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1381095     11.24%     67.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       839781      6.84%     74.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1006343      8.19%     82.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       464810      3.78%     86.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       312169      2.54%     89.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       259665      2.11%     91.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       191292      1.56%     92.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       898527      7.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     12283241                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            10000001                       # Number of instructions committed
system.cpu3.commit.committedOps              19585021                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4254614                       # Number of memory references committed
system.cpu3.commit.loads                      2525552                       # Number of loads committed
system.cpu3.commit.membars                       4840                       # Number of memory barriers committed
system.cpu3.commit.branches                   2422567                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    741839                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 19087263                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              337199                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        93008      0.47%      0.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14766259     75.40%     75.87% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          43024      0.22%     76.09% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           40630      0.21%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        387486      1.98%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.28% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2314818     11.82%     90.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1652041      8.44%     98.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       210734      1.08%     99.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        77021      0.39%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19585021                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               898527                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    49464693                       # The number of ROB reads
system.cpu3.rob.rob_writes                   79175298                       # The number of ROB writes
system.cpu3.timesIdled                           4287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         276823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                   10000001                       # Number of Instructions Simulated
system.cpu3.committedOps                     19585021                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.548682                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.548682                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.645710                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.645710                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                41818155                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22929699                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  1452022                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  817913                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 13575560                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 6985577                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               13600818                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            38404                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.729013                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5310271                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            38916                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           136.454697                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   508.729013                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.993611                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993611                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         42960004                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        42960004                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      3585510                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3585510                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1724429                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1724429                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      5309939                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5309939                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      5309939                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5309939                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        50195                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        50195                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         5002                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5002                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        55197                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         55197                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        55197                       # number of overall misses
system.cpu3.dcache.overall_misses::total        55197                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    434418813                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    434418813                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    162970200                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    162970200                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    597389013                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    597389013                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    597389013                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    597389013                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3635705                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3635705                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1729431                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1729431                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      5365136                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5365136                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      5365136                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5365136                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.013806                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013806                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002892                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002892                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.010288                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010288                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.010288                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010288                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  8654.623229                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8654.623229                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 32581.007597                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32581.007597                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 10822.852927                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 10822.852927                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 10822.852927                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10822.852927                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2238                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    28.329114                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        28853                       # number of writebacks
system.cpu3.dcache.writebacks::total            28853                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        15908                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        15908                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           81                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        15989                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        15989                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        15989                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        15989                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        34287                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34287                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4921                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4921                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        39208                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39208                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        39208                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39208                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    246096990                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    246096990                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    157272237                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    157272237                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    403369227                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    403369227                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    403369227                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    403369227                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009431                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009431                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.002845                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002845                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.007308                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007308                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.007308                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007308                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7177.559717                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7177.559717                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 31959.406015                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 31959.406015                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10287.931723                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10287.931723                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10287.931723                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10287.931723                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           120630                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.781975                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3797362                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           121141                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            31.346629                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   509.781975                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.995668                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995668                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31541269                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31541269                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      3797379                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3797379                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      3797379                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3797379                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      3797379                       # number of overall hits
system.cpu3.icache.overall_hits::total        3797379                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       130107                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       130107                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       130107                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        130107                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       130107                       # number of overall misses
system.cpu3.icache.overall_misses::total       130107                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    889024080                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    889024080                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    889024080                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    889024080                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    889024080                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    889024080                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      3927486                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3927486                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      3927486                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3927486                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      3927486                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3927486                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.033127                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033127                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.033127                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033127                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.033127                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033127                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst  6833.022666                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  6833.022666                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst  6833.022666                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  6833.022666                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst  6833.022666                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  6833.022666                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2527                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.758065                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       120630                       # number of writebacks
system.cpu3.icache.writebacks::total           120630                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         8726                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8726                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         8726                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8726                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         8726                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8726                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       121381                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       121381                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       121381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       121381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       121381                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       121381                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    727457475                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    727457475                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    727457475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    727457475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    727457475                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    727457475                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.030906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.030906                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030906                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.030906                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030906                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst  5993.174179                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5993.174179                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst  5993.174179                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5993.174179                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst  5993.174179                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5993.174179                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            5185                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3857.746252                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            308222                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            9215                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           33.447857                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks   205.230610                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst  1849.568251                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  1802.947391                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.050105                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.451555                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.440173                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.941833                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4030                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3817                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.983887                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1279623                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1279623                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        28853                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28853                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks       119684                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       119684                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data          287                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          287                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data         2233                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         2233                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst       117036                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total       117036                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        32353                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        32353                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst       117036                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        34586                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         151622                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst       117036                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        34586                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        151622                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         2397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         2397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         4067                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         4067                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         1933                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1933                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         4067                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         4330                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         8397                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         4067                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         4330                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         8397                       # number of overall misses
system.cpu3.l2cache.UpgradeReq_miss_latency::cpu3.data        17982                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        17982                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    144530658                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    144530658                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    251939142                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    251939142                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    110366523                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    110366523                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    251939142                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    254897181                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    506836323                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    251939142                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    254897181                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    506836323                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        28853                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28853                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks       119684                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       119684                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data          292                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          292                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         4630                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         4630                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst       121103                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total       121103                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        34286                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        34286                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst       121103                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        38916                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       160019                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst       121103                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        38916                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       160019                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.017123                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.017123                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.517711                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.517711                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.033583                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.033583                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.056379                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.056379                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.033583                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.111265                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.052475                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.033583                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.111265                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.052475                       # miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::cpu3.data  3596.400000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  3596.400000                       # average UpgradeReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 60296.478098                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 60296.478098                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 61947.170396                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 61947.170396                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 57095.976720                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 57095.976720                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 61947.170396                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 58867.709238                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 60359.214362                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 61947.170396                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 58867.709238                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 60359.214362                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks         1454                       # number of writebacks
system.cpu3.l2cache.writebacks::total            1454                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          161                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          161                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         2397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         2397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         4067                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         4067                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         1933                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1933                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         4067                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         4330                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         8397                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         4067                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         4330                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         8397                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        67646                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        67646                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    137740020                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    137740020                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    240429132                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    240429132                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    104897092                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    104897092                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    240429132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    242637112                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    483066244                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    240429132                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    242637112                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    483066244                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.017123                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.017123                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.517711                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.517711                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.033583                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.033583                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.056379                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.056379                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.033583                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.111265                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.052475                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.033583                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.111265                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.052475                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data 13529.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13529.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 57463.504380                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 57463.504380                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 59117.072043                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 59117.072043                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 54266.472840                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 54266.472840                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 59117.072043                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 56036.284527                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 57528.432059                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 59117.072043                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 56036.284527                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 57528.432059                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       319623                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests       159115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests         3359                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1083                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1076                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp       155667                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        30307                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean       120630                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict        13282                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq          292                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp          292                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         4630                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         4630                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq       121381                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        34286                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       363114                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       116820                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           479934                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side     15470912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      4337216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total          19808128                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       5463                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic               110848                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples       165774                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.027007                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.162363                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0            161304     97.30%     97.30% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              4463      2.69%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 7      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total        165774                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy     205990137                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          4.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy    121343283                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     38980960                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 26648.769717                       # Cycle average of tags in use
system.l3.tags.total_refs                       20316                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     30343                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.669545                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      3431.389187                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      3244.064664                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      3433.557004                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      3239.393622                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      3425.218586                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      3227.484571                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      3424.697644                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      3222.964439                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.026179                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.024750                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.026196                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.024715                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.026132                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.024624                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.026128                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.024589                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.203314                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         30343                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          523                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        29792                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.231499                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    840887                       # Number of tag accesses
system.l3.tags.data_accesses                   840887                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         5674                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             5674                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                6                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data                15                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                 6                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                16                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                12                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    49                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst           273                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data           447                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst           314                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data           497                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst           321                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data           525                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst           313                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data           508                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3198                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                  273                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                  462                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                  314                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                  503                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                  321                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                  541                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                  313                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                  520                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3247                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                 273                       # number of overall hits
system.l3.overall_hits::cpu0.data                 462                       # number of overall hits
system.l3.overall_hits::cpu1.inst                 314                       # number of overall hits
system.l3.overall_hits::cpu1.data                 503                       # number of overall hits
system.l3.overall_hits::cpu2.inst                 321                       # number of overall hits
system.l3.overall_hits::cpu2.data                 541                       # number of overall hits
system.l3.overall_hits::cpu3.inst                 313                       # number of overall hits
system.l3.overall_hits::cpu3.data                 520                       # number of overall hits
system.l3.overall_hits::total                    3247                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            2399                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            2377                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            2372                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            2385                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                9533                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         3774                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         1443                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         3760                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         1451                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         3758                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         1445                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         3754                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         1425                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           20810                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               3774                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               3842                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               3760                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               3828                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               3758                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               3817                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               3754                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               3810                       # number of demand (read+write) misses
system.l3.demand_misses::total                  30343                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              3774                       # number of overall misses
system.l3.overall_misses::cpu0.data              3842                       # number of overall misses
system.l3.overall_misses::cpu1.inst              3760                       # number of overall misses
system.l3.overall_misses::cpu1.data              3828                       # number of overall misses
system.l3.overall_misses::cpu2.inst              3758                       # number of overall misses
system.l3.overall_misses::cpu2.data              3817                       # number of overall misses
system.l3.overall_misses::cpu3.inst              3754                       # number of overall misses
system.l3.overall_misses::cpu3.data              3810                       # number of overall misses
system.l3.overall_misses::total                 30343                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    126336866                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    127812069                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    127021638                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    127394308                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     508564881                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    220084170                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     94946899                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    220086270                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     94354231                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    215804843                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     98437241                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    220227272                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     92285388                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1256226314                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    220084170                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    221283765                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    220086270                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    222166300                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    215804843                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    225458879                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    220227272                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    219679696                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1764791195                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    220084170                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    221283765                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    220086270                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    222166300                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    215804843                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    225458879                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    220227272                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    219679696                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1764791195                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         5674                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         5674                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          2414                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          2383                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          2388                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          2397                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              9582                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         4047                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         1890                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         4074                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         1948                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         4079                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         1970                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         4067                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         1933                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         24008                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             4047                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             4304                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             4074                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             4331                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             4079                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             4358                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             4067                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             4330                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                33590                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            4047                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            4304                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            4074                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            4331                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            4079                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            4358                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            4067                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            4330                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               33590                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.993786                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.997482                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.993300                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.994994                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994886                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.932543                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.763492                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.922926                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.744867                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.921304                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.733503                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.923039                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.737196                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.866794                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.932543                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.892658                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.922926                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.883861                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.921304                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.875860                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.923039                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.879908                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.903334                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.932543                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.892658                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.922926                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.883861                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.921304                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.875860                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.923039                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.879908                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.903334                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 52662.303460                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 53770.327724                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 53550.437605                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 53414.804193                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 53347.831847                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58315.890302                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 65798.266805                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 58533.582447                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 65027.037216                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 57425.450506                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 68122.658131                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 58664.696857                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 64761.675789                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60366.473522                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58315.890302                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 57595.982561                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 58533.582447                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 58037.173459                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 57425.450506                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 59067.036678                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 58664.696857                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 57658.712861                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58161.394556                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58315.890302                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 57595.982561                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 58533.582447                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 58037.173459                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 57425.450506                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 59067.036678                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 58664.696857                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 57658.712861                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58161.394556                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         2399                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         2377                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         2372                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         2385                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           9533                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         3774                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         1443                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         3760                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         1451                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         3758                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         1445                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         3754                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         1425                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        20810                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          3774                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          3842                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          3760                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          3828                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          3758                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          3817                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          3754                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          3810                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             30343                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         3774                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         3842                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         3760                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         3828                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         3758                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         3817                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         3754                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         3810                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            30343                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    109963541                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    111587193                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    110833060                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    111112682                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    443496476                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    194321965                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     85096713                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    194419593                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     84444868                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    190153137                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     88578592                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    194610684                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     82558992                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   1114184544                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    194321965                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    195060254                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    194419593                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    196032061                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    190153137                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    199411652                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    194610684                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    193671674                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1557681020                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    194321965                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    195060254                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    194419593                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    196032061                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    190153137                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    199411652                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    194610684                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    193671674                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1557681020                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.993786                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.997482                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.993300                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.994994                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994886                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.932543                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.763492                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.922926                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.744867                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.921304                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.733503                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.923039                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.737196                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.866794                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.932543                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.892658                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.922926                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.883861                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.921304                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.875860                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.923039                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.879908                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.903334                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.932543                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.892658                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.922926                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.883861                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.921304                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.875860                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.923039                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.879908                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.903334                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 45837.240934                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 46944.549011                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 46725.573356                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 46588.126625                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 46522.236022                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51489.656863                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 58972.081081                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51707.338564                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 58197.703653                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 50599.557477                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 61300.063668                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 51840.885456                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 57936.134737                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53540.823835                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51489.656863                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 50770.498178                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51707.338564                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 51210.047283                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 50599.557477                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 52243.031700                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 51840.885456                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 50832.460367                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51335.761790                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51489.656863                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 50770.498178                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51707.338564                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 51210.047283                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 50599.557477                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 52243.031700                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 51840.885456                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 50832.460367                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51335.761790                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         30343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20810                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9533                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20810                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        60686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        60686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  60686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30343                       # Request fanout histogram
system.membus.reqLayer8.occupancy            39489745                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          162834915                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        50659                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        17120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   5157112059                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             24008                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         5674                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           11382                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             9582                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            9582                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        24008                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        20948                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        21066                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        21155                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        21093                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 84262                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       628096                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       627200                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       627136                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       630464                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                2512896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            33603                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  33603    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              33603                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           79822297                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          26610472                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          26792430                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          26924652                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          26792213                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
