-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/ldpc_deco_23_ip_src_ldpc_deco_23.vhd
-- Created: 2024-10-03 14:23:14
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 0.2
-- Target subsystem base rate: 0.2
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        0.2
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- Out1                          ce_out        0.2
-- Out2                          ce_out        0.2
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ldpc_deco_23_ip_src_ldpc_deco_23
-- Source Path: test/ldpc_deco_23
-- Hierarchy Level: 0
-- Model version: 1.55
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ldpc_deco_23_ip_src_ldpc_deco_23 IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        In1                               :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
        ctrlOut                           :   IN    std_logic;
        ce_out                            :   OUT   std_logic;
        Out1                              :   OUT   std_logic;
        Out2                              :   OUT   std_logic
        );
END ldpc_deco_23_ip_src_ldpc_deco_23;


ARCHITECTURE rtl OF ldpc_deco_23_ip_src_ldpc_deco_23 IS

  -- Component Declarations
  COMPONENT ldpc_deco_23_ip_src_valid_to_ctrl
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          validIn                         :   IN    std_logic;
          ctrlOut_start                   :   OUT   std_logic;
          ctrlOut_end                     :   OUT   std_logic;
          ctrlOut_valid                   :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ldpc_deco_23_ip_src_LDPC_Decoder
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          in0                             :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
          in1_start                       :   IN    std_logic;
          in1_end                         :   IN    std_logic;
          in1_valid                       :   IN    std_logic;
          out0                            :   OUT   std_logic;
          out1_valid                      :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ldpc_deco_23_ip_src_valid_to_ctrl
    USE ENTITY work.ldpc_deco_23_ip_src_valid_to_ctrl(rtl);

  FOR ALL : ldpc_deco_23_ip_src_LDPC_Decoder
    USE ENTITY work.ldpc_deco_23_ip_src_LDPC_Decoder(rtl);

  -- Signals
  SIGNAL valid_to_ctrl_out1_start         : std_logic;
  SIGNAL valid_to_ctrl_out1_end           : std_logic;
  SIGNAL valid_to_ctrl_out1_valid         : std_logic;
  SIGNAL LDPC_Decoder_out1                : std_logic;
  SIGNAL LDPC_Decoder_out2_valid          : std_logic;
  SIGNAL valid                            : std_logic;

BEGIN
  u_valid_to_ctrl : ldpc_deco_23_ip_src_valid_to_ctrl
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => clk_enable,
              validIn => ctrlOut,
              ctrlOut_start => valid_to_ctrl_out1_start,
              ctrlOut_end => valid_to_ctrl_out1_end,
              ctrlOut_valid => valid_to_ctrl_out1_valid
              );

  u_LDPC_Decoder : ldpc_deco_23_ip_src_LDPC_Decoder
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => clk_enable,
              in0 => In1,  -- sfix4
              in1_start => valid_to_ctrl_out1_start,
              in1_end => valid_to_ctrl_out1_end,
              in1_valid => valid_to_ctrl_out1_valid,
              out0 => LDPC_Decoder_out1,
              out1_valid => LDPC_Decoder_out2_valid
              );

  valid <= LDPC_Decoder_out2_valid;

  ce_out <= clk_enable;

  Out1 <= LDPC_Decoder_out1;

  Out2 <= valid;

END rtl;

