

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Fri Sep 15 01:00:07 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        jacobi2d_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  6379|    1|  6379|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- store_epoch  |  6253|  6253|         3|          1|          1|  6252|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     144|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     617|
|Register         |        -|      -|     723|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     723|     761|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_361_p2              |     +    |      0|  0|  20|          13|           1|
    |sum2_fu_343_p2             |     +    |      0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state129          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_io         |    and   |      0|  0|   8|           1|           1|
    |exitcond2_fu_355_p2        |   icmp   |      0|  0|  13|          13|          12|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 144|          95|          84|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  545|        128|    1|        128|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_WREADY   |    9|          2|    1|          2|
    |i_reg_328                          |    9|          2|   13|         26|
    |to_V_blk_n_AW                      |    9|          2|    1|          2|
    |to_V_blk_n_B                       |    9|          2|    1|          2|
    |to_V_blk_n_W                       |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  617|        144|   21|        168|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |  127|   0|  127|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_AWREADY   |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_WREADY    |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond2_reg_487  |    1|   0|    1|          0|
    |exitcond2_reg_487                   |    1|   0|    1|          0|
    |from_0_load_reg_576                 |   32|   0|   32|          0|
    |from_10_load_reg_626                |   32|   0|   32|          0|
    |from_11_load_reg_631                |   32|   0|   32|          0|
    |from_12_load_reg_636                |   32|   0|   32|          0|
    |from_13_load_reg_641                |   32|   0|   32|          0|
    |from_14_load_reg_646                |   32|   0|   32|          0|
    |from_15_load_reg_651                |   32|   0|   32|          0|
    |from_1_load_reg_581                 |   32|   0|   32|          0|
    |from_2_load_reg_586                 |   32|   0|   32|          0|
    |from_3_load_reg_591                 |   32|   0|   32|          0|
    |from_4_load_reg_596                 |   32|   0|   32|          0|
    |from_5_load_reg_601                 |   32|   0|   32|          0|
    |from_6_load_reg_606                 |   32|   0|   32|          0|
    |from_7_load_reg_611                 |   32|   0|   32|          0|
    |from_8_load_reg_616                 |   32|   0|   32|          0|
    |from_9_load_reg_621                 |   32|   0|   32|          0|
    |i_reg_328                           |   13|   0|   13|          0|
    |sum2_reg_476                        |   64|   0|   64|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  723|   0|  723|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     store    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     store    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     store    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     store    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     store    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     store    | return value |
|store_flag           |  in |    1|   ap_none  |  store_flag  |    scalar    |
|m_axi_to_V_AWVALID   | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWREADY   |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWADDR    | out |   64|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWID      | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWLEN     | out |   32|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWSIZE    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWBURST   | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWLOCK    | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWCACHE   | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWPROT    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWQOS     | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWREGION  | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWUSER    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WVALID    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WREADY    |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WDATA     | out |  512|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WSTRB     | out |   64|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WLAST     | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WID       | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WUSER     | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARVALID   | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARREADY   |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARADDR    | out |   64|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARID      | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARLEN     | out |   32|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARSIZE    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARBURST   | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARLOCK    | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARCACHE   | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARPROT    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARQOS     | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARREGION  | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARUSER    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RVALID    |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RREADY    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RDATA     |  in |  512|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RLAST     |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RID       |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RUSER     |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RRESP     |  in |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BVALID    |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BREADY    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BRESP     |  in |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BID       |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BUSER     |  in |    1|    m_axi   |     to_V     |    pointer   |
|to_V_offset          |  in |   58|   ap_none  |  to_V_offset |    scalar    |
|to_V_offset1         |  in |   64|   ap_none  | to_V_offset1 |    scalar    |
|from_0_address0      | out |   13|  ap_memory |    from_0    |     array    |
|from_0_ce0           | out |    1|  ap_memory |    from_0    |     array    |
|from_0_q0            |  in |   32|  ap_memory |    from_0    |     array    |
|from_1_address0      | out |   13|  ap_memory |    from_1    |     array    |
|from_1_ce0           | out |    1|  ap_memory |    from_1    |     array    |
|from_1_q0            |  in |   32|  ap_memory |    from_1    |     array    |
|from_2_address0      | out |   13|  ap_memory |    from_2    |     array    |
|from_2_ce0           | out |    1|  ap_memory |    from_2    |     array    |
|from_2_q0            |  in |   32|  ap_memory |    from_2    |     array    |
|from_3_address0      | out |   13|  ap_memory |    from_3    |     array    |
|from_3_ce0           | out |    1|  ap_memory |    from_3    |     array    |
|from_3_q0            |  in |   32|  ap_memory |    from_3    |     array    |
|from_4_address0      | out |   13|  ap_memory |    from_4    |     array    |
|from_4_ce0           | out |    1|  ap_memory |    from_4    |     array    |
|from_4_q0            |  in |   32|  ap_memory |    from_4    |     array    |
|from_5_address0      | out |   13|  ap_memory |    from_5    |     array    |
|from_5_ce0           | out |    1|  ap_memory |    from_5    |     array    |
|from_5_q0            |  in |   32|  ap_memory |    from_5    |     array    |
|from_6_address0      | out |   13|  ap_memory |    from_6    |     array    |
|from_6_ce0           | out |    1|  ap_memory |    from_6    |     array    |
|from_6_q0            |  in |   32|  ap_memory |    from_6    |     array    |
|from_7_address0      | out |   13|  ap_memory |    from_7    |     array    |
|from_7_ce0           | out |    1|  ap_memory |    from_7    |     array    |
|from_7_q0            |  in |   32|  ap_memory |    from_7    |     array    |
|from_8_address0      | out |   13|  ap_memory |    from_8    |     array    |
|from_8_ce0           | out |    1|  ap_memory |    from_8    |     array    |
|from_8_q0            |  in |   32|  ap_memory |    from_8    |     array    |
|from_9_address0      | out |   13|  ap_memory |    from_9    |     array    |
|from_9_ce0           | out |    1|  ap_memory |    from_9    |     array    |
|from_9_q0            |  in |   32|  ap_memory |    from_9    |     array    |
|from_10_address0     | out |   13|  ap_memory |    from_10   |     array    |
|from_10_ce0          | out |    1|  ap_memory |    from_10   |     array    |
|from_10_q0           |  in |   32|  ap_memory |    from_10   |     array    |
|from_11_address0     | out |   13|  ap_memory |    from_11   |     array    |
|from_11_ce0          | out |    1|  ap_memory |    from_11   |     array    |
|from_11_q0           |  in |   32|  ap_memory |    from_11   |     array    |
|from_12_address0     | out |   13|  ap_memory |    from_12   |     array    |
|from_12_ce0          | out |    1|  ap_memory |    from_12   |     array    |
|from_12_q0           |  in |   32|  ap_memory |    from_12   |     array    |
|from_13_address0     | out |   13|  ap_memory |    from_13   |     array    |
|from_13_ce0          | out |    1|  ap_memory |    from_13   |     array    |
|from_13_q0           |  in |   32|  ap_memory |    from_13   |     array    |
|from_14_address0     | out |   13|  ap_memory |    from_14   |     array    |
|from_14_ce0          | out |    1|  ap_memory |    from_14   |     array    |
|from_14_q0           |  in |   32|  ap_memory |    from_14   |     array    |
|from_15_address0     | out |   13|  ap_memory |    from_15   |     array    |
|from_15_ce0          | out |    1|  ap_memory |    from_15   |     array    |
|from_15_q0           |  in |   32|  ap_memory |    from_15   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

