<profile>

<section name = "Vitis HLS Report for 'load_ap_uint_256_ap_int_8_32u_s'" level="0">
<item name = "Date">Wed May 22 16:53:12 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Sparse_HLS.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_22_1">?, ?, 3, -, -, ?, no</column>
<column name="- VITIS_LOOP_25_2">?, ?, 3, -, -, ?, no</column>
<column name="- VITIS_LOOP_29_3">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_33_4">?, ?, 1, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 453, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 0, 188, -</column>
<column name="Memory">15, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 609, -</column>
<column name="Register">-, -, 1418, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U5">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U6">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mux_325_8_1_1_U7">mux_325_8_1_1, 0, 0, 0, 148, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="am_ram_V_U">load_ap_uint_256_ap_int_8_32u_s_am_ram_V_RAM_AUTO_1R1W, 15, 0, 0, 0, 1024, 256, 1, 262144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln22_1_fu_479_p2">+, 0, 0, 34, 27, 1</column>
<column name="add_ln22_fu_412_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln25_1_fu_543_p2">+, 0, 0, 34, 27, 1</column>
<column name="add_ln25_fu_501_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln33_fu_912_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln39_fu_577_p2">+, 0, 0, 39, 32, 1</column>
<column name="count_2_fu_969_p2">+, 0, 0, 39, 32, 1</column>
<column name="idx_count_1_fu_981_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln1023_fu_960_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln22_fu_474_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="icmp_ln25_fu_538_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="icmp_ln29_fu_572_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln33_fu_907_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="am_ram_V_address0">14, 3, 10, 30</column>
<column name="ap_NS_fsm">454, 87, 1, 87</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_count_1_phi_fu_376_p4">14, 3, 32, 96</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="col_reg_350">9, 2, 32, 64</column>
<column name="count_reg_361">9, 2, 32, 64</column>
<column name="i_fu_208">9, 2, 27, 54</column>
<column name="idx_count_fu_224">9, 2, 32, 64</column>
<column name="j_fu_216">9, 2, 27, 54</column>
<column name="m_axi_sparse_data_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_sparse_data_ARLEN">14, 3, 32, 96</column>
<column name="row_fu_220">9, 2, 32, 64</column>
<column name="sparse_data_blk_n_AR">9, 2, 1, 2</column>
<column name="sparse_data_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln39_reg_1137">32, 0, 32, 0</column>
<column name="am_loop_num_reg_1061">27, 0, 27, 0</column>
<column name="ap_CS_fsm">86, 0, 86, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="col_reg_350">32, 0, 32, 0</column>
<column name="count_reg_361">32, 0, 32, 0</column>
<column name="fm_loop_num_reg_1023">27, 0, 27, 0</column>
<column name="i_fu_208">27, 0, 27, 0</column>
<column name="idx_count_fu_224">32, 0, 32, 0</column>
<column name="j_fu_216">27, 0, 27, 0</column>
<column name="l_val_V_64_reg_1152">8, 0, 8, 0</column>
<column name="l_val_V_65_reg_1157">8, 0, 8, 0</column>
<column name="l_val_V_66_reg_1162">8, 0, 8, 0</column>
<column name="l_val_V_67_reg_1167">8, 0, 8, 0</column>
<column name="l_val_V_68_reg_1172">8, 0, 8, 0</column>
<column name="l_val_V_69_reg_1177">8, 0, 8, 0</column>
<column name="l_val_V_70_reg_1182">8, 0, 8, 0</column>
<column name="l_val_V_71_reg_1187">8, 0, 8, 0</column>
<column name="l_val_V_72_reg_1192">8, 0, 8, 0</column>
<column name="l_val_V_73_reg_1197">8, 0, 8, 0</column>
<column name="l_val_V_74_reg_1202">8, 0, 8, 0</column>
<column name="l_val_V_75_reg_1207">8, 0, 8, 0</column>
<column name="l_val_V_76_reg_1212">8, 0, 8, 0</column>
<column name="l_val_V_77_reg_1217">8, 0, 8, 0</column>
<column name="l_val_V_78_reg_1222">8, 0, 8, 0</column>
<column name="l_val_V_79_reg_1227">8, 0, 8, 0</column>
<column name="l_val_V_80_reg_1232">8, 0, 8, 0</column>
<column name="l_val_V_81_reg_1237">8, 0, 8, 0</column>
<column name="l_val_V_82_reg_1242">8, 0, 8, 0</column>
<column name="l_val_V_83_reg_1247">8, 0, 8, 0</column>
<column name="l_val_V_84_reg_1252">8, 0, 8, 0</column>
<column name="l_val_V_85_reg_1257">8, 0, 8, 0</column>
<column name="l_val_V_86_reg_1262">8, 0, 8, 0</column>
<column name="l_val_V_87_reg_1267">8, 0, 8, 0</column>
<column name="l_val_V_88_reg_1272">8, 0, 8, 0</column>
<column name="l_val_V_89_reg_1277">8, 0, 8, 0</column>
<column name="l_val_V_90_reg_1282">8, 0, 8, 0</column>
<column name="l_val_V_91_reg_1287">8, 0, 8, 0</column>
<column name="l_val_V_92_reg_1292">8, 0, 8, 0</column>
<column name="l_val_V_93_reg_1297">8, 0, 8, 0</column>
<column name="l_val_V_94_reg_1302">8, 0, 8, 0</column>
<column name="l_val_V_reg_1147">8, 0, 8, 0</column>
<column name="row_fu_220">32, 0, 32, 0</column>
<column name="sparse_data_addr_1_read_reg_1124">256, 0, 256, 0</column>
<column name="sparse_data_addr_read_reg_1091">256, 0, 256, 0</column>
<column name="trunc_ln4_reg_1029">59, 0, 59, 0</column>
<column name="trunc_ln5_reg_1086">59, 0, 59, 0</column>
<column name="zext_ln21_reg_1066">27, 0, 32, 5</column>
<column name="zext_ln22_1_reg_1071">27, 0, 64, 37</column>
<column name="zext_ln25_1_reg_1102">27, 0, 64, 37</column>
<column name="zext_ln29_reg_1129">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, load&lt;ap_uint&lt;256&gt;, ap_int&lt;8&gt;, 32u&gt;, return value</column>
<column name="am_ROWS">in, 32, ap_none, am_ROWS, scalar</column>
<column name="am_COLS">in, 32, ap_none, am_COLS, scalar</column>
<column name="fm_ROWS">in, 32, ap_none, fm_ROWS, scalar</column>
<column name="fm_COLS">in, 32, ap_none, fm_COLS, scalar</column>
<column name="m_axi_sparse_data_AWVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWADDR">out, 64, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWLEN">out, 32, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWSIZE">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWBURST">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWLOCK">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWCACHE">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWPROT">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWQOS">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWREGION">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WDATA">out, 256, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WSTRB">out, 32, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WLAST">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARADDR">out, 64, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARLEN">out, 32, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARSIZE">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARBURST">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARLOCK">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARCACHE">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARPROT">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARQOS">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARREGION">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RVALID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RREADY">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RDATA">in, 256, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RLAST">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RFIFONUM">in, 9, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RUSER">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RRESP">in, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BVALID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BREADY">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BRESP">in, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BUSER">in, 1, m_axi, sparse_data, pointer</column>
<column name="inputs">in, 64, ap_none, inputs, scalar</column>
<column name="idx_ram_address0">out, 10, ap_memory, idx_ram, array</column>
<column name="idx_ram_ce0">out, 1, ap_memory, idx_ram, array</column>
<column name="idx_ram_we0">out, 1, ap_memory, idx_ram, array</column>
<column name="idx_ram_d0">out, 8, ap_memory, idx_ram, array</column>
<column name="count_ram_address0">out, 5, ap_memory, count_ram, array</column>
<column name="count_ram_ce0">out, 1, ap_memory, count_ram, array</column>
<column name="count_ram_we0">out, 1, ap_memory, count_ram, array</column>
<column name="count_ram_d0">out, 8, ap_memory, count_ram, array</column>
<column name="fm_ram_address0">out, 9, ap_memory, fm_ram, array</column>
<column name="fm_ram_ce0">out, 1, ap_memory, fm_ram, array</column>
<column name="fm_ram_we0">out, 1, ap_memory, fm_ram, array</column>
<column name="fm_ram_d0">out, 256, ap_memory, fm_ram, array</column>
<column name="input_data_addr1">in, 32, ap_none, input_data_addr1, scalar</column>
<column name="input_data_addr2">in, 32, ap_none, input_data_addr2, scalar</column>
</table>
</item>
</section>
</profile>
