// Seed: 3797913977
module module_0 ();
  always_ff @(1 or negedge 0) begin : id_1
    id_1 = 1'h0 - id_1;
  end
  always @(posedge id_2 or posedge 1) id_2 = 1 >> id_2 ^ 1;
  wire id_3;
  reg id_4 = id_4, id_5;
  generate
    initial begin
      id_5 <= 1;
    end
  endgenerate
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6
);
  integer id_8;
  wire id_9;
  module_0();
  supply1 id_10 = id_1;
endmodule
