
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
<<<<<<< HEAD
| Date         : Mon Nov 13 13:43:41 2023
=======
| Date         : Tue Nov 14 20:05:07 2023
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                         
********************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                  
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   118          10  {sys_clk}                                       
<<<<<<< HEAD
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       8080           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
=======
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5137           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
<<<<<<< HEAD
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        205           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
=======
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        200           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        239           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)    2110           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)   10062           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in                     6.734        {0 3.367}      Declared                   118           0  {pix_clk_in}                                    
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1710           1  {rgmii_rxc}                                     
<<<<<<< HEAD
 DebugCore_JCLK                 50.000       {0 25}         Declared                   803           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
=======
 DebugCore_JCLK                 50.000       {0 25}         Declared                  2073           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 DebugCore_CAPTURE              100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                     50.000 MHz     177.305 MHz         20.000          5.640         14.360
 ddrphy_clkin               100.000 MHz     120.555 MHz         10.000          8.295          1.705
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     387.898 MHz         11.900          2.578          9.322
 cmos2_pclk                  84.034 MHz     255.689 MHz         11.900          3.911          7.989
 cmos1_pclk_16bit            42.017 MHz     101.071 MHz         23.800          9.894         13.906
 cmos2_pclk_16bit            42.017 MHz     100.170 MHz         23.800          9.983         13.817
 pix_clk                     78.000 MHz     173.876 MHz         12.821          5.751          7.069
 cfg_clk                     10.000 MHz     189.502 MHz        100.000          5.277         94.723
 clk_25M                     25.000 MHz     350.877 MHz         40.000          2.850         37.150
 pix_clk_in                 148.500 MHz     234.412 MHz          6.734          4.266          2.468
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     125.534 MHz       1000.000          7.966        992.034
 DebugCore_JCLK              20.000 MHz      98.610 MHz         50.000         10.141         39.859
=======
 sys_clk                     50.000 MHz     184.162 MHz         20.000          5.430         14.570
 ddrphy_clkin               100.000 MHz     130.090 MHz         10.000          7.687          2.313
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     389.257 MHz         11.900          2.569          9.331
 cmos2_pclk                  84.034 MHz     407.498 MHz         11.900          2.454          9.446
 cmos1_pclk_16bit            42.017 MHz      76.080 MHz         23.800         13.144          5.328
 cmos2_pclk_16bit            42.017 MHz      73.746 MHz         23.800         13.560          5.120
 pix_clk                     78.000 MHz     165.474 MHz         12.821          6.043          6.777
 cfg_clk                     10.000 MHz     168.719 MHz        100.000          5.927         94.073
 clk_25M                     25.000 MHz     310.559 MHz         40.000          3.220         36.780
 pix_clk_in                 148.500 MHz     293.686 MHz          6.734          3.405          3.329
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     137.589 MHz       1000.000          7.268        992.732
 DebugCore_JCLK              20.000 MHz      77.797 MHz         50.000         12.854         37.146
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     14.360       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                 1.705       0.000              0          22313
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.322       0.000              0             64
 cmos2_pclk             cmos2_pclk                   7.989       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.679       0.000              0            724
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.986       0.000              0            725
 pix_clk                pix_clk                      7.069       0.000              0           1036
 cfg_clk                cfg_clk                     94.723       0.000              0           1094
 clk_25M                clk_25M                     37.150       0.000              0             31
 pix_clk_in             pix_clk_in                   2.468       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   992.034       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              23.032       0.000              0           2453
 DebugCore_CAPTURE      DebugCore_JCLK              22.192       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE           44.966       0.000              0             16
=======
 sys_clk                sys_clk                     14.570       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                 2.313       0.000              0          17664
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.331       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.446       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             5.328       0.000              0          13347
 cmos2_pclk_16bit       cmos2_pclk_16bit             5.120       0.000              0          25881
 pix_clk                pix_clk                      6.777       0.000              0            993
 cfg_clk                cfg_clk                     94.073       0.000              0           1101
 clk_25M                clk_25M                     36.780       0.000              0             31
 pix_clk_in             pix_clk_in                   3.329       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   992.732       0.000              0           5466
 DebugCore_JCLK         DebugCore_JCLK              23.644       0.000              0           6378
 DebugCore_CAPTURE      DebugCore_JCLK              21.322       0.000              0            161
 DebugCore_JCLK         DebugCore_CAPTURE           44.759       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.309       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                 0.217       0.000              0          22313
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.227       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.437       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.173       0.000              0            724
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.420       0.000              0            725
 pix_clk                pix_clk                      0.359       0.000              0           1036
 cfg_clk                cfg_clk                      0.341       0.000              0           1094
 clk_25M                clk_25M                      0.428       0.000              0             31
 pix_clk_in             pix_clk_in                   0.187       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.313       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.313       0.000              0           2453
 DebugCore_CAPTURE      DebugCore_JCLK              22.040       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE            3.150       0.000              0             16
=======
 sys_clk                sys_clk                      0.061       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                -0.154      -2.408             48          17664
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.127       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.112       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.157      -9.184            126          13347
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.169     -16.377            216          25881
 pix_clk                pix_clk                      0.341       0.000              0            993
 cfg_clk                cfg_clk                      0.244       0.000              0           1101
 clk_25M                clk_25M                      0.342       0.000              0             31
 pix_clk_in             pix_clk_in                   0.140       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.050       0.000              0           5466
 DebugCore_JCLK         DebugCore_JCLK               0.312       0.000              0           6378
 DebugCore_CAPTURE      DebugCore_JCLK              21.595       0.000              0            161
 DebugCore_JCLK         DebugCore_CAPTURE            3.594       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     14.972       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.609       0.000              0           4518
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.025       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.945       0.000              0             16
 pix_clk                pix_clk                      9.877       0.000              0             24
 cfg_clk                cfg_clk                     96.902       0.000              0              1
 pix_clk_in             pix_clk_in                   3.805       0.000              0             16
=======
 sys_clk                sys_clk                     14.651       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.385       0.000              0           2308
 cmos1_pclk_16bit       cmos1_pclk_16bit             6.235       0.000              0            289
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.194       0.000              0           6272
 pix_clk                pix_clk                      9.842       0.000              0             24
 cfg_clk                cfg_clk                     97.065       0.000              0              1
 pix_clk_in             pix_clk_in                   4.389       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.651       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.453       0.000              0           4518
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.012       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.726       0.000              0             16
 pix_clk                pix_clk                      0.821       0.000              0             24
 cfg_clk                cfg_clk                      1.433       0.000              0              1
 pix_clk_in             pix_clk_in                   0.478       0.000              0             16
=======
 sys_clk                sys_clk                      0.668       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.444       0.000              0           2308
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.614       0.000              0            289
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.483       0.000              0           6272
 pix_clk                pix_clk                      0.682       0.000              0             24
 cfg_clk                cfg_clk                      1.403       0.000              0              1
 pix_clk_in             pix_clk_in                   0.354       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            118
<<<<<<< HEAD
 ddrphy_clkin                                        3.100       0.000              0           8080
=======
 ddrphy_clkin                                        3.100       0.000              0           5137
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
<<<<<<< HEAD
 cmos1_pclk_16bit                                   11.002       0.000              0            185
 cmos2_pclk_16bit                                   11.002       0.000              0            185
 pix_clk                                             4.893       0.000              0            205
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.380       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            118
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1710
 DebugCore_JCLK                                     24.102       0.000              0            803
=======
 cmos1_pclk_16bit                                   10.000       0.000              0           2110
 cmos2_pclk_16bit                                   10.000       0.000              0          10062
 pix_clk                                             4.893       0.000              0            200
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.580       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            118
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1710
 DebugCore_JCLK                                     24.102       0.000              0           2073
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     16.010       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                 4.017       0.000              0          22313
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.993       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.021       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             8.724       0.000              0            724
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.940       0.000              0            725
 pix_clk                pix_clk                      8.567       0.000              0           1036
 cfg_clk                cfg_clk                     96.295       0.000              0           1094
 clk_25M                clk_25M                     37.917       0.000              0             31
 pix_clk_in             pix_clk_in                   3.662       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   994.393       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK              23.576       0.000              0           2453
 DebugCore_CAPTURE      DebugCore_JCLK              22.760       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE           46.656       0.000              0             16
=======
 sys_clk                sys_clk                     16.217       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                 4.554       0.000              0          17664
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                  10.023       0.000              0             64
 cmos2_pclk             cmos2_pclk                  10.075       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.239       0.000              0          13347
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.103       0.000              0          25881
 pix_clk                pix_clk                      8.510       0.000              0            993
 cfg_clk                cfg_clk                     95.899       0.000              0           1101
 clk_25M                clk_25M                     37.631       0.000              0             31
 pix_clk_in             pix_clk_in                   4.198       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   994.735       0.000              0           5466
 DebugCore_JCLK         DebugCore_JCLK              24.025       0.000              0           6378
 DebugCore_CAPTURE      DebugCore_JCLK              22.091       0.000              0            161
 DebugCore_JCLK         DebugCore_CAPTURE           46.501       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.257       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                 0.127       0.000              0          22313
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.118       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.262       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.101       0.000              0            724
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.253       0.000              0            725
 pix_clk                pix_clk                      0.270       0.000              0           1036
 cfg_clk                cfg_clk                      0.258       0.000              0           1094
 clk_25M                clk_25M                      0.335       0.000              0             31
 pix_clk_in             pix_clk_in                   0.105       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.252       0.000              0           5467
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           2453
 DebugCore_CAPTURE      DebugCore_JCLK              23.386       0.000              0            111
 DebugCore_JCLK         DebugCore_CAPTURE            2.124       0.000              0             16
=======
 sys_clk                sys_clk                      0.191       0.000              0            372
 ddrphy_clkin           ddrphy_clkin                -0.171      -5.681             86          17664
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.055       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.042       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            -0.167     -22.793            350          13347
 cmos2_pclk_16bit       cmos2_pclk_16bit            -0.176     -36.929            623          25881
 pix_clk                pix_clk                      0.237       0.000              0            993
 cfg_clk                cfg_clk                      0.178       0.000              0           1101
 clk_25M                clk_25M                      0.267       0.000              0             31
 pix_clk_in             pix_clk_in                   0.061       0.000              0            471
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.030       0.000              0           5466
 DebugCore_JCLK         DebugCore_JCLK               0.250       0.000              0           6378
 DebugCore_CAPTURE      DebugCore_JCLK              23.091       0.000              0            161
 DebugCore_JCLK         DebugCore_CAPTURE            2.434       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     16.383       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.767       0.000              0           4518
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.097       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.038       0.000              0             16
 pix_clk                pix_clk                     10.717       0.000              0             24
 cfg_clk                cfg_clk                     97.721       0.000              0              1
 pix_clk_in             pix_clk_in                   4.633       0.000              0             16
=======
 sys_clk                sys_clk                     16.187       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.586       0.000              0           2308
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.836       0.000              0            289
 cmos2_pclk_16bit       cmos2_pclk_16bit             8.513       0.000              0           6272
 pix_clk                pix_clk                     10.675       0.000              0             24
 cfg_clk                cfg_clk                     97.841       0.000              0              1
 pix_clk_in             pix_clk_in                   5.019       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.492       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.291       0.000              0           4518
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.628       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.427       0.000              0             16
 pix_clk                pix_clk                      0.602       0.000              0             24
 cfg_clk                cfg_clk                      1.055       0.000              0              1
 pix_clk_in             pix_clk_in                   0.297       0.000              0             16
=======
 sys_clk                sys_clk                      0.495       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.277       0.000              0           2308
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.374       0.000              0            289
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.341       0.000              0           6272
 pix_clk                pix_clk                      0.518       0.000              0             24
 cfg_clk                cfg_clk                      1.063       0.000              0              1
 pix_clk_in             pix_clk_in                   0.216       0.000              0             16
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            118
<<<<<<< HEAD
 ddrphy_clkin                                        3.480       0.000              0           8080
=======
 ddrphy_clkin                                        3.480       0.000              0           5137
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.454       0.000              0             41
<<<<<<< HEAD
 cmos1_pclk_16bit                                   11.182       0.000              0            185
 cmos2_pclk_16bit                                   11.182       0.000              0            185
 pix_clk                                             5.197       0.000              0            205
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.504       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            118
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           1710
 DebugCore_JCLK                                     24.282       0.000              0            803
=======
 cmos1_pclk_16bit                                   10.380       0.000              0           2110
 cmos2_pclk_16bit                                   10.380       0.000              0          10062
 pix_clk                                             5.197       0.000              0            200
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.664       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            118
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           1710
 DebugCore_JCLK                                     24.282       0.000              0           2073
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.630       7.346         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.210       7.556 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.602       9.158         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_197/Y1                    td                    0.304       9.462 r       _N18521_inv/gateop_perm/Z
                                   net (fanout=8)        0.552      10.014         _N18521          
                                   td                    0.474      10.488 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.488         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12632
 CLMA_70_200/COUT                  td                    0.058      10.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.546         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12634
                                   td                    0.058      10.604 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.604         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12636
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.604         Logic Levels: 3  
                                                                                   Logic: 1.393ns(26.907%), Route: 3.784ns(73.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.630       7.346         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.210       7.556 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.602       9.158         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_197/Y1                    td                    0.304       9.462 r       _N18521_inv/gateop_perm/Z
                                   net (fanout=8)        0.552      10.014         _N18521          
                                   td                    0.474      10.488 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.488         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12632
 CLMA_70_200/COUT                  td                    0.058      10.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.546         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12634
 CLMA_70_204/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.546         Logic Levels: 3  
                                                                                   Logic: 1.335ns(26.079%), Route: 3.784ns(73.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  10.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_197/Q3                    tco                   0.288       5.715 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.599       6.314         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_94_200/Y3                    td                    0.287       6.601 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.771       7.372         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
 CLMA_94_176/Y2                    td                    0.210       7.582 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.643       8.225         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
 CLMA_98_196/Y3                    td                    0.459       8.684 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.431       9.115         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_90_193/Y2                    td                    0.487       9.602 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.466      10.068         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_176/CECO                  td                    0.184      10.252 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.252         ntR1864          
 CLMA_94_180/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.252         Logic Levels: 5  
                                                                                   Logic: 1.915ns(39.689%), Route: 2.910ns(60.311%)
=======
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.630       7.346         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.210       7.556 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.602       9.158         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_197/Y1                    td                    0.304       9.462 r       _N18521_inv/gateop_perm/Z
                                   net (fanout=8)        0.552      10.014         _N18521          
                                   td                    0.458      10.472 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.472         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12632
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.472         Logic Levels: 2  
                                                                                   Logic: 1.261ns(24.995%), Route: 3.784ns(75.005%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_94_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 24.612                          
 Data arrival time                                                  10.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.360                          
=======
 Data required time                                                 25.174                          
 Data arrival time                                                  10.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.702                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_197/Q3                    tco                   0.288       5.715 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.599       6.314         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_94_200/Y3                    td                    0.287       6.601 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.771       7.372         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
 CLMA_94_176/Y2                    td                    0.210       7.582 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.643       8.225         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
 CLMA_98_196/Y3                    td                    0.459       8.684 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.431       9.115         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_90_193/Y2                    td                    0.487       9.602 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.466      10.068         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_176/CECO                  td                    0.184      10.252 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.252         ntR1864          
 CLMA_94_180/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.252         Logic Levels: 5  
                                                                                   Logic: 1.915ns(39.689%), Route: 2.910ns(60.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N43             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_94_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.729      24.612                          

 Data required time                                                 24.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.612                          
 Data arrival time                                                  10.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_197/Q3                    tco                   0.288       5.715 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.599       6.314         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_94_200/Y3                    td                    0.287       6.601 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.771       7.372         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
 CLMA_94_176/Y2                    td                    0.210       7.582 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.643       8.225         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
 CLMA_98_196/Y3                    td                    0.459       8.684 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.431       9.115         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_90_193/Y2                    td                    0.487       9.602 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.466      10.068         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_176/CECO                  td                    0.184      10.252 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.252         ntR1864          
 CLMA_94_180/CECI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.252         Logic Levels: 5  
                                                                                   Logic: 1.915ns(39.689%), Route: 2.910ns(60.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N43             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_94_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.729      24.612                          

 Data required time                                                 24.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.612                          
 Data arrival time                                                  10.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.360                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.332
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.520
=======
Startpoint  : key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.613  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.173
  Launch Clock Delay      :  2.309
  Clock Pessimism Removal :  -0.251
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=52)       2.188       3.391         nt_sys_clk       
 CLMA_198_92/CLK                                                           r       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_198_92/Q0                    tco                   0.222       3.613 f       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.473       4.086         key_ctl_saturation/btn_deb
 CLMS_186_89/A4                                                            f       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.086         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.942%), Route: 0.473ns(68.058%)
=======
                                   net (fanout=52)       1.106       2.309         nt_sys_clk       
 CLMA_310_136/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK

 CLMA_310_136/Q0                   tco                   0.222       2.531 f       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       2.616         key_ctl_saturation/u_btn_deb/cnt[0] [9]
                                   td                    0.236       2.852 r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.852         key_ctl_saturation/u_btn_deb/_N14440
 CLMA_310_136/COUT                 td                    0.049       2.901 f       key_ctl_saturation/u_btn_deb/cnt[0][12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.901         key_ctl_saturation/u_btn_deb/_N14442
 CLMA_310_140/CIN                                                          f       key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.901         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.642%), Route: 0.085ns(14.358%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=52)       2.878       4.332         nt_sys_clk       
 CLMS_186_89/CLK                                                           r       key_ctl_saturation/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.520       3.812                          
 clock uncertainty                                       0.000       3.812                          

 Hold time                                              -0.035       3.777                          

 Data required time                                                  3.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.777                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
=======
                                   net (fanout=52)       1.719       3.173         nt_sys_clk       
 CLMA_310_140/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       2.922                          
 clock uncertainty                                       0.000       2.922                          

 Hold time                                              -0.082       2.840                          

 Data required time                                                  2.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.840                          
 Data arrival time                                                   2.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.061                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_saturation/btn_deb_1d/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.332
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.520
=======
Startpoint  : key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_saturation/u_btn_deb/cnt[0][16]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.613  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.173
  Launch Clock Delay      :  2.309
  Clock Pessimism Removal :  -0.251
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=52)       2.188       3.391         nt_sys_clk       
 CLMA_198_92/CLK                                                           r       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_198_92/Q0                    tco                   0.226       3.617 r       key_ctl_saturation/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.495       4.112         key_ctl_saturation/btn_deb
 CLMS_186_89/M2                                                            r       key_ctl_saturation/btn_deb_1d/opit_0/D

 Data arrival time                                                   4.112         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.345%), Route: 0.495ns(68.655%)
=======
                                   net (fanout=52)       1.106       2.309         nt_sys_clk       
 CLMA_310_136/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK

 CLMA_310_136/Q0                   tco                   0.222       2.531 f       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       2.616         key_ctl_saturation/u_btn_deb/cnt[0] [9]
                                   td                    0.236       2.852 r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.852         key_ctl_saturation/u_btn_deb/_N14440
 CLMA_310_136/COUT                 td                    0.047       2.899 r       key_ctl_saturation/u_btn_deb/cnt[0][12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.899         key_ctl_saturation/u_btn_deb/_N14442
                                   td                    0.049       2.948 f       key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.948         key_ctl_saturation/u_btn_deb/_N14444
                                                                           f       key_ctl_saturation/u_btn_deb/cnt[0][16]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.948         Logic Levels: 1  
                                                                                   Logic: 0.554ns(86.698%), Route: 0.085ns(13.302%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=52)       2.878       4.332         nt_sys_clk       
 CLMS_186_89/CLK                                                           r       key_ctl_saturation/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.520       3.812                          
 clock uncertainty                                       0.000       3.812                          

 Hold time                                              -0.014       3.798                          

 Data required time                                                  3.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.798                          
 Data arrival time                                                   4.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
=======
                                   net (fanout=52)       1.719       3.173         nt_sys_clk       
 CLMA_310_140/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       2.922                          
 clock uncertainty                                       0.000       2.922                          

 Hold time                                              -0.071       2.851                          

 Data required time                                                  2.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.851                          
 Data arrival time                                                   2.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.097                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.395       3.564         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_184/Q2                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.089       5.408         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMS_78_185/A4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.408         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
=======
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_62_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_62_176/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.400         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0]
 CLMA_62_176/AD                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   5.400         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.438       3.842         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_78_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
=======
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_62_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                               0.053       5.148                          

 Data required time                                                  5.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.148                          
 Data arrival time                                                   5.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/wr_cnt[21]/opit_0_AQ_perm/CE
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_229/Q0                   tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.817      12.060         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3]
 CLMA_150_228/Y0                   td                    0.493      12.553 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=9)        1.508      14.061         axi_rvalid       
 CLMA_222_252/Y0                   td                    0.493      14.554 f       fram_buf/rd_buf/rd_cell3/ddr_rdata_en_1d/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.709      16.263         fram_buf/read_en3
 CLMA_150_200/Y1                   td                    0.212      16.475 r       fram_buf/rd_buf/rd_cell3/N103/gateop_perm/Z
                                   net (fanout=4)        0.923      17.398         fram_buf/rd_buf/rd_cell3/N103
 CLMA_110_176/CECO                 td                    0.184      17.582 r       fram_buf/rd_buf/rd_cell3/wr_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.582         ntR1699          
 CLMA_110_180/CECO                 td                    0.184      17.766 r       fram_buf/rd_buf/rd_cell3/wr_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.766         ntR1698          
 CLMA_110_184/CECO                 td                    0.184      17.950 r       fram_buf/rd_buf/rd_cell3/wr_cnt[16]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.950         ntR1697          
 CLMA_110_192/CECO                 td                    0.184      18.134 r       fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000      18.134         ntR1696          
 CLMA_110_196/CECI                                                         r       fram_buf/rd_buf/rd_cell3/wr_cnt[21]/opit_0_AQ_perm/CE

 Data arrival time                                                  18.134         Logic Levels: 7  
                                                                                   Logic: 2.223ns(30.961%), Route: 4.957ns(69.039%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMA_30_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_216/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.617      11.859         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_233/Y1                    td                    0.212      12.071 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.408      12.479         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.956         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_232/Y3                    td                    0.501      13.457 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.446      13.903         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_42_241/Y1                    td                    0.212      14.115 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.418      14.533         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_236/COUT                  td                    0.507      15.040 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.040         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N12642
 CLMA_46_240/Y0                    td                    0.269      15.309 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.464      15.773         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_42_228/Y0                    td                    0.341      16.114 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.740      16.854         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22577
 CLMA_50_244/Y3                    td                    0.210      17.064 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[7]/gateop_perm/Z
                                   net (fanout=1)        0.800      17.864         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22654
 CLMS_50_245/C2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  17.864         Logic Levels: 7  
                                                                                   Logic: 3.017ns(43.661%), Route: 3.893ns(56.339%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      20.386         ntclkbufg_0      
 CLMA_110_196/CLK                                                          r       fram_buf/rd_buf/rd_cell3/wr_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.729      19.839                          

 Data required time                                                 19.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.839                          
 Data arrival time                                                  18.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.705                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      20.386         ntclkbufg_1      
 CLMS_50_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.391      20.177                          

 Data required time                                                 20.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.177                          
 Data arrival time                                                  17.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.313                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/wr_cnt[18]/opit_0_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_229/Q0                   tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.817      12.060         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3]
 CLMA_150_228/Y0                   td                    0.493      12.553 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=9)        1.508      14.061         axi_rvalid       
 CLMA_222_252/Y0                   td                    0.493      14.554 f       fram_buf/rd_buf/rd_cell3/ddr_rdata_en_1d/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.709      16.263         fram_buf/read_en3
 CLMA_150_200/Y1                   td                    0.212      16.475 r       fram_buf/rd_buf/rd_cell3/N103/gateop_perm/Z
                                   net (fanout=4)        0.923      17.398         fram_buf/rd_buf/rd_cell3/N103
 CLMA_110_176/CECO                 td                    0.184      17.582 r       fram_buf/rd_buf/rd_cell3/wr_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.582         ntR1699          
 CLMA_110_180/CECO                 td                    0.184      17.766 r       fram_buf/rd_buf/rd_cell3/wr_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.766         ntR1698          
 CLMA_110_184/CECO                 td                    0.184      17.950 r       fram_buf/rd_buf/rd_cell3/wr_cnt[16]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.950         ntR1697          
 CLMA_110_192/CECI                                                         r       fram_buf/rd_buf/rd_cell3/wr_cnt[18]/opit_0_A2Q21/CE

 Data arrival time                                                  17.950         Logic Levels: 6  
                                                                                   Logic: 2.039ns(29.145%), Route: 4.957ns(70.855%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMA_30_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_216/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.617      11.859         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_233/Y1                    td                    0.212      12.071 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.408      12.479         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.956         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_232/Y3                    td                    0.501      13.457 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.446      13.903         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_42_241/Y1                    td                    0.212      14.115 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.418      14.533         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_236/COUT                  td                    0.507      15.040 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.040         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N12642
 CLMA_46_240/Y0                    td                    0.269      15.309 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.464      15.773         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_42_228/Y0                    td                    0.341      16.114 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.958      17.072         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22577
 CLMA_50_264/Y2                    td                    0.210      17.282 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[10]/gateop_perm/Z
                                   net (fanout=1)        0.416      17.698         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22657
 CLMA_50_256/A2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  17.698         Logic Levels: 7  
                                                                                   Logic: 3.017ns(44.736%), Route: 3.727ns(55.264%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      20.386         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       fram_buf/rd_buf/rd_cell3/wr_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.729      19.839                          

 Data required time                                                 19.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.839                          
 Data arrival time                                                  17.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.889                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.652      20.507         ntclkbufg_1      
 CLMA_50_256/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.388      20.283                          

 Data required time                                                 20.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.283                          
 Data arrival time                                                  17.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.585                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CE
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_229/Q0                   tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.817      12.060         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3]
 CLMA_150_228/Y0                   td                    0.493      12.553 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=9)        1.508      14.061         axi_rvalid       
 CLMA_222_252/Y0                   td                    0.493      14.554 f       fram_buf/rd_buf/rd_cell3/ddr_rdata_en_1d/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.709      16.263         fram_buf/read_en3
 CLMA_150_200/Y1                   td                    0.212      16.475 r       fram_buf/rd_buf/rd_cell3/N103/gateop_perm/Z
                                   net (fanout=4)        0.923      17.398         fram_buf/rd_buf/rd_cell3/N103
 CLMA_110_176/CECO                 td                    0.184      17.582 r       fram_buf/rd_buf/rd_cell3/wr_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.582         ntR1699          
 CLMA_110_180/CECO                 td                    0.184      17.766 r       fram_buf/rd_buf/rd_cell3/wr_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.766         ntR1698          
 CLMA_110_184/CECO                 td                    0.184      17.950 r       fram_buf/rd_buf/rd_cell3/wr_cnt[16]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      17.950         ntR1697          
 CLMA_110_192/CECI                                                         r       fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CE

 Data arrival time                                                  17.950         Logic Levels: 6  
                                                                                   Logic: 2.039ns(29.145%), Route: 4.957ns(70.855%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMA_30_116/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_116/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.602      11.845         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_22_108/Y6CD                  td                    0.444      12.289 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[1]_muxf6/F
                                   net (fanout=3)        0.408      12.697         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_18_108/Y0                    td                    0.285      12.982 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=1)        0.121      13.103         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_18_108/Y2                    td                    0.478      13.581 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.455      14.036         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      14.513 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.513         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_18_120/Y3                    td                    0.563      15.076 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.406      15.482         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_14_116/Y1                    td                    0.212      15.694 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.127      15.821         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N23427
 CLMS_14_117/Y3                    td                    0.303      16.124 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.257      16.381         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N83940_2
 CLMS_14_117/Y1                    td                    0.460      16.841 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.256      17.097         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N13678
 CLMA_14_116/Y0                    td                    0.210      17.307 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.550      17.857         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17675
 CLMA_18_124/C4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.857         Logic Levels: 8  
                                                                                   Logic: 3.721ns(53.904%), Route: 3.182ns(46.096%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      20.386         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.729      19.839                          

 Data required time                                                 19.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.839                          
 Data arrival time                                                  17.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.889                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      20.386         ntclkbufg_1      
 CLMA_18_124/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.123      20.445                          

 Data required time                                                 20.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.445                          
 Data arrival time                                                  17.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.588                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/rd_pulse_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/line_flag/opit_0_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      10.386         ntclkbufg_0      
 CLMA_110_156/CLK                                                          r       fram_buf/wr_buf/wr_cell3/rd_pulse_2d/opit_0/CLK

 CLMA_110_156/Q1                   tco                   0.224      10.610 f       fram_buf/wr_buf/wr_cell3/rd_pulse_2d/opit_0/Q
                                   net (fanout=4)        0.087      10.697         fram_buf/wr_buf/wr_cell3/rd_pulse_2d
 CLMA_110_156/D1                                                           f       fram_buf/wr_buf/wr_cell3/line_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.697         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_110_156/CLK                                                          r       fram_buf/wr_buf/wr_cell3/line_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.106      10.480                          

 Data required time                                                 10.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.480                          
 Data arrival time                                                  10.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/rd_wdata_1d[141]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[141]/opit_0_inv_L5Q_perm/L2
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      10.386         ntclkbufg_0      
 CLMA_22_132/CLK                                                           r       fram_buf/wr_buf/wr_cell1/rd_wdata_1d[141]/opit_0/CLK

 CLMA_22_132/Y2                    tco                   0.284      10.670 f       fram_buf/wr_buf/wr_cell1/rd_wdata_1d[141]/opit_0/Q
                                   net (fanout=1)        0.084      10.754         fram_buf/wr_buf/wr_cell1/rd_wdata_1d [141]
 CLMS_22_133/B2                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[141]/opit_0_inv_L5Q_perm/L2
=======
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      10.386         ntclkbufg_1      
 CLMA_46_172/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_172/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.240      10.848         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_169/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                  10.848         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.052%), Route: 0.240ns(51.948%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMS_42_169/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.848                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      10.386         ntclkbufg_1      
 CLMA_46_172/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_172/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.240      10.848         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_169/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                  10.848         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.052%), Route: 0.240ns(51.948%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMS_22_133/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[141]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.221      10.394                          

 Data required time                                                 10.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.394                          
 Data arrival time                                                  10.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMS_42_169/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.848                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.154                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/trig0_d2[146]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][146]/opit_0_inv_L5Q_perm/L3
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      10.386         ntclkbufg_0      
 CLMA_126_56/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[146]/opit_0/CLK

 CLMA_126_56/Y2                    tco                   0.284      10.670 f       u_CORES/u_debug_core_0/trig0_d2[146]/opit_0/Q
                                   net (fanout=1)        0.084      10.754         u_CORES/u_debug_core_0/trig0_d2 [146]
 CLMA_126_57/A3                                                            f       u_CORES/u_debug_core_0/data_pipe[0][146]/opit_0_inv_L5Q_perm/L3
=======
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      10.386         ntclkbufg_1      
 CLMA_34_136/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_136/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.249      10.857         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_38_133/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                  10.857         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.134%), Route: 0.249ns(52.866%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_126_57/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][146]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.238      10.377                          

 Data required time                                                 10.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.377                          
 Data arrival time                                                  10.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMS_38_133/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.857                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.145                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N41             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_150_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_150_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.454       6.264         cmos1_href_d0    
 CLMS_150_21/Y2                    td                    0.341       6.605 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.573       7.178         cmos1_8_16bit/N11
 CLMS_162_13/CE                                                            f       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   7.178         Logic Levels: 1  
                                                                                   Logic: 0.630ns(38.021%), Route: 1.027ns(61.979%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N41             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMS_162_13/CLK                                                           r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   7.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.322                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
=======
Endpoint    : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_150_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_150_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.454       6.264         cmos1_href_d0    
 CLMS_150_21/Y2                    td                    0.341       6.605 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.400       7.005         cmos1_8_16bit/N11
 CLMA_158_16/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   7.005         Logic Levels: 1  
                                                                                   Logic: 0.630ns(42.453%), Route: 0.854ns(57.547%)
=======
 CLMA_250_29/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_29/Y2                    tco                   0.375       5.896 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.727       6.623         cmos1_href_d0    
 CLMA_262_36/Y3                    td                    0.210       6.833 r       cmos1_8_16bit/N48/gateop_perm/Z
                                   net (fanout=2)        0.595       7.428         cmos1_8_16bit/N48
 CLMA_262_36/RS                                                            r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.428         Logic Levels: 1  
                                                                                   Logic: 0.585ns(30.676%), Route: 1.322ns(69.324%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N278            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
=======
 CLMA_262_36/CLK                                                           r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.376      16.759                          

 Data required time                                                 16.759                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.518                          
 Data arrival time                                                   7.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.513                          
=======
 Data required time                                                 16.759                          
 Data arrival time                                                   7.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.331                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_150_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_150_8/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.454       6.264         cmos1_href_d0    
 CLMS_150_21/Y2                    td                    0.341       6.605 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.400       7.005         cmos1_8_16bit/N11
 CLMA_158_16/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.005         Logic Levels: 1  
                                                                                   Logic: 0.630ns(42.453%), Route: 0.854ns(57.547%)
=======
 CLMA_250_29/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_29/Y2                    tco                   0.375       5.896 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.727       6.623         cmos1_href_d0    
 CLMA_262_36/Y3                    td                    0.210       6.833 r       cmos1_8_16bit/N48/gateop_perm/Z
                                   net (fanout=2)        0.595       7.428         cmos1_8_16bit/N48
 CLMA_262_36/RS                                                            r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.428         Logic Levels: 1  
                                                                                   Logic: 0.585ns(30.676%), Route: 1.322ns(69.324%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N278            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
=======
 CLMA_262_36/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.376      16.759                          

 Data required time                                                 16.759                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.518                          
 Data arrival time                                                   7.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.513                          
=======
 Data required time                                                 16.759                          
 Data arrival time                                                   7.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.331                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_d_d0[3]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/D
=======
Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N41             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_162_12/CLK                                                           r       cmos1_d_d0[3]/opit_0/CLK

 CLMA_162_12/Q3                    tco                   0.226       5.414 r       cmos1_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.241       5.655         cmos1_d_d0[3]    
 CLMA_158_16/M3                                                            r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/D

 Data arrival time                                                   5.655         Logic Levels: 0  
                                                                                   Logic: 0.226ns(48.394%), Route: 0.241ns(51.606%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.279       5.242                          
 clock uncertainty                                       0.200       5.442                          

 Hold time                                              -0.014       5.428                          

 Data required time                                                  5.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.428                          
 Data arrival time                                                   5.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
=======
 CLMA_250_29/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_29/Y2                    tco                   0.375       5.896 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.595       6.491         cmos1_href_d0    
 CLMA_262_36/Y2                    td                    0.196       6.687 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.469       7.156         cmos1_8_16bit/N11
 CLMA_254_44/CE                                                            f       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   7.156         Logic Levels: 1  
                                                                                   Logic: 0.571ns(34.924%), Route: 1.064ns(65.076%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N278            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_254_44/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.362                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1
=======
Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_262_48/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_262_48/Q1                    tco                   0.224       5.412 f       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.185       5.597         cmos1_8_16bit/pdata_i_reg [0]
 CLMS_262_49/CD                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_262_49/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                               0.053       5.470                          

 Data required time                                                  5.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.470                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_i_r1/opit_0/D
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_198_32/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_198_32/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.495         cmos1_8_16bit/de_out1
 CLMA_198_32/A1                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L1
=======
 CLMS_254_49/CLK                                                           r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMS_254_49/Q3                    tco                   0.221       5.409 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.187       5.596         cmos1_8_16bit/de_i_r
 CLMS_254_49/CD                                                            f       cmos1_8_16bit/de_i_r1/opit_0/D
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.167%), Route: 0.187ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_198_32/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.121       5.267                          

 Data required time                                                  5.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.267                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
=======
 CLMS_254_49/CLK                                                           r       cmos1_8_16bit/de_i_r1/opit_0/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                               0.053       5.441                          

 Data required time                                                  5.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.441                          
 Data arrival time                                                   5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L1
=======
Startpoint  : cmos1_8_16bit/de_i_r1/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.486       3.657         _N41             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_154_101/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_154_101/Q0                   tco                   0.222       5.410 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.495         cmos1_8_16bit/enble
 CLMA_154_101/A1                                                           f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
=======
                                   net (fanout=2)        2.486       3.657         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMS_254_49/CLK                                                           r       cmos1_8_16bit/de_i_r1/opit_0/CLK

 CLMS_254_49/Y2                    tco                   0.284       5.472 f       cmos1_8_16bit/de_i_r1/opit_0/Q
                                   net (fanout=1)        0.084       5.556         cmos1_8_16bit/de_i_r1
 CLMS_254_49/A4                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.556         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        2.530       3.936         _N41             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_154_101/CLK                                                          r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
=======
                                   net (fanout=2)        2.530       3.936         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_254_49/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.121       5.267                          

 Data required time                                                  5.267                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.267                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.586
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.608

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.171       4.622         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.622 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.207         ntclkbufg_8      
 CLMA_166_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_166_8/Q0                     tco                   0.289       6.496 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.613       7.109         cmos2_href_d0    
 CLMA_182_17/Y3                    td                    0.210       7.319 r       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=10)       1.623       8.942         cmos2_8_16bit/N11
 CLMS_78_13/CECO                   td                    0.184       9.126 r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       9.126         ntR1586          
 CLMS_78_17/CECI                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   9.126         Logic Levels: 2  
                                                                                   Logic: 0.683ns(23.398%), Route: 2.236ns(76.602%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.814      15.914         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.914 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.572      17.486         ntclkbufg_8      
 CLMS_78_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.608      18.094                          
 clock uncertainty                                      -0.250      17.844                          

 Setup time                                             -0.729      17.115                          

 Data required time                                                 17.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.115                          
 Data arrival time                                                   9.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.989                          
=======
 Data required time                                                  5.353                          
 Data arrival time                                                   5.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.586
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.608
=======
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.545
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.626
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.171       4.622         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.622 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.207         ntclkbufg_8      
<<<<<<< HEAD
 CLMA_166_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_166_8/Q0                     tco                   0.289       6.496 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.613       7.109         cmos2_href_d0    
 CLMA_182_17/Y3                    td                    0.210       7.319 r       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=10)       1.623       8.942         cmos2_8_16bit/N11
 CLMS_78_13/CECO                   td                    0.184       9.126 r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       9.126         ntR1586          
 CLMS_78_17/CECI                                                           r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   9.126         Logic Levels: 2  
                                                                                   Logic: 0.683ns(23.398%), Route: 2.236ns(76.602%)
=======
 CLMA_222_104/CLK                                                          r       cmos2_href_d0/opit_0/CLK

 CLMA_222_104/Q1                   tco                   0.291       6.498 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.402       6.900         cmos2_href_d0    
 CLMA_222_108/Y3                   td                    0.315       7.215 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.543       7.758         cmos2_8_16bit/N11
 CLMA_218_120/CE                                                           f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.606ns(39.072%), Route: 0.945ns(60.928%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.814      15.914         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.914 r       clkbufg_11/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=41)       1.572      17.486         ntclkbufg_8      
 CLMS_78_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.608      18.094                          
 clock uncertainty                                      -0.250      17.844                          

 Setup time                                             -0.729      17.115                          

 Data required time                                                 17.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.115                          
 Data arrival time                                                   9.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.989                          
=======
                                   net (fanout=41)       1.531      17.445         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.071                          
 clock uncertainty                                      -0.250      17.821                          

 Setup time                                             -0.617      17.204                          

 Data required time                                                 17.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.204                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.446                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.586
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.608
=======
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.545
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.626
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.171       4.622         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.622 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.207         ntclkbufg_8      
<<<<<<< HEAD
 CLMA_166_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_166_8/Q0                     tco                   0.289       6.496 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.613       7.109         cmos2_href_d0    
 CLMA_182_17/Y3                    td                    0.210       7.319 r       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=10)       1.623       8.942         cmos2_8_16bit/N11
 CLMS_78_13/CECO                   td                    0.184       9.126 r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       9.126         ntR1586          
 CLMS_78_17/CECI                                                           r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   9.126         Logic Levels: 2  
                                                                                   Logic: 0.683ns(23.398%), Route: 2.236ns(76.602%)
=======
 CLMA_222_104/CLK                                                          r       cmos2_href_d0/opit_0/CLK

 CLMA_222_104/Q1                   tco                   0.291       6.498 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.402       6.900         cmos2_href_d0    
 CLMA_222_108/Y3                   td                    0.315       7.215 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.543       7.758         cmos2_8_16bit/N11
 CLMA_218_120/CE                                                           f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.606ns(39.072%), Route: 0.945ns(60.928%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.814      15.914         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.914 r       clkbufg_11/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=41)       1.572      17.486         ntclkbufg_8      
 CLMS_78_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.608      18.094                          
 clock uncertainty                                      -0.250      17.844                          

 Setup time                                             -0.729      17.115                          

 Data required time                                                 17.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.115                          
 Data arrival time                                                   9.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.989                          
=======
                                   net (fanout=41)       1.531      17.445         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.071                          
 clock uncertainty                                      -0.250      17.821                          

 Setup time                                             -0.617      17.204                          

 Data required time                                                 17.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.204                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.446                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.244
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  -0.626
=======
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.545
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.171       4.622         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.622 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.207         ntclkbufg_8      
 CLMA_222_104/CLK                                                          r       cmos2_href_d0/opit_0/CLK

 CLMA_222_104/Q1                   tco                   0.291       6.498 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.402       6.900         cmos2_href_d0    
 CLMA_222_108/Y3                   td                    0.315       7.215 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.543       7.758         cmos2_8_16bit/N11
 CLMA_218_120/CE                                                           f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   7.758         Logic Levels: 1  
                                                                                   Logic: 0.606ns(39.072%), Route: 0.945ns(60.928%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.814      15.914         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.914 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.445         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.071                          
 clock uncertainty                                      -0.250      17.821                          

 Setup time                                             -0.617      17.204                          

 Data required time                                                 17.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.204                          
 Data arrival time                                                   7.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.446                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.207
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  -0.633
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.814       4.014         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.014 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.545         ntclkbufg_8      
<<<<<<< HEAD
 CLMA_90_16/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_90_16/Y2                     tco                   0.284       5.829 f       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.479       6.308         cmos2_8_16bit/pdata_i_reg [7]
 CLMS_78_13/CD                                                             f       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   6.308         Logic Levels: 0  
                                                                                   Logic: 0.284ns(37.221%), Route: 0.479ns(62.779%)
=======
 CLMS_218_121/CLK                                                          r       cmos2_d_d0[3]/opit_0/CLK

 CLMS_218_121/Q0                   tco                   0.226       5.771 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.101       5.872         cmos2_d_d0[3]    
 CLMA_218_120/M0                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D

 Data arrival time                                                   5.872         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.171       4.622         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.622 r       clkbufg_11/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=41)       1.622       6.244         ntclkbufg_8      
 CLMS_78_13/CLK                                                            r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Hold time                                               0.053       5.871                          

 Data required time                                                  5.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.871                          
 Data arrival time                                                   6.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.437                          
=======
                                   net (fanout=41)       1.585       6.207         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.633       5.574                          
 clock uncertainty                                       0.200       5.774                          

 Hold time                                              -0.014       5.760                          

 Data required time                                                  5.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.760                          
 Data arrival time                                                   5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.244
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  -0.626
=======
Startpoint  : cmos2_d_d0[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.207
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  -0.633
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.814       4.014         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.014 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.545         ntclkbufg_8      
<<<<<<< HEAD
 CLMA_90_12/CLK                                                            r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_90_12/Y0                     tco                   0.284       5.829 f       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.488       6.317         cmos2_d_d0[7]    
 CLMS_78_13/AD                                                             f       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   6.317         Logic Levels: 0  
                                                                                   Logic: 0.284ns(36.788%), Route: 0.488ns(63.212%)
=======
 CLMS_218_121/CLK                                                          r       cmos2_d_d0[4]/opit_0/CLK

 CLMS_218_121/Q1                   tco                   0.224       5.769 f       cmos2_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.187       5.956         cmos2_d_d0[4]    
 CLMA_218_120/AD                                                           f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D

 Data arrival time                                                   5.956         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.171       4.622         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.622 r       clkbufg_11/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=41)       1.622       6.244         ntclkbufg_8      
 CLMS_78_13/CLK                                                            r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Hold time                                               0.053       5.871                          

 Data required time                                                  5.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.871                          
 Data arrival time                                                   6.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
=======
                                   net (fanout=41)       1.585       6.207         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                        -0.633       5.574                          
 clock uncertainty                                       0.200       5.774                          

 Hold time                                               0.053       5.827                          

 Data required time                                                  5.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.827                          
 Data arrival time                                                   5.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.129                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.249
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  -0.626
=======
Startpoint  : cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.207
  Launch Clock Delay      :  5.545
  Clock Pessimism Removal :  -0.662
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.814       4.014         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.014 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.545         ntclkbufg_8      
<<<<<<< HEAD
 CLMA_90_16/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_90_16/Y0                     tco                   0.284       5.829 f       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.497       6.326         cmos2_8_16bit/pdata_i_reg [0]
 CLMS_78_17/AD                                                             f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   6.326         Logic Levels: 0  
                                                                                   Logic: 0.284ns(36.364%), Route: 0.497ns(63.636%)
=======
 CLMA_222_108/CLK                                                          r       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_222_108/Q0                   tco                   0.222       5.767 f       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       5.853         cmos2_8_16bit/cnt [0]
 CLMA_222_108/B4                                                           f       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.853         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.171       4.622         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.622 r       clkbufg_11/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=41)       1.627       6.249         ntclkbufg_8      
 CLMS_78_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.623                          
 clock uncertainty                                       0.200       5.823                          

 Hold time                                               0.053       5.876                          

 Data required time                                                  5.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.876                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
=======
                                   net (fanout=41)       1.585       6.207         ntclkbufg_8      
 CLMA_222_108/CLK                                                          r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.662       5.545                          
 clock uncertainty                                       0.200       5.745                          

 Hold time                                              -0.035       5.710                          

 Data required time                                                  5.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.710                          
 Data arrival time                                                   5.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[5]/opit_0_inv_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.286
=======
Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 DRM_178_4/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_4/QA0[2]                  tco                   2.351       8.350 f       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[2]
                                   net (fanout=2)        1.243       9.593         cmos1_mix/gamma_data_square [5]
 CLMA_154_52/B2                                                            f       cmos1_mix/u_saturation/saturation_data_raw[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   9.593         Logic Levels: 0  
                                                                                   Logic: 2.351ns(65.415%), Route: 1.243ns(34.585%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.142      13.118 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.118         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.166 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.988      14.154         _N41             
 IOCKGATE_86_20/OUT                td                    0.249      14.403 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.403         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.403 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.625      16.028         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.028 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552      17.580         ntclkbufg_5      
 CLMA_154_52/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.286      17.866                          
 clock uncertainty                                      -0.250      17.616                          

 Setup time                                             -0.344      17.272                          

 Data required time                                                 17.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.272                          
 Data arrival time                                                   9.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.679                          
=======
 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N278            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.610      18.036         ntclkbufg_2      
 CLMA_250_225/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_250_225/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=31)       0.616      18.970         cmos1_mix/saturation_de
 CLMA_270_224/Y1                   td                    0.316      19.286 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.770      21.056         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_254_268/COUT                 td                    0.507      21.563 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.563         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N7988
 CLMA_254_272/Y1                   td                    0.498      22.061 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.308      22.369         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [6]
 CLMA_254_280/Y1                   td                    0.468      22.837 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[6]/gateop_perm/Z
                                   net (fanout=1)        0.552      23.389         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [6]
 CLMA_250_272/COUT                 td                    0.324      23.713 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.713         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_250_276/Y0                   td                    0.159      23.872 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.407      24.279         _N273            
 CLMA_254_280/A4                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.279         Logic Levels: 6  
                                                                                   Logic: 2.590ns(41.486%), Route: 3.653ns(58.514%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N278            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.652      29.485         ntclkbufg_2      
 CLMA_254_280/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Setup time                                             -0.121      29.607                          

 Data required time                                                 29.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.607                          
 Data arrival time                                                  24.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.328                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_1/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N278            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.610      18.036         ntclkbufg_2      
 CLMA_250_225/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_250_225/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=31)       0.616      18.970         cmos1_mix/saturation_de
 CLMA_270_224/Y1                   td                    0.316      19.286 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.201      20.487         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_262_276/Y0                   td                    0.478      20.965 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.839      21.804         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_246_288/Y2                   td                    0.196      22.000 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_0_we_2/gateop_perm/Z
                                   net (fanout=16)       1.417      23.417         cmos1_mix/u_up_median_filter/_N14890
 CLMS_246_249/RS                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_1/ram32x1dp/WE

 Data arrival time                                                  23.417         Logic Levels: 3  
                                                                                   Logic: 1.308ns(24.308%), Route: 4.073ns(75.692%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N278            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.531      29.364         ntclkbufg_2      
 CLMS_246_249/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_1/ram32x1dp/WCLK
 clock pessimism                                         0.509      29.873                          
 clock uncertainty                                      -0.250      29.623                          

 Setup time                                             -0.434      29.189                          

 Data required time                                                 29.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.189                          
 Data arrival time                                                  23.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N278            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.610      18.036         ntclkbufg_2      
 CLMA_250_225/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_250_225/Q0                   tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=31)       0.616      18.970         cmos1_mix/saturation_de
 CLMA_270_224/Y1                   td                    0.316      19.286 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.201      20.487         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_262_276/Y0                   td                    0.478      20.965 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.839      21.804         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_246_288/Y2                   td                    0.196      22.000 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_0_we_2/gateop_perm/Z
                                   net (fanout=16)       1.417      23.417         cmos1_mix/u_up_median_filter/_N14890
 CLMS_246_249/RS                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WE

 Data arrival time                                                  23.417         Logic Levels: 3  
                                                                                   Logic: 1.308ns(24.308%), Route: 4.073ns(75.692%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N278            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.531      29.364         ntclkbufg_2      
 CLMS_246_249/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_7_2/ram32x1dp/WCLK
 clock pessimism                                         0.509      29.873                          
 clock uncertainty                                      -0.250      29.623                          

 Setup time                                             -0.434      29.189                          

 Data required time                                                 29.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.189                          
 Data arrival time                                                  23.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_3/ram32x1dp/WADM4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.306
=======
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
  Launch Clock Delay      :  5.685
  Clock Pessimism Removal :  -0.408
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
<<<<<<< HEAD
=======
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N278            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.652       5.685         ntclkbufg_2      
 CLMA_198_280/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_198_280/Q3                   tco                   0.221       5.906 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.231       6.137         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_198_285/CE                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_3/ram32x1dp/WADM4

 Data arrival time                                                   6.137         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.894%), Route: 0.231ns(51.106%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N278            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 DRM_178_4/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_4/QA0[7]                  tco                   2.351       8.350 f       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[7]
                                   net (fanout=2)        1.212       9.562         cmos1_mix/gamma_data_square [10]
 CLMA_162_56/A4                                                            f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.562         Logic Levels: 0  
                                                                                   Logic: 2.351ns(65.984%), Route: 1.212ns(34.016%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.142      13.118 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.118         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.166 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.988      14.154         _N41             
 IOCKGATE_86_20/OUT                td                    0.249      14.403 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.403         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.403 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.625      16.028         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.028 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552      17.580         ntclkbufg_5      
 CLMA_162_56/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      17.886                          
 clock uncertainty                                      -0.250      17.636                          

 Setup time                                             -0.076      17.560                          

 Data required time                                                 17.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.560                          
 Data arrival time                                                   9.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.998                          
=======
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.708       6.122         ntclkbufg_2      
 CLMS_198_285/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_3/ram32x1dp/WCLK
 clock pessimism                                        -0.408       5.714                          
 clock uncertainty                                       0.200       5.914                          

 Hold time                                               0.380       6.294                          

 Data required time                                                  6.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.294                          
 Data arrival time                                                   6.137                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.157                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/u_gamma/u_B_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[1]/opit_0_inv_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 DRM_178_24/CLKB[0]                                                        r       cmos1_mix/u_gamma/u_B_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_24/QA0[4]                 tco                   2.351       8.350 f       cmos1_mix/u_gamma/u_B_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[4]
                                   net (fanout=2)        1.073       9.423         cmos1_mix/gamma_data_square [1]
 CLMA_154_53/D1                                                            f       cmos1_mix/u_saturation/saturation_data_raw[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.423         Logic Levels: 0  
                                                                                   Logic: 2.351ns(68.662%), Route: 1.073ns(31.338%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.142      13.118 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.118         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.166 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.988      14.154         _N41             
 IOCKGATE_86_20/OUT                td                    0.249      14.403 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.403         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.403 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.625      16.028         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.028 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552      17.580         ntclkbufg_5      
 CLMA_154_53/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.286      17.866                          
 clock uncertainty                                      -0.250      17.616                          

 Setup time                                             -0.193      17.423                          

 Data required time                                                 17.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.423                          
 Data arrival time                                                   9.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.000                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/x_cnt[2]/opit_0_inv_A2Q21/I00
=======
Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_1/ram32x1dp/WADM4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N278            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531       5.564         ntclkbufg_5      
 CLMA_202_72/CLK                                                           r       cmos1_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_72/Q0                    tco                   0.222       5.786 f       cmos1_mix/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.872         cmos1_mix/x_cnt [0]
 CLMS_202_73/A0                                                            f       cmos1_mix/x_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   5.872         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
=======
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.531       5.564         ntclkbufg_2      
 CLMA_290_172/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_290_172/Q3                   tco                   0.221       5.785 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.233       6.018         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_290_177/CE                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_1/ram32x1dp/WADM4

 Data arrival time                                                   6.018         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.678%), Route: 0.233ns(51.322%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N278            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 CLMS_202_73/CLK                                                           r       cmos1_mix/x_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.094       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                   5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
=======
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.585       5.999         ntclkbufg_2      
 CLMS_290_177/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_1/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   6.018                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.155                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/x_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406
=======
Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_2/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N278            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.531       5.564         ntclkbufg_2      
 CLMA_290_172/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_290_172/Q3                   tco                   0.221       5.785 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.233       6.018         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_290_177/CE                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_2/ram32x1dp/WADM4

 Data arrival time                                                   6.018         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.678%), Route: 0.233ns(51.322%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N278            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.585       5.999         ntclkbufg_2      
 CLMS_290_177/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_2/ram32x1dp/WCLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.380       6.173                          

 Data required time                                                  6.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.173                          
 Data arrival time                                                   6.018                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.155                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.305
  Launch Clock Delay      :  12.058
  Clock Pessimism Removal :  1.721

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.347      19.812         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.160 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.160         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.160 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.348         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.348 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.610      23.958         ntclkbufg_0      
 CLMA_138_129/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_138_129/Q0                   tco                   0.318      24.276 r       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=71)       1.342      25.618         cmos2_mix/saturation_de
 CLMA_90_105/Y3                    td                    0.210      25.828 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=26)       0.992      26.820         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
                                   td                    0.477      27.297 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.297         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10235
 CLMA_70_76/COUT                   td                    0.058      27.355 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.355         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10237
                                   td                    0.058      27.413 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.413         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10239
 CLMA_70_80/Y2                     td                    0.271      27.684 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.413      28.097         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [7]
 CLMA_66_80/Y2                     td                    0.322      28.419 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.653      29.072         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [7]
 CLMS_70_77/COUT                   td                    0.507      29.579 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.579         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMS_70_81/Y0                     td                    0.159      29.738 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.597      30.335         _N248            
 CLMA_78_84/A4                                                             r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  30.335         Logic Levels: 6  
                                                                                   Logic: 2.380ns(37.322%), Route: 3.997ns(62.678%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126      30.126         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.375 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.375         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.375 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.527         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.527 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.578      34.105         ntclkbufg_0      
 CLMA_78_84/CLK                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.721      35.826                          
 clock uncertainty                                      -0.250      35.576                          

 Setup time                                             -0.121      35.455                          

 Data required time                                                 35.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.455                          
 Data arrival time                                                  30.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.120                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.258
  Launch Clock Delay      :  12.058
  Clock Pessimism Removal :  1.737

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.347      19.812         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.160 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.160         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.160 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.348         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.348 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.610      23.958         ntclkbufg_0      
 CLMA_138_129/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_138_129/Q0                   tco                   0.318      24.276 r       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=71)       1.342      25.618         cmos2_mix/saturation_de
 CLMA_90_105/Y3                    td                    0.197      25.815 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=26)       1.327      27.142         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
                                   td                    0.474      27.616 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.616         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10228
 CLMA_110_136/Y3                   td                    0.501      28.117 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.458      28.575         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [8]
 CLMS_102_141/Y3                   td                    0.468      29.043 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[8]/gateop_perm/Z
                                   net (fanout=1)        0.581      29.624         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [8]
 CLMA_110_141/Y0                   td                    0.344      29.968 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.257      30.225         _N276            
 CLMA_110_141/C4                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  30.225         Logic Levels: 4  
                                                                                   Logic: 2.302ns(36.732%), Route: 3.965ns(63.268%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126      30.126         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.375 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.375         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.375 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.527         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.527 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      34.058         ntclkbufg_0      
 CLMA_110_141/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.737      35.795                          
 clock uncertainty                                      -0.250      35.545                          

 Setup time                                             -0.123      35.422                          

 Data required time                                                 35.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.422                          
 Data arrival time                                                  30.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.197                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.258
  Launch Clock Delay      :  12.058
  Clock Pessimism Removal :  1.721

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.347      19.812         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.160 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.160         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.160 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.348         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.348 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.610      23.958         ntclkbufg_0      
 CLMA_138_129/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_138_129/Q0                   tco                   0.318      24.276 r       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=71)       1.063      25.339         cmos2_mix/saturation_de
 CLMA_194_128/Y0                   td                    0.210      25.549 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3/gateop_perm/Z
                                   net (fanout=26)       1.032      26.581         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.477      27.058 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.058         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11748
 CLMA_182_156/COUT                 td                    0.058      27.116 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.116         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11750
                                   td                    0.058      27.174 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      27.174         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11752
 CLMA_182_160/Y2                   td                    0.271      27.445 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.452      27.897         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [7]
 CLMS_174_165/Y3                   td                    0.459      28.356 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.449      28.805         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [7]
 CLMA_182_161/COUT                 td                    0.507      29.312 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.312         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_182_165/Y0                   td                    0.159      29.471 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.121      29.592         _N249            
 CLMA_182_165/C2                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                  29.592         Logic Levels: 6  
                                                                                   Logic: 2.517ns(44.675%), Route: 3.117ns(55.325%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126      30.126         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.375 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.375         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.375 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.527         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.527 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      34.058         ntclkbufg_0      
 CLMA_182_165/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.721      35.779                          
 clock uncertainty                                      -0.250      35.529                          

 Setup time                                             -0.391      35.138                          

 Data required time                                                 35.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.138                          
 Data arrival time                                                  29.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.546                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_5/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.516
  Launch Clock Delay      :  10.258
  Clock Pessimism Removal :  -1.229
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
<<<<<<< HEAD
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N41             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531       5.564         ntclkbufg_5      
 CLMS_146_129/CLK                                                          r       fram_buf/wr_buf/wr_cell1/x_cnt[10]/opit_0_A2Q21/CLK

 CLMS_146_129/Q0                   tco                   0.222       5.786 f       fram_buf/wr_buf/wr_cell1/x_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.086       5.872         fram_buf/wr_buf/wr_cell1/x_cnt [9]
 CLMA_146_128/A0                                                           f       fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.872         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
=======
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126       6.326         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.575 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.575         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.575 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.727         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.727 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      10.258         ntclkbufg_0      
 CLMA_114_136/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_114_136/Q3                   tco                   0.221      10.479 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.219      10.698         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_114_141/CE                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_5/ram32x1dp/WADM4

 Data arrival time                                                  10.698         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.227%), Route: 0.219ns(49.773%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
<<<<<<< HEAD
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 CLMA_146_128/CLK                                                          r       fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.094       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                   5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
=======
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.941       7.392         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.740 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.740         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.740 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.931         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.931 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.585      11.516         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_5/ram32x1dp/WCLK
 clock pessimism                                        -1.229      10.287                          
 clock uncertainty                                       0.200      10.487                          

 Hold time                                               0.380      10.867                          

 Data required time                                                 10.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.867                          
 Data arrival time                                                  10.698                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/pdata_out2[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[6]/opit_0/D
Path Group  : cmos1_pclk_16bit
=======
Startpoint  : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_1/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.516
  Launch Clock Delay      :  10.258
  Clock Pessimism Removal :  -1.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126       6.326         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.575 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.575         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.575 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.727         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.727 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      10.258         ntclkbufg_0      
 CLMA_242_108/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_242_108/Q3                   tco                   0.221      10.479 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=162)      0.224      10.703         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_242_113/CE                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_1/ram32x1dp/WADM4

 Data arrival time                                                  10.703         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.663%), Route: 0.224ns(50.337%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.941       7.392         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.740 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.740         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.740 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.931         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.931 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.585      11.516         ntclkbufg_0      
 CLMS_242_113/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_1/ram32x1dp/WCLK
 clock pessimism                                        -1.229      10.287                          
 clock uncertainty                                       0.200      10.487                          

 Hold time                                               0.380      10.867                          

 Data required time                                                 10.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.867                          
 Data arrival time                                                  10.703                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.164                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_4/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.516
  Launch Clock Delay      :  10.258
  Clock Pessimism Removal :  -1.229

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126       6.326         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.575 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.575         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.575 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.727         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.727 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      10.258         ntclkbufg_0      
 CLMA_242_108/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_242_108/Q3                   tco                   0.221      10.479 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=162)      0.224      10.703         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_242_113/CE                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_4/ram32x1dp/WADM4

 Data arrival time                                                  10.703         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.663%), Route: 0.224ns(50.337%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.941       7.392         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.740 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.740         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.740 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.931         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.931 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.585      11.516         ntclkbufg_0      
 CLMS_242_113/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_4/ram32x1dp/WCLK
 clock pessimism                                        -1.229      10.287                          
 clock uncertainty                                       0.200      10.487                          

 Hold time                                               0.380      10.867                          

 Data required time                                                 10.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.867                          
 Data arrival time                                                  10.703                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.164                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.585       4.961         ntclkbufg_5      
 CLMS_162_201/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMS_162_201/Q1                   tco                   0.289       5.250 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.706       6.956         de_re            
 CLMS_218_261/Y3                   td                    0.315       7.271 f       fram_buf/rd_buf/u_osd_display/N15_18/gateop_perm/Z
                                   net (fanout=1)        0.405       7.676         fram_buf/rd_buf/u_osd_display/_N89173
 CLMS_222_257/Y2                   td                    0.210       7.886 r       fram_buf/rd_buf/u_osd_display/N15_21/gateop_perm/Z
                                   net (fanout=2)        0.986       8.872         fram_buf/rd_buf/u_osd_display/_N89176
 CLMS_274_265/Y1                   td                    0.212       9.084 r       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=2)        0.556       9.640         fram_buf/rd_buf/u_osd_display/N97
 CLMA_274_252/CECO                 td                    0.184       9.824 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.824         ntR2598          
 CLMA_274_256/CECO                 td                    0.184      10.008 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.008         ntR2597          
 CLMA_274_260/CECO                 td                    0.184      10.192 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.192         ntR2596          
 CLMA_274_264/CECI                                                         r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.192         Logic Levels: 6  
                                                                                   Logic: 1.578ns(30.166%), Route: 3.653ns(69.834%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652      17.558         ntclkbufg_5      
 CLMA_274_264/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Setup time                                             -0.729      16.969                          

 Data required time                                                 16.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.969                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.777                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.585       4.961         ntclkbufg_5      
 CLMS_162_201/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMS_162_201/Q1                   tco                   0.289       5.250 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.706       6.956         de_re            
 CLMS_218_261/Y3                   td                    0.315       7.271 f       fram_buf/rd_buf/u_osd_display/N15_18/gateop_perm/Z
                                   net (fanout=1)        0.405       7.676         fram_buf/rd_buf/u_osd_display/_N89173
 CLMS_222_257/Y2                   td                    0.210       7.886 r       fram_buf/rd_buf/u_osd_display/N15_21/gateop_perm/Z
                                   net (fanout=2)        0.986       8.872         fram_buf/rd_buf/u_osd_display/_N89176
 CLMS_274_265/Y1                   td                    0.212       9.084 r       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=2)        0.556       9.640         fram_buf/rd_buf/u_osd_display/N97
 CLMA_274_252/CECO                 td                    0.184       9.824 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.824         ntR2598          
 CLMA_274_256/CECO                 td                    0.184      10.008 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.008         ntR2597          
 CLMA_274_260/CECO                 td                    0.184      10.192 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.192         ntR2596          
 CLMA_274_264/CECI                                                         r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                  10.192         Logic Levels: 6  
                                                                                   Logic: 1.578ns(30.166%), Route: 3.653ns(69.834%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652      17.558         ntclkbufg_5      
 CLMA_274_264/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Setup time                                             -0.729      16.969                          

 Data required time                                                 16.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.969                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.777                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_addr[10]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.585       4.961         ntclkbufg_5      
 CLMS_162_201/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMS_162_201/Q1                   tco                   0.289       5.250 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.868       7.118         de_re            
 CLMA_210_269/Y3                   td                    0.459       7.577 r       fram_buf/rd_buf/N22_3/gateop/F
                                   net (fanout=17)       1.167       8.744         fram_buf/rd_buf/rd_en_part3
 CLMS_150_265/Y1                   td                    0.212       8.956 r       fram_buf/rd_buf/rd_cell3/rd_cnt[0]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.600       9.556         fram_buf/rd_buf/rd_cell3/read_en
 CLMA_150_228/CECO                 td                    0.184       9.740 r       fram_buf/rd_buf/rd_cell3/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.740         ntR2595          
 CLMA_150_232/CECO                 td                    0.184       9.924 r       fram_buf/rd_buf/rd_cell3/rd_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.924         ntR2594          
 CLMA_150_236/CECI                                                         r       fram_buf/rd_buf/rd_cell3/rd_addr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   9.924         Logic Levels: 4  
                                                                                   Logic: 1.328ns(26.758%), Route: 3.635ns(73.242%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.531      17.437         ntclkbufg_5      
 CLMA_150_236/CLK                                                          r       fram_buf/rd_buf/rd_cell3/rd_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.729      16.848                          

 Data required time                                                 16.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.848                          
 Data arrival time                                                   9.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.924                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[9]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652       4.738         ntclkbufg_5      
 CLMA_274_260/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_274_260/Q1                   tco                   0.229       4.967 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.227       5.194         fram_buf/rd_buf/u_osd_display/osd_ram_addr [9]
 DRM_278_252/ADB0[9]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[9]

 Data arrival time                                                   5.194         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.219%), Route: 0.227ns(49.781%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 DRM_278_252/CLKB[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.079       4.853                          

 Data required time                                                  4.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.853                          
 Data arrival time                                                   5.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652       4.738         ntclkbufg_5      
 CLMS_214_261/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_261/Q3                   tco                   0.221       4.959 f       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.088       5.047         fram_buf/rd_buf/x_cnt [0]
 CLMS_214_261/D4                                                           f       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.047         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 CLMS_214_261/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.034       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N41             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531       5.564         ntclkbufg_5      
 CLMA_158_12/CLK                                                           r       cmos1_8_16bit/pdata_out2[6]/opit_0/CLK

 CLMA_158_12/Y0                    tco                   0.284       5.848 f       cmos1_8_16bit/pdata_out2[6]/opit_0/Q
                                   net (fanout=1)        0.099       5.947         cmos1_8_16bit/pdata_out2 [6]
 CLMA_158_12/M0                                                            f       cmos1_8_16bit/pdata_o[6]/opit_0/D

 Data arrival time                                                   5.947         Logic Levels: 0  
                                                                                   Logic: 0.284ns(74.151%), Route: 0.099ns(25.849%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 CLMA_158_12/CLK                                                           r       cmos1_8_16bit/pdata_o[6]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          
=======
 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.531       4.617         ntclkbufg_5      
 CLMA_162_204/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_162_204/Q3                   tco                   0.221       4.838 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.926         sync_vg/h_count [0]
 CLMA_162_204/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.585       4.961         ntclkbufg_5      
 CLMA_162_204/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                              -0.024       5.740                          

 Data required time                                                  5.740                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.740                          
 Data arrival time                                                   5.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
=======
 Data required time                                                  4.583                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.763
  Launch Clock Delay      :  11.446
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 DRM_142_24/CLKB[1]                                                        r       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_24/QA1[3]                 tco                   2.351      13.797 f       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        1.225      15.022         cmos2_mix/gamma_data_sqrt [0]
 CLMA_90_56/C4                                                             f       cmos2_mix/u_saturation/saturation_data_raw[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.022         Logic Levels: 0  
                                                                                   Logic: 2.351ns(65.744%), Route: 1.225ns(34.256%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.142      13.113 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.113         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.195 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.517      18.712         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      18.961 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.961         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      18.961 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      21.111         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      21.111 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552      22.663         ntclkbufg_4      
 CLMA_90_56/CLK                                                            f       cmos2_mix/u_saturation/saturation_data_raw[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.670      23.333                          
 clock uncertainty                                      -0.250      23.083                          

 Setup time                                             -0.075      23.008                          

 Data required time                                                 23.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.008                          
 Data arrival time                                                  15.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.986                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.763
  Launch Clock Delay      :  11.446
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 DRM_142_24/CLKB[1]                                                        r       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_24/QA1[6]                 tco                   2.351      13.797 f       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[6]
                                   net (fanout=1)        1.203      15.000         cmos2_mix/gamma_data_sqrt [3]
 CLMA_90_56/A4                                                             f       cmos2_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.000         Logic Levels: 0  
                                                                                   Logic: 2.351ns(66.151%), Route: 1.203ns(33.849%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.142      13.113 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.113         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.195 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.517      18.712         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      18.961 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.961         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      18.961 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      21.111         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      21.111 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.552      22.663         ntclkbufg_4      
 CLMA_90_56/CLK                                                            f       cmos2_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.670      23.333                          
 clock uncertainty                                      -0.250      23.083                          

 Setup time                                             -0.076      23.007                          

 Data required time                                                 23.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.007                          
 Data arrival time                                                  15.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.007                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_gamma/u_R_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[13]/opit_0_inv_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.815
  Launch Clock Delay      :  11.482
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.621      11.482         ntclkbufg_4      
 DRM_54_24/CLKB[0]                                                         r       cmos2_mix/u_gamma/u_R_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QA0[5]                  tco                   2.331      13.813 r       cmos2_mix/u_gamma/u_R_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[5]
                                   net (fanout=1)        0.991      14.804         cmos2_mix/gamma_data_square [13]
 CLMA_78_32/C1                                                             r       cmos2_mix/u_saturation/saturation_data_raw[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  14.804         Logic Levels: 0  
                                                                                   Logic: 2.331ns(70.169%), Route: 0.991ns(29.831%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.142      13.113 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.113         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.195 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.517      18.712         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      18.961 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.961         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      18.961 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      21.111         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      21.111 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.604      22.715         ntclkbufg_4      
 CLMA_78_32/CLK                                                            f       cmos2_mix/u_saturation/saturation_data_raw[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.670      23.385                          
 clock uncertainty                                      -0.250      23.135                          

 Setup time                                             -0.194      22.941                          

 Data required time                                                 22.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.941                          
 Data arrival time                                                  14.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.137                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/x_cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : cmos2_mix/u_gamma/gamma_de/opit_0_MUX4TO1Q/I1
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.446
  Launch Clock Delay      :  10.191
  Clock Pessimism Removal :  -1.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.059       6.259         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.508 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.508         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.508 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.660         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.660 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531      10.191         ntclkbufg_4      
 CLMA_122_104/CLK                                                          r       cmos2_mix/x_cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_122_104/Q2                   tco                   0.228      10.419 r       cmos2_mix/x_cnt[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.315      10.734         cmos2_mix/x_cnt [11]
 CLMS_118_101/A1                                                           r       cmos2_mix/u_gamma/gamma_de/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.734         Logic Levels: 0  
                                                                                   Logic: 0.228ns(41.989%), Route: 0.315ns(58.011%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 CLMS_118_101/CLK                                                          r       cmos2_mix/u_gamma/gamma_de/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -1.219      10.227                          
 clock uncertainty                                       0.200      10.427                          

 Hold time                                              -0.113      10.314                          

 Data required time                                                 10.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.314                          
 Data arrival time                                                  10.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.446
  Launch Clock Delay      :  10.191
  Clock Pessimism Removal :  -1.226

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.059       6.259         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.508 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.508         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.508 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.660         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.660 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531      10.191         ntclkbufg_4      
 CLMS_114_145/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[10]/opit_0_A2Q21/CLK

 CLMS_114_145/Q0                   tco                   0.222      10.413 f       fram_buf/wr_buf/wr_cell3/x_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.194      10.607         fram_buf/wr_buf/wr_cell3/x_cnt [9]
 CLMA_114_144/A2                                                           f       fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.607         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.365%), Route: 0.194ns(46.635%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 CLMA_114_144/CLK                                                          r       fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.226      10.220                          
 clock uncertainty                                       0.200      10.420                          

 Hold time                                              -0.235      10.185                          

 Data required time                                                 10.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.185                          
 Data arrival time                                                  10.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/I10
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.446
  Launch Clock Delay      :  10.191
  Clock Pessimism Removal :  -1.226

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.059       6.259         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.508 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.508         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.508 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.660         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.660 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531      10.191         ntclkbufg_4      
 CLMS_114_145/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_114_145/Q3                   tco                   0.221      10.412 f       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.350      10.762         fram_buf/wr_buf/wr_cell3/x_cnt [0]
 CLMS_114_137/B0                                                           f       fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/I10

 Data arrival time                                                  10.762         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.704%), Route: 0.350ns(61.296%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 CLMS_114_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.226      10.220                          
 clock uncertainty                                       0.200      10.420                          

 Hold time                                              -0.080      10.340                          

 Data required time                                                 10.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.340                          
 Data arrival time                                                  10.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_L6Q_perm/B3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.708       5.084         ntclkbufg_3      
 DRM_234_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_356/QB0[3]                tco                   2.307       7.391 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=3)        2.685      10.076         fram_buf/rd_buf/rd_cell2/rd_data_raw [19]
 CLMS_190_177/B3                                                           f       fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_L6Q_perm/B3

 Data arrival time                                                  10.076         Logic Levels: 0  
                                                                                   Logic: 2.307ns(46.214%), Route: 2.685ns(53.786%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531      17.437         ntclkbufg_3      
 CLMS_190_177/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Setup time                                             -0.432      17.145                          

 Data required time                                                 17.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.145                          
 Data arrival time                                                  10.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.069                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[1]/opit_0_L5Q_perm/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMA_218_208/CLK                                                          r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMA_218_208/Q2                   tco                   0.290       5.251 r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.398       5.649         fram_buf/rd_buf/x_cnt [11]
 CLMA_218_212/Y0                   td                    0.320       5.969 r       fram_buf/rd_buf/N25_mux5_3/gateop_perm/Z
                                   net (fanout=4)        0.563       6.532         fram_buf/rd_buf/_N67197
 CLMS_214_205/Y2                   td                    0.210       6.742 r       fram_buf/rd_buf/N9/gateop_perm/Z
                                   net (fanout=24)       0.823       7.565         fram_buf/rd_buf/rd_en_part2
 CLMA_182_196/Y3                   td                    0.315       7.880 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.765       8.645         fram_buf/rd_buf/rd_cell2/read_en
 CLMA_182_233/Y1                   td                    0.304       8.949 r       fram_buf/rd_buf/rd_cell2/N120_3/gateop_perm/Z
                                   net (fanout=4)        0.406       9.355         fram_buf/rd_buf/rd_cell2/N120
 CLMA_182_237/CECO                 td                    0.184       9.539 r       fram_buf/rd_buf/rd_cell2/rd_addr[11]/opit_0_L5Q/CEOUT
                                   net (fanout=4)        0.000       9.539         ntR1693          
 CLMA_182_241/CECO                 td                    0.184       9.723 r       fram_buf/rd_buf/rd_cell2/rd_addr[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.723         ntR1692          
 CLMA_182_245/CECI                                                         r       fram_buf/rd_buf/rd_cell2/rd_addr[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.723         Logic Levels: 6  
                                                                                   Logic: 1.807ns(37.946%), Route: 2.955ns(62.054%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531      17.437         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.729      16.866                          

 Data required time                                                 16.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.866                          
 Data arrival time                                                   9.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.143                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[2]/opit_0_L5Q_perm/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMA_218_208/CLK                                                          r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMA_218_208/Q2                   tco                   0.290       5.251 r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.398       5.649         fram_buf/rd_buf/x_cnt [11]
 CLMA_218_212/Y0                   td                    0.320       5.969 r       fram_buf/rd_buf/N25_mux5_3/gateop_perm/Z
                                   net (fanout=4)        0.563       6.532         fram_buf/rd_buf/_N67197
 CLMS_214_205/Y2                   td                    0.210       6.742 r       fram_buf/rd_buf/N9/gateop_perm/Z
                                   net (fanout=24)       0.823       7.565         fram_buf/rd_buf/rd_en_part2
 CLMA_182_196/Y3                   td                    0.315       7.880 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.765       8.645         fram_buf/rd_buf/rd_cell2/read_en
 CLMA_182_233/Y1                   td                    0.304       8.949 r       fram_buf/rd_buf/rd_cell2/N120_3/gateop_perm/Z
                                   net (fanout=4)        0.406       9.355         fram_buf/rd_buf/rd_cell2/N120
 CLMA_182_237/CECO                 td                    0.184       9.539 r       fram_buf/rd_buf/rd_cell2/rd_addr[11]/opit_0_L5Q/CEOUT
                                   net (fanout=4)        0.000       9.539         ntR1693          
 CLMA_182_241/CECO                 td                    0.184       9.723 r       fram_buf/rd_buf/rd_cell2/rd_addr[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.723         ntR1692          
 CLMA_182_245/CECI                                                         r       fram_buf/rd_buf/rd_cell2/rd_addr[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.723         Logic Levels: 6  
                                                                                   Logic: 1.807ns(37.946%), Route: 2.955ns(62.054%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531      17.437         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.729      16.866                          

 Data required time                                                 16.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.866                          
 Data arrival time                                                   9.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.143                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell3/rd_data_1d[29]/opit_0/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_L6Q_perm/A4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531       4.617         ntclkbufg_3      
 CLMA_214_240/CLK                                                          r       fram_buf/rd_buf/rd_cell3/rd_data_1d[29]/opit_0/CLK

 CLMA_214_240/Q2                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell3/rd_data_1d[29]/opit_0/Q
                                   net (fanout=1)        0.084       4.925         fram_buf/rd_buf/rd_data3_1d [29]
 CLMS_214_241/A4                                                           f       fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMS_214_241/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[13]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.080       4.566                          

 Data required time                                                  4.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.566                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/num_1d[3]/opit_0/CLK
Endpoint    : fram_buf/rd_buf/num_2d[3]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531       4.617         ntclkbufg_3      
 CLMA_210_201/CLK                                                          r       fram_buf/rd_buf/num_1d[3]/opit_0/CLK

 CLMA_210_201/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/num_1d[3]/opit_0/Q
                                   net (fanout=1)        0.191       5.032         fram_buf/rd_buf/num_1d [3]
 CLMA_210_201/AD                                                           f       fram_buf/rd_buf/num_2d[3]/opit_0/D

 Data arrival time                                                   5.032         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.976%), Route: 0.191ns(46.024%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMA_210_201/CLK                                                          r       fram_buf/rd_buf/num_2d[3]/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   5.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/y_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/y_cnt[2]/opit_0_A2Q21/I00
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531       4.617         ntclkbufg_3      
 CLMS_222_201/CLK                                                          r       fram_buf/rd_buf/y_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_222_201/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/y_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.926         fram_buf/rd_buf/y_cnt [0]
 CLMA_222_200/A0                                                           f       fram_buf/rd_buf/y_cnt[2]/opit_0_A2Q21/I00

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMA_222_200/CLK                                                          r       fram_buf/rd_buf/y_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.094       4.552                          

 Data required time                                                  4.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.552                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
=======
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306
<<<<<<< HEAD

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMS_262_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_89/Q2                    tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.558       5.803         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_101/Y0                   td                    0.320       6.123 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=2)        0.404       6.527         ms72xx_ctl/ms7200_ctl/_N66673
 CLMA_266_100/Y0                   td                    0.210       6.737 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=20)       0.710       7.447         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_89/Y2                    td                    0.210       7.657 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.403       8.060         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_85/Y0                    td                    0.210       8.270 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.554       8.824         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_89/Y0                    td                    0.196       9.020 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.409       9.429         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.429         Logic Levels: 5  
                                                                                   Logic: 1.436ns(32.097%), Route: 3.038ns(67.903%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N43             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_2      
 CLMA_274_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.723                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMS_262_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_89/Q2                    tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.558       5.803         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_101/Y0                   td                    0.320       6.123 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=2)        0.404       6.527         ms72xx_ctl/ms7200_ctl/_N66673
 CLMA_266_100/Y0                   td                    0.210       6.737 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=20)       0.710       7.447         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_89/Y2                    td                    0.210       7.657 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.403       8.060         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_85/Y0                    td                    0.210       8.270 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.554       8.824         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_89/Y0                    td                    0.196       9.020 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.409       9.429         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.429         Logic Levels: 5  
                                                                                   Logic: 1.436ns(32.097%), Route: 3.038ns(67.903%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N43             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_2      
 CLMA_274_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.723                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288
=======
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMS_274_125/CLK                                                          r       ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK

 CLMS_274_125/Q0                   tco                   0.289       5.244 r       ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.400       5.644         ms72xx_ctl/ms7210_ctl/delay_cnt [5]
 CLMA_274_128/Y1                   td                    0.468       6.112 r       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.253       6.365         ms72xx_ctl/ms7210_ctl/_N72791
 CLMA_274_128/Y0                   td                    0.320       6.685 r       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.394       7.079         ms72xx_ctl/ms7210_ctl/_N72805
 CLMS_270_129/Y0                   td                    0.210       7.289 r       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.310       7.599         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_262_128/Y2                   td                    0.295       7.894 f       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.584       8.478         ms72xx_ctl/ms7210_ctl/N539
 CLMS_274_121/RSCO                 td                    0.147       8.625 f       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.625         ntR509           
 CLMS_274_125/RSCO                 td                    0.147       8.772 f       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.772         ntR508           
 CLMS_274_129/RSCO                 td                    0.147       8.919 f       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.919         ntR507           
 CLMS_274_133/RSCO                 td                    0.147       9.066 f       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.066         ntR506           
 CLMS_274_137/RSCO                 td                    0.147       9.213 f       ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.213         ntR505           
 CLMS_274_141/RSCI                                                         f       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   9.213         Logic Levels: 9  
                                                                                   Logic: 2.317ns(54.415%), Route: 1.941ns(45.585%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMS_298_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_105/Q3                   tco                   0.288       5.243 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.451       5.694         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_302_112/Y1                   td                    0.304       5.998 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.256       6.254         ms72xx_ctl/ms7200_ctl/_N78710
 CLMA_302_112/Y3                   td                    0.210       6.464 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.424       6.888         ms72xx_ctl/ms7200_ctl/_N78794
 CLMA_302_105/Y2                   td                    0.210       7.098 r       ms72xx_ctl/ms7200_ctl/N70/gateop_perm/Z
                                   net (fanout=3)        0.581       7.679         ms72xx_ctl/ms7200_ctl/N2093 [1]
 CLMA_310_108/Y3                   td                    0.210       7.889 r       ms72xx_ctl/ms7200_ctl/N1877/gateop_perm/Z
                                   net (fanout=5)        0.408       8.297         ms72xx_ctl/ms7200_ctl/N1321
 CLMS_310_105/Y0                   td                    0.320       8.617 r       ms72xx_ctl/ms7200_ctl/N1879_1/gateop_perm/Z
                                   net (fanout=5)        0.409       9.026         ms72xx_ctl/ms7200_ctl/_N78798
 CLMA_310_100/Y0                   td                    0.285       9.311 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.410       9.721         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_314_104/Y3                   td                    0.210       9.931 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.534      10.465         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_310_108/A1                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.465         Logic Levels: 7  
                                                                                   Logic: 2.037ns(36.969%), Route: 3.473ns(63.031%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_2      
 CLMS_274_141/CLK                                                          r       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.394     104.357                          

 Data required time                                                104.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.357                          
 Data arrival time                                                   9.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.144                          
=======
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMA_310_108/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.231     104.538                          

 Data required time                                                104.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.538                          
 Data arrival time                                                  10.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.073                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4
=======
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMS_298_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_105/Q3                   tco                   0.288       5.243 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.451       5.694         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_302_112/Y1                   td                    0.304       5.998 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.256       6.254         ms72xx_ctl/ms7200_ctl/_N78710
 CLMA_302_112/Y3                   td                    0.210       6.464 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.532       6.996         ms72xx_ctl/ms7200_ctl/_N78794
 CLMS_310_105/Y2                   td                    0.322       7.318 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.419       7.737         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_101/Y0                   td                    0.341       8.078 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.259       8.337         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_104/Y2                   td                    0.322       8.659 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.410       9.069         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_314_104/Y0                   td                    0.196       9.265 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.386       9.651         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_105/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.651         Logic Levels: 6  
                                                                                   Logic: 1.983ns(42.227%), Route: 2.713ns(57.773%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMS_310_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.501                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMS_298_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_105/Q3                   tco                   0.288       5.243 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.451       5.694         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_302_112/Y1                   td                    0.304       5.998 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.256       6.254         ms72xx_ctl/ms7200_ctl/_N78710
 CLMA_302_112/Y3                   td                    0.210       6.464 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.532       6.996         ms72xx_ctl/ms7200_ctl/_N78794
 CLMS_310_105/Y2                   td                    0.322       7.318 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.419       7.737         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_101/Y0                   td                    0.341       8.078 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.259       8.337         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_104/Y2                   td                    0.322       8.659 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.410       9.069         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_314_104/Y0                   td                    0.196       9.265 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.386       9.651         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_105/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.651         Logic Levels: 6  
                                                                                   Logic: 1.983ns(42.227%), Route: 2.713ns(57.773%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMS_310_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.501                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_4      
 CLMA_302_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_97/Q1                    tco                   0.224       4.837 f       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.217       5.054         ms72xx_ctl/ms7200_ctl/cmd_index [1]
 DRM_306_88/ADA0[6]                                                        f       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   5.054         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 DRM_306_88/CLKA[0]                                                        r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/D
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_2      
 CLMS_266_133/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_266_133/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.086       4.920         ms72xx_ctl/iic_dri_tx/twr_cnt [3]
 CLMS_266_133/D4                                                           f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_4      
 CLMA_314_92/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK

 CLMA_314_92/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.919         ms72xx_ctl/iic_dri_rx/receiv_data [1]
 CLMA_314_92/AD                                                            f       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/D
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMS_266_133/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMA_314_92/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  4.579                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
=======
 Data required time                                                  4.666                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/D
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_4      
 CLMA_314_196/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK

 CLMA_314_196/Y2                   tco                   0.284       4.897 f       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.982         ms72xx_ctl/iic_dri_tx/receiv_data [1]
 CLMS_314_197/CD                                                           f       ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/D

 Data arrival time                                                   4.982         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.965%), Route: 0.085ns(23.035%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMS_314_197/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                               0.053       4.695                          

 Data required time                                                  4.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.695                          
 Data arrival time                                                   4.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_2      
 CLMA_286_84/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_286_84/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.088       4.922         ms72xx_ctl/iic_dri_rx/fre_cnt [3]
 CLMA_286_84/D4                                                            f       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMA_286_84/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_2      
 CLMA_286_84/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_286_84/Q0                    tco                   0.222       4.835 f       ms72xx_ctl/iic_dri_rx/fre_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.090       4.925         ms72xx_ctl/iic_dri_rx/fre_cnt [1]
 CLMA_286_84/B4                                                            f       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMA_286_84/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.289       5.246 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.403       5.649         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_33/Y3                    td                    0.303       5.952 r       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.071         coms1_reg_config/_N72577
 CLMS_222_33/Y2                    td                    0.322       6.393 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.558       6.951         coms1_reg_config/N8
 CLMA_226_36/COUT                  td                    0.507       7.458 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.458         coms1_reg_config/_N6575
 CLMA_226_40/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.458         Logic Levels: 3  
                                                                                   Logic: 1.421ns(56.817%), Route: 1.080ns(43.183%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N43             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_226_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.150                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.289       5.246 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.403       5.649         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_33/Y3                    td                    0.303       5.952 r       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.071         coms1_reg_config/_N72577
 CLMS_222_33/Y2                    td                    0.322       6.393 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.410       6.803         coms1_reg_config/N8
 CLMA_226_32/COUT                  td                    0.507       7.310 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.310         coms1_reg_config/_N6571
                                   td                    0.058       7.368 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.368         coms1_reg_config/_N6573
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.368         Logic Levels: 3  
                                                                                   Logic: 1.479ns(61.344%), Route: 0.932ns(38.656%)
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.410       5.655         coms1_reg_config/clock_20k_cnt [0]
 CLMS_282_17/Y0                    td                    0.478       6.133 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.306       6.439         coms1_reg_config/_N1569
 CLMS_282_25/Y0                    td                    0.320       6.759 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.447       7.206         coms1_reg_config/N8
                                   td                    0.477       7.683 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.683         coms1_reg_config/_N11770
 CLMA_282_16/COUT                  td                    0.058       7.741 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.741         coms1_reg_config/_N11772
                                   td                    0.058       7.799 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.799         coms1_reg_config/_N11774
 CLMA_282_20/COUT                  td                    0.058       7.857 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.857         coms1_reg_config/_N11776
 CLMA_282_24/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.857         Logic Levels: 4  
                                                                                   Logic: 1.737ns(59.897%), Route: 1.163ns(40.103%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N280            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.167      44.640                          

 Data required time                                                 44.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.640                          
 Data arrival time                                                   7.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.272                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.289       5.246 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.403       5.649         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_33/Y3                    td                    0.303       5.952 r       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.071         coms1_reg_config/_N72577
 CLMS_222_33/Y2                    td                    0.322       6.393 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.410       6.803         coms1_reg_config/N8
 CLMA_226_32/COUT                  td                    0.507       7.310 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.310         coms1_reg_config/_N6571
 CLMA_226_36/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.310         Logic Levels: 3  
                                                                                   Logic: 1.421ns(60.391%), Route: 0.932ns(39.609%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N43             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
<<<<<<< HEAD
 Data arrival time                                                   7.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.327                          
=======
 Data arrival time                                                   7.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.780                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
=======
Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.410       5.655         coms1_reg_config/clock_20k_cnt [0]
 CLMS_282_17/Y0                    td                    0.478       6.133 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.306       6.439         coms1_reg_config/_N1569
 CLMS_282_25/Y0                    td                    0.320       6.759 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.447       7.206         coms1_reg_config/N8
                                   td                    0.477       7.683 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.683         coms1_reg_config/_N11770
 CLMA_282_16/COUT                  td                    0.058       7.741 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.741         coms1_reg_config/_N11772
                                   td                    0.058       7.799 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.799         coms1_reg_config/_N11774
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.799         Logic Levels: 3  
                                                                                   Logic: 1.679ns(59.078%), Route: 1.163ns(40.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N280            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   7.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.812                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.410       5.655         coms1_reg_config/clock_20k_cnt [0]
 CLMS_282_17/Y0                    td                    0.478       6.133 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.306       6.439         coms1_reg_config/_N1569
 CLMS_282_25/Y0                    td                    0.320       6.759 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.447       7.206         coms1_reg_config/N8
                                   td                    0.477       7.683 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.683         coms1_reg_config/_N11770
 CLMA_282_16/COUT                  td                    0.058       7.741 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.741         coms1_reg_config/_N11772
 CLMA_282_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.741         Logic Levels: 3  
                                                                                   Logic: 1.621ns(58.226%), Route: 1.163ns(41.774%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N280            
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.867                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_226_36/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.221       4.836 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.923         coms1_reg_config/clock_20k_cnt [0]
 CLMA_282_24/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_226_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_226_40/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_226_40/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_226_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
=======
 Data required time                                                  4.581                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_226_32/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMA_226_32/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
=======
 CLMA_282_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_282_16/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.085       4.922         coms1_reg_config/clock_20k_cnt [1]
 CLMA_282_16/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
=======
 CLMA_282_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
=======
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_126_128/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.647       8.371         hdmi_vs          
 CLMA_74_200/Y0                    td                    0.196       8.567 f       u_CORES/u_debug_core_0/TRIG0_ff[0][235]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.263       9.830         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMS_46_245/RSCO                  td                    0.147       9.977 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.977         ntR323           
 CLMS_46_249/RSCO                  td                    0.147      10.124 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.124         ntR322           
 CLMS_46_253/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                  10.124         Logic Levels: 3  
                                                                                   Logic: 0.779ns(21.117%), Route: 2.910ns(78.883%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N40             
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 CLMS_46_253/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Setup time                                             -0.394      12.592                          

 Data required time                                                 12.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.592                          
 Data arrival time                                                  10.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.468                          
=======
 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_282_20/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_282_20/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_126_128/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.647       8.371         hdmi_vs          
 CLMA_74_200/Y0                    td                    0.196       8.567 f       u_CORES/u_debug_core_0/TRIG0_ff[0][235]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.263       9.830         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMS_46_245/RSCO                  td                    0.147       9.977 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.977         ntR323           
 CLMS_46_249/RSCO                  td                    0.147      10.124 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.124         ntR322           
 CLMS_46_253/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                  10.124         Logic Levels: 3  
                                                                                   Logic: 0.779ns(21.117%), Route: 2.910ns(78.883%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N40             
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 CLMS_46_253/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Setup time                                             -0.394      12.592                          

 Data required time                                                 12.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.592                          
 Data arrival time                                                  10.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.468                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CE
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_126_128/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.647       8.371         hdmi_vs          
 CLMA_74_200/Y0                    td                    0.196       8.567 f       u_CORES/u_debug_core_0/TRIG0_ff[0][235]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.263       9.830         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMS_46_245/RSCO                  td                    0.147       9.977 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.977         ntR323           
 CLMS_46_249/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                   9.977         Logic Levels: 2  
                                                                                   Logic: 0.632ns(17.843%), Route: 2.910ns(82.157%)
=======
 CLMA_50_160/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK

 CLMA_50_160/Q0                    tco                   0.289       6.724 r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       0.812       7.536         fram_buf/wr_buf/wr_cell2/write_en
 CLMA_58_133/Y3                    td                    0.468       8.004 r       fram_buf/wr_buf/wr_cell2/N24/gateop_perm/Z
                                   net (fanout=2)        0.269       8.273         fram_buf/wr_buf/wr_cell2/N24
 CLMA_58_137/CECO                  td                    0.184       8.457 r       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.457         ntR2615          
 CLMA_58_141/CECO                  td                    0.184       8.641 r       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.641         ntR2614          
 CLMA_58_145/CECO                  td                    0.184       8.825 r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       8.825         ntR2613          
 CLMA_58_149/CECI                                                          r       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.825         Logic Levels: 4  
                                                                                   Logic: 1.309ns(54.770%), Route: 1.081ns(45.230%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N277            
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_46_249/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
=======
 CLMA_58_149/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.394      12.489                          

 Data required time                                                 12.489                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 12.489                          
 Data arrival time                                                   9.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.512                          
=======
 Data required time                                                 12.154                          
 Data arrival time                                                   8.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.329                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/v_cnt[11]/opit_0_AQ/CLK
Endpoint    : hdmi_in/vs_out/opit_0_inv_L5Q_perm/L1
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
<<<<<<< HEAD
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMA_126_129/CLK                                                          r       hdmi_in/v_cnt[11]/opit_0_AQ/CLK

 CLMA_126_129/Q2                   tco                   0.224       6.175 f       hdmi_in/v_cnt[11]/opit_0_AQ/Q
                                   net (fanout=3)        0.086       6.261         hdmi_in/v_cnt [11]
 CLMA_126_128/B1                                                           f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
=======
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.106       6.074                          

 Data required time                                                  6.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.074                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
=======
 CLMA_50_160/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK

 CLMA_50_160/Q0                    tco                   0.287       6.722 f       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       2.674       9.396         fram_buf/wr_buf/wr_cell2/write_en
 DRM_142_148/WEA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.396         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.693%), Route: 2.674ns(90.307%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N277            
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_6      
 DRM_142_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.013      12.870                          

 Data required time                                                 12.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.870                          
 Data arrival time                                                   9.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.474                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CE
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_50_160/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK

 CLMA_50_160/Q0                    tco                   0.289       6.724 r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       0.812       7.536         fram_buf/wr_buf/wr_cell2/write_en
 CLMA_58_133/Y3                    td                    0.468       8.004 r       fram_buf/wr_buf/wr_cell2/N24/gateop_perm/Z
                                   net (fanout=2)        0.269       8.273         fram_buf/wr_buf/wr_cell2/N24
 CLMA_58_137/CECO                  td                    0.184       8.457 r       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.457         ntR2615          
 CLMA_58_141/CECO                  td                    0.184       8.641 r       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.641         ntR2614          
 CLMA_58_145/CECI                                                          r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   8.641         Logic Levels: 3  
                                                                                   Logic: 1.125ns(50.997%), Route: 1.081ns(49.003%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N277            
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_6      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Setup time                                             -0.729      12.154                          

 Data required time                                                 12.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.154                          
 Data arrival time                                                   8.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.513                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK

 CLMS_94_177/Q0                    tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       6.261         fram_buf/wr_buf/wr_cell2/wr_enable
 CLMS_94_177/A0                                                            f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
=======
 CLMA_62_96/CLK                                                            r       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_96/Q3                     tco                   0.221       6.172 f       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       6.257         hdmi_in/h_cnt [0]
 CLMA_62_96/D4                                                             f       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.257         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
=======
 CLMA_62_96/CLK                                                            r       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.034       6.117                          

 Data required time                                                  6.117                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  6.057                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
=======
 Data required time                                                  6.117                          
 Data arrival time                                                   6.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448
=======
Startpoint  : hdmi_in/v_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/v_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_58_240/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/CLK

 CLMA_58_240/Q0                    tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/Q
                                   net (fanout=1)        0.384       6.557         fram_buf/wr_buf/wr_cell2/write_data [5]
 DRM_54_232/DA0[1]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   6.557         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.634%), Route: 0.384ns(63.366%)
=======
 CLMA_58_101/CLK                                                           r       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_58_101/Q3                    tco                   0.221       6.172 f       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       6.259         hdmi_in/v_cnt [0]
 CLMA_58_101/D4                                                            f       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.259         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Hold time                                               0.156       6.343                          

 Data required time                                                  6.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.343                          
 Data arrival time                                                   6.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
=======
 CLMA_58_101/CLK                                                           r       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.034       6.117                          

 Data required time                                                  6.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.117                          
 Data arrival time                                                   6.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[6]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMS_50_113/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[6]/opit_0/CLK

 CLMS_50_113/Q1                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[6]/opit_0/Q
                                   net (fanout=1)        0.313       6.488         fram_buf/wr_buf/wr_cell2/write_data [6]
 DRM_54_108/DA0[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   6.488         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 DRM_54_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Hold time                                               0.156       6.343                          

 Data required time                                                  6.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.343                          
 Data arrival time                                                   6.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMS_322_217/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_322_217/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.397      10.716         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_322_220/Y0                   td                    0.490      11.206 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.416      11.622         ethernet_test/eth_udp_test/_N89519
 CLMA_322_236/Y1                   td                    0.304      11.926 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.122      12.048         ethernet_test/eth_udp_test/_N89543
 CLMA_322_236/Y0                   td                    0.478      12.526 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.559      13.085         ethernet_test/eth_udp_test/N710 [5]
 CLMA_314_240/Y2                   td                    0.487      13.572 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.264      13.836         ethernet_test/eth_udp_test/_N27575
                                   td                    0.477      14.313 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.313         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_314_236/COUT                 td                    0.058      14.371 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.371         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_314_240/Y0                   td                    0.269      14.640 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.409      15.049         ethernet_test/eth_udp_test/N94
 CLMA_318_236/Y3                   td                    0.197      15.246 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=2)        0.550      15.796         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_322_217/RSCO                 td                    0.147      15.943 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.943         ntR506           
 CLMS_322_221/RSCO                 td                    0.147      16.090 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.090         ntR505           
 CLMS_322_225/RSCO                 td                    0.147      16.237 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.237         ntR504           
 CLMS_322_229/RSCO                 td                    0.147      16.384 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.384         ntR503           
 CLMS_322_233/RSCO                 td                    0.147      16.531 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.531         ntR502           
 CLMS_322_237/RSCO                 td                    0.147      16.678 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.678         ntR501           
 CLMS_322_241/RSCO                 td                    0.147      16.825 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.825         ntR500           
 CLMS_322_245/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.825         Logic Levels: 14 
                                                                                   Logic: 4.078ns(60.015%), Route: 2.717ns(39.985%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
 CLMS_322_245/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.555    1010.001                          
 clock uncertainty                                      -0.050    1009.951                          

 Setup time                                             -0.394    1009.557                          

 Data required time                                               1009.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.557                          
 Data arrival time                                                  16.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.732                          
====================================================================================================

====================================================================================================

>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_121/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_190_121/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.396      10.715         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_194_121/Y0                   td                    0.487      11.202 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.626      11.828         ethernet_test/eth_udp_test/_N75779
 CLMA_194_136/Y3                   td                    0.287      12.115 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.258      12.373         ethernet_test/eth_udp_test/_N75803
 CLMA_194_136/Y2                   td                    0.210      12.583 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.809      13.392         ethernet_test/eth_udp_test/N710 [5]
 CLMA_222_136/Y3                   td                    0.468      13.860 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.444      14.304         ethernet_test/eth_udp_test/_N15321
                                   td                    0.477      14.781 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.781         ethernet_test/eth_udp_test/N94.co [2]
 CLMS_214_137/COUT                 td                    0.058      14.839 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.839         ethernet_test/eth_udp_test/N94.co [6]
 CLMS_214_141/Y0                   td                    0.269      15.108 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.257      15.365         ethernet_test/eth_udp_test/N94
 CLMS_214_141/Y3                   td                    0.197      15.562 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.907      16.469         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_190_121/RSCO                 td                    0.147      16.616 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.616         ntR253           
 CLMS_190_125/RSCO                 td                    0.147      16.763 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.763         ntR252           
 CLMS_190_129/RSCO                 td                    0.147      16.910 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.910         ntR251           
 CLMS_190_133/RSCO                 td                    0.147      17.057 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.057         ntR250           
 CLMS_190_137/RSCO                 td                    0.147      17.204 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.204         ntR249           
 CLMS_190_141/RSCO                 td                    0.147      17.351 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.351         ntR248           
 CLMS_190_145/RSCO                 td                    0.147      17.498 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.498         ntR247           
 CLMS_190_149/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  17.498         Logic Levels: 14 
                                                                                   Logic: 3.771ns(50.495%), Route: 3.697ns(49.505%)
=======
 CLMS_322_217/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_322_217/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.397      10.716         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_322_220/Y0                   td                    0.490      11.206 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.416      11.622         ethernet_test/eth_udp_test/_N89519
 CLMA_322_236/Y1                   td                    0.304      11.926 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.122      12.048         ethernet_test/eth_udp_test/_N89543
 CLMA_322_236/Y0                   td                    0.478      12.526 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.559      13.085         ethernet_test/eth_udp_test/N710 [5]
 CLMA_314_240/Y2                   td                    0.487      13.572 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.264      13.836         ethernet_test/eth_udp_test/_N27575
                                   td                    0.477      14.313 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.313         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_314_236/COUT                 td                    0.058      14.371 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.371         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_314_240/Y0                   td                    0.269      14.640 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.409      15.049         ethernet_test/eth_udp_test/N94
 CLMA_318_236/Y3                   td                    0.197      15.246 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=2)        0.550      15.796         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_322_217/RSCO                 td                    0.147      15.943 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.943         ntR506           
 CLMS_322_221/RSCO                 td                    0.147      16.090 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.090         ntR505           
 CLMS_322_225/RSCO                 td                    0.147      16.237 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.237         ntR504           
 CLMS_322_229/RSCO                 td                    0.147      16.384 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.384         ntR503           
 CLMS_322_233/RSCO                 td                    0.147      16.531 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.531         ntR502           
 CLMS_322_237/RSCO                 td                    0.147      16.678 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.678         ntR501           
 CLMS_322_241/RSCO                 td                    0.147      16.825 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.825         ntR500           
 CLMS_322_245/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  16.825         Logic Levels: 14 
                                                                                   Logic: 4.078ns(60.015%), Route: 2.717ns(39.985%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_149/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          
=======
 CLMS_322_245/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.555    1010.001                          
 clock uncertainty                                      -0.050    1009.951                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Setup time                                             -0.394    1009.532                          

 Data required time                                               1009.532                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                               1009.532                          
 Data arrival time                                                  17.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.034                          
=======
 Data required time                                               1009.557                          
 Data arrival time                                                  16.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.732                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_121/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_190_121/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.396      10.715         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_194_121/Y0                   td                    0.487      11.202 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.626      11.828         ethernet_test/eth_udp_test/_N75779
 CLMA_194_136/Y3                   td                    0.287      12.115 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.258      12.373         ethernet_test/eth_udp_test/_N75803
 CLMA_194_136/Y2                   td                    0.210      12.583 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.809      13.392         ethernet_test/eth_udp_test/N710 [5]
 CLMA_222_136/Y3                   td                    0.468      13.860 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.444      14.304         ethernet_test/eth_udp_test/_N15321
                                   td                    0.477      14.781 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.781         ethernet_test/eth_udp_test/N94.co [2]
 CLMS_214_137/COUT                 td                    0.058      14.839 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.839         ethernet_test/eth_udp_test/N94.co [6]
 CLMS_214_141/Y0                   td                    0.269      15.108 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.257      15.365         ethernet_test/eth_udp_test/N94
 CLMS_214_141/Y3                   td                    0.197      15.562 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.907      16.469         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_190_121/RSCO                 td                    0.147      16.616 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.616         ntR253           
 CLMS_190_125/RSCO                 td                    0.147      16.763 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.763         ntR252           
 CLMS_190_129/RSCO                 td                    0.147      16.910 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.910         ntR251           
 CLMS_190_133/RSCO                 td                    0.147      17.057 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.057         ntR250           
 CLMS_190_137/RSCO                 td                    0.147      17.204 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.204         ntR249           
 CLMS_190_141/RSCO                 td                    0.147      17.351 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.351         ntR248           
 CLMS_190_145/RSCO                 td                    0.147      17.498 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.498         ntR247           
 CLMS_190_149/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  17.498         Logic Levels: 14 
                                                                                   Logic: 3.771ns(50.495%), Route: 3.697ns(49.505%)
=======
 CLMS_322_217/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_322_217/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.397      10.716         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_322_220/Y0                   td                    0.490      11.206 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.416      11.622         ethernet_test/eth_udp_test/_N89519
 CLMA_322_236/Y1                   td                    0.304      11.926 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.122      12.048         ethernet_test/eth_udp_test/_N89543
 CLMA_322_236/Y0                   td                    0.478      12.526 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.559      13.085         ethernet_test/eth_udp_test/N710 [5]
 CLMA_314_240/Y2                   td                    0.487      13.572 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.264      13.836         ethernet_test/eth_udp_test/_N27575
                                   td                    0.477      14.313 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.313         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_314_236/COUT                 td                    0.058      14.371 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.371         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_314_240/Y0                   td                    0.269      14.640 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.409      15.049         ethernet_test/eth_udp_test/N94
 CLMA_318_236/Y3                   td                    0.197      15.246 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=2)        0.550      15.796         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_322_217/RSCO                 td                    0.147      15.943 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.943         ntR506           
 CLMS_322_221/RSCO                 td                    0.147      16.090 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.090         ntR505           
 CLMS_322_225/RSCO                 td                    0.147      16.237 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.237         ntR504           
 CLMS_322_229/RSCO                 td                    0.147      16.384 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.384         ntR503           
 CLMS_322_233/RSCO                 td                    0.147      16.531 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.531         ntR502           
 CLMS_322_237/RSCO                 td                    0.147      16.678 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.678         ntR501           
 CLMS_322_241/RSCO                 td                    0.147      16.825 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.825         ntR500           
 CLMS_322_245/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  16.825         Logic Levels: 14 
                                                                                   Logic: 4.078ns(60.015%), Route: 2.717ns(39.985%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_149/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          
=======
 CLMS_322_245/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.555    1010.001                          
 clock uncertainty                                      -0.050    1009.951                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Setup time                                             -0.394    1009.532                          

 Data required time                                               1009.532                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                               1009.532                          
 Data arrival time                                                  17.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.034                          
=======
 Data required time                                               1009.557                          
 Data arrival time                                                  16.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.732                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N42             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMS_190_121/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_190_121/Q0                   tco                   0.289      10.319 r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.396      10.715         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_194_121/Y0                   td                    0.487      11.202 r       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.626      11.828         ethernet_test/eth_udp_test/_N75779
 CLMA_194_136/Y3                   td                    0.287      12.115 r       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.258      12.373         ethernet_test/eth_udp_test/_N75803
 CLMA_194_136/Y2                   td                    0.210      12.583 r       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.809      13.392         ethernet_test/eth_udp_test/N710 [5]
 CLMA_222_136/Y3                   td                    0.468      13.860 r       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.444      14.304         ethernet_test/eth_udp_test/_N15321
                                   td                    0.477      14.781 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.781         ethernet_test/eth_udp_test/N94.co [2]
 CLMS_214_137/COUT                 td                    0.058      14.839 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.839         ethernet_test/eth_udp_test/N94.co [6]
 CLMS_214_141/Y0                   td                    0.269      15.108 r       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.257      15.365         ethernet_test/eth_udp_test/N94
 CLMS_214_141/Y3                   td                    0.197      15.562 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.907      16.469         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_190_121/RSCO                 td                    0.147      16.616 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.616         ntR253           
 CLMS_190_125/RSCO                 td                    0.147      16.763 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.763         ntR252           
 CLMS_190_129/RSCO                 td                    0.147      16.910 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.910         ntR251           
 CLMS_190_133/RSCO                 td                    0.147      17.057 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.057         ntR250           
 CLMS_190_137/RSCO                 td                    0.147      17.204 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.204         ntR249           
 CLMS_190_141/RSCO                 td                    0.147      17.351 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.351         ntR248           
 CLMS_190_145/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  17.351         Logic Levels: 13 
                                                                                   Logic: 3.624ns(49.501%), Route: 3.697ns(50.499%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N42             
 IOCKDLY_237_367/CLK_OUT           td                    2.574    1004.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     1.531    1008.446         ethernet_test/rgmii_clk
 CLMS_190_145/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Setup time                                             -0.394    1009.532                          

 Data required time                                               1009.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.532                          
 Data arrival time                                                  17.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.181                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[0]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[0]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     1.531       8.446         ethernet_test/rgmii_clk
 CLMA_226_184/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[0]/opit_0_inv/CLK

 CLMA_226_184/Q0                   tco                   0.222       8.668 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[0]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.753         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [0]
 CLMS_226_185/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[0]/opit_0_inv_L5Q_perm/L4
=======
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_302_329/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_329/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.244       9.033         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [0]
 CLMS_298_325/M0                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   9.033         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.639%), Route: 0.244ns(52.361%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMS_226_185/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          
=======
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMS_298_325/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WCLK
 clock pessimism                                        -1.550       8.603                          
 clock uncertainty                                       0.000       8.603                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                               0.380       8.983                          

 Data required time                                                  8.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.983                          
 Data arrival time                                                   9.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.050                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[33]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[33]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     1.531       8.446         ethernet_test/rgmii_clk
 CLMA_230_181/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[33]/opit_0_inv/CLK

 CLMA_230_181/Q2                   tco                   0.224       8.670 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[33]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.755         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [33]
 CLMA_230_180/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[33]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.755         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
=======
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_302_329/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_329/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.244       9.033         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [0]
 CLMS_298_325/M0                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM0

 Data arrival time                                                   9.033         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.639%), Route: 0.244ns(52.361%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_230_180/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          
=======
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMS_298_325/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WCLK
 clock pessimism                                        -1.550       8.603                          
 clock uncertainty                                       0.000       8.603                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                               0.380       8.983                          

 Data required time                                                  8.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.983                          
 Data arrival time                                                   9.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.050                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/state[4]/opit_0_MUX4TO1Q/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/state[5]/opit_0_MUX4TO1Q/S1
=======
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     1.531       8.446         ethernet_test/rgmii_clk
 CLMS_254_177/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/state[4]/opit_0_MUX4TO1Q/CLK

 CLMS_254_177/Q0                   tco                   0.222       8.668 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/state[4]/opit_0_MUX4TO1Q/Q
                                   net (fanout=8)        0.090       8.758         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/state [4]
 CLMA_254_176/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/state[5]/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   8.758         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
=======
                                   net (fanout=1696)     1.652       8.567         ethernet_test/rgmii_clk
 CLMA_302_329/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_329/Q0                   tco                   0.222       8.789 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.244       9.033         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [0]
 CLMS_298_325/M0                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WADM0

 Data arrival time                                                   9.033         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.639%), Route: 0.244ns(52.361%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     1.585      10.030         ethernet_test/rgmii_clk
 CLMA_254_176/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/state[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.035       8.440                          

 Data required time                                                  8.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.440                          
 Data arrival time                                                   8.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
=======
                                   net (fanout=1696)     1.708      10.153         ethernet_test/rgmii_clk
 CLMS_298_325/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WCLK
 clock pessimism                                        -1.550       8.603                          
 clock uncertainty                                       0.000       8.603                          

 Hold time                                               0.380       8.983                          

 Data required time                                                  8.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.983                          
 Data arrival time                                                   9.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.050                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
=======
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.034
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMA_214_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_8/Q0                     tco                   0.287       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.396       7.011         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_81/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.011         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.053%), Route: 1.396ns(82.947%)
=======
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_242_8/Q0                     tco                   0.287       5.635 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.812       6.447         u_CORES/u_jtag_hub/data_ctrl
 CLMS_214_25/B1                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.447         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.115%), Route: 0.812ns(73.885%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.463      28.463         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.552      30.015         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.315                          
 clock uncertainty                                      -0.050      30.265                          

 Setup time                                             -0.222      30.043                          

 Data required time                                                 30.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.043                          
 Data arrival time                                                   7.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.032                          
=======
                                   net (fanout=1)        3.482      28.482         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.482 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.552      30.034         ntclkbufg_3      
 CLMS_214_25/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.335                          
 clock uncertainty                                      -0.050      30.285                          

 Setup time                                             -0.194      30.091                          

 Data required time                                                 30.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.091                          
 Data arrival time                                                   6.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.644                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.034
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMA_214_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_8/Q0                     tco                   0.287       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.272       6.887         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_81/B2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.887         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.409%), Route: 1.272ns(81.591%)
=======
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_242_8/Q0                     tco                   0.289       5.637 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.841       6.478         u_CORES/u_jtag_hub/data_ctrl
 CLMS_214_21/B0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.478         Logic Levels: 0  
                                                                                   Logic: 0.289ns(25.575%), Route: 0.841ns(74.425%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.463      28.463         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.552      30.015         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.315                          
 clock uncertainty                                      -0.050      30.265                          

 Setup time                                             -0.344      29.921                          

 Data required time                                                 29.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.921                          
 Data arrival time                                                   6.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.034                          
=======
                                   net (fanout=1)        3.482      28.482         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.482 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.552      30.034         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.335                          
 clock uncertainty                                      -0.050      30.285                          

 Setup time                                             -0.158      30.127                          

 Data required time                                                 30.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.127                          
 Data arrival time                                                   6.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.649                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.034
  Launch Clock Delay      :  5.348
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMA_214_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_8/Q0                     tco                   0.287       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.249       6.864         u_CORES/u_jtag_hub/data_ctrl
 CLMA_194_80/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.864         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.685%), Route: 1.249ns(81.315%)
=======
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_242_8/Q0                     tco                   0.287       5.635 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.768       6.403         u_CORES/u_jtag_hub/data_ctrl
 CLMS_214_21/A0                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.403         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.204%), Route: 0.768ns(72.796%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.463      28.463         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.552      30.015         ntclkbufg_1      
 CLMA_194_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.315                          
 clock uncertainty                                      -0.050      30.265                          

 Setup time                                             -0.222      30.043                          

 Data required time                                                 30.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.043                          
 Data arrival time                                                   6.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.179                          
=======
                                   net (fanout=1)        3.482      28.482         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.482 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.552      30.034         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.335                          
 clock uncertainty                                      -0.050      30.285                          

 Setup time                                             -0.174      30.111                          

 Data required time                                                 30.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.111                          
 Data arrival time                                                   6.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.708                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.855
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.305       3.305         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.531       4.836         ntclkbufg_1      
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_132/Q0                   tco                   0.222       5.058 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.143         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7]
 CLMS_134_133/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
=======
                                   net (fanout=1)        3.324       3.324         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.324 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.531       4.855         ntclkbufg_3      
 CLMA_166_84/CLK                                                           r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q3                    tco                   0.221       5.076 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.162         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [26]
 CLMS_166_85/D4                                                            f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.162         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMS_134_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.865                          
 clock uncertainty                                       0.000       4.865                          
=======
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMS_166_85/CLK                                                           r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.884                          
 clock uncertainty                                       0.000       4.884                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                              -0.034       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  4.830                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
=======
 Data required time                                                  4.850                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  4.855
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.305       3.305         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.531       4.836         ntclkbufg_1      
 CLMS_198_81/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMS_198_81/Q0                    tco                   0.222       5.058 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.143         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_198_80/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
=======
                                   net (fanout=1)        3.324       3.324         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.324 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.531       4.855         ntclkbufg_3      
 CLMA_190_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_132/Q3                   tco                   0.221       5.076 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.162         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [247]
 CLMS_190_133/D4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.162         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMA_198_80/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.865                          
 clock uncertainty                                       0.000       4.865                          
=======
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMS_190_133/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.884                          
 clock uncertainty                                       0.000       4.884                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                              -0.034       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  4.830                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
=======
 Data required time                                                  4.850                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.471
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.305       3.305         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.531       4.836         ntclkbufg_1      
 CLMA_146_168/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_168/Q0                   tco                   0.222       5.058 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.144         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122]
 CLMS_146_169/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/L4
=======
                                   net (fanout=1)        3.324       3.324         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.324 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.652       4.976         ntclkbufg_3      
 CLMS_214_253/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_253/Q3                   tco                   0.221       5.197 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.284         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [402]
 CLMA_214_252/D4                                                           f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   5.284         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.865                          
 clock uncertainty                                       0.000       4.865                          
=======
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.708       5.471         ntclkbufg_3      
 CLMA_214_252/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.466       5.005                          
 clock uncertainty                                       0.000       5.005                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                              -0.034       4.971                          

 Data required time                                                  4.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.971                          
 Data arrival time                                                   5.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  2.197
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.993  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.855
  Launch Clock Delay      :  1.862
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       2.197      27.197         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.375      27.572 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.869      28.441         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_113/Y0                   td                    0.478      28.919 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=4)        0.609      29.528         u_CORES/u_debug_core_0/_N5207
 CLMA_166_108/Y0                   td                    0.341      29.869 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N702/gateop_perm/Z
                                   net (fanout=13)       0.415      30.284         u_CORES/u_debug_core_0/u_rd_addr_gen/N702
 CLMA_174_112/Y0                   td                    0.285      30.569 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N705/gateop_perm/Z
                                   net (fanout=2)        0.403      30.972         u_CORES/u_debug_core_0/u_rd_addr_gen/N705
 CLMA_174_108/Y1                   td                    0.212      31.184 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_5/gateop_perm/Z
                                   net (fanout=1)        0.405      31.589         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_174_108/Y0                   td                    0.210      31.799 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_14_3/gateop_perm/Z
                                   net (fanout=8)        0.582      32.381         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_166_109/B1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.381         Logic Levels: 5  
                                                                                   Logic: 1.901ns(36.671%), Route: 3.283ns(63.329%)
=======
                                   net (fanout=11)       1.862      26.862         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_25/Y0                    tco                   0.375      27.237 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.616      27.853         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_21/Y3                    td                    0.303      28.156 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.542      28.698         u_CORES/u_debug_core_0/_N13725
 CLMA_214_28/Y3                    td                    0.197      28.895 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       1.805      30.700         u_CORES/u_debug_core_0/_N13779
 CLMA_210_172/Y3                   td                    0.210      30.910 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.846      31.756         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163
 CLMS_202_209/Y2                   td                    0.322      32.078 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528_inv/gateop_perm/Z
                                   net (fanout=2)        0.308      32.386         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528
 CLMS_202_201/CECO                 td                    0.184      32.570 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      32.570         ntR2744          
 CLMS_202_205/CECO                 td                    0.184      32.754 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      32.754         ntR2743          
 CLMS_202_209/CECI                                                         r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CE

 Data arrival time                                                  32.754         Logic Levels: 6  
                                                                                   Logic: 1.775ns(30.126%), Route: 4.117ns(69.874%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.305      53.305         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.531      54.836         ntclkbufg_1      
 CLMS_166_109/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.836                          
 clock uncertainty                                      -0.050      54.786                          

 Setup time                                             -0.213      54.573                          

 Data required time                                                 54.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.573                          
 Data arrival time                                                  32.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.192                          
=======
                                   net (fanout=1)        3.324      53.324         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.324 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.531      54.855         ntclkbufg_3      
 CLMS_202_209/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.000      54.855                          
 clock uncertainty                                      -0.050      54.805                          

 Setup time                                             -0.729      54.076                          

 Data required time                                                 54.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.076                          
 Data arrival time                                                  32.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.322                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  2.197
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.197      27.197         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.375      27.572 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.869      28.441         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_113/Y0                   td                    0.478      28.919 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=4)        0.609      29.528         u_CORES/u_debug_core_0/_N5207
 CLMA_166_108/Y0                   td                    0.341      29.869 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N702/gateop_perm/Z
                                   net (fanout=13)       0.415      30.284         u_CORES/u_debug_core_0/u_rd_addr_gen/N702
 CLMA_174_112/Y0                   td                    0.285      30.569 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N705/gateop_perm/Z
                                   net (fanout=2)        0.403      30.972         u_CORES/u_debug_core_0/u_rd_addr_gen/N705
 CLMA_174_108/Y1                   td                    0.212      31.184 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_5/gateop_perm/Z
                                   net (fanout=1)        0.405      31.589         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_174_108/Y0                   td                    0.210      31.799 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_14_3/gateop_perm/Z
                                   net (fanout=8)        0.308      32.107         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_166_109/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  32.107         Logic Levels: 5  
                                                                                   Logic: 1.901ns(38.717%), Route: 3.009ns(61.283%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.305      53.305         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.531      54.836         ntclkbufg_1      
 CLMS_166_109/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.836                          
 clock uncertainty                                      -0.050      54.786                          

 Setup time                                             -0.377      54.409                          

 Data required time                                                 54.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.409                          
 Data arrival time                                                  32.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  2.197
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.993  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.855
  Launch Clock Delay      :  1.862
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       2.197      27.197         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.375      27.572 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.869      28.441         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_113/Y0                   td                    0.478      28.919 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=4)        0.609      29.528         u_CORES/u_debug_core_0/_N5207
 CLMA_166_108/Y0                   td                    0.341      29.869 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N702/gateop_perm/Z
                                   net (fanout=13)       0.415      30.284         u_CORES/u_debug_core_0/u_rd_addr_gen/N702
 CLMA_174_112/Y0                   td                    0.285      30.569 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N705/gateop_perm/Z
                                   net (fanout=2)        0.403      30.972         u_CORES/u_debug_core_0/u_rd_addr_gen/N705
 CLMA_174_108/Y1                   td                    0.212      31.184 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_5/gateop_perm/Z
                                   net (fanout=1)        0.405      31.589         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_174_108/Y0                   td                    0.210      31.799 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_14_3/gateop_perm/Z
                                   net (fanout=8)        0.559      32.358         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_166_109/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.358         Logic Levels: 5  
                                                                                   Logic: 1.901ns(36.834%), Route: 3.260ns(63.166%)
=======
                                   net (fanout=11)       1.862      26.862         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_25/Y0                    tco                   0.375      27.237 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.616      27.853         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_21/Y3                    td                    0.303      28.156 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.542      28.698         u_CORES/u_debug_core_0/_N13725
 CLMA_214_28/Y3                    td                    0.197      28.895 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       1.805      30.700         u_CORES/u_debug_core_0/_N13779
 CLMA_210_172/Y3                   td                    0.210      30.910 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.846      31.756         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163
 CLMS_202_209/Y2                   td                    0.322      32.078 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528_inv/gateop_perm/Z
                                   net (fanout=2)        0.308      32.386         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528
 CLMS_202_201/CECO                 td                    0.184      32.570 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      32.570         ntR2744          
 CLMS_202_205/CECO                 td                    0.184      32.754 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      32.754         ntR2743          
 CLMS_202_209/CECI                                                         r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  32.754         Logic Levels: 6  
                                                                                   Logic: 1.775ns(30.126%), Route: 4.117ns(69.874%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.305      53.305         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.531      54.836         ntclkbufg_1      
 CLMS_166_109/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.836                          
 clock uncertainty                                      -0.050      54.786                          

 Setup time                                             -0.121      54.665                          

 Data required time                                                 54.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.665                          
 Data arrival time                                                  32.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  1.888
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.888      26.888         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.293      27.181 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.223      27.404         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_89/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.404         Logic Levels: 0  
                                                                                   Logic: 0.293ns(56.783%), Route: 0.223ns(43.217%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMS_190_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.014       5.364                          

 Data required time                                                  5.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.364                          
 Data arrival time                                                  27.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  1.905
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.905      26.905         u_CORES/capt_o   
 CLMA_194_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_194_88/Q1                    tco                   0.224      27.129 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.216      27.345         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_190_88/C0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.345         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.909%), Route: 0.216ns(49.091%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMA_190_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.093       5.285                          

 Data required time                                                  5.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.285                          
 Data arrival time                                                  27.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.060                          
=======
                                   net (fanout=1)        3.324      53.324         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.324 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.531      54.855         ntclkbufg_3      
 CLMS_202_209/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.855                          
 clock uncertainty                                      -0.050      54.805                          

 Setup time                                             -0.729      54.076                          

 Data required time                                                 54.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.076                          
 Data arrival time                                                  32.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.322                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    3.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  1.905
=======
Clock Skew  :    2.993  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.855
  Launch Clock Delay      :  1.862
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.905      26.905         u_CORES/capt_o   
 CLMA_194_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_194_88/Y2                    tco                   0.284      27.189 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=16)       0.322      27.511         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_190_89/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.511         Logic Levels: 0  
                                                                                   Logic: 0.284ns(46.865%), Route: 0.322ns(53.135%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.585       5.328         ntclkbufg_1      
 CLMS_190_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          
=======
                                   net (fanout=11)       1.862      26.862         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_25/Y0                    tco                   0.375      27.237 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.616      27.853         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_21/Y3                    td                    0.303      28.156 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.542      28.698         u_CORES/u_debug_core_0/_N13725
 CLMA_214_28/Y3                    td                    0.197      28.895 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       1.805      30.700         u_CORES/u_debug_core_0/_N13779
 CLMA_210_172/Y3                   td                    0.210      30.910 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.846      31.756         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163
 CLMS_202_209/Y3                   td                    0.210      31.966 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1526/gateop_perm/Z
                                   net (fanout=10)       0.567      32.533         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1526
 CLMS_202_201/COUT                 td                    0.507      33.040 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.040         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/_N39
                                   td                    0.058      33.098 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.098         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/_N41
 CLMS_202_205/COUT                 td                    0.058      33.156 r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.156         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/_N43
 CLMS_202_209/CIN                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  33.156         Logic Levels: 6  
                                                                                   Logic: 1.918ns(30.473%), Route: 4.376ns(69.527%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.324      53.324         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.324 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.531      54.855         ntclkbufg_3      
 CLMS_202_209/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.855                          
 clock uncertainty                                      -0.050      54.805                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Setup time                                             -0.170      54.635                          

 Data required time                                                 54.635                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.431                          
 Data arrival time                                                  27.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.080                          
=======
 Data required time                                                 54.635                          
 Data arrival time                                                  33.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  1.453
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453      26.453         u_CORES/capt_o   
 CLMA_210_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_210_29/Q2                    tco                   0.224      26.677 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.236      26.913         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_210_21/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.913         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.696%), Route: 0.236ns(51.304%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMA_210_21/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.348                          
 clock uncertainty                                       0.050       5.398                          

 Hold time                                              -0.080       5.318                          

 Data required time                                                  5.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.318                          
 Data arrival time                                                  26.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.895  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  1.453
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.453      26.453         u_CORES/capt_o   
 CLMA_210_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_210_29/Q0                    tco                   0.222      26.675 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.237      26.912         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_210_21/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.912         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.366%), Route: 0.237ns(51.634%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMA_210_21/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.348                          
 clock uncertainty                                       0.050       5.398                          

 Hold time                                              -0.094       5.304                          

 Data required time                                                  5.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.304                          
 Data arrival time                                                  26.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.776  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.348
  Launch Clock Delay      :  1.572
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.572      26.572         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_210_25/Q2                    tco                   0.228      26.800 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.220      27.020         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMA_210_28/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.020         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.893%), Route: 0.220ns(49.107%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.763       3.763         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.763 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.585       5.348         ntclkbufg_3      
 CLMA_210_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.348                          
 clock uncertainty                                       0.050       5.398                          

 Hold time                                              -0.014       5.384                          

 Data required time                                                  5.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.384                          
 Data arrival time                                                  27.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.636                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -3.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.888
  Launch Clock Delay      :  5.441
=======
Clock Skew  :    -3.889  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.572
  Launch Clock Delay      :  5.461
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.831      78.831         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.831 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.610      80.441         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q1                    tco                   0.289      80.730 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.525      81.255         u_CORES/conf_sel [0]
 CLMA_194_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.255         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.504%), Route: 0.525ns(64.496%)
=======
                                   net (fanout=1)        3.851      78.851         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.851 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.610      80.461         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q1                    tco                   0.289      80.750 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.396      81.146         u_CORES/conf_sel [0]
 CLMA_210_25/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.146         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.190%), Route: 0.396ns(57.810%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.888     126.888         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.888                          
 clock uncertainty                                      -0.050     126.838                          

 Setup time                                             -0.617     126.221                          

 Data required time                                                126.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.221                          
 Data arrival time                                                  81.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.966                          
=======
                                   net (fanout=11)       1.572     126.572         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.572                          
 clock uncertainty                                      -0.050     126.522                          

 Setup time                                             -0.617     125.905                          

 Data required time                                                125.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.905                          
 Data arrival time                                                  81.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.759                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -3.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.888
  Launch Clock Delay      :  5.441
=======
Clock Skew  :    -3.889  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.572
  Launch Clock Delay      :  5.461
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.831      78.831         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.831 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.610      80.441         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q1                    tco                   0.289      80.730 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.525      81.255         u_CORES/conf_sel [0]
 CLMA_194_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.255         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.504%), Route: 0.525ns(64.496%)
=======
                                   net (fanout=1)        3.851      78.851         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.851 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.610      80.461         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q1                    tco                   0.289      80.750 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.396      81.146         u_CORES/conf_sel [0]
 CLMA_210_25/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.146         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.190%), Route: 0.396ns(57.810%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.888     126.888         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.888                          
 clock uncertainty                                      -0.050     126.838                          

 Setup time                                             -0.617     126.221                          

 Data required time                                                126.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.221                          
 Data arrival time                                                  81.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.966                          
=======
                                   net (fanout=11)       1.572     126.572         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.572                          
 clock uncertainty                                      -0.050     126.522                          

 Setup time                                             -0.617     125.905                          

 Data required time                                                125.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.905                          
 Data arrival time                                                  81.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.759                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -3.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.888
  Launch Clock Delay      :  5.441
=======
Clock Skew  :    -3.889  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.572
  Launch Clock Delay      :  5.461
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.831      78.831         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.831 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.610      80.441         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q1                    tco                   0.289      80.730 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.525      81.255         u_CORES/conf_sel [0]
 CLMA_194_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.255         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.504%), Route: 0.525ns(64.496%)
=======
                                   net (fanout=1)        3.851      78.851         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.851 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.610      80.461         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q1                    tco                   0.289      80.750 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.396      81.146         u_CORES/conf_sel [0]
 CLMA_210_25/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.146         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.190%), Route: 0.396ns(57.810%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.888     126.888         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.888                          
 clock uncertainty                                      -0.050     126.838                          

 Setup time                                             -0.617     126.221                          

 Data required time                                                126.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.221                          
 Data arrival time                                                  81.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.966                          
=======
                                   net (fanout=11)       1.572     126.572         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.572                          
 clock uncertainty                                      -0.050     126.522                          

 Setup time                                             -0.617     125.905                          

 Data required time                                                125.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.905                          
 Data arrival time                                                  81.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.759                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -2.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.197
  Launch Clock Delay      :  5.015
=======
Clock Skew  :    -3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.862
  Launch Clock Delay      :  5.034
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.463     128.463         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.552     130.015         ntclkbufg_1      
 CLMA_194_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_80/Q0                    tco                   0.222     130.237 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.213     130.450         u_CORES/id_o [0] 
 CLMA_194_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.450         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.034%), Route: 0.213ns(48.966%)
=======
                                   net (fanout=1)        3.482     128.482         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.482 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.552     130.034         ntclkbufg_3      
 CLMS_214_25/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_25/Q0                    tco                   0.222     130.256 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226     130.482         u_CORES/id_o [0] 
 CLMA_210_25/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 130.482         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.554%), Route: 0.226ns(50.446%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       2.197     127.197         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.197                          
 clock uncertainty                                       0.050     127.247                          

 Hold time                                               0.053     127.300                          

 Data required time                                                127.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.300                          
 Data arrival time                                                 130.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.150                          
=======
                                   net (fanout=11)       1.862     126.862         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.862                          
 clock uncertainty                                       0.050     126.912                          

 Hold time                                              -0.024     126.888                          

 Data required time                                                126.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.888                          
 Data arrival time                                                 130.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.594                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -2.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.197
  Launch Clock Delay      :  5.015
=======
Clock Skew  :    -3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.862
  Launch Clock Delay      :  5.034
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.463     128.463         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.552     130.015         ntclkbufg_1      
 CLMA_194_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_80/Q2                    tco                   0.224     130.239 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     130.464         u_CORES/id_o [2] 
 CLMA_194_84/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.464         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.889%), Route: 0.225ns(50.111%)
=======
                                   net (fanout=1)        3.482     128.482         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.482 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.552     130.034         ntclkbufg_3      
 CLMS_214_25/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_25/Q2                    tco                   0.224     130.258 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     130.485         u_CORES/id_o [2] 
 CLMA_210_25/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.485         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.667%), Route: 0.227ns(50.333%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       2.197     127.197         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.197                          
 clock uncertainty                                       0.050     127.247                          

 Hold time                                              -0.024     127.223                          

 Data required time                                                127.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.223                          
 Data arrival time                                                 130.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.241                          
=======
                                   net (fanout=11)       1.862     126.862         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.862                          
 clock uncertainty                                       0.050     126.912                          

 Hold time                                              -0.024     126.888                          

 Data required time                                                126.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.888                          
 Data arrival time                                                 130.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.597                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -2.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.197
  Launch Clock Delay      :  5.015
=======
Clock Skew  :    -3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.862
  Launch Clock Delay      :  5.034
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        3.463     128.463         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      1.552     130.015         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q0                    tco                   0.249     130.264 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.212     130.476         u_CORES/id_o [4] 
 CLMA_194_84/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.476         Logic Levels: 0  
                                                                                   Logic: 0.249ns(54.013%), Route: 0.212ns(45.987%)
=======
                                   net (fanout=1)        3.482     128.482         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.482 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     1.552     130.034         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q0                    tco                   0.222     130.256 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.320     130.576         u_CORES/id_o [4] 
 CLMA_210_25/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.576         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.959%), Route: 0.320ns(59.041%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       2.197     127.197         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.197                          
 clock uncertainty                                       0.050     127.247                          

 Hold time                                              -0.014     127.233                          

 Data required time                                                127.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.233                          
 Data arrival time                                                 130.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.243                          
=======
                                   net (fanout=11)       1.862     126.862         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.862                          
 clock uncertainty                                       0.050     126.912                          

 Hold time                                               0.053     126.965                          

 Data required time                                                126.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.965                          
 Data arrival time                                                 130.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.611                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_266_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_266_68/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=743)      2.724       8.440         u_DDR3_50H/ddr_rstn
 CLMS_74_137/RSCO                  td                    0.147       8.587 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.587         ntR1061          
 CLMS_74_141/RSCO                  td                    0.147       8.734 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.734         ntR1060          
 CLMS_74_145/RSCO                  td                    0.147       8.881 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.881         ntR1059          
 CLMS_74_149/RSCO                  td                    0.147       9.028 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.028         ntR1058          
 CLMS_74_153/RSCO                  td                    0.147       9.175 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.175         ntR1057          
 CLMS_74_157/RSCO                  td                    0.147       9.322 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.322         ntR1056          
 CLMS_74_161/RSCO                  td                    0.147       9.469 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.469         ntR1055          
 CLMS_74_165/RSCO                  td                    0.147       9.616 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.616         ntR1054          
 CLMS_74_169/RSCO                  td                    0.147       9.763 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.763         ntR1053          
 CLMS_74_173/RSCO                  td                    0.147       9.910 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.910         ntR1052          
 CLMS_74_177/RSCO                  td                    0.147      10.057 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.057         ntR1051          
 CLMS_74_181/RSCO                  td                    0.147      10.204 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.204         ntR1050          
 CLMS_74_185/RSCO                  td                    0.147      10.351 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      10.351         ntR1049          
 CLMS_74_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.351         Logic Levels: 13 
                                                                                   Logic: 2.200ns(44.679%), Route: 2.724ns(55.321%)
=======
 CLMS_310_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_310_41/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=824)      4.341      10.055         u_DDR3_50H/ddr_rstn
 CLMA_62_208/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.055         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.201%), Route: 4.341ns(93.799%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_62_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 25.323                          
 Data arrival time                                                  10.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_266_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_266_68/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=743)      2.724       8.440         u_DDR3_50H/ddr_rstn
 CLMS_74_137/RSCO                  td                    0.147       8.587 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.587         ntR1061          
 CLMS_74_141/RSCO                  td                    0.147       8.734 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.734         ntR1060          
 CLMS_74_145/RSCO                  td                    0.147       8.881 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.881         ntR1059          
 CLMS_74_149/RSCO                  td                    0.147       9.028 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.028         ntR1058          
 CLMS_74_153/RSCO                  td                    0.147       9.175 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.175         ntR1057          
 CLMS_74_157/RSCO                  td                    0.147       9.322 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.322         ntR1056          
 CLMS_74_161/RSCO                  td                    0.147       9.469 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.469         ntR1055          
 CLMS_74_165/RSCO                  td                    0.147       9.616 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.616         ntR1054          
 CLMS_74_169/RSCO                  td                    0.147       9.763 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.763         ntR1053          
 CLMS_74_173/RSCO                  td                    0.147       9.910 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.910         ntR1052          
 CLMS_74_177/RSCO                  td                    0.147      10.057 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.057         ntR1051          
 CLMS_74_181/RSCO                  td                    0.147      10.204 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.204         ntR1050          
 CLMS_74_185/RSCO                  td                    0.147      10.351 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      10.351         ntR1049          
 CLMS_74_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.351         Logic Levels: 13 
                                                                                   Logic: 2.200ns(44.679%), Route: 2.724ns(55.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N43             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                  10.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.972                          
=======
 Data required time                                                 24.706                          
 Data arrival time                                                  10.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.651                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_266_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_266_68/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=743)      2.724       8.440         u_DDR3_50H/ddr_rstn
 CLMS_74_137/RSCO                  td                    0.147       8.587 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.587         ntR1061          
 CLMS_74_141/RSCO                  td                    0.147       8.734 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.734         ntR1060          
 CLMS_74_145/RSCO                  td                    0.147       8.881 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.881         ntR1059          
 CLMS_74_149/RSCO                  td                    0.147       9.028 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.028         ntR1058          
 CLMS_74_153/RSCO                  td                    0.147       9.175 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.175         ntR1057          
 CLMS_74_157/RSCO                  td                    0.147       9.322 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.322         ntR1056          
 CLMS_74_161/RSCO                  td                    0.147       9.469 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.469         ntR1055          
 CLMS_74_165/RSCO                  td                    0.147       9.616 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.616         ntR1054          
 CLMS_74_169/RSCO                  td                    0.147       9.763 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.763         ntR1053          
 CLMS_74_173/RSCO                  td                    0.147       9.910 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.910         ntR1052          
 CLMS_74_177/RSCO                  td                    0.147      10.057 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.057         ntR1051          
 CLMS_74_181/RSCO                  td                    0.147      10.204 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.204         ntR1050          
 CLMS_74_185/RSCO                  td                    0.147      10.351 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      10.351         ntR1049          
 CLMS_74_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.351         Logic Levels: 13 
                                                                                   Logic: 2.200ns(44.679%), Route: 2.724ns(55.321%)
=======
 CLMS_310_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_310_41/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=824)      4.341      10.055         u_DDR3_50H/ddr_rstn
 CLMA_62_208/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.055         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.201%), Route: 4.341ns(93.799%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_62_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 25.323                          
 Data arrival time                                                  10.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.972                          
=======
 Data required time                                                 24.706                          
 Data arrival time                                                  10.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_310_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_310_41/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=824)      4.341      10.055         u_DDR3_50H/ddr_rstn
 CLMA_62_208/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.055         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.201%), Route: 4.341ns(93.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_62_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                  10.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.651                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.353       5.670         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_78_180/RSCO                  td                    0.105       5.775 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.775         ntR1123          
 CLMA_78_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.775         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.088%), Route: 0.353ns(51.912%)
=======
 CLMA_58_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_197/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.378       5.694         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_176/RSCO                  td                    0.105       5.799 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.799         ntR2445          
 CLMA_62_180/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.799         Logic Levels: 1  
                                                                                   Logic: 0.326ns(46.307%), Route: 0.378ns(53.693%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
=======
 CLMA_62_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.353       5.670         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_78_180/RSCO                  td                    0.105       5.775 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.775         ntR1123          
 CLMA_78_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.775         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.088%), Route: 0.353ns(51.912%)
=======
 CLMA_58_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_197/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.378       5.694         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_176/RSCO                  td                    0.105       5.799 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.799         ntR2445          
 CLMA_62_180/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.799         Logic Levels: 1  
                                                                                   Logic: 0.326ns(46.307%), Route: 0.378ns(53.693%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
=======
 CLMA_62_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.353       5.670         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_78_180/RSCO                  td                    0.105       5.775 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.775         ntR1123          
 CLMA_78_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.775         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.088%), Route: 0.353ns(51.912%)
=======
 CLMA_58_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_197/Q3                    tco                   0.221       5.316 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.378       5.694         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_176/RSCO                  td                    0.105       5.799 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.799         ntR2445          
 CLMA_62_180/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.799         Logic Levels: 1  
                                                                                   Logic: 0.326ns(46.307%), Route: 0.378ns(53.693%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
=======
 CLMA_62_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[1]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_150_200/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_150_200/Q1                   tco                   0.291      11.245 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=922)      1.344      12.589         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RSCO                 td                    0.147      12.736 f       u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.736         ntR678           
 CLMA_166_140/RSCO                 td                    0.147      12.883 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.883         ntR677           
 CLMA_166_144/RSCO                 td                    0.147      13.030 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[118]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.030         ntR676           
 CLMA_166_148/RSCO                 td                    0.147      13.177 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.177         ntR675           
 CLMA_166_152/RSCO                 td                    0.147      13.324 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[349]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.324         ntR674           
 CLMA_166_156/RSCO                 td                    0.147      13.471 f       u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.471         ntR673           
 CLMA_166_160/RSCO                 td                    0.147      13.618 f       u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.618         ntR672           
 CLMA_166_164/RSCO                 td                    0.147      13.765 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[476]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.765         ntR671           
 CLMA_166_168/RSCO                 td                    0.147      13.912 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.912         ntR670           
 CLMA_166_172/RSCO                 td                    0.147      14.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[462]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.059         ntR669           
 CLMA_166_176/RSCO                 td                    0.147      14.206 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.206         ntR668           
 CLMA_166_180/RSCO                 td                    0.147      14.353 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[439]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.353         ntR667           
 CLMA_166_184/RSCO                 td                    0.147      14.500 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[437]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.500         ntR666           
 CLMA_166_192/RSCO                 td                    0.147      14.647 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.647         ntR665           
 CLMA_166_196/RSCO                 td                    0.147      14.794 f       u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.794         ntR664           
 CLMA_166_200/RSCO                 td                    0.147      14.941 f       u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.941         ntR663           
 CLMA_166_204/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.941         Logic Levels: 16 
                                                                                   Logic: 2.643ns(66.290%), Route: 1.344ns(33.710%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      1.441      12.684         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_172/RSCO                  td                    0.147      12.831 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.831         ntR2326          
 CLMA_14_176/RSCO                  td                    0.147      12.978 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.978         ntR2325          
 CLMA_14_180/RSCO                  td                    0.147      13.125 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.125         ntR2324          
 CLMA_14_184/RSCO                  td                    0.147      13.272 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.272         ntR2323          
 CLMA_14_192/RSCO                  td                    0.147      13.419 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.419         ntR2322          
 CLMA_14_196/RSCO                  td                    0.147      13.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.566         ntR2321          
 CLMA_14_200/RSCO                  td                    0.147      13.713 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.713         ntR2320          
 CLMA_14_204/RSCO                  td                    0.147      13.860 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.860         ntR2319          
 CLMA_14_208/RSCO                  td                    0.147      14.007 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.007         ntR2318          
 CLMA_14_212/RSCO                  td                    0.147      14.154 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.154         ntR2317          
 CLMA_14_216/RSCO                  td                    0.147      14.301 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.301         ntR2316          
 CLMA_14_220/RSCO                  td                    0.147      14.448 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.448         ntR2315          
 CLMA_14_224/RSCO                  td                    0.147      14.595 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.595         ntR2314          
 CLMA_14_228/RSCO                  td                    0.147      14.742 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.742         ntR2313          
 CLMA_14_232/RSCO                  td                    0.147      14.889 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.889         ntR2312          
 CLMA_14_236/RSCO                  td                    0.147      15.036 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.036         ntR2311          
 CLMA_14_240/RSCO                  td                    0.147      15.183 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.183         ntR2310          
 CLMA_14_244/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.183         Logic Levels: 17 
                                                                                   Logic: 2.788ns(65.926%), Route: 1.441ns(34.074%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      20.386         ntclkbufg_0      
 CLMA_166_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      20.386         ntclkbufg_1      
 CLMA_14_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 20.550                          
 Data arrival time                                                  14.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.609                          
=======
 Data required time                                                 20.568                          
 Data arrival time                                                  15.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.385                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[3]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_150_200/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_150_200/Q1                   tco                   0.291      11.245 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=922)      1.344      12.589         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RSCO                 td                    0.147      12.736 f       u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.736         ntR678           
 CLMA_166_140/RSCO                 td                    0.147      12.883 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.883         ntR677           
 CLMA_166_144/RSCO                 td                    0.147      13.030 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[118]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.030         ntR676           
 CLMA_166_148/RSCO                 td                    0.147      13.177 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.177         ntR675           
 CLMA_166_152/RSCO                 td                    0.147      13.324 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[349]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.324         ntR674           
 CLMA_166_156/RSCO                 td                    0.147      13.471 f       u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.471         ntR673           
 CLMA_166_160/RSCO                 td                    0.147      13.618 f       u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.618         ntR672           
 CLMA_166_164/RSCO                 td                    0.147      13.765 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[476]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.765         ntR671           
 CLMA_166_168/RSCO                 td                    0.147      13.912 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.912         ntR670           
 CLMA_166_172/RSCO                 td                    0.147      14.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[462]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.059         ntR669           
 CLMA_166_176/RSCO                 td                    0.147      14.206 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.206         ntR668           
 CLMA_166_180/RSCO                 td                    0.147      14.353 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[439]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.353         ntR667           
 CLMA_166_184/RSCO                 td                    0.147      14.500 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[437]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.500         ntR666           
 CLMA_166_192/RSCO                 td                    0.147      14.647 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.647         ntR665           
 CLMA_166_196/RSCO                 td                    0.147      14.794 f       u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.794         ntR664           
 CLMA_166_200/RSCO                 td                    0.147      14.941 f       u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.941         ntR663           
 CLMA_166_204/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.941         Logic Levels: 16 
                                                                                   Logic: 2.643ns(66.290%), Route: 1.344ns(33.710%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      1.441      12.684         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_172/RSCO                  td                    0.147      12.831 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.831         ntR2326          
 CLMA_14_176/RSCO                  td                    0.147      12.978 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.978         ntR2325          
 CLMA_14_180/RSCO                  td                    0.147      13.125 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.125         ntR2324          
 CLMA_14_184/RSCO                  td                    0.147      13.272 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.272         ntR2323          
 CLMA_14_192/RSCO                  td                    0.147      13.419 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.419         ntR2322          
 CLMA_14_196/RSCO                  td                    0.147      13.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.566         ntR2321          
 CLMA_14_200/RSCO                  td                    0.147      13.713 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.713         ntR2320          
 CLMA_14_204/RSCO                  td                    0.147      13.860 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.860         ntR2319          
 CLMA_14_208/RSCO                  td                    0.147      14.007 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.007         ntR2318          
 CLMA_14_212/RSCO                  td                    0.147      14.154 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.154         ntR2317          
 CLMA_14_216/RSCO                  td                    0.147      14.301 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.301         ntR2316          
 CLMA_14_220/RSCO                  td                    0.147      14.448 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.448         ntR2315          
 CLMA_14_224/RSCO                  td                    0.147      14.595 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.595         ntR2314          
 CLMA_14_228/RSCO                  td                    0.147      14.742 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.742         ntR2313          
 CLMA_14_232/RSCO                  td                    0.147      14.889 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.889         ntR2312          
 CLMA_14_236/RSCO                  td                    0.147      15.036 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.036         ntR2311          
 CLMA_14_240/RSCO                  td                    0.147      15.183 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.183         ntR2310          
 CLMA_14_244/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.183         Logic Levels: 17 
                                                                                   Logic: 2.788ns(65.926%), Route: 1.441ns(34.074%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      20.386         ntclkbufg_0      
 CLMA_166_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      20.386         ntclkbufg_1      
 CLMA_14_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 20.550                          
 Data arrival time                                                  14.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.609                          
=======
 Data required time                                                 20.568                          
 Data arrival time                                                  15.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.385                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_150_200/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_150_200/Q1                   tco                   0.291      11.245 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=922)      1.344      12.589         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RSCO                 td                    0.147      12.736 f       u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.736         ntR678           
 CLMA_166_140/RSCO                 td                    0.147      12.883 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.883         ntR677           
 CLMA_166_144/RSCO                 td                    0.147      13.030 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[118]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.030         ntR676           
 CLMA_166_148/RSCO                 td                    0.147      13.177 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.177         ntR675           
 CLMA_166_152/RSCO                 td                    0.147      13.324 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[349]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.324         ntR674           
 CLMA_166_156/RSCO                 td                    0.147      13.471 f       u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.471         ntR673           
 CLMA_166_160/RSCO                 td                    0.147      13.618 f       u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.618         ntR672           
 CLMA_166_164/RSCO                 td                    0.147      13.765 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[476]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.765         ntR671           
 CLMA_166_168/RSCO                 td                    0.147      13.912 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.912         ntR670           
 CLMA_166_172/RSCO                 td                    0.147      14.059 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[462]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.059         ntR669           
 CLMA_166_176/RSCO                 td                    0.147      14.206 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.206         ntR668           
 CLMA_166_180/RSCO                 td                    0.147      14.353 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[439]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.353         ntR667           
 CLMA_166_184/RSCO                 td                    0.147      14.500 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[437]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.500         ntR666           
 CLMA_166_192/RSCO                 td                    0.147      14.647 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.647         ntR665           
 CLMA_166_196/RSCO                 td                    0.147      14.794 f       u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.794         ntR664           
 CLMA_166_200/RSCO                 td                    0.147      14.941 f       u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.941         ntR663           
 CLMA_166_204/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.941         Logic Levels: 16 
                                                                                   Logic: 2.643ns(66.290%), Route: 1.344ns(33.710%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      1.441      12.684         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_172/RSCO                  td                    0.147      12.831 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.831         ntR2326          
 CLMA_14_176/RSCO                  td                    0.147      12.978 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.978         ntR2325          
 CLMA_14_180/RSCO                  td                    0.147      13.125 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.125         ntR2324          
 CLMA_14_184/RSCO                  td                    0.147      13.272 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.272         ntR2323          
 CLMA_14_192/RSCO                  td                    0.147      13.419 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.419         ntR2322          
 CLMA_14_196/RSCO                  td                    0.147      13.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.566         ntR2321          
 CLMA_14_200/RSCO                  td                    0.147      13.713 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.713         ntR2320          
 CLMA_14_204/RSCO                  td                    0.147      13.860 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.860         ntR2319          
 CLMA_14_208/RSCO                  td                    0.147      14.007 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.007         ntR2318          
 CLMA_14_212/RSCO                  td                    0.147      14.154 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.154         ntR2317          
 CLMA_14_216/RSCO                  td                    0.147      14.301 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.301         ntR2316          
 CLMA_14_220/RSCO                  td                    0.147      14.448 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.448         ntR2315          
 CLMA_14_224/RSCO                  td                    0.147      14.595 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.595         ntR2314          
 CLMA_14_228/RSCO                  td                    0.147      14.742 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.742         ntR2313          
 CLMA_14_232/RSCO                  td                    0.147      14.889 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.889         ntR2312          
 CLMA_14_236/RSCO                  td                    0.147      15.036 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.036         ntR2311          
 CLMA_14_240/RSCO                  td                    0.147      15.183 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.183         ntR2310          
 CLMA_14_244/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.183         Logic Levels: 17 
                                                                                   Logic: 2.788ns(65.926%), Route: 1.441ns(34.074%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      20.386         ntclkbufg_0      
 CLMA_166_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      20.386         ntclkbufg_1      
 CLMA_14_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 20.550                          
 Data arrival time                                                  14.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.609                          
=======
 Data required time                                                 20.568                          
 Data arrival time                                                  15.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.385                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      10.386         ntclkbufg_0      
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_193/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1024)     0.362      10.970         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_192/RSCO                  td                    0.105      11.075 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[241]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.075         ntR1388          
 CLMA_62_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.075         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.460%), Route: 0.362ns(52.540%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      10.386         ntclkbufg_1      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=184)      0.470      11.078         nt_ddr_init_done 
 DRM_82_168/RSTB[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  11.078         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.081%), Route: 0.470ns(67.919%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 DRM_82_168/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 10.622                          
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
=======
 Data required time                                                 10.634                          
 Data arrival time                                                  11.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      10.386         ntclkbufg_0      
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_193/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1024)     0.362      10.970         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_192/RSCO                  td                    0.105      11.075 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[241]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.075         ntR1388          
 CLMA_62_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.075         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.460%), Route: 0.362ns(52.540%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      10.386         ntclkbufg_1      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=184)      0.494      11.102         nt_ddr_init_done 
 DRM_54_168/RSTB[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  11.102         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.006%), Route: 0.494ns(68.994%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 DRM_54_168/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.012      10.634                          

 Data required time                                                 10.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.634                          
 Data arrival time                                                  11.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.468                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[9]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_A2Q21/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.531      10.386         ntclkbufg_0      
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_193/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1024)     0.362      10.970         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_192/RSCO                  td                    0.105      11.075 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[241]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.075         ntR1388          
 CLMA_62_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.075         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.460%), Route: 0.362ns(52.540%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.531      10.386         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      0.394      11.002         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_50_200/RSCO                  td                    0.105      11.107 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.107         ntR2196          
 CLMA_50_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.107         Logic Levels: 1  
                                                                                   Logic: 0.327ns(45.354%), Route: 0.394ns(54.646%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMA_50_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_A2Q21/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
<<<<<<< HEAD
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
=======
 Data arrival time                                                  11.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N278            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.610      18.036         ntclkbufg_2      
 CLMS_174_37/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_174_37/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        1.331      19.685         cmos1_vsync_16bit
 CLMS_214_77/Y0                    td                    0.196      19.881 f       u_CORES/u_debug_core_0/TRIG0_ff[0][116]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=152)      2.995      22.876         cmos1_mix/median_filter_rst
 CLMS_214_277/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  22.876         Logic Levels: 1  
                                                                                   Logic: 0.514ns(10.620%), Route: 4.326ns(89.380%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N278            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.652      29.485         ntclkbufg_2      
 CLMS_214_277/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Recovery time                                          -0.617      29.111                          

 Data required time                                                 29.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.111                          
 Data arrival time                                                  22.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.235                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[6]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N278            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.610      18.036         ntclkbufg_2      
 CLMS_174_37/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_174_37/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        1.331      19.685         cmos1_vsync_16bit
 CLMS_214_77/Y0                    td                    0.196      19.881 f       u_CORES/u_debug_core_0/TRIG0_ff[0][116]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=152)      2.995      22.876         cmos1_mix/median_filter_rst
 CLMS_214_277/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  22.876         Logic Levels: 1  
                                                                                   Logic: 0.514ns(10.620%), Route: 4.326ns(89.380%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N278            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.652      29.485         ntclkbufg_2      
 CLMS_214_277/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Recovery time                                          -0.617      29.111                          

 Data required time                                                 29.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.111                          
 Data arrival time                                                  22.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.235                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.367      13.343 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.343         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.075      13.418 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.006      14.424         _N278            
 IOCKGATE_86_20/OUT                td                    0.348      14.772 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.772         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      14.772 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.654      16.426         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      16.426 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.610      18.036         ntclkbufg_2      
 CLMS_174_37/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_174_37/Q0                    tco                   0.318      18.354 r       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        1.331      19.685         cmos1_vsync_16bit
 CLMS_214_77/Y0                    td                    0.196      19.881 f       u_CORES/u_debug_core_0/TRIG0_ff[0][116]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=152)      2.995      22.876         cmos1_mix/median_filter_rst
 CLMS_214_277/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  22.876         Logic Levels: 1  
                                                                                   Logic: 0.514ns(10.620%), Route: 4.326ns(89.380%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N278            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.652      29.485         ntclkbufg_2      
 CLMS_214_277/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.493      29.978                          
 clock uncertainty                                      -0.250      29.728                          

 Recovery time                                          -0.617      29.111                          

 Data required time                                                 29.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.111                          
 Data arrival time                                                  22.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.235                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N278            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.531       5.564         ntclkbufg_2      
 CLMA_182_152/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_182_152/Q1                   tco                   0.224       5.788 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.626       6.414         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_178_128/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.414         Logic Levels: 0  
                                                                                   Logic: 0.224ns(26.353%), Route: 0.626ns(73.647%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N278            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.585       5.999         ntclkbufg_2      
 DRM_178_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.614                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N278            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.531       5.564         ntclkbufg_2      
 CLMA_182_152/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_182_152/Q1                   tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.954       6.747         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.747         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.358%), Route: 0.954ns(80.642%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N278            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.585       5.999         ntclkbufg_2      
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Removal time                                           -0.028       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                   6.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.957                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
<<<<<<< HEAD
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       3.250       9.536         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.536         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.114%), Route: 3.250ns(91.886%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N41             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.652      29.485         ntclkbufg_5      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.025                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       3.162       9.448         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_336/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.448         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.321%), Route: 3.162ns(91.679%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N41             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.652      29.485         ntclkbufg_5      
 DRM_26_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   9.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.113                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       2.667       8.953         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.953         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.716%), Route: 2.667ns(90.284%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N41             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531      29.364         ntclkbufg_5      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.250      29.495                          

 Recovery time                                          -0.055      29.440                          

 Data required time                                                 29.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.440                          
 Data arrival time                                                   8.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.487                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N41             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531       5.564         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.226       5.790 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.994       6.784         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.784         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.525%), Route: 0.994ns(81.475%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 DRM_82_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.012                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N41             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531       5.564         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.226       5.790 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       1.250       7.040         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.040         Logic Levels: 0  
                                                                                   Logic: 0.226ns(15.312%), Route: 1.250ns(84.688%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N41             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585       5.999         ntclkbufg_5      
 DRM_54_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   7.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.268                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.062
=======
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N278            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531       5.564         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.226       5.790 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       1.331       7.121         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_44/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.121         Logic Levels: 0  
                                                                                   Logic: 0.226ns(14.515%), Route: 1.331ns(85.485%)
=======
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.531       5.564         ntclkbufg_2      
 CLMA_182_152/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_182_152/Q1                   tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.080       6.873         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_178_232/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.873         Logic Levels: 0  
                                                                                   Logic: 0.229ns(17.494%), Route: 1.080ns(82.506%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N278            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.648       6.062         ntclkbufg_5      
 DRM_82_44/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.663                          
 clock uncertainty                                       0.200       5.863                          

 Removal time                                           -0.028       5.835                          

 Data required time                                                  5.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.835                          
 Data arrival time                                                   7.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.286                          
=======
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.585       5.999         ntclkbufg_2      
 DRM_178_232/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.101                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.312
  Launch Clock Delay      :  11.446
  Clock Pessimism Removal :  1.201
=======
Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[3]/opit_0_MUX4TO1Q/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.258
  Launch Clock Delay      :  12.058
  Clock Pessimism Removal :  1.721
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.287      11.733 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       3.330      15.063         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  15.063         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.935%), Route: 3.330ns(92.065%)
=======
 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.347      19.812         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.160 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.160         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.160 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.348         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.348 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.610      23.958         ntclkbufg_0      
 CLMS_98_41/CLK                                                            f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_98_41/Q3                     tco                   0.319      24.277 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.911      25.188         cmos2_vsync_16bit
 CLMS_114_73/Y0                    td                    0.294      25.482 f       u_CORES/u_debug_core_0/TRIG0_ff[0][197]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=160)      2.236      27.718         cmos2_mix/median_filter_rst
 CLMS_166_157/RS                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  27.718         Logic Levels: 1  
                                                                                   Logic: 0.613ns(16.303%), Route: 3.147ns(83.697%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.059      30.059         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.308 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.308         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.308 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.460         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.460 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.652      34.112         ntclkbufg_4      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.201      35.313                          
 clock uncertainty                                      -0.250      35.063                          

 Recovery time                                          -0.055      35.008                          

 Data required time                                                 35.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.008                          
 Data arrival time                                                  15.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.945                          
=======
                                   net (fanout=2)        5.126      30.126         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.375 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.375         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.375 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.527         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.527 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      34.058         ntclkbufg_0      
 CLMS_166_157/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.721      35.779                          
 clock uncertainty                                      -0.250      35.529                          

 Recovery time                                          -0.617      34.912                          

 Data required time                                                 34.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.912                          
 Data arrival time                                                  27.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.194                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.258
  Launch Clock Delay      :  12.058
  Clock Pessimism Removal :  1.721

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.347      19.812         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.160 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.160         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.160 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.348         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.348 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.610      23.958         ntclkbufg_0      
 CLMS_98_41/CLK                                                            f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_98_41/Q3                     tco                   0.319      24.277 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.911      25.188         cmos2_vsync_16bit
 CLMS_114_73/Y0                    td                    0.294      25.482 f       u_CORES/u_debug_core_0/TRIG0_ff[0][197]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=160)      2.236      27.718         cmos2_mix/median_filter_rst
 CLMS_166_157/RS                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  27.718         Logic Levels: 1  
                                                                                   Logic: 0.613ns(16.303%), Route: 3.147ns(83.697%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126      30.126         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.375 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.375         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.375 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.527         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.527 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      34.058         ntclkbufg_0      
 CLMS_166_157/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.721      35.779                          
 clock uncertainty                                      -0.250      35.529                          

 Recovery time                                          -0.617      34.912                          

 Data required time                                                 34.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.912                          
 Data arrival time                                                  27.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.194                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[6]/opit_0_MUX4TO1Q/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.312
  Launch Clock Delay      :  11.446
  Clock Pessimism Removal :  1.201
=======
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.258
  Launch Clock Delay      :  12.058
  Clock Pessimism Removal :  1.721
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.287      11.733 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       2.956      14.689         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.689         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.850%), Route: 2.956ns(91.150%)
=======
 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.367      13.338 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.338         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127      13.465 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.347      19.812         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      20.160 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      20.160         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      20.160 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.188      22.348         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      22.348 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.610      23.958         ntclkbufg_0      
 CLMS_98_41/CLK                                                            f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_98_41/Q3                     tco                   0.319      24.277 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.911      25.188         cmos2_vsync_16bit
 CLMS_114_73/Y0                    td                    0.294      25.482 f       u_CORES/u_debug_core_0/TRIG0_ff[0][197]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=160)      2.236      27.718         cmos2_mix/median_filter_rst
 CLMS_166_157/RS                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  27.718         Logic Levels: 1  
                                                                                   Logic: 0.613ns(16.303%), Route: 3.147ns(83.697%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.059      30.059         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.308 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.308         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.308 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.460         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.460 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.652      34.112         ntclkbufg_4      
 DRM_82_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.201      35.313                          
 clock uncertainty                                      -0.250      35.063                          

 Recovery time                                          -0.055      35.008                          

 Data required time                                                 35.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.008                          
 Data arrival time                                                  14.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.319                          
=======
                                   net (fanout=2)        5.126      30.126         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.375 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.375         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.375 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.527         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.527 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      34.058         ntclkbufg_0      
 CLMS_166_157/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.721      35.779                          
 clock uncertainty                                      -0.250      35.529                          

 Recovery time                                          -0.617      34.912                          

 Data required time                                                 34.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.912                          
 Data arrival time                                                  27.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.194                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.312
  Launch Clock Delay      :  11.446
  Clock Pessimism Removal :  1.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.287      11.733 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       2.777      14.510         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_292/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.510         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.367%), Route: 2.777ns(90.633%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.059      30.059         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.308 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.308         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.308 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.460         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      32.460 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.652      34.112         ntclkbufg_4      
 DRM_26_292/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.201      35.313                          
 clock uncertainty                                      -0.250      35.063                          

 Recovery time                                          -0.055      35.008                          

 Data required time                                                 35.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.008                          
 Data arrival time                                                  14.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.498                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.446
  Launch Clock Delay      :  10.191
  Clock Pessimism Removal :  -1.201
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][477]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.516
  Launch Clock Delay      :  10.258
  Clock Pessimism Removal :  -1.222
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.059       6.259         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.508 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.508         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.508 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.660         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.660 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531      10.191         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.226      10.417 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.726      11.143         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.143         Logic Levels: 0  
                                                                                   Logic: 0.226ns(23.739%), Route: 0.726ns(76.261%)
=======
                                   net (fanout=2)        5.126       6.326         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.575 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.575         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.575 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.727         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.727 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      10.258         ntclkbufg_0      
 CLMA_250_113/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_250_113/Y2                   tco                   0.284      10.542 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=2835)     0.215      10.757         u_CORES/u_debug_core_0/resetn
 CLMA_254_112/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][477]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.757         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.914%), Route: 0.215ns(43.086%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.201      10.245                          
 clock uncertainty                                       0.200      10.445                          

 Removal time                                           -0.028      10.417                          

 Data required time                                                 10.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.417                          
 Data arrival time                                                  11.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.446
  Launch Clock Delay      :  10.191
  Clock Pessimism Removal :  -1.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.059       6.259         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.508 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.508         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.508 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.660         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.660 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531      10.191         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.226      10.417 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.825      11.242         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.242         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.503%), Route: 0.825ns(78.497%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 DRM_82_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.219      10.227                          
 clock uncertainty                                       0.200      10.427                          

 Removal time                                           -0.028      10.399                          

 Data required time                                                 10.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.399                          
 Data arrival time                                                  11.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
=======
                                   net (fanout=2)        5.941       7.392         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.740 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.740         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.740 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.931         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.931 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.585      11.516         ntclkbufg_0      
 CLMA_254_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.222      10.294                          
 clock uncertainty                                       0.200      10.494                          

 Removal time                                           -0.220      10.274                          

 Data required time                                                 10.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.274                          
 Data arrival time                                                  10.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][477]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  11.446
  Launch Clock Delay      :  10.191
  Clock Pessimism Removal :  -1.219
=======
  Capture Clock Delay     :  11.516
  Launch Clock Delay      :  10.258
  Clock Pessimism Removal :  -1.222
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.059       6.259         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.508 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.508         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.508 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.660         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.660 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.531      10.191         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.226      10.417 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       1.182      11.599         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.599         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.051%), Route: 1.182ns(83.949%)
=======
                                   net (fanout=2)        5.126       6.326         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.575 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.575         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.575 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.727         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.727 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      10.258         ntclkbufg_0      
 CLMA_250_113/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_250_113/Y2                   tco                   0.284      10.542 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=2835)     0.215      10.757         u_CORES/u_debug_core_0/resetn
 CLMA_254_112/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][477]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.757         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.914%), Route: 0.215ns(43.086%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.871       7.322         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.670 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.670         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.670 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.861         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.861 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.585      11.446         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.219      10.227                          
 clock uncertainty                                       0.200      10.427                          

 Removal time                                           -0.028      10.399                          

 Data required time                                                 10.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.399                          
 Data arrival time                                                  11.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.200                          
=======
                                   net (fanout=2)        5.941       7.392         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.740 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.740         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.740 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.931         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.931 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.585      11.516         ntclkbufg_0      
 CLMA_254_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.222      10.294                          
 clock uncertainty                                       0.200      10.494                          

 Removal time                                           -0.220      10.274                          

 Data required time                                                 10.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.274                          
 Data arrival time                                                  10.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][477]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.516
  Launch Clock Delay      :  10.258
  Clock Pessimism Removal :  -1.222
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.529       7.779         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_336/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.779         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.256%), Route: 2.529ns(89.744%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.652      17.558         ntclkbufg_3      
 DRM_234_336/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   7.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.877                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.424       7.674         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_356/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.674         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.652%), Route: 2.424ns(89.348%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.652      17.558         ntclkbufg_3      
 DRM_234_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   7.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.982                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.252       7.502         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_108/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.502         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.373%), Route: 2.252ns(88.627%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531      17.437         ntclkbufg_3      
 DRM_234_108/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.727                          
 clock uncertainty                                      -0.150      17.577                          

 Recovery time                                          -0.042      17.535                          

 Data required time                                                 17.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.535                          
 Data arrival time                                                   7.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.033                          
=======
 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.126       6.326         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.575 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.575         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.575 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.727         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       8.727 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.531      10.258         ntclkbufg_0      
 CLMA_250_113/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_250_113/Y2                   tco                   0.284      10.542 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=2835)     0.215      10.757         u_CORES/u_debug_core_0/resetn
 CLMA_254_112/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[2][477]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.757         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.914%), Route: 0.215ns(43.086%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.941       7.392         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.740 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.740         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.740 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.931         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       9.931 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         1.585      11.516         ntclkbufg_0      
 CLMA_254_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.222      10.294                          
 clock uncertainty                                       0.200      10.494                          

 Removal time                                           -0.220      10.274                          

 Data required time                                                 10.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.274                          
 Data arrival time                                                  10.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
<<<<<<< HEAD
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290
=======
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.289       5.373 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.387       7.760         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_336/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.760         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.800%), Route: 2.387ns(89.200%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652      17.558         ntclkbufg_5      
 DRM_234_336/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.096      17.602                          

 Data required time                                                 17.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.602                          
 Data arrival time                                                   7.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.842                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.287       5.371 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.459       7.830         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.830         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.452%), Route: 2.459ns(89.548%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652      17.558         ntclkbufg_5      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.310      17.868                          
 clock uncertainty                                      -0.150      17.718                          

 Recovery time                                          -0.042      17.676                          

 Data required time                                                 17.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.676                          
 Data arrival time                                                   7.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.846                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.289       5.373 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.370       7.743         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_316/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.743         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.869%), Route: 2.370ns(89.131%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      15.906 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652      17.558         ntclkbufg_5      
 DRM_234_316/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.096      17.602                          

 Data required time                                                 17.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.602                          
 Data arrival time                                                   7.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.859                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531       4.617         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.663       5.504         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_232/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.504         Logic Levels: 0  
                                                                                   Logic: 0.224ns(25.254%), Route: 0.663ns(74.746%)
=======
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652       4.738         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.222       4.960 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.508       5.468         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_252/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.468         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.411%), Route: 0.508ns(69.589%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 DRM_178_232/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.821                          
=======
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 DRM_82_252/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                            0.012       4.786                          

 Data required time                                                  4.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.786                          
 Data arrival time                                                   5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.682                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531       4.617         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.801       5.642         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_212/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.642         Logic Levels: 0  
                                                                                   Logic: 0.224ns(21.854%), Route: 0.801ns(78.146%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652       4.738         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.222       4.960 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.004       5.964         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_292/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.964         Logic Levels: 0  
                                                                                   Logic: 0.222ns(18.108%), Route: 1.004ns(81.892%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.585       4.961         ntclkbufg_3      
 DRM_178_212/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.959                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 DRM_82_292/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                            0.012       4.786                          

 Data required time                                                  4.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.786                          
 Data arrival time                                                   5.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.178                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290
=======
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.758       1.927         _N43             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.531       4.617         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.939       5.780         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_252/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.780         Logic Levels: 0  
                                                                                   Logic: 0.224ns(19.261%), Route: 0.939ns(80.739%)
=======
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.652       4.738         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.226       4.964 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.023       5.987         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_316/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.987         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.094%), Route: 1.023ns(81.906%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.787       2.191         _N43             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.708       5.084         ntclkbufg_3      
 DRM_178_252/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Removal time                                            0.012       4.806                          

 Data required time                                                  4.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.806                          
 Data arrival time                                                   5.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.974                          
=======
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.708       5.084         ntclkbufg_5      
 DRM_82_316/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                           -0.044       4.730                          

 Data required time                                                  4.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.730                          
 Data arrival time                                                   5.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.257                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMA_262_72/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_262_72/Q2                    tco                   0.290       5.245 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.400       5.645         rstn_1ms[11]     
 CLMS_262_69/Y0                    td                    0.320       5.965 r       N152_10/gateop_perm/Z
                                   net (fanout=2)        0.261       6.226         _N72627          
 CLMS_262_69/Y3                    td                    0.465       6.691 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.566       7.257         ms72xx_ctl/N0_rnmt
 CLMS_262_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.257         Logic Levels: 2  
                                                                                   Logic: 1.075ns(46.699%), Route: 1.227ns(53.301%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMS_314_45/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_314_45/Q2                    tco                   0.290       5.245 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.266       5.511         rstn_1ms[11]     
 CLMA_314_40/Y1                    td                    0.468       5.979 r       N152_10/gateop_perm/Z
                                   net (fanout=2)        0.255       6.234         _N86381          
 CLMA_314_40/Y0                    td                    0.341       6.575 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.519       7.094         ms72xx_ctl/N0_rnmt
 CLMA_314_40/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.094         Logic Levels: 2  
                                                                                   Logic: 1.099ns(51.379%), Route: 1.040ns(48.621%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_2      
 CLMS_262_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
=======
 USCM_84_109/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_4      
 CLMA_314_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Recovery time                                          -0.617     104.159                          

 Data required time                                                104.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.159                          
<<<<<<< HEAD
 Data arrival time                                                   7.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.902                          
=======
 Data arrival time                                                   7.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.065                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N280            
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_2      
 CLMA_262_76/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMA_262_76/Q0                    tco                   0.222       4.835 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=3)        0.347       5.182         rstn_1ms[13]     
 CLMS_262_69/Y3                    td                    0.194       5.376 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.479       5.855         ms72xx_ctl/N0_rnmt
 CLMS_262_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.855         Logic Levels: 1  
                                                                                   Logic: 0.416ns(33.494%), Route: 0.826ns(66.506%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_4      
 CLMS_314_41/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMS_314_41/Q3                    tco                   0.221       4.834 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.085       4.919         rstn_1ms[8]      
 CLMA_314_40/Y2                    td                    0.232       5.151 f       N152_11/gateop_perm/Z
                                   net (fanout=2)        0.085       5.236         _N86382          
 CLMA_314_40/Y0                    td                    0.155       5.391 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.434       5.825         ms72xx_ctl/N0_rnmt
 CLMA_314_40/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.825         Logic Levels: 2  
                                                                                   Logic: 0.608ns(50.165%), Route: 0.604ns(49.835%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N280            
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_2      
 CLMS_262_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_4      
 CLMA_314_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                           -0.220       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
<<<<<<< HEAD
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.433                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.402       9.126         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.126         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.740%), Route: 2.402ns(89.260%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N40             
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.805                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.932       8.656         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.656         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.012%), Route: 1.932ns(86.988%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N40             
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 DRM_54_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   8.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.275                          
=======
 Data arrival time                                                   5.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.403                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448
=======
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.290       6.725 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.544       8.269         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.269         Logic Levels: 0  
                                                                                   Logic: 0.290ns(15.812%), Route: 1.544ns(84.188%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.287       6.722 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.699       8.421         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.421         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.451%), Route: 1.699ns(85.549%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N277            
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_6      
<<<<<<< HEAD
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Recovery time                                          -0.075      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   8.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.539                          
=======
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.055      12.810                          

 Data required time                                                 12.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.810                          
 Data arrival time                                                   8.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.389                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.287       6.722 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.639       8.361         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.361         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.901%), Route: 1.639ns(85.099%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N277            
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_6      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Recovery time                                          -0.055      12.828                          

 Data required time                                                 12.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.828                          
 Data arrival time                                                   8.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.467                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.965
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.287       6.722 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.567       8.289         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_68/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.289         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.480%), Route: 1.567ns(84.520%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N277            
 USCM_84_111/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.545      12.699         ntclkbufg_6      
 DRM_26_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.129                          
 clock uncertainty                                      -0.250      12.879                          

 Recovery time                                          -0.055      12.824                          

 Data required time                                                 12.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.824                          
 Data arrival time                                                   8.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.535                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.490       6.665         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.665         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.373%), Route: 0.490ns(68.627%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.368       6.541         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_148/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.541         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.627%), Route: 0.368ns(62.373%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 DRM_54_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
<<<<<<< HEAD
 Data arrival time                                                   6.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.478                          
=======
 Data arrival time                                                   6.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.713       6.888         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.888         Logic Levels: 0  
                                                                                   Logic: 0.224ns(23.906%), Route: 0.713ns(76.094%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.483       6.656         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.656         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.489%), Route: 0.483ns(68.511%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 DRM_82_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 DRM_82_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
<<<<<<< HEAD
 Data arrival time                                                   6.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
=======
 Data arrival time                                                   6.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.797       6.972         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_192/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.972         Logic Levels: 0  
                                                                                   Logic: 0.224ns(21.939%), Route: 0.797ns(78.061%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.617       6.790         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_168/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.790         Logic Levels: 0  
                                                                                   Logic: 0.222ns(26.460%), Route: 0.617ns(73.540%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
<<<<<<< HEAD
 DRM_54_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
<<<<<<< HEAD
 Data arrival time                                                   6.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.785                          
=======
 Data arrival time                                                   6.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMS_118_217/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_118_217/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.641      12.882         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_42_248/Y0                    td                    0.196      13.078 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.864      14.942         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.081 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.081         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.984 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.080         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.080         Logic Levels: 3  
                                                                                   Logic: 4.525ns(55.685%), Route: 3.601ns(44.315%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMA_150_240/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_150_240/Q2                   tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.735      12.978         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMS_46_217/Y2                    td                    0.494      13.472 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.934      15.406         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.545 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.545         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.448 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.544         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.544         Logic Levels: 3  
                                                                                   Logic: 4.825ns(56.170%), Route: 3.765ns(43.830%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.585      10.954         ntclkbufg_0      
 CLMA_126_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_126_184/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      2.746      13.987         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      14.126 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.126         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.979 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      18.066         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  18.066         Logic Levels: 2  
                                                                                   Logic: 4.279ns(60.166%), Route: 2.833ns(39.834%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.585      10.954         ntclkbufg_1      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=184)      2.356      13.597         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.736 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.736         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.589 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      17.676         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  17.676         Logic Levels: 2  
                                                                                   Logic: 4.279ns(63.657%), Route: 2.443ns(36.343%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.708      11.077         ntclkbufg_0      
 CLMS_62_333/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_62_333/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.899      12.263         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      12.402 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.402         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      16.255 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      16.352         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  16.352         Logic Levels: 2  
                                                                                   Logic: 4.279ns(81.118%), Route: 0.996ns(18.882%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.708      11.077         ntclkbufg_1      
 CLMA_66_268/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_268/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.653      13.017         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      13.156 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.156         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      17.009 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      17.106         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  17.106         Logic Levels: 2  
                                                                                   Logic: 4.279ns(70.974%), Route: 1.750ns(29.026%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 9.380       10.000          0.620           High Pulse Width  CLMS_158_93/CLK         key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_158_93/CLK         key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_158_93/CLK         key_ctl_gamma/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
=======
 9.380       10.000          0.620           High Pulse Width  CLMS_290_117/CLK        key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_290_117/CLK        key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_290_113/CLK        key_ctl_gamma/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 3.100       5.000           1.900           High Pulse Width  CLMS_62_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_62_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
=======
 3.100       5.000           1.900           Low Pulse Width   CLMS_22_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_22_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_22_133/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.330       5.950           0.620           High Pulse Width  CLMS_150_21/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_150_21/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_150_21/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
=======
 5.330       5.950           0.620           Low Pulse Width   CLMS_254_49/CLK         cmos1_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_254_49/CLK         cmos1_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_254_49/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.330       5.950           0.620           High Pulse Width  CLMS_74_17/CLK          cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_74_17/CLK          cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_78_17/CLK          cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
=======
 5.330       5.950           0.620           High Pulse Width  CLMS_222_109/CLK        cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_222_109/CLK        cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_222_109/CLK        cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.002      11.900          0.898           High Pulse Width  DRM_178_44/CLKA[0]      cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_178_44/CLKA[0]      cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_178_44/CLKB[0]      cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
=======
 10.000      11.900          1.900           High Pulse Width  CLMS_274_177/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_274_177/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_274_177/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.002      11.900          0.898           Low Pulse Width   DRM_142_24/CLKA[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_142_24/CLKA[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_142_24/CLKB[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
=======
 10.000      11.900          1.900           High Pulse Width  CLMS_122_165/CLK        cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           Low Pulse Width   CLMS_122_165/CLK        cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.000      11.900          1.900           High Pulse Width  CLMS_122_165/CLK        cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.102      50.000          0.898           High Pulse Width  DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
=======
 49.102      50.000          0.898           High Pulse Width  DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 19.380      20.000          0.620           High Pulse Width  CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 19.380      20.000          0.620           Low Pulse Width   CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_226_40/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
=======
 19.580      20.000          0.420           High Pulse Width  CLMA_282_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_282_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_282_24/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 2.469       3.367           0.898           High Pulse Width  DRM_26_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_26_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_82_108/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 2.469       3.367           0.898           Low Pulse Width   DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_54_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 498.100     500.000         1.900           High Pulse Width  CLMS_242_137/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_242_137/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_242_141/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
=======
 498.100     500.000         1.900           Low Pulse Width   CLMS_298_321/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_298_321/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_298_321/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 24.102      25.000          0.898           High Pulse Width  DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
=======
 24.102      25.000          0.898           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.580      50.000          0.420           High Pulse Width  CLMA_194_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_194_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_194_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
=======
 49.580      50.000          0.420           High Pulse Width  CLMA_210_25/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_210_25/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_210_25/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.847         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_94_200/Y3                    td                    0.358       4.205 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.491       4.696         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
 CLMA_94_176/Y2                    td                    0.162       4.858 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.392       5.250         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
 CLMA_98_196/Y3                    td                    0.358       5.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.279       5.887         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_90_193/Y2                    td                    0.381       6.268 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.312       6.580         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_176/CECO                  td                    0.132       6.712 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.712         ntR1864          
 CLMA_94_180/CECI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.712         Logic Levels: 5  
                                                                                   Logic: 1.614ns(48.251%), Route: 1.731ns(51.749%)
=======
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.156       4.746         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.162       4.908 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.006       5.914         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_197/Y1                    td                    0.244       6.158 f       _N18521_inv/gateop_perm/Z
                                   net (fanout=8)        0.342       6.500         _N18521          
                                   td                    0.365       6.865 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.865         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12632
 CLMA_70_200/COUT                  td                    0.044       6.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.909         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12634
                                   td                    0.044       6.953 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.953         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12636
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.953         Logic Levels: 3  
                                                                                   Logic: 1.082ns(30.173%), Route: 2.504ns(69.827%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_94_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.576      22.722                          

 Data required time                                                 22.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.722                          
 Data arrival time                                                   6.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.010                          
=======
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.217                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.847         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_94_200/Y3                    td                    0.358       4.205 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.491       4.696         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
 CLMA_94_176/Y2                    td                    0.162       4.858 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.392       5.250         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
 CLMA_98_196/Y3                    td                    0.358       5.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.279       5.887         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_90_193/Y2                    td                    0.381       6.268 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.312       6.580         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_176/CECO                  td                    0.132       6.712 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.712         ntR1864          
 CLMA_94_180/CECI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.712         Logic Levels: 5  
                                                                                   Logic: 1.614ns(48.251%), Route: 1.731ns(51.749%)
=======
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.156       4.746         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.162       4.908 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.006       5.914         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_197/Y1                    td                    0.244       6.158 f       _N18521_inv/gateop_perm/Z
                                   net (fanout=8)        0.342       6.500         _N18521          
                                   td                    0.365       6.865 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.865         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12632
 CLMA_70_200/COUT                  td                    0.044       6.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.909         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12634
 CLMA_70_204/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.909         Logic Levels: 3  
                                                                                   Logic: 1.038ns(29.305%), Route: 2.504ns(70.695%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_94_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.576      22.722                          

 Data required time                                                 22.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.722                          
 Data arrival time                                                   6.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.010                          
=======
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   6.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.257                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_98_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.257       3.847         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_94_200/Y3                    td                    0.358       4.205 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.491       4.696         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74451
 CLMA_94_176/Y2                    td                    0.162       4.858 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.392       5.250         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N74454
 CLMA_98_196/Y3                    td                    0.358       5.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.279       5.887         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_90_193/Y2                    td                    0.381       6.268 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=14)       0.312       6.580         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_176/CECO                  td                    0.132       6.712 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.712         ntR1864          
 CLMA_94_180/CECI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.712         Logic Levels: 5  
                                                                                   Logic: 1.614ns(48.251%), Route: 1.731ns(51.749%)
=======
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.156       4.746         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.162       4.908 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.006       5.914         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_197/Y1                    td                    0.244       6.158 f       _N18521_inv/gateop_perm/Z
                                   net (fanout=8)        0.342       6.500         _N18521          
                                   td                    0.353       6.853 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.853         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N12632
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.853         Logic Levels: 2  
                                                                                   Logic: 0.982ns(28.170%), Route: 2.504ns(71.830%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_94_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.576      22.722                          

 Data required time                                                 22.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.722                          
 Data arrival time                                                   6.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.010                          
=======
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.317                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_184/Q2                    tco                   0.180       3.345 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.063       3.408         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMS_78_185/A4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_78_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.758
  Clock Pessimism Removal :  -0.341
=======
Startpoint  : key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.084
  Launch Clock Delay      :  1.584
  Clock Pessimism Removal :  -0.156
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=52)       1.883       2.758         nt_sys_clk       
 CLMA_170_40/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_170_40/Q3                    tco                   0.178       2.936 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       2.997         power_on_delay_inst/cnt2 [0]
 CLMA_170_40/D4                                                            f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
=======
                                   net (fanout=52)       0.709       1.584         nt_sys_clk       
 CLMA_310_136/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK

 CLMA_310_136/Q0                   tco                   0.179       1.763 f       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       1.822         key_ctl_saturation/u_btn_deb/cnt[0] [9]
                                   td                    0.190       2.012 r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.012         key_ctl_saturation/u_btn_deb/_N14440
 CLMA_310_136/COUT                 td                    0.037       2.049 r       key_ctl_saturation/u_btn_deb/cnt[0][12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.049         key_ctl_saturation/u_btn_deb/_N14442
 CLMA_310_140/CIN                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.049         Logic Levels: 1  
                                                                                   Logic: 0.406ns(87.312%), Route: 0.059ns(12.688%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=52)       2.068       3.099         nt_sys_clk       
 CLMA_170_40/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.341       2.758                          
 clock uncertainty                                       0.000       2.758                          

 Hold time                                              -0.028       2.730                          

 Data required time                                                  2.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.730                          
 Data arrival time                                                   2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
=======
                                   net (fanout=52)       1.053       2.084         nt_sys_clk       
 CLMA_310_140/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.156       1.928                          
 clock uncertainty                                       0.000       1.928                          

 Hold time                                              -0.070       1.858                          

 Data required time                                                  1.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.858                          
 Data arrival time                                                   2.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
<<<<<<< HEAD
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q3                    tco                   0.178       3.343 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.404         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0]
 CLMA_66_196/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/wr_cnt[21]/opit_0_AQ_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_229/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.532       7.489         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3]
 CLMA_150_228/Y0                   td                    0.380       7.869 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=9)        1.047       8.916         axi_rvalid       
 CLMA_222_252/Y0                   td                    0.380       9.296 f       fram_buf/rd_buf/rd_cell3/ddr_rdata_en_1d/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.189      10.485         fram_buf/read_en3
 CLMA_150_200/Y1                   td                    0.162      10.647 r       fram_buf/rd_buf/rd_cell3/N103/gateop_perm/Z
                                   net (fanout=4)        0.576      11.223         fram_buf/rd_buf/rd_cell3/N103
 CLMA_110_176/CECO                 td                    0.141      11.364 r       fram_buf/rd_buf/rd_cell3/wr_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.364         ntR1699          
 CLMA_110_180/CECO                 td                    0.141      11.505 r       fram_buf/rd_buf/rd_cell3/wr_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.505         ntR1698          
 CLMA_110_184/CECO                 td                    0.141      11.646 r       fram_buf/rd_buf/rd_cell3/wr_cnt[16]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.646         ntR1697          
 CLMA_110_192/CECO                 td                    0.141      11.787 r       fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000      11.787         ntR1696          
 CLMA_110_196/CECI                                                         r       fram_buf/rd_buf/rd_cell3/wr_cnt[21]/opit_0_AQ_perm/CE

 Data arrival time                                                  11.787         Logic Levels: 7  
                                                                                   Logic: 1.707ns(33.795%), Route: 3.344ns(66.205%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N43             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895      16.387         ntclkbufg_0      
 CLMA_110_196/CLK                                                          r       fram_buf/rd_buf/rd_cell3/wr_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.563      15.804                          

 Data required time                                                 15.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.804                          
 Data arrival time                                                  11.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/wr_cnt[18]/opit_0_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_229/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.532       7.489         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3]
 CLMA_150_228/Y0                   td                    0.380       7.869 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=9)        1.047       8.916         axi_rvalid       
 CLMA_222_252/Y0                   td                    0.380       9.296 f       fram_buf/rd_buf/rd_cell3/ddr_rdata_en_1d/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.189      10.485         fram_buf/read_en3
 CLMA_150_200/Y1                   td                    0.162      10.647 r       fram_buf/rd_buf/rd_cell3/N103/gateop_perm/Z
                                   net (fanout=4)        0.576      11.223         fram_buf/rd_buf/rd_cell3/N103
 CLMA_110_176/CECO                 td                    0.141      11.364 r       fram_buf/rd_buf/rd_cell3/wr_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.364         ntR1699          
 CLMA_110_180/CECO                 td                    0.141      11.505 r       fram_buf/rd_buf/rd_cell3/wr_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.505         ntR1698          
 CLMA_110_184/CECO                 td                    0.141      11.646 r       fram_buf/rd_buf/rd_cell3/wr_cnt[16]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.646         ntR1697          
 CLMA_110_192/CECI                                                         r       fram_buf/rd_buf/rd_cell3/wr_cnt[18]/opit_0_A2Q21/CE

 Data arrival time                                                  11.646         Logic Levels: 6  
                                                                                   Logic: 1.566ns(31.894%), Route: 3.344ns(68.106%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N43             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895      16.387         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       fram_buf/rd_buf/rd_cell3/wr_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.563      15.804                          

 Data required time                                                 15.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.804                          
 Data arrival time                                                  11.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N43             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_229/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.532       7.489         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r [3]
 CLMA_150_228/Y0                   td                    0.380       7.869 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=9)        1.047       8.916         axi_rvalid       
 CLMA_222_252/Y0                   td                    0.380       9.296 f       fram_buf/rd_buf/rd_cell3/ddr_rdata_en_1d/opit_0_L5Q_perm/Z
                                   net (fanout=12)       1.189      10.485         fram_buf/read_en3
 CLMA_150_200/Y1                   td                    0.162      10.647 r       fram_buf/rd_buf/rd_cell3/N103/gateop_perm/Z
                                   net (fanout=4)        0.576      11.223         fram_buf/rd_buf/rd_cell3/N103
 CLMA_110_176/CECO                 td                    0.141      11.364 r       fram_buf/rd_buf/rd_cell3/wr_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.364         ntR1699          
 CLMA_110_180/CECO                 td                    0.141      11.505 r       fram_buf/rd_buf/rd_cell3/wr_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.505         ntR1698          
 CLMA_110_184/CECO                 td                    0.141      11.646 r       fram_buf/rd_buf/rd_cell3/wr_cnt[16]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.646         ntR1697          
 CLMA_110_192/CECI                                                         r       fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CE

 Data arrival time                                                  11.646         Logic Levels: 6  
                                                                                   Logic: 1.566ns(31.894%), Route: 3.344ns(68.106%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N43             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895      16.387         ntclkbufg_0      
 CLMA_110_192/CLK                                                          r       fram_buf/rd_buf/rd_cell3/wr_cnt[20]/opit_0_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.563      15.804                          

 Data required time                                                 15.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.804                          
 Data arrival time                                                  11.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.158                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/rd_pulse_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/line_flag/opit_0_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
=======
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895       6.387         ntclkbufg_0      
 CLMA_110_156/CLK                                                          r       fram_buf/wr_buf/wr_cell3/rd_pulse_2d/opit_0/CLK

 CLMA_110_156/Q1                   tco                   0.180       6.567 f       fram_buf/wr_buf/wr_cell3/rd_pulse_2d/opit_0/Q
                                   net (fanout=4)        0.061       6.628         fram_buf/wr_buf/wr_cell3/rd_pulse_2d
 CLMA_110_156/D1                                                           f       fram_buf/wr_buf/wr_cell3/line_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.628         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
=======
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_62_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_62_176/Q3                    tco                   0.178       3.343 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.401         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0]
 CLMA_62_176/AD                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   3.401         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_62_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                               0.040       3.206                          

 Data required time                                                  3.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.206                          
 Data arrival time                                                   3.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK
Endpoint    : key_ctl_saturation/u_btn_deb/cnt[0][16]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.084
  Launch Clock Delay      :  1.584
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=52)       0.709       1.584         nt_sys_clk       
 CLMA_310_136/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/CLK

 CLMA_310_136/Q0                   tco                   0.179       1.763 f       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       1.822         key_ctl_saturation/u_btn_deb/cnt[0] [9]
                                   td                    0.190       2.012 r       key_ctl_saturation/u_btn_deb/cnt[0][10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.012         key_ctl_saturation/u_btn_deb/_N14440
 CLMA_310_136/COUT                 td                    0.037       2.049 r       key_ctl_saturation/u_btn_deb/cnt[0][12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.049         key_ctl_saturation/u_btn_deb/_N14442
                                   td                    0.039       2.088 f       key_ctl_saturation/u_btn_deb/cnt[0][14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.088         key_ctl_saturation/u_btn_deb/_N14444
                                                                           f       key_ctl_saturation/u_btn_deb/cnt[0][16]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.088         Logic Levels: 1  
                                                                                   Logic: 0.445ns(88.294%), Route: 0.059ns(11.706%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=52)       1.053       2.084         nt_sys_clk       
 CLMA_310_140/CLK                                                          r       key_ctl_saturation/u_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.156       1.928                          
 clock uncertainty                                       0.000       1.928                          

 Hold time                                              -0.059       1.869                          

 Data required time                                                  1.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.869                          
 Data arrival time                                                   2.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMA_110_156/CLK                                                          r       fram_buf/wr_buf/wr_cell3/line_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                              -0.087       6.501                          

 Data required time                                                  6.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.501                          
 Data arrival time                                                   6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMA_30_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_216/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       7.359         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_233/Y1                    td                    0.151       7.510 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.262       7.772         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.140 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.140         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_232/Y3                    td                    0.387       8.527 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.268       8.795         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_42_241/Y1                    td                    0.151       8.946 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.267       9.213         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_236/COUT                  td                    0.391       9.604 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.604         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N12642
 CLMA_46_240/Y0                    td                    0.206       9.810 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.288      10.098         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_42_228/Y0                    td                    0.264      10.362 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.499      10.861         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22577
 CLMA_50_244/Y3                    td                    0.151      11.012 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[7]/gateop_perm/Z
                                   net (fanout=1)        0.496      11.508         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22654
 CLMS_50_245/C2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.508         Logic Levels: 7  
                                                                                   Logic: 2.289ns(47.967%), Route: 2.483ns(52.033%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895      16.387         ntclkbufg_1      
 CLMS_50_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.305      16.062                          

 Data required time                                                 16.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.062                          
 Data arrival time                                                  11.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.554                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][209]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][209]/opit_0_inv_L5Q_perm/L1
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMA_30_96/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_30_96/Q0                     tco                   0.221       6.957 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.390       7.347         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [3]
 CLMA_22_108/Y6CD                  td                    0.347       7.694 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[1]_muxf6/F
                                   net (fanout=3)        0.260       7.954         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_18_108/Y0                    td                    0.220       8.174 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=1)        0.073       8.247         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_18_108/Y2                    td                    0.379       8.626 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.283       8.909         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.368       9.277 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.277         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_18_120/Y3                    td                    0.434       9.711 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.240       9.951         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_14_116/Y1                    td                    0.162      10.113 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.078      10.191         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N23427
 CLMS_14_117/Y3                    td                    0.243      10.434 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.156      10.590         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N83940_2
 CLMS_14_117/Y1                    td                    0.359      10.949 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.156      11.105         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N13678
 CLMA_14_116/Y0                    td                    0.150      11.255 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.354      11.609         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17675
 CLMA_18_124/C4                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.609         Logic Levels: 8  
                                                                                   Logic: 2.883ns(59.163%), Route: 1.990ns(40.837%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895      16.387         ntclkbufg_1      
 CLMA_18_124/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.078      16.289                          

 Data required time                                                 16.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.289                          
 Data arrival time                                                  11.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.680                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMA_30_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_216/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       7.359         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_233/Y1                    td                    0.151       7.510 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.262       7.772         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.140 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.140         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_232/Y3                    td                    0.387       8.527 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.268       8.795         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_42_241/Y1                    td                    0.151       8.946 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.267       9.213         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_236/COUT                  td                    0.391       9.604 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.604         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N12642
 CLMA_46_240/Y0                    td                    0.206       9.810 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.290      10.100         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_46_228/Y2                    td                    0.227      10.327 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.561      10.888         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22646
 CLMS_62_249/Y0                    td                    0.264      11.152 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/gateop/F
                                   net (fanout=1)        0.388      11.540         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22764
 CLMA_50_248/CD                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.540         Logic Levels: 7  
                                                                                   Logic: 2.365ns(49.230%), Route: 2.439ns(50.770%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895      16.387         ntclkbufg_1      
 CLMA_50_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.146      16.221                          

 Data required time                                                 16.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.221                          
 Data arrival time                                                  11.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895       6.387         ntclkbufg_0      
 CLMS_146_97/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][209]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_97/Q2                    tco                   0.183       6.570 r       u_CORES/u_debug_core_0/data_pipe[1][209]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.194       6.764         u_CORES/u_debug_core_0/data_pipe[1] [209]
 CLMS_150_97/A1                                                            r       u_CORES/u_debug_core_0/data_pipe[2][209]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.764         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.541%), Route: 0.194ns(51.459%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895       6.387         ntclkbufg_1      
 CLMA_46_172/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_172/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.162       6.728         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_169/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                   6.728         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.493%), Route: 0.162ns(47.507%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMS_150_97/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][209]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMS_42_169/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  6.513                          
 Data arrival time                                                   6.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
=======
 Data required time                                                  6.899                          
 Data arrival time                                                   6.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/L1
=======
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895       6.387         ntclkbufg_0      
 CLMS_170_201/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_201/Q3                   tco                   0.182       6.569 r       u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.196       6.765         u_CORES/u_debug_core_0/data_pipe[2] [50]
 CLMS_166_205/A1                                                           r       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.765         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895       6.387         ntclkbufg_1      
 CLMA_46_172/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_172/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.162       6.728         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_169/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0

 Data arrival time                                                   6.728         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.493%), Route: 0.162ns(47.507%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMS_166_205/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMS_42_169/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  6.513                          
 Data arrival time                                                   6.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
=======
 Data required time                                                  6.899                          
 Data arrival time                                                   6.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895       6.387         ntclkbufg_1      
 CLMA_34_136/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_136/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.167       6.733         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_38_133/M0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WADM0

 Data arrival time                                                   6.733         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.734%), Route: 0.167ns(48.266%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMS_38_133/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.733                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.166                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N41             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_150_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_150_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.281       3.877         cmos1_href_d0    
 CLMS_150_21/Y2                    td                    0.264       4.141 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.385       4.526         cmos1_8_16bit/N11
 CLMS_162_13/CE                                                            f       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   4.526         Logic Levels: 1  
                                                                                   Logic: 0.485ns(42.137%), Route: 0.666ns(57.863%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N41             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMS_162_13/CLK                                                           r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   4.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.993                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
=======
Endpoint    : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_150_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_150_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.281       3.877         cmos1_href_d0    
 CLMS_150_21/Y2                    td                    0.264       4.141 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.265       4.406         cmos1_8_16bit/N11
 CLMA_158_16/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   4.406         Logic Levels: 1  
                                                                                   Logic: 0.485ns(47.042%), Route: 0.546ns(52.958%)
=======
 CLMA_250_29/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_29/Y2                    tco                   0.283       3.658 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.390       4.048         cmos1_href_d0    
 CLMA_262_36/Y2                    td                    0.150       4.198 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.309       4.507         cmos1_8_16bit/N11
 CLMA_254_44/CE                                                            f       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   4.507         Logic Levels: 1  
                                                                                   Logic: 0.433ns(38.251%), Route: 0.699ns(61.749%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N278            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
=======
 CLMA_254_44/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
<<<<<<< HEAD
 Data arrival time                                                   4.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.124                          
=======
 Data arrival time                                                   4.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.023                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_150_8/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_150_8/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.281       3.877         cmos1_href_d0    
 CLMS_150_21/Y2                    td                    0.264       4.141 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.265       4.406         cmos1_8_16bit/N11
 CLMA_158_16/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   4.406         Logic Levels: 1  
                                                                                   Logic: 0.485ns(47.042%), Route: 0.546ns(52.958%)
=======
 CLMA_250_29/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_29/Y2                    tco                   0.283       3.658 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.390       4.048         cmos1_href_d0    
 CLMA_262_36/Y2                    td                    0.150       4.198 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.309       4.507         cmos1_8_16bit/N11
 CLMA_254_44/CE                                                            f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   4.507         Logic Levels: 1  
                                                                                   Logic: 0.433ns(38.251%), Route: 0.699ns(61.749%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N278            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
=======
 CLMA_254_44/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
<<<<<<< HEAD
 Data arrival time                                                   4.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.124                          
=======
 Data arrival time                                                   4.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.023                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_d_d0[3]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.173
=======
Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_250_29/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_250_29/Y2                    tco                   0.283       3.658 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.390       4.048         cmos1_href_d0    
 CLMA_262_36/Y2                    td                    0.150       4.198 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.309       4.507         cmos1_8_16bit/N11
 CLMA_254_44/CE                                                            f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   4.507         Logic Levels: 1  
                                                                                   Logic: 0.433ns(38.251%), Route: 0.699ns(61.749%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N278            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_254_44/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.023                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_162_12/CLK                                                           r       cmos1_d_d0[3]/opit_0/CLK

 CLMA_162_12/Q3                    tco                   0.182       3.354 r       cmos1_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.155       3.509         cmos1_d_d0[3]    
 CLMA_158_16/M3                                                            r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/D

 Data arrival time                                                   3.509         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.006%), Route: 0.155ns(45.994%)
=======
 CLMA_262_48/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_262_48/Q1                    tco                   0.180       3.352 f       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.130       3.482         cmos1_8_16bit/pdata_i_reg [0]
 CLMS_262_49/CD                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   3.482         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.173       3.202                          
 clock uncertainty                                       0.200       3.402                          

 Hold time                                              -0.011       3.391                          

 Data required time                                                  3.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.391                          
 Data arrival time                                                   3.509                          
=======
 CLMS_262_49/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                               0.040       3.427                          

 Data required time                                                  3.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.427                          
 Data arrival time                                                   3.482                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.055                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_d_d0[2]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D
=======
Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_i_r1/opit_0/D
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_162_12/CLK                                                           r       cmos1_d_d0[2]/opit_0/CLK

 CLMA_162_12/Q2                    tco                   0.183       3.355 r       cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.155       3.510         cmos1_d_d0[2]    
 CLMA_158_16/M1                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D

 Data arrival time                                                   3.510         Logic Levels: 0  
                                                                                   Logic: 0.183ns(54.142%), Route: 0.155ns(45.858%)
=======
 CLMS_254_49/CLK                                                           r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMS_254_49/Q3                    tco                   0.178       3.350 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.131       3.481         cmos1_8_16bit/de_i_r
 CLMS_254_49/CD                                                            f       cmos1_8_16bit/de_i_r1/opit_0/D

 Data arrival time                                                   3.481         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.173       3.202                          
 clock uncertainty                                       0.200       3.402                          

 Hold time                                              -0.011       3.391                          

 Data required time                                                  3.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.391                          
 Data arrival time                                                   3.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
=======
 CLMS_254_49/CLK                                                           r       cmos1_8_16bit/de_i_r1/opit_0/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                               0.040       3.413                          

 Data required time                                                  3.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.413                          
 Data arrival time                                                   3.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.068                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/D
=======
Startpoint  : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
<<<<<<< HEAD
 CLMS_158_13/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMS_158_13/Q1                    tco                   0.184       3.356 r       cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.495         cmos1_8_16bit/pdata_i_reg [0]
 CLMA_158_16/M0                                                            r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   3.495         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
=======
 CLMA_254_32/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_254_32/Q3                    tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.136       3.490         cmos1_8_16bit/pdata_i_reg [7]
 CLMA_250_33/M3                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N278            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
<<<<<<< HEAD
 CLMA_158_16/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.870         ntclkbufg_8      
 CLMA_166_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_166_8/Q0                     tco                   0.221       4.091 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.419       4.510         cmos2_href_d0    
 CLMA_182_17/Y3                    td                    0.151       4.661 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=10)       1.134       5.795         cmos2_8_16bit/N11
 CLMS_78_13/CECO                   td                    0.132       5.927 f       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       5.927         ntR1586          
 CLMS_78_17/CECI                                                           f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.927         Logic Levels: 2  
                                                                                   Logic: 0.504ns(24.502%), Route: 1.553ns(75.498%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      14.519         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.519 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.929      15.448         ntclkbufg_8      
 CLMS_78_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.326      15.774                          
 clock uncertainty                                      -0.250      15.524                          

 Setup time                                             -0.576      14.948                          

 Data required time                                                 14.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.948                          
 Data arrival time                                                   5.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.021                          
=======
 CLMA_250_33/CLK                                                           r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.326
=======
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.337
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.870         ntclkbufg_8      
<<<<<<< HEAD
 CLMA_166_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_166_8/Q0                     tco                   0.221       4.091 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.419       4.510         cmos2_href_d0    
 CLMA_182_17/Y3                    td                    0.151       4.661 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=10)       1.134       5.795         cmos2_8_16bit/N11
 CLMS_78_13/CECO                   td                    0.132       5.927 f       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       5.927         ntR1586          
 CLMS_78_17/CECI                                                           f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.927         Logic Levels: 2  
                                                                                   Logic: 0.504ns(24.502%), Route: 1.553ns(75.498%)
=======
 CLMA_222_104/CLK                                                          r       cmos2_href_d0/opit_0/CLK

 CLMA_222_104/Q1                   tco                   0.223       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.255       4.348         cmos2_href_d0    
 CLMA_222_108/Y3                   td                    0.243       4.591 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.359       4.950         cmos2_8_16bit/N11
 CLMA_218_120/CE                                                           f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   4.950         Logic Levels: 1  
                                                                                   Logic: 0.466ns(43.148%), Route: 0.614ns(56.852%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      14.519         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.519 r       clkbufg_11/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=41)       0.929      15.448         ntclkbufg_8      
 CLMS_78_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.326      15.774                          
 clock uncertainty                                      -0.250      15.524                          

 Setup time                                             -0.576      14.948                          

 Data required time                                                 14.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.948                          
 Data arrival time                                                   5.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.021                          
=======
                                   net (fanout=41)       0.895      15.414         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.751                          
 clock uncertainty                                      -0.250      15.501                          

 Setup time                                             -0.476      15.025                          

 Data required time                                                 15.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.025                          
 Data arrival time                                                   4.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.075                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.326
=======
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.337
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.870         ntclkbufg_8      
<<<<<<< HEAD
 CLMA_166_8/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_166_8/Q0                     tco                   0.221       4.091 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.419       4.510         cmos2_href_d0    
 CLMA_182_17/Y3                    td                    0.151       4.661 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=10)       1.134       5.795         cmos2_8_16bit/N11
 CLMS_78_13/CECO                   td                    0.132       5.927 f       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CEOUT
                                   net (fanout=6)        0.000       5.927         ntR1586          
 CLMS_78_17/CECI                                                           f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   5.927         Logic Levels: 2  
                                                                                   Logic: 0.504ns(24.502%), Route: 1.553ns(75.498%)
=======
 CLMA_222_104/CLK                                                          r       cmos2_href_d0/opit_0/CLK

 CLMA_222_104/Q1                   tco                   0.223       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.255       4.348         cmos2_href_d0    
 CLMA_222_108/Y3                   td                    0.243       4.591 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.359       4.950         cmos2_8_16bit/N11
 CLMA_218_120/CE                                                           f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   4.950         Logic Levels: 1  
                                                                                   Logic: 0.466ns(43.148%), Route: 0.614ns(56.852%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      14.519         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.519 r       clkbufg_11/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=41)       0.929      15.448         ntclkbufg_8      
 CLMS_78_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.326      15.774                          
 clock uncertainty                                      -0.250      15.524                          

 Setup time                                             -0.576      14.948                          

 Data required time                                                 14.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.948                          
 Data arrival time                                                   5.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.021                          
=======
                                   net (fanout=41)       0.895      15.414         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.751                          
 clock uncertainty                                      -0.250      15.501                          

 Setup time                                             -0.476      15.025                          

 Data required time                                                 15.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.025                          
 Data arrival time                                                   4.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.075                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[11]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.870
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.341
=======
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.337
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
<<<<<<< HEAD
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.514         ntclkbufg_8      
 CLMA_94_16/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK

 CLMA_94_16/Q0                     tco                   0.182       3.696 r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.284       3.980         cmos2_8_16bit/pdata_i_reg [3]
 CLMS_94_17/M2                                                             r       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/D

 Data arrival time                                                   3.980         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.056%), Route: 0.284ns(60.944%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
=======
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.870         ntclkbufg_8      
<<<<<<< HEAD
 CLMS_94_17/CLK                                                            r       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.011       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                   3.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
=======
 CLMA_222_104/CLK                                                          r       cmos2_href_d0/opit_0/CLK

 CLMA_222_104/Q1                   tco                   0.223       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.255       4.348         cmos2_href_d0    
 CLMA_222_108/Y3                   td                    0.243       4.591 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.359       4.950         cmos2_8_16bit/N11
 CLMA_218_120/CE                                                           f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CE

 Data arrival time                                                   4.950         Logic Levels: 1  
                                                                                   Logic: 0.466ns(43.148%), Route: 0.614ns(56.852%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      14.519         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.519 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.414         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.751                          
 clock uncertainty                                      -0.250      15.501                          

 Setup time                                             -0.476      15.025                          

 Data required time                                                 15.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.025                          
 Data arrival time                                                   4.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.075                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.900
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.514         ntclkbufg_8      
 CLMA_90_16/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_90_16/Y2                     tco                   0.236       3.750 r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.314       4.064         cmos2_8_16bit/pdata_i_reg [7]
 CLMS_78_13/CD                                                             r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   4.064         Logic Levels: 0  
                                                                                   Logic: 0.236ns(42.909%), Route: 0.314ns(57.091%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.955       3.900         ntclkbufg_8      
 CLMS_78_13/CLK                                                            r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.337       3.563                          
 clock uncertainty                                       0.200       3.763                          

 Hold time                                               0.034       3.797                          

 Data required time                                                  3.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.797                          
 Data arrival time                                                   4.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.900
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.514         ntclkbufg_8      
 CLMA_90_12/CLK                                                            r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_90_12/Y0                     tco                   0.236       3.750 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.316       4.066         cmos2_d_d0[7]    
 CLMS_78_13/AD                                                             r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   4.066         Logic Levels: 0  
                                                                                   Logic: 0.236ns(42.754%), Route: 0.316ns(57.246%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.955       3.900         ntclkbufg_8      
 CLMS_78_13/CLK                                                            r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.337       3.563                          
 clock uncertainty                                       0.200       3.763                          

 Hold time                                               0.034       3.797                          

 Data required time                                                  3.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.797                          
 Data arrival time                                                   4.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[5]/opit_0_inv_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 DRM_178_4/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_4/QA0[2]                  tco                   1.815       5.515 f       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[2]
                                   net (fanout=2)        0.839       6.354         cmos1_mix/gamma_data_square [5]
 CLMA_154_52/B2                                                            f       cmos1_mix/u_saturation/saturation_data_raw[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.354         Logic Levels: 0  
                                                                                   Logic: 1.815ns(68.387%), Route: 0.839ns(31.613%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.784      12.760 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.760         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.798 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.549      13.347         _N41             
 IOCKGATE_86_20/OUT                td                    0.200      13.547 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.547         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.547 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.925      14.472         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.472 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.918      15.390         ntclkbufg_5      
 CLMA_154_52/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203      15.593                          
 clock uncertainty                                      -0.250      15.343                          

 Setup time                                             -0.265      15.078                          

 Data required time                                                 15.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.078                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.724                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.213

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 DRM_178_4/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_4/QA0[7]                  tco                   1.815       5.515 f       cmos1_mix/u_gamma/u_G_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[7]
                                   net (fanout=2)        0.831       6.346         cmos1_mix/gamma_data_square [10]
 CLMA_162_56/A4                                                            f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.346         Logic Levels: 0  
                                                                                   Logic: 1.815ns(68.594%), Route: 0.831ns(31.406%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.784      12.760 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.760         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.798 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.549      13.347         _N41             
 IOCKGATE_86_20/OUT                td                    0.200      13.547 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.547         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.547 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.925      14.472         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.472 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.918      15.390         ntclkbufg_5      
 CLMA_162_56/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.213      15.603                          
 clock uncertainty                                      -0.250      15.353                          

 Setup time                                             -0.058      15.295                          

 Data required time                                                 15.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.295                          
 Data arrival time                                                   6.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.949                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_gamma/u_B_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : cmos1_mix/u_saturation/saturation_data_raw[1]/opit_0_inv_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 DRM_178_24/CLKB[0]                                                        r       cmos1_mix/u_gamma/u_B_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_24/QA0[4]                 tco                   1.815       5.515 f       cmos1_mix/u_gamma/u_B_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[4]
                                   net (fanout=2)        0.721       6.236         cmos1_mix/gamma_data_square [1]
 CLMA_154_53/D1                                                            f       cmos1_mix/u_saturation/saturation_data_raw[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 1.815ns(71.569%), Route: 0.721ns(28.431%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.784      12.760 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.760         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.798 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.549      13.347         _N41             
 IOCKGATE_86_20/OUT                td                    0.200      13.547 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.547         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.547 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.925      14.472         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.472 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.918      15.390         ntclkbufg_5      
 CLMA_154_53/CLK                                                           f       cmos1_mix/u_saturation/saturation_data_raw[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203      15.593                          
 clock uncertainty                                      -0.250      15.343                          

 Setup time                                             -0.149      15.194                          

 Data required time                                                 15.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.194                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.958                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos1_mix/x_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256
=======
Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.870
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.341
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N41             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       3.429         ntclkbufg_5      
 CLMA_202_72/CLK                                                           r       cmos1_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_72/Q0                    tco                   0.179       3.608 f       cmos1_mix/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.667         cmos1_mix/x_cnt [0]
 CLMS_202_73/A0                                                            f       cmos1_mix/x_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.667         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 CLMS_202_73/CLK                                                           r       cmos1_mix/x_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.078       3.566                          

 Data required time                                                  3.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.566                          
 Data arrival time                                                   3.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
=======
 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.514         ntclkbufg_8      
 CLMS_218_121/CLK                                                          r       cmos2_d_d0[3]/opit_0/CLK

 CLMS_218_121/Q0                   tco                   0.182       3.696 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.064       3.760         cmos2_d_d0[3]    
 CLMA_218_120/M0                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/D

 Data arrival time                                                   3.760         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.870         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                              -0.011       3.718                          

 Data required time                                                  3.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.718                          
 Data arrival time                                                   3.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.870
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.514         ntclkbufg_8      
 CLMS_218_121/CLK                                                          r       cmos2_d_d0[4]/opit_0/CLK

 CLMS_218_121/Q1                   tco                   0.180       3.694 f       cmos2_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.133       3.827         cmos2_d_d0[4]    
 CLMA_218_120/AD                                                           f       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/D

 Data arrival time                                                   3.827         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.508%), Route: 0.133ns(42.492%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.870         ntclkbufg_8      
 CLMA_218_120/CLK                                                          r       cmos2_8_16bit/pdata_out1[4]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.529                          
 clock uncertainty                                       0.200       3.729                          

 Hold time                                               0.040       3.769                          

 Data required time                                                  3.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.769                          
 Data arrival time                                                   3.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.058                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.870
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.355

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.514         ntclkbufg_8      
 CLMA_222_108/CLK                                                          r       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_222_108/Q0                   tco                   0.179       3.693 f       cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.752         cmos2_8_16bit/cnt [0]
 CLMA_222_108/B4                                                           f       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.752         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.917       2.945         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.945 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.870         ntclkbufg_8      
 CLMA_222_108/CLK                                                          r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.355       3.515                          
 clock uncertainty                                       0.200       3.715                          

 Hold time                                              -0.029       3.686                          

 Data required time                                                  3.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.686                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.066                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N278            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.950      15.670         ntclkbufg_2      
 CLMA_250_225/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_250_225/Q0                   tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=31)       0.409      16.300         cmos1_mix/saturation_de
 CLMA_270_224/Y1                   td                    0.244      16.544 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.209      17.753         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_254_268/COUT                 td                    0.391      18.144 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.144         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N7988
 CLMA_254_272/Y1                   td                    0.383      18.527 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.187      18.714         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [6]
 CLMA_254_280/Y1                   td                    0.360      19.074 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[6]/gateop_perm/Z
                                   net (fanout=1)        0.355      19.429         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [6]
 CLMA_250_272/COUT                 td                    0.250      19.679 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.679         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_250_276/Y0                   td                    0.123      19.802 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.241      20.043         _N273            
 CLMA_254_280/A4                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  20.043         Logic Levels: 6  
                                                                                   Logic: 1.972ns(45.095%), Route: 2.401ns(54.905%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N278            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.005      27.339         ntclkbufg_2      
 CLMA_254_280/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Setup time                                             -0.093      27.282                          

 Data required time                                                 27.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.282                          
 Data arrival time                                                  20.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.239                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/x_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/L0
=======
Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/I12
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N278            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.950      15.670         ntclkbufg_2      
 CLMA_250_225/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_250_225/Q0                   tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=31)       0.409      16.300         cmos1_mix/saturation_de
 CLMA_270_224/Y1                   td                    0.244      16.544 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       1.209      17.753         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_254_268/COUT                 td                    0.391      18.144 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.144         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N7988
                                   td                    0.044      18.188 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.188         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N7990
 CLMA_254_272/COUT                 td                    0.044      18.232 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.232         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N7992
 CLMA_254_276/Y1                   td                    0.383      18.615 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.187      18.802         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [10]
 CLMA_254_284/Y1                   td                    0.360      19.162 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[10]/gateop_perm/Z
                                   net (fanout=2)        0.355      19.517         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [10]
 CLMA_250_276/B2                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/I12

 Data arrival time                                                  19.517         Logic Levels: 5  
                                                                                   Logic: 1.687ns(43.852%), Route: 2.160ns(56.148%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N278            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.005      27.339         ntclkbufg_2      
 CLMA_250_276/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Setup time                                             -0.286      27.089                          

 Data required time                                                 27.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.089                          
 Data arrival time                                                  19.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.572                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_26_1/ram32x1dp/WE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N278            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.950      15.670         ntclkbufg_2      
 CLMA_250_225/CLK                                                          f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_250_225/Q0                   tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=31)       0.409      16.300         cmos1_mix/saturation_de
 CLMA_270_224/Y1                   td                    0.244      16.544 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N3_1/gateop_perm/Z
                                   net (fanout=25)       0.844      17.388         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en1
 CLMA_262_276/Y0                   td                    0.378      17.766 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/N1/gateop_perm/Z
                                   net (fanout=32)       0.403      18.169         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_en_real
 CLMA_254_288/Y2                   td                    0.379      18.548 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_26_0_we_2/gateop_perm/Z
                                   net (fanout=16)       0.856      19.404         cmos1_mix/u_up_median_filter/_N14985
 CLMS_242_241/RS                                                           f       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_26_1/ram32x1dp/WE

 Data arrival time                                                  19.404         Logic Levels: 3  
                                                                                   Logic: 1.222ns(32.726%), Route: 2.512ns(67.274%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N278            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.895      27.229         ntclkbufg_2      
 CLMS_242_241/CLK                                                          r       cmos1_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_26_1/ram32x1dp/WCLK
 clock pessimism                                         0.298      27.527                          
 clock uncertainty                                      -0.250      27.277                          

 Setup time                                             -0.292      26.985                          

 Data required time                                                 26.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.985                          
 Data arrival time                                                  19.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.581                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_1/ram32x1dp/WADM4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.559       1.408         _N41             
=======
                                   net (fanout=2)        0.559       1.408         _N278            
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       3.429         ntclkbufg_5      
 CLMS_146_129/CLK                                                          r       fram_buf/wr_buf/wr_cell1/x_cnt[10]/opit_0_A2Q21/CLK

 CLMS_146_129/Q0                   tco                   0.179       3.608 f       fram_buf/wr_buf/wr_cell1/x_cnt[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.061       3.669         fram_buf/wr_buf/wr_cell1/x_cnt [9]
 CLMA_146_128/A0                                                           f       fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.669         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
=======
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.895       3.429         ntclkbufg_2      
 CLMA_290_172/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_290_172/Q3                   tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.163       3.770         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_290_177/CE                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_1/ram32x1dp/WADM4

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.199%), Route: 0.163ns(47.801%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.569       1.564         _N41             
=======
                                   net (fanout=2)        0.569       1.564         _N278            
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 CLMA_146_128/CLK                                                          r       fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.078       3.566                          

 Data required time                                                  3.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.566                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
=======
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.925       3.700         ntclkbufg_2      
 CLMS_290_177/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_1/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/pdata_o[12]/opit_0/CLK
Endpoint    : cmos1_mix/u_gamma/u_R_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[6]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252
=======
Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_2/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.559       1.408         _N41             
=======
                                   net (fanout=2)        0.559       1.408         _N278            
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       3.429         ntclkbufg_5      
 CLMA_138_17/CLK                                                           r       cmos1_8_16bit/pdata_o[12]/opit_0/CLK

 CLMA_138_17/Q1                    tco                   0.184       3.613 r       cmos1_8_16bit/pdata_o[12]/opit_0/Q
                                   net (fanout=9)        0.204       3.817         pdata_1[12]      
 DRM_142_4/ADB0[6]                                                         r       cmos1_mix/u_gamma/u_R_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[6]

 Data arrival time                                                   3.817         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.423%), Route: 0.204ns(52.577%)
=======
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.895       3.429         ntclkbufg_2      
 CLMA_290_172/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_290_172/Q3                   tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.163       3.770         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_290_177/CE                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_2/ram32x1dp/WADM4

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.199%), Route: 0.163ns(47.801%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.569       1.564         _N41             
=======
                                   net (fanout=2)        0.569       1.564         _N278            
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 DRM_142_4/CLKB[0]                                                         r       cmos1_mix/u_gamma/u_R_square/U_ipml_rom_rom_square/U_ipml_spram_rom_square/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                               0.061       3.709                          

 Data required time                                                  3.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.709                          
 Data arrival time                                                   3.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
=======
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.925       3.700         ntclkbufg_2      
 CLMS_290_177/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_14_2/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.311
  Launch Clock Delay      :  7.236
  Clock Pessimism Removal :  -0.072
=======
Startpoint  : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WADM4
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 DRM_142_24/CLKB[1]                                                        r       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_24/QA1[3]                 tco                   1.815       9.051 f       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[3]
                                   net (fanout=1)        0.841       9.892         cmos2_mix/gamma_data_sqrt [0]
 CLMA_90_56/C4                                                             f       cmos2_mix/u_saturation/saturation_data_raw[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.892         Logic Levels: 0  
                                                                                   Logic: 1.815ns(68.336%), Route: 0.841ns(31.664%)
=======
 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N278            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.895       3.429         ntclkbufg_2      
 CLMA_290_172/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_290_172/Q3                   tco                   0.178       3.607 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=514)      0.163       3.770         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_290_169/CE                                                           f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WADM4

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.199%), Route: 0.163ns(47.801%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N278            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.925       3.700         ntclkbufg_2      
 CLMS_290_169/CLK                                                          r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_17_1/ram32x1dp/WCLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                               0.293       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                   3.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  8.016
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
<<<<<<< HEAD
 IOBD_37_0/DIN                     td                    0.784      12.755 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.755         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.821 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.003      16.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      17.024 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.024         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.024 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      18.293         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.293 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.918      19.211         ntclkbufg_4      
 CLMA_90_56/CLK                                                            f       cmos2_mix/u_saturation/saturation_data_raw[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.072      19.139                          
 clock uncertainty                                      -0.250      18.889                          

 Setup time                                             -0.057      18.832                          

 Data required time                                                 18.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.832                          
 Data arrival time                                                   9.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.940                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.311
  Launch Clock Delay      :  7.236
  Clock Pessimism Removal :  -0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 DRM_142_24/CLKB[1]                                                        r       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_24/QA1[6]                 tco                   1.815       9.051 f       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[6]
                                   net (fanout=1)        0.827       9.878         cmos2_mix/gamma_data_sqrt [3]
 CLMA_90_56/A4                                                             f       cmos2_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.878         Logic Levels: 0  
                                                                                   Logic: 1.815ns(68.698%), Route: 0.827ns(31.302%)
=======
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.420      17.406         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.674 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.674         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.674 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.966         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.966 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.950      19.916         ntclkbufg_0      
 CLMA_138_129/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_138_129/Q0                   tco                   0.221      20.137 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=71)       0.915      21.052         cmos2_mix/saturation_de
 CLMA_90_105/Y3                    td                    0.151      21.203 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=26)       0.690      21.893         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
                                   td                    0.368      22.261 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.261         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10235
 CLMA_70_76/COUT                   td                    0.044      22.305 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.305         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10237
                                   td                    0.044      22.349 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.349         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10239
 CLMA_70_80/Y2                     td                    0.202      22.551 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.265      22.816         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [7]
 CLMA_66_80/Y2                     td                    0.264      23.080 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.402      23.482         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [7]
 CLMS_70_77/COUT                   td                    0.391      23.873 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.873         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMS_70_81/Y0                     td                    0.123      23.996 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.358      24.354         _N248            
 CLMA_78_84/A4                                                             r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.354         Logic Levels: 6  
                                                                                   Logic: 1.808ns(40.739%), Route: 2.630ns(59.261%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.375      28.047         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.247 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.247         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.247 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.530         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.530 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.934      30.464         ntclkbufg_0      
 CLMA_78_84/CLK                                                            r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.336      31.800                          
 clock uncertainty                                      -0.250      31.550                          

 Setup time                                             -0.093      31.457                          

 Data required time                                                 31.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.457                          
 Data arrival time                                                  24.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.103                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.625
  Launch Clock Delay      :  8.016
  Clock Pessimism Removal :  1.348

 Location                          Delay Type             Incr        Path         Logical Resource 
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
<<<<<<< HEAD
 IOBD_37_0/DIN                     td                    0.784      12.755 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.755         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.821 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.003      16.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      17.024 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.024         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.024 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      18.293         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.293 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.918      19.211         ntclkbufg_4      
 CLMA_90_56/CLK                                                            f       cmos2_mix/u_saturation/saturation_data_raw[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.072      19.139                          
 clock uncertainty                                      -0.250      18.889                          

 Setup time                                             -0.058      18.831                          

 Data required time                                                 18.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.831                          
 Data arrival time                                                   9.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.953                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.311
  Launch Clock Delay      :  7.236
  Clock Pessimism Removal :  -0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 DRM_142_24/CLKB[1]                                                        r       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_24/QA1[7]                 tco                   1.815       9.051 f       cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[7]
                                   net (fanout=1)        0.738       9.789         cmos2_mix/gamma_data_sqrt [4]
 CLMA_90_56/B4                                                             f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.789         Logic Levels: 0  
                                                                                   Logic: 1.815ns(71.093%), Route: 0.738ns(28.907%)
=======
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.420      17.406         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.674 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.674         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.674 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.966         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.966 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.950      19.916         ntclkbufg_0      
 CLMA_138_129/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_138_129/Q0                   tco                   0.221      20.137 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=71)       0.915      21.052         cmos2_mix/saturation_de
 CLMA_90_105/Y3                    td                    0.151      21.203 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/N7/gateop_perm/Z
                                   net (fanout=26)       0.916      22.119         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/rd_en2
                                   td                    0.365      22.484 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.484         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N10228
 CLMA_110_136/Y3                   td                    0.387      22.871 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[8]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.284      23.155         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [8]
 CLMS_102_141/Y3                   td                    0.360      23.515 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[8]/gateop_perm/Z
                                   net (fanout=1)        0.376      23.891         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [8]
 CLMA_110_141/Y0                   td                    0.265      24.156 r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.151      24.307         _N276            
 CLMA_110_141/C4                                                           r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.307         Logic Levels: 4  
                                                                                   Logic: 1.749ns(39.831%), Route: 2.642ns(60.169%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.375      28.047         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.247 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.247         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.247 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.530         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.530 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895      30.425         ntclkbufg_0      
 CLMA_110_141/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.348      31.773                          
 clock uncertainty                                      -0.250      31.523                          

 Setup time                                             -0.094      31.429                          

 Data required time                                                 31.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.429                          
 Data arrival time                                                  24.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.122                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.625
  Launch Clock Delay      :  8.016
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
<<<<<<< HEAD
 IOBD_37_0/DIN                     td                    0.784      12.755 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.755         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.821 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.003      16.824         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      17.024 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.024         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.024 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      18.293         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.293 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.918      19.211         ntclkbufg_4      
 CLMA_90_56/CLK                                                            f       cmos2_mix/u_saturation/saturation_data_raw[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.072      19.139                          
 clock uncertainty                                      -0.250      18.889                          

 Setup time                                             -0.058      18.831                          

 Data required time                                                 18.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.831                          
 Data arrival time                                                   9.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.042                          
=======
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.420      17.406         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.674 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.674         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.674 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.966         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.966 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.950      19.916         ntclkbufg_0      
 CLMA_138_129/CLK                                                          f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/CLK

 CLMA_138_129/Q0                   tco                   0.221      20.137 f       cmos2_mix/u_saturation/saturation_de/opit_0_inv/Q
                                   net (fanout=71)       0.721      20.858         cmos2_mix/saturation_de
 CLMA_194_128/Y0                   td                    0.150      21.008 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3/gateop_perm/Z
                                   net (fanout=26)       0.699      21.707         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                   td                    0.368      22.075 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.075         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11748
 CLMA_182_156/COUT                 td                    0.044      22.119 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.119         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11750
                                   td                    0.044      22.163 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.163         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11752
 CLMA_182_160/Y2                   td                    0.202      22.365 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.290      22.655         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [7]
 CLMS_174_165/Y3                   td                    0.358      23.013 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.289      23.302         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [7]
 CLMA_182_161/COUT                 td                    0.391      23.693 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.693         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.co [6]
 CLMA_182_165/Y0                   td                    0.123      23.816 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.073      23.889         _N249            
 CLMA_182_165/C2                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                  23.889         Logic Levels: 6  
                                                                                   Logic: 1.901ns(47.848%), Route: 2.072ns(52.152%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.375      28.047         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.247 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.247         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.247 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.530         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.530 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895      30.425         ntclkbufg_0      
 CLMA_182_165/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.336      31.761                          
 clock uncertainty                                      -0.250      31.511                          

 Setup time                                             -0.301      31.210                          

 Data required time                                                 31.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.210                          
 Data arrival time                                                  23.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.321                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_mix/x_cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : cmos2_mix/u_gamma/gamma_de/opit_0_MUX4TO1Q/I1
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.236
  Launch Clock Delay      :  6.582
  Clock Pessimism Removal :  -0.635

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.332       4.204         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.404 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.404         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.404 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.687         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.687 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       6.582         ntclkbufg_4      
 CLMA_122_104/CLK                                                          r       cmos2_mix/x_cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_122_104/Q2                   tco                   0.183       6.765 r       cmos2_mix/x_cnt[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.196       6.961         cmos2_mix/x_cnt [11]
 CLMS_118_101/A1                                                           r       cmos2_mix/u_gamma/gamma_de/opit_0_MUX4TO1Q/I1

 Data arrival time                                                   6.961         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.285%), Route: 0.196ns(51.715%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 CLMS_118_101/CLK                                                          r       cmos2_mix/u_gamma/gamma_de/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.635       6.601                          
 clock uncertainty                                       0.200       6.801                          

 Hold time                                              -0.093       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[14]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[14]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.639
=======
Startpoint  : cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_5/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.625
  Clock Pessimism Removal :  -0.640
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.332       4.204         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.404 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.404         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.404 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.687         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.687 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.929       6.616         ntclkbufg_4      
 CLMS_78_81/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[14]/opit_0_L5Q_perm/CLK

 CLMS_78_81/Q0                     tco                   0.182       6.798 r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[14]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.285       7.083         fram_buf/wr_buf/wr_cell3/wr_data_1d [14]
 CLMA_78_88/M3                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[14]/opit_0/D

 Data arrival time                                                   7.083         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.972%), Route: 0.285ns(61.028%)
=======
                                   net (fanout=2)        3.375       4.247         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.447 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.447         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.447 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.730         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.730 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895       6.625         ntclkbufg_0      
 CLMA_114_136/CLK                                                          r       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_114_136/Q3                   tco                   0.178       6.803 f       cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=354)      0.154       6.957         cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_114_141/CE                                                           f       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_5/ram32x1dp/WADM4

 Data arrival time                                                   6.957         Logic Levels: 0  
                                                                                   Logic: 0.178ns(53.614%), Route: 0.154ns(46.386%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.969       7.280         ntclkbufg_4      
 CLMA_78_88/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[14]/opit_0/CLK
 clock pessimism                                        -0.639       6.641                          
 clock uncertainty                                       0.200       6.841                          

 Hold time                                              -0.011       6.830                          

 Data required time                                                  6.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.830                          
 Data arrival time                                                   7.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
=======
                                   net (fanout=2)        3.753       4.781         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.049 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.049         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.049 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.355         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.925       7.280         ntclkbufg_0      
 CLMS_114_141/CLK                                                          r       cmos2_mix/u_up_median_filter/u2_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_15_5/ram32x1dp/WCLK
 clock pessimism                                        -0.640       6.640                          
 clock uncertainty                                       0.200       6.840                          

 Hold time                                               0.293       7.133                          

 Data required time                                                  7.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.133                          
 Data arrival time                                                   6.957                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.176                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[15]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[15]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.616
  Clock Pessimism Removal :  -0.639
=======
Startpoint  : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_1/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.625
  Clock Pessimism Removal :  -0.640
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.332       4.204         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.404 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.404         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.404 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.687         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.687 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.929       6.616         ntclkbufg_4      
 CLMS_78_81/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[15]/opit_0_L5Q_perm/CLK

 CLMS_78_81/Q1                     tco                   0.184       6.800 r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[15]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.284       7.084         fram_buf/wr_buf/wr_cell3/wr_data_1d [15]
 CLMA_78_88/M0                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[15]/opit_0/D

 Data arrival time                                                   7.084         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.316%), Route: 0.284ns(60.684%)
=======
                                   net (fanout=2)        3.375       4.247         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.447 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.447         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.447 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.730         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.730 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895       6.625         ntclkbufg_0      
 CLMA_242_108/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_242_108/Q3                   tco                   0.178       6.803 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=162)      0.157       6.960         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_242_113/CE                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_1/ram32x1dp/WADM4

 Data arrival time                                                   6.960         Logic Levels: 0  
                                                                                   Logic: 0.178ns(53.134%), Route: 0.157ns(46.866%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.969       7.280         ntclkbufg_4      
 CLMA_78_88/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[15]/opit_0/CLK
 clock pessimism                                        -0.639       6.641                          
 clock uncertainty                                       0.200       6.841                          

 Hold time                                              -0.011       6.830                          

 Data required time                                                  6.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.830                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
=======
                                   net (fanout=2)        3.753       4.781         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.049 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.049         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.049 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.355         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.925       7.280         ntclkbufg_0      
 CLMS_242_113/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_1/ram32x1dp/WCLK
 clock pessimism                                        -0.640       6.640                          
 clock uncertainty                                       0.200       6.840                          

 Hold time                                               0.293       7.133                          

 Data required time                                                  7.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.133                          
 Data arrival time                                                   6.960                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_L6Q_perm/B3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
=======
Startpoint  : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_4/ram32x1dp/WADM4
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.625
  Clock Pessimism Removal :  -0.640

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.375       4.247         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.447 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.447         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.447 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.730         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.730 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895       6.625         ntclkbufg_0      
 CLMA_242_108/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/CLK

 CLMA_242_108/Q3                   tco                   0.178       6.803 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=162)      0.157       6.960         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/wr_addr [4]
 CLMS_242_113/CE                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_4/ram32x1dp/WADM4

 Data arrival time                                                   6.960         Logic Levels: 0  
                                                                                   Logic: 0.178ns(53.134%), Route: 0.157ns(46.866%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.753       4.781         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.049 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.049         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.049 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.355         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.925       7.280         ntclkbufg_0      
 CLMS_242_113/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_29_4/ram32x1dp/WCLK
 clock pessimism                                        -0.640       6.640                          
 clock uncertainty                                       0.200       6.840                          

 Hold time                                               0.293       7.133                          

 Data required time                                                  7.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.133                          
 Data arrival time                                                   6.960                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.173                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.037       3.205         ntclkbufg_3      
 DRM_234_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_356/QB0[3]                tco                   1.780       4.985 f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=3)        1.848       6.833         fram_buf/rd_buf/rd_cell2/rd_data_raw [19]
 CLMS_190_177/B3                                                           f       fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_L6Q_perm/B3

 Data arrival time                                                   6.833         Logic Levels: 0  
                                                                                   Logic: 1.780ns(49.063%), Route: 1.848ns(50.937%)
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      0.925       3.093         ntclkbufg_5      
 CLMS_162_201/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMS_162_201/Q1                   tco                   0.223       3.316 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.194       4.510         de_re            
 CLMS_218_261/Y3                   td                    0.243       4.753 f       fram_buf/rd_buf/u_osd_display/N15_18/gateop_perm/Z
                                   net (fanout=1)        0.273       5.026         fram_buf/rd_buf/u_osd_display/_N89173
 CLMS_222_257/Y2                   td                    0.150       5.176 f       fram_buf/rd_buf/u_osd_display/N15_21/gateop_perm/Z
                                   net (fanout=2)        0.671       5.847         fram_buf/rd_buf/u_osd_display/_N89176
 CLMS_274_265/Y1                   td                    0.151       5.998 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=2)        0.363       6.361         fram_buf/rd_buf/u_osd_display/N97
 CLMA_274_252/CECO                 td                    0.132       6.493 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.493         ntR2598          
 CLMA_274_256/CECO                 td                    0.132       6.625 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.625         ntR2597          
 CLMA_274_260/CECO                 td                    0.132       6.757 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.757         ntR2596          
 CLMA_274_264/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.757         Logic Levels: 6  
                                                                                   Logic: 1.163ns(31.741%), Route: 2.501ns(68.259%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463      14.130         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895      15.706         ntclkbufg_3      
 CLMS_190_177/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.333      15.400                          

 Data required time                                                 15.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.400                          
 Data arrival time                                                   6.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.567                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[1]/opit_0_L5Q_perm/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 CLMA_218_208/CLK                                                          r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMA_218_208/Q2                   tco                   0.223       3.316 f       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.255       3.571         fram_buf/rd_buf/x_cnt [11]
 CLMA_218_212/Y0                   td                    0.264       3.835 f       fram_buf/rd_buf/N25_mux5_3/gateop_perm/Z
                                   net (fanout=4)        0.365       4.200         fram_buf/rd_buf/_N67197
 CLMS_214_205/Y2                   td                    0.150       4.350 f       fram_buf/rd_buf/N9/gateop_perm/Z
                                   net (fanout=24)       0.562       4.912         fram_buf/rd_buf/rd_en_part2
 CLMA_182_196/Y3                   td                    0.243       5.155 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.531       5.686         fram_buf/rd_buf/rd_cell2/read_en
 CLMA_182_233/Y1                   td                    0.244       5.930 f       fram_buf/rd_buf/rd_cell2/N120_3/gateop_perm/Z
                                   net (fanout=4)        0.256       6.186         fram_buf/rd_buf/rd_cell2/N120
 CLMA_182_237/CECO                 td                    0.132       6.318 f       fram_buf/rd_buf/rd_cell2/rd_addr[11]/opit_0_L5Q/CEOUT
                                   net (fanout=4)        0.000       6.318         ntR1693          
 CLMA_182_241/CECO                 td                    0.132       6.450 f       fram_buf/rd_buf/rd_cell2/rd_addr[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.450         ntR1692          
 CLMA_182_245/CECI                                                         f       fram_buf/rd_buf/rd_cell2/rd_addr[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.450         Logic Levels: 6  
                                                                                   Logic: 1.388ns(41.346%), Route: 1.969ns(58.654%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895      15.706         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      15.894                          
 clock uncertainty                                      -0.150      15.744                          

 Setup time                                             -0.576      15.168                          

 Data required time                                                 15.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.168                          
 Data arrival time                                                   6.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.718                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_addr[2]/opit_0_L5Q_perm/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 CLMA_218_208/CLK                                                          r       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/CLK

 CLMA_218_208/Q2                   tco                   0.223       3.316 f       fram_buf/rd_buf/x_cnt[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.255       3.571         fram_buf/rd_buf/x_cnt [11]
 CLMA_218_212/Y0                   td                    0.264       3.835 f       fram_buf/rd_buf/N25_mux5_3/gateop_perm/Z
                                   net (fanout=4)        0.365       4.200         fram_buf/rd_buf/_N67197
 CLMS_214_205/Y2                   td                    0.150       4.350 f       fram_buf/rd_buf/N9/gateop_perm/Z
                                   net (fanout=24)       0.562       4.912         fram_buf/rd_buf/rd_en_part2
 CLMA_182_196/Y3                   td                    0.243       5.155 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=8)        0.531       5.686         fram_buf/rd_buf/rd_cell2/read_en
 CLMA_182_233/Y1                   td                    0.244       5.930 f       fram_buf/rd_buf/rd_cell2/N120_3/gateop_perm/Z
                                   net (fanout=4)        0.256       6.186         fram_buf/rd_buf/rd_cell2/N120
 CLMA_182_237/CECO                 td                    0.132       6.318 f       fram_buf/rd_buf/rd_cell2/rd_addr[11]/opit_0_L5Q/CEOUT
                                   net (fanout=4)        0.000       6.318         ntR1693          
 CLMA_182_241/CECO                 td                    0.132       6.450 f       fram_buf/rd_buf/rd_cell2/rd_addr[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.450         ntR1692          
 CLMA_182_245/CECI                                                         f       fram_buf/rd_buf/rd_cell2/rd_addr[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.450         Logic Levels: 6  
                                                                                   Logic: 1.388ns(41.346%), Route: 1.969ns(58.654%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895      15.706         ntclkbufg_3      
 CLMA_182_245/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      15.894                          
 clock uncertainty                                      -0.150      15.744                          

 Setup time                                             -0.576      15.168                          

 Data required time                                                 15.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.168                          
 Data arrival time                                                   6.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.718                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895       2.886         ntclkbufg_3      
 CLMS_274_197/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[5]/opit_0_A2Q21/CLK

 CLMS_274_197/Q0                   tco                   0.182       3.068 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[5]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.234       3.302         fram_buf/rd_buf/u_osd_display/osd_ram_addr [4]
 DRM_278_192/ADA0[4]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.302         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.750%), Route: 0.234ns(56.250%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 DRM_278_192/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.127       3.032                          

 Data required time                                                  3.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.032                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
=======
                                   net (fanout=2)        0.463      14.130         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005      15.816         ntclkbufg_5      
 CLMA_274_264/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.576      15.267                          

 Data required time                                                 15.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.267                          
 Data arrival time                                                   6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.510                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      0.925       3.093         ntclkbufg_5      
 CLMS_162_201/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMS_162_201/Q1                   tco                   0.223       3.316 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.194       4.510         de_re            
 CLMS_218_261/Y3                   td                    0.243       4.753 f       fram_buf/rd_buf/u_osd_display/N15_18/gateop_perm/Z
                                   net (fanout=1)        0.273       5.026         fram_buf/rd_buf/u_osd_display/_N89173
 CLMS_222_257/Y2                   td                    0.150       5.176 f       fram_buf/rd_buf/u_osd_display/N15_21/gateop_perm/Z
                                   net (fanout=2)        0.671       5.847         fram_buf/rd_buf/u_osd_display/_N89176
 CLMS_274_265/Y1                   td                    0.151       5.998 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=2)        0.363       6.361         fram_buf/rd_buf/u_osd_display/N97
 CLMA_274_252/CECO                 td                    0.132       6.493 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.493         ntR2598          
 CLMA_274_256/CECO                 td                    0.132       6.625 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.625         ntR2597          
 CLMA_274_260/CECO                 td                    0.132       6.757 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.757         ntR2596          
 CLMA_274_264/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                   6.757         Logic Levels: 6  
                                                                                   Logic: 1.163ns(31.741%), Route: 2.501ns(68.259%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005      15.816         ntclkbufg_5      
 CLMA_274_264/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Setup time                                             -0.576      15.267                          

 Data required time                                                 15.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.267                          
 Data arrival time                                                   6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.510                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_addr[10]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      0.925       3.093         ntclkbufg_5      
 CLMS_162_201/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMS_162_201/Q1                   tco                   0.223       3.316 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.314       4.630         de_re            
 CLMA_210_269/Y3                   td                    0.358       4.988 f       fram_buf/rd_buf/N22_3/gateop/F
                                   net (fanout=17)       0.788       5.776         fram_buf/rd_buf/rd_en_part3
 CLMS_150_265/Y1                   td                    0.151       5.927 f       fram_buf/rd_buf/rd_cell3/rd_cnt[0]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.434       6.361         fram_buf/rd_buf/rd_cell3/read_en
 CLMA_150_228/CECO                 td                    0.132       6.493 f       fram_buf/rd_buf/rd_cell3/rd_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.493         ntR2595          
 CLMA_150_232/CECO                 td                    0.132       6.625 f       fram_buf/rd_buf/rd_cell3/rd_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.625         ntR2594          
 CLMA_150_236/CECI                                                         f       fram_buf/rd_buf/rd_cell3/rd_addr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   6.625         Logic Levels: 4  
                                                                                   Logic: 0.996ns(28.199%), Route: 2.536ns(71.801%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      0.895      15.706         ntclkbufg_5      
 CLMA_150_236/CLK                                                          r       fram_buf/rd_buf/rd_cell3/rd_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Setup time                                             -0.576      15.157                          

 Data required time                                                 15.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.157                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.532                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188
=======
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895       2.886         ntclkbufg_3      
 CLMS_274_205/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMS_274_205/Q0                   tco                   0.182       3.068 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.234       3.302         fram_buf/rd_buf/u_osd_display/osd_ram_addr [12]
 DRM_278_192/ADA0[12]                                                      r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.302         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.750%), Route: 0.234ns(56.250%)
=======
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005       2.996         ntclkbufg_5      
 CLMA_274_264/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMA_274_264/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.201       3.379         fram_buf/rd_buf/u_osd_display/osd_ram_addr [12]
 DRM_278_252/ADA0[12]                                                      r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   3.379         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.520%), Route: 0.201ns(52.480%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 DRM_278_192/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.127       3.032                          

 Data required time                                                  3.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.032                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 DRM_278_252/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/num_1d[3]/opit_0/CLK
Endpoint    : fram_buf/rd_buf/num_2d[3]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206
=======
Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895       2.886         ntclkbufg_3      
 CLMA_210_201/CLK                                                          r       fram_buf/rd_buf/num_1d[3]/opit_0/CLK

 CLMA_210_201/Q1                   tco                   0.180       3.066 f       fram_buf/rd_buf/num_1d[3]/opit_0/Q
                                   net (fanout=1)        0.135       3.201         fram_buf/rd_buf/num_1d [3]
 CLMA_210_201/AD                                                           f       fram_buf/rd_buf/num_2d[3]/opit_0/D

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.143%), Route: 0.135ns(42.857%)
=======
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005       2.996         ntclkbufg_5      
 CLMA_274_260/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK

 CLMA_274_260/Q2                   tco                   0.183       3.179 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.201       3.380         fram_buf/rd_buf/u_osd_display/osd_ram_addr [10]
 DRM_278_252/ADA0[10]                                                      r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.380         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.656%), Route: 0.201ns(52.344%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 CLMA_210_201/CLK                                                          r       fram_buf/rd_buf/num_2d[3]/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 DRM_278_252/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005       2.996         ntclkbufg_5      
 CLMA_274_260/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_274_260/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.203       3.381         fram_buf/rd_buf/u_osd_display/osd_ram_addr [8]
 DRM_278_252/ADA0[8]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   3.381         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 DRM_278_252/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMS_298_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_105/Q3                   tco                   0.220       3.309 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.282       3.591         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_302_112/Y1                   td                    0.244       3.835 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.155       3.990         ms72xx_ctl/ms7200_ctl/_N78710
 CLMA_302_112/Y3                   td                    0.151       4.141 f       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.278       4.419         ms72xx_ctl/ms7200_ctl/_N78794
 CLMA_302_105/Y2                   td                    0.150       4.569 f       ms72xx_ctl/ms7200_ctl/N70/gateop_perm/Z
                                   net (fanout=3)        0.370       4.939         ms72xx_ctl/ms7200_ctl/N2093 [1]
 CLMA_310_108/Y3                   td                    0.162       5.101 r       ms72xx_ctl/ms7200_ctl/N1877/gateop_perm/Z
                                   net (fanout=5)        0.246       5.347         ms72xx_ctl/ms7200_ctl/N1321
 CLMS_310_105/Y0                   td                    0.264       5.611 f       ms72xx_ctl/ms7200_ctl/N1879_1/gateop_perm/Z
                                   net (fanout=5)        0.255       5.866         ms72xx_ctl/ms7200_ctl/_N78798
 CLMA_310_100/Y0                   td                    0.226       6.092 f       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.261       6.353         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_314_104/Y3                   td                    0.151       6.504 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.326       6.830         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_310_108/A1                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.830         Logic Levels: 7  
                                                                                   Logic: 1.568ns(41.914%), Route: 2.173ns(58.086%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMA_310_108/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.191     102.729                          

 Data required time                                                102.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.729                          
 Data arrival time                                                   6.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.899                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 CLMS_262_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_89/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.367       3.679         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_101/Y0                   td                    0.264       3.943 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=2)        0.259       4.202         ms72xx_ctl/ms7200_ctl/_N66673
 CLMA_266_100/Y0                   td                    0.150       4.352 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=20)       0.454       4.806         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_89/Y2                    td                    0.150       4.956 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.257       5.213         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_85/Y0                    td                    0.150       5.363 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.359       5.722         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_89/Y0                    td                    0.150       5.872 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.277       6.149         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.149         Logic Levels: 5  
                                                                                   Logic: 1.087ns(35.523%), Route: 1.973ns(64.477%)
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMS_298_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_105/Q3                   tco                   0.220       3.309 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.282       3.591         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_302_112/Y1                   td                    0.244       3.835 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.155       3.990         ms72xx_ctl/ms7200_ctl/_N78710
 CLMA_302_112/Y3                   td                    0.162       4.152 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.328       4.480         ms72xx_ctl/ms7200_ctl/_N78794
 CLMS_310_105/Y2                   td                    0.264       4.744 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.269       5.013         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_101/Y0                   td                    0.264       5.277 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.176       5.453         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_104/Y2                   td                    0.264       5.717 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.261       5.978         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_314_104/Y0                   td                    0.150       6.128 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.258       6.386         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_105/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.386         Logic Levels: 6  
                                                                                   Logic: 1.568ns(47.558%), Route: 1.729ns(52.442%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463     101.310         _N43             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_2      
 CLMA_274_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
=======
                                   net (fanout=2)        0.463     101.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMS_310_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
<<<<<<< HEAD
 Data arrival time                                                   6.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.295                          
=======
 Data arrival time                                                   6.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.058                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 CLMS_262_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_89/Q2                    tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.367       3.679         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_262_101/Y0                   td                    0.264       3.943 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=2)        0.259       4.202         ms72xx_ctl/ms7200_ctl/_N66673
 CLMA_266_100/Y0                   td                    0.150       4.352 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=20)       0.454       4.806         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_89/Y2                    td                    0.150       4.956 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.257       5.213         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_85/Y0                    td                    0.150       5.363 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.359       5.722         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_89/Y0                    td                    0.150       5.872 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.277       6.149         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_88/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.149         Logic Levels: 5  
                                                                                   Logic: 1.087ns(35.523%), Route: 1.973ns(64.477%)
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMS_298_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_105/Q3                   tco                   0.220       3.309 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.282       3.591         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_302_112/Y1                   td                    0.244       3.835 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.155       3.990         ms72xx_ctl/ms7200_ctl/_N78710
 CLMA_302_112/Y3                   td                    0.162       4.152 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.328       4.480         ms72xx_ctl/ms7200_ctl/_N78794
 CLMS_310_105/Y2                   td                    0.264       4.744 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.269       5.013         ms72xx_ctl/ms7200_ctl/N261
 CLMS_310_101/Y0                   td                    0.264       5.277 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.176       5.453         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_310_104/Y2                   td                    0.264       5.717 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.261       5.978         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_314_104/Y0                   td                    0.150       6.128 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.258       6.386         ms72xx_ctl/ms7200_ctl/N8
 CLMS_310_105/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.386         Logic Levels: 6  
                                                                                   Logic: 1.568ns(47.558%), Route: 1.729ns(52.442%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463     101.310         _N43             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_2      
 CLMA_274_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
=======
                                   net (fanout=2)        0.463     101.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMS_310_105/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
<<<<<<< HEAD
 Data arrival time                                                   6.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.295                          
=======
 Data arrival time                                                   6.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.058                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 CLMS_274_125/CLK                                                          r       ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK

 CLMS_274_125/Q0                   tco                   0.221       3.310 f       ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.254       3.564         ms72xx_ctl/ms7210_ctl/delay_cnt [5]
 CLMA_274_128/Y1                   td                    0.360       3.924 f       ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.150       4.074         ms72xx_ctl/ms7210_ctl/_N72791
 CLMA_274_128/Y0                   td                    0.264       4.338 f       ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.249       4.587         ms72xx_ctl/ms7210_ctl/_N72805
 CLMS_270_129/Y0                   td                    0.162       4.749 r       ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.187       4.936         ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_262_128/Y2                   td                    0.227       5.163 f       ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.381       5.544         ms72xx_ctl/ms7210_ctl/N539
 CLMS_274_121/RSCO                 td                    0.113       5.657 f       ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.657         ntR509           
 CLMS_274_125/RSCO                 td                    0.113       5.770 f       ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.770         ntR508           
 CLMS_274_129/RSCO                 td                    0.113       5.883 f       ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.883         ntR507           
 CLMS_274_133/RSCO                 td                    0.113       5.996 f       ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.996         ntR506           
 CLMS_274_137/RSCO                 td                    0.113       6.109 f       ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.109         ntR505           
 CLMS_274_141/RSCI                                                         f       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   6.109         Logic Levels: 9  
                                                                                   Logic: 1.799ns(59.570%), Route: 1.221ns(40.430%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N43             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_2      
 CLMS_274_141/CLK                                                          r       ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.269     102.640                          

 Data required time                                                102.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.640                          
 Data arrival time                                                   6.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.531                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[5]
=======
Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_2      
 CLMA_250_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_136/Q2                   tco                   0.183       3.065 r       ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.260       3.325         ms72xx_ctl/ms7210_ctl/cmd_index [0]
 DRM_234_128/ADA1[5]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.325         Logic Levels: 0  
                                                                                   Logic: 0.183ns(41.309%), Route: 0.260ns(58.691%)
=======
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_4      
 CLMA_302_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_97/Q1                    tco                   0.184       3.066 r       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.140       3.206         ms72xx_ctl/ms7200_ctl/cmd_index [1]
 DRM_306_88/ADA0[6]                                                        r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   3.206         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 DRM_234_128/CLKA[1]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_2      
 CLMA_250_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_250_136/Q0                   tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.261       3.325         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_234_128/ADA1[9]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.325         Logic Levels: 0  
                                                                                   Logic: 0.182ns(41.084%), Route: 0.261ns(58.916%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 DRM_234_128/CLKA[1]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 DRM_306_88/CLKA[0]                                                        r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[10]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188
=======
Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/D
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_2      
 CLMA_250_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_250_136/Q1                   tco                   0.184       3.066 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.263       3.329         ms72xx_ctl/ms7210_ctl/cmd_index [5]
 DRM_234_128/ADA1[10]                                                      r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[10]

 Data arrival time                                                   3.329         Logic Levels: 0  
                                                                                   Logic: 0.184ns(41.163%), Route: 0.263ns(58.837%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_4      
 CLMA_314_92/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK

 CLMA_314_92/Q3                    tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.119         ms72xx_ctl/iic_dri_rx/receiv_data [1]
 CLMA_314_92/AD                                                            f       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/D

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 DRM_234_128/CLKA[1]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMA_314_92/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[5]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_4      
 CLMA_302_205/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_205/Q2                   tco                   0.183       3.065 r       ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.204       3.269         ms72xx_ctl/ms7210_ctl/cmd_index [0]
 DRM_306_192/ADA1[5]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.269         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.287%), Route: 0.204ns(52.713%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 DRM_306_192/CLKA[1]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
<<<<<<< HEAD
 Data arrival time                                                   3.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
=======
 Data arrival time                                                   3.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.221       3.320 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.248       3.568         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_33/Y3                    td                    0.243       3.811 f       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.878         coms1_reg_config/_N72577
 CLMS_222_33/Y2                    td                    0.264       4.142 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.264       4.406         coms1_reg_config/N8
 CLMA_226_32/COUT                  td                    0.391       4.797 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.797         coms1_reg_config/_N6571
                                   td                    0.044       4.841 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.841         coms1_reg_config/_N6573
 CLMA_226_36/COUT                  td                    0.044       4.885 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.885         coms1_reg_config/_N6575
 CLMA_226_40/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.885         Logic Levels: 4  
                                                                                   Logic: 1.207ns(67.581%), Route: 0.579ns(32.419%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N43             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_226_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   4.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.917                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.221       3.320 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.248       3.568         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_33/Y3                    td                    0.243       3.811 f       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.878         coms1_reg_config/_N72577
 CLMS_222_33/Y2                    td                    0.264       4.142 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.264       4.406         coms1_reg_config/N8
 CLMA_226_32/COUT                  td                    0.391       4.797 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.797         coms1_reg_config/_N6571
                                   td                    0.044       4.841 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.841         coms1_reg_config/_N6573
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.841         Logic Levels: 3  
                                                                                   Logic: 1.163ns(66.762%), Route: 0.579ns(33.238%)
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.267       3.586         coms1_reg_config/clock_20k_cnt [0]
 CLMS_282_17/Y0                    td                    0.378       3.964 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.184       4.148         coms1_reg_config/_N1569
 CLMS_282_25/Y0                    td                    0.264       4.412 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.273       4.685         coms1_reg_config/N8
                                   td                    0.368       5.053 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.053         coms1_reg_config/_N11770
 CLMA_282_16/COUT                  td                    0.044       5.097 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.097         coms1_reg_config/_N11772
                                   td                    0.044       5.141 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.141         coms1_reg_config/_N11774
 CLMA_282_20/COUT                  td                    0.044       5.185 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.185         coms1_reg_config/_N11776
 CLMA_282_24/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.185         Logic Levels: 4  
                                                                                   Logic: 1.362ns(65.292%), Route: 0.724ns(34.708%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N280            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.206      43.098                          
 clock uncertainty                                      -0.150      42.948                          

 Setup time                                             -0.128      42.820                          

 Data required time                                                 42.820                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 42.820                          
 Data arrival time                                                   4.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.979                          
=======
 Data required time                                                 42.816                          
 Data arrival time                                                   5.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.631                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.267       3.586         coms1_reg_config/clock_20k_cnt [0]
 CLMS_282_17/Y0                    td                    0.378       3.964 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.184       4.148         coms1_reg_config/_N1569
 CLMS_282_25/Y0                    td                    0.264       4.412 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.273       4.685         coms1_reg_config/N8
                                   td                    0.368       5.053 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.053         coms1_reg_config/_N11770
 CLMA_282_16/COUT                  td                    0.044       5.097 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.097         coms1_reg_config/_N11772
                                   td                    0.044       5.141 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.141         coms1_reg_config/_N11774
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.141         Logic Levels: 3  
                                                                                   Logic: 1.318ns(64.545%), Route: 0.724ns(35.455%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N280            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.665                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.221       3.320 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.248       3.568         coms1_reg_config/clock_20k_cnt [5]
 CLMS_222_33/Y3                    td                    0.243       3.811 f       coms1_reg_config/N8_mux7_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.878         coms1_reg_config/_N72577
 CLMS_222_33/Y2                    td                    0.264       4.142 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.264       4.406         coms1_reg_config/N8
 CLMA_226_32/COUT                  td                    0.391       4.797 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.797         coms1_reg_config/_N6571
 CLMA_226_36/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.797         Logic Levels: 3  
                                                                                   Logic: 1.119ns(65.901%), Route: 0.579ns(34.099%)
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.267       3.586         coms1_reg_config/clock_20k_cnt [0]
 CLMS_282_17/Y0                    td                    0.378       3.964 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.184       4.148         coms1_reg_config/_N1569
 CLMS_282_25/Y0                    td                    0.264       4.412 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.273       4.685         coms1_reg_config/N8
                                   td                    0.368       5.053 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.053         coms1_reg_config/_N11770
 CLMA_282_16/COUT                  td                    0.044       5.097 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.097         coms1_reg_config/_N11772
 CLMA_282_20/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.097         Logic Levels: 3  
                                                                                   Logic: 1.274ns(63.764%), Route: 0.724ns(36.236%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N280            
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.207      43.099                          
 clock uncertainty                                      -0.150      42.949                          
=======
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Setup time                                             -0.132      42.817                          

 Data required time                                                 42.817                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 42.817                          
 Data arrival time                                                   4.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.020                          
=======
 Data required time                                                 42.802                          
 Data arrival time                                                   5.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.705                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_226_36/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMA_226_36/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_24/Q3                    tco                   0.178       3.070 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.131         coms1_reg_config/clock_20k_cnt [0]
 CLMA_282_24/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
<<<<<<< HEAD
 CLMA_226_36/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 CLMA_282_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_226_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_226_40/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [9]
 CLMA_226_40/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_226_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
=======
 Data required time                                                  2.864                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
<<<<<<< HEAD
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_33/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.062       3.136         coms1_reg_config/clock_20k_cnt [0]
 CLMS_222_33/A1                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
=======
 CLMA_282_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_282_16/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.062       3.136         coms1_reg_config/clock_20k_cnt [1]
 CLMA_282_16/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
<<<<<<< HEAD
 CLMS_222_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_282_16/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
=======
Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_126_128/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.162       5.405         hdmi_vs          
 CLMA_74_200/Y0                    td                    0.150       5.555 f       u_CORES/u_debug_core_0/TRIG0_ff[0][235]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.872       6.427         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMS_46_245/RSCO                  td                    0.113       6.540 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.540         ntR323           
 CLMS_46_249/RSCO                  td                    0.113       6.653 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.653         ntR322           
 CLMS_46_253/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                   6.653         Logic Levels: 3  
                                                                                   Logic: 0.599ns(22.750%), Route: 2.034ns(77.250%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 CLMS_46_253/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.269      10.315                          

 Data required time                                                 10.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.315                          
 Data arrival time                                                   6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.662                          
=======
 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_282_20/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.136         coms1_reg_config/clock_20k_cnt [5]
 CLMA_282_20/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_282_20/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_126_128/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.162       5.405         hdmi_vs          
 CLMA_74_200/Y0                    td                    0.150       5.555 f       u_CORES/u_debug_core_0/TRIG0_ff[0][235]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.872       6.427         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMS_46_245/RSCO                  td                    0.113       6.540 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.540         ntR323           
 CLMS_46_249/RSCO                  td                    0.113       6.653 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.653         ntR322           
 CLMS_46_253/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                   6.653         Logic Levels: 3  
                                                                                   Logic: 0.599ns(22.750%), Route: 2.034ns(77.250%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 CLMS_46_253/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.269      10.315                          

 Data required time                                                 10.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.315                          
 Data arrival time                                                   6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.662                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CE
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_126_128/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.162       5.405         hdmi_vs          
 CLMA_74_200/Y0                    td                    0.150       5.555 f       u_CORES/u_debug_core_0/TRIG0_ff[0][235]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.872       6.427         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMS_46_245/RSCO                  td                    0.113       6.540 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.540         ntR323           
 CLMS_46_249/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                   6.540         Logic Levels: 2  
                                                                                   Logic: 0.486ns(19.286%), Route: 2.034ns(80.714%)
=======
 CLMA_50_160/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK

 CLMA_50_160/Q0                    tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       0.537       4.778         fram_buf/wr_buf/wr_cell2/write_en
 CLMA_58_133/Y3                    td                    0.360       5.138 r       fram_buf/wr_buf/wr_cell2/N24/gateop_perm/Z
                                   net (fanout=2)        0.163       5.301         fram_buf/wr_buf/wr_cell2/N24
 CLMA_58_137/CECO                  td                    0.141       5.442 r       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.442         ntR2615          
 CLMA_58_141/CECO                  td                    0.141       5.583 r       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.583         ntR2614          
 CLMA_58_145/CECO                  td                    0.141       5.724 r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.724         ntR2613          
 CLMA_58_149/CECI                                                          r       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.724         Logic Levels: 4  
                                                                                   Logic: 1.004ns(58.920%), Route: 0.700ns(41.080%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_46_249/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.269      10.216                          

 Data required time                                                 10.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.216                          
 Data arrival time                                                   6.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.676                          
=======
 CLMA_58_149/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.563       9.922                          

 Data required time                                                  9.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.922                          
 Data arrival time                                                   5.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.198                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CE
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_50_160/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK

 CLMA_50_160/Q0                    tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       0.537       4.778         fram_buf/wr_buf/wr_cell2/write_en
 CLMA_58_133/Y3                    td                    0.360       5.138 f       fram_buf/wr_buf/wr_cell2/N24/gateop_perm/Z
                                   net (fanout=2)        0.170       5.308         fram_buf/wr_buf/wr_cell2/N24
 CLMA_58_137/CECO                  td                    0.132       5.440 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.440         ntR2615          
 CLMA_58_141/CECO                  td                    0.132       5.572 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.572         ntR2614          
 CLMA_58_145/CECI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   5.572         Logic Levels: 3  
                                                                                   Logic: 0.845ns(54.446%), Route: 0.707ns(45.554%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_6      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.576       9.909                          

 Data required time                                                  9.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.909                          
 Data arrival time                                                   5.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.337                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CE
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_50_160/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/CLK

 CLMA_50_160/Q0                    tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       0.537       4.778         fram_buf/wr_buf/wr_cell2/write_en
 CLMA_58_133/Y3                    td                    0.360       5.138 f       fram_buf/wr_buf/wr_cell2/N24/gateop_perm/Z
                                   net (fanout=2)        0.170       5.308         fram_buf/wr_buf/wr_cell2/N24
 CLMA_58_137/CECO                  td                    0.132       5.440 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.440         ntR2615          
 CLMA_58_141/CECO                  td                    0.132       5.572 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.572         ntR2614          
 CLMA_58_145/CECI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CE

 Data arrival time                                                   5.572         Logic Levels: 3  
                                                                                   Logic: 0.845ns(54.446%), Route: 0.707ns(45.554%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_6      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Setup time                                             -0.576       9.909                          

 Data required time                                                  9.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.909                          
 Data arrival time                                                   5.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.337                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[6]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_58_240/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/CLK

 CLMA_58_240/Q0                    tco                   0.179       3.903 f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[5]/opit_0/Q
                                   net (fanout=1)        0.264       4.167         fram_buf/wr_buf/wr_cell2/write_data [5]
 DRM_54_232/DA0[1]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   4.167         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.406%), Route: 0.264ns(59.594%)
=======
 CLMS_50_113/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[6]/opit_0/CLK

 CLMS_50_113/Q1                    tco                   0.184       3.908 r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[6]/opit_0/Q
                                   net (fanout=1)        0.198       4.106         fram_buf/wr_buf/wr_cell2/write_data [6]
 DRM_54_108/DA0[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   4.106         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.168%), Route: 0.198ns(51.832%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
<<<<<<< HEAD
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.119       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
=======
 DRM_54_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.102       4.045                          

 Data required time                                                  4.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.045                          
 Data arrival time                                                   4.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.061                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/v_cnt[11]/opit_0_AQ/CLK
Endpoint    : hdmi_in/vs_out/opit_0_inv_L5Q_perm/L1
=======
Startpoint  : hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_126_129/CLK                                                          r       hdmi_in/v_cnt[11]/opit_0_AQ/CLK

 CLMA_126_129/Q2                   tco                   0.180       3.904 f       hdmi_in/v_cnt[11]/opit_0_AQ/Q
                                   net (fanout=3)        0.059       3.963         hdmi_in/v_cnt [11]
 CLMA_126_128/B1                                                           f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
=======
 CLMA_62_96/CLK                                                            r       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_96/Q3                     tco                   0.178       3.902 f       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.961         hdmi_in/h_cnt [0]
 CLMA_62_96/D4                                                             f       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.961         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
<<<<<<< HEAD
 CLMA_126_128/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.087       3.852                          

 Data required time                                                  3.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.852                          
 Data arrival time                                                   3.963                          
=======
 CLMA_62_96/CLK                                                            r       hdmi_in/h_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       3.724                          
 clock uncertainty                                       0.200       3.924                          

 Hold time                                              -0.028       3.896                          

 Data required time                                                  3.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.896                          
 Data arrival time                                                   3.961                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.065                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277
=======
Startpoint  : hdmi_in/v_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in/v_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.296
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        1.428       2.829         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMS_46_249/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/CLK

 CLMS_46_249/Q3                    tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=21)       0.277       4.183         fram_buf/wr_buf/wr_cell2/wr_addr [8]
 DRM_54_232/ADA0[9]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   4.183         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.651%), Route: 0.277ns(60.349%)
=======
                                   net (fanout=1)        1.428       2.829         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMA_58_101/CLK                                                           r       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_58_101/Q3                    tco                   0.178       3.902 f       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.963         hdmi_in/v_cnt [0]
 CLMA_58_101/D4                                                            f       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=1)        1.455       3.095         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.127       4.070                          

 Data required time                                                  4.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.070                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
=======
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_58_101/CLK                                                           r       hdmi_in/v_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.296       3.724                          
 clock uncertainty                                       0.200       3.924                          

 Hold time                                              -0.028       3.896                          

 Data required time                                                  3.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.896                          
 Data arrival time                                                   3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.067                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMS_322_217/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_322_217/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.255       7.210         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_322_220/Y0                   td                    0.378       7.588 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.287       7.875         ethernet_test/eth_udp_test/_N89519
 CLMA_322_236/Y1                   td                    0.244       8.119 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.067       8.186         ethernet_test/eth_udp_test/_N89543
 CLMA_322_236/Y0                   td                    0.378       8.564 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.360       8.924         ethernet_test/eth_udp_test/N710 [5]
 CLMA_314_240/Y2                   td                    0.381       9.305 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.168       9.473         ethernet_test/eth_udp_test/_N27575
                                   td                    0.368       9.841 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.841         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_314_236/COUT                 td                    0.044       9.885 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.885         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_314_240/Y0                   td                    0.206      10.091 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.265      10.356         ethernet_test/eth_udp_test/N94
 CLMA_318_236/Y3                   td                    0.151      10.507 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=2)        0.367      10.874         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_322_217/RSCO                 td                    0.113      10.987 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.987         ntR506           
 CLMS_322_221/RSCO                 td                    0.113      11.100 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.100         ntR505           
 CLMS_322_225/RSCO                 td                    0.113      11.213 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.213         ntR504           
 CLMS_322_229/RSCO                 td                    0.113      11.326 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.326         ntR503           
 CLMS_322_233/RSCO                 td                    0.113      11.439 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.439         ntR502           
 CLMS_322_237/RSCO                 td                    0.113      11.552 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.552         ntR501           
 CLMS_322_241/RSCO                 td                    0.113      11.665 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.665         ntR500           
 CLMS_322_245/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.665         Logic Levels: 14 
                                                                                   Logic: 3.162ns(64.125%), Route: 1.769ns(35.875%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
 CLMS_322_245/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.069    1006.719                          
 clock uncertainty                                      -0.050    1006.669                          

 Setup time                                             -0.269    1006.400                          

 Data required time                                               1006.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.400                          
 Data arrival time                                                  11.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.735                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_121/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_190_121/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.253       7.208         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_194_121/Y0                   td                    0.380       7.588 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.379       7.967         ethernet_test/eth_udp_test/_N75779
 CLMA_194_136/Y3                   td                    0.222       8.189 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.155       8.344         ethernet_test/eth_udp_test/_N75803
 CLMA_194_136/Y2                   td                    0.150       8.494 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.524       9.018         ethernet_test/eth_udp_test/N710 [5]
 CLMA_222_136/Y3                   td                    0.360       9.378 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.270       9.648         ethernet_test/eth_udp_test/_N15321
                                   td                    0.368      10.016 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.016         ethernet_test/eth_udp_test/N94.co [2]
 CLMS_214_137/COUT                 td                    0.044      10.060 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.060         ethernet_test/eth_udp_test/N94.co [6]
 CLMS_214_141/Y0                   td                    0.206      10.266 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.156      10.422         ethernet_test/eth_udp_test/N94
 CLMS_214_141/Y3                   td                    0.151      10.573 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.628      11.201         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_190_121/RSCO                 td                    0.113      11.314 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.314         ntR253           
 CLMS_190_125/RSCO                 td                    0.113      11.427 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.427         ntR252           
 CLMS_190_129/RSCO                 td                    0.113      11.540 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.540         ntR251           
 CLMS_190_133/RSCO                 td                    0.113      11.653 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.653         ntR250           
 CLMS_190_137/RSCO                 td                    0.113      11.766 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.766         ntR249           
 CLMS_190_141/RSCO                 td                    0.113      11.879 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.879         ntR248           
 CLMS_190_145/RSCO                 td                    0.113      11.992 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.992         ntR247           
 CLMS_190_149/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  11.992         Logic Levels: 14 
                                                                                   Logic: 2.893ns(55.021%), Route: 2.365ns(44.979%)
=======
 CLMS_322_217/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_322_217/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.255       7.210         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_322_220/Y0                   td                    0.378       7.588 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.287       7.875         ethernet_test/eth_udp_test/_N89519
 CLMA_322_236/Y1                   td                    0.244       8.119 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.067       8.186         ethernet_test/eth_udp_test/_N89543
 CLMA_322_236/Y0                   td                    0.378       8.564 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.360       8.924         ethernet_test/eth_udp_test/N710 [5]
 CLMA_314_240/Y2                   td                    0.381       9.305 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.168       9.473         ethernet_test/eth_udp_test/_N27575
                                   td                    0.368       9.841 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.841         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_314_236/COUT                 td                    0.044       9.885 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.885         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_314_240/Y0                   td                    0.206      10.091 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.265      10.356         ethernet_test/eth_udp_test/N94
 CLMA_318_236/Y3                   td                    0.151      10.507 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=2)        0.367      10.874         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_322_217/RSCO                 td                    0.113      10.987 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.987         ntR506           
 CLMS_322_221/RSCO                 td                    0.113      11.100 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.100         ntR505           
 CLMS_322_225/RSCO                 td                    0.113      11.213 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.213         ntR504           
 CLMS_322_229/RSCO                 td                    0.113      11.326 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.326         ntR503           
 CLMS_322_233/RSCO                 td                    0.113      11.439 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.439         ntR502           
 CLMS_322_237/RSCO                 td                    0.113      11.552 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.552         ntR501           
 CLMS_322_241/RSCO                 td                    0.113      11.665 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.665         ntR500           
 CLMS_322_245/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/RS

 Data arrival time                                                  11.665         Logic Levels: 14 
                                                                                   Logic: 3.162ns(64.125%), Route: 1.769ns(35.875%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_149/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          
=======
 CLMS_322_245/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[30]/opit_0_A2Q21/CLK
 clock pessimism                                         1.069    1006.719                          
 clock uncertainty                                      -0.050    1006.669                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Setup time                                             -0.269    1006.385                          

 Data required time                                               1006.385                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                               1006.385                          
 Data arrival time                                                  11.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.393                          
=======
 Data required time                                               1006.400                          
 Data arrival time                                                  11.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.735                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_121/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_190_121/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.253       7.208         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_194_121/Y0                   td                    0.380       7.588 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.379       7.967         ethernet_test/eth_udp_test/_N75779
 CLMA_194_136/Y3                   td                    0.222       8.189 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.155       8.344         ethernet_test/eth_udp_test/_N75803
 CLMA_194_136/Y2                   td                    0.150       8.494 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.524       9.018         ethernet_test/eth_udp_test/N710 [5]
 CLMA_222_136/Y3                   td                    0.360       9.378 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.270       9.648         ethernet_test/eth_udp_test/_N15321
                                   td                    0.368      10.016 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.016         ethernet_test/eth_udp_test/N94.co [2]
 CLMS_214_137/COUT                 td                    0.044      10.060 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.060         ethernet_test/eth_udp_test/N94.co [6]
 CLMS_214_141/Y0                   td                    0.206      10.266 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.156      10.422         ethernet_test/eth_udp_test/N94
 CLMS_214_141/Y3                   td                    0.151      10.573 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.628      11.201         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_190_121/RSCO                 td                    0.113      11.314 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.314         ntR253           
 CLMS_190_125/RSCO                 td                    0.113      11.427 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.427         ntR252           
 CLMS_190_129/RSCO                 td                    0.113      11.540 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.540         ntR251           
 CLMS_190_133/RSCO                 td                    0.113      11.653 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.653         ntR250           
 CLMS_190_137/RSCO                 td                    0.113      11.766 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.766         ntR249           
 CLMS_190_141/RSCO                 td                    0.113      11.879 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.879         ntR248           
 CLMS_190_145/RSCO                 td                    0.113      11.992 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.992         ntR247           
 CLMS_190_149/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  11.992         Logic Levels: 14 
                                                                                   Logic: 2.893ns(55.021%), Route: 2.365ns(44.979%)
=======
 CLMS_322_217/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_322_217/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.255       7.210         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_322_220/Y0                   td                    0.378       7.588 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.287       7.875         ethernet_test/eth_udp_test/_N89519
 CLMA_322_236/Y1                   td                    0.244       8.119 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.067       8.186         ethernet_test/eth_udp_test/_N89543
 CLMA_322_236/Y0                   td                    0.378       8.564 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.360       8.924         ethernet_test/eth_udp_test/N710 [5]
 CLMA_314_240/Y2                   td                    0.381       9.305 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.168       9.473         ethernet_test/eth_udp_test/_N27575
                                   td                    0.368       9.841 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.841         ethernet_test/eth_udp_test/N94.co [2]
 CLMA_314_236/COUT                 td                    0.044       9.885 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.885         ethernet_test/eth_udp_test/N94.co [6]
 CLMA_314_240/Y0                   td                    0.206      10.091 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.265      10.356         ethernet_test/eth_udp_test/N94
 CLMA_318_236/Y3                   td                    0.151      10.507 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=2)        0.367      10.874         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_322_217/RSCO                 td                    0.113      10.987 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.987         ntR506           
 CLMS_322_221/RSCO                 td                    0.113      11.100 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.100         ntR505           
 CLMS_322_225/RSCO                 td                    0.113      11.213 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.213         ntR504           
 CLMS_322_229/RSCO                 td                    0.113      11.326 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.326         ntR503           
 CLMS_322_233/RSCO                 td                    0.113      11.439 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.439         ntR502           
 CLMS_322_237/RSCO                 td                    0.113      11.552 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.552         ntR501           
 CLMS_322_241/RSCO                 td                    0.113      11.665 f       ethernet_test/eth_udp_test/wait_cnt[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.665         ntR500           
 CLMS_322_245/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/RS

 Data arrival time                                                  11.665         Logic Levels: 14 
                                                                                   Logic: 3.162ns(64.125%), Route: 1.769ns(35.875%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
<<<<<<< HEAD
 CLMS_190_149/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          
=======
 CLMS_322_245/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[31]/opit_0_AQ/CLK
 clock pessimism                                         1.069    1006.719                          
 clock uncertainty                                      -0.050    1006.669                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Setup time                                             -0.269    1006.385                          

 Data required time                                               1006.385                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                               1006.385                          
 Data arrival time                                                  11.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.393                          
=======
 Data required time                                               1006.400                          
 Data arrival time                                                  11.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.735                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N42             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMS_190_121/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/CLK

 CLMS_190_121/Q0                   tco                   0.221       6.955 f       ethernet_test/eth_udp_test/wait_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.253       7.208         ethernet_test/eth_udp_test/wait_cnt [1]
 CLMA_194_121/Y0                   td                    0.380       7.588 f       ethernet_test/eth_udp_test/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.379       7.967         ethernet_test/eth_udp_test/_N75779
 CLMA_194_136/Y3                   td                    0.222       8.189 f       ethernet_test/eth_udp_test/N172_28/gateop_perm/Z
                                   net (fanout=1)        0.155       8.344         ethernet_test/eth_udp_test/_N75803
 CLMA_194_136/Y2                   td                    0.150       8.494 f       ethernet_test/eth_udp_test/N172_32/gateop_perm/Z
                                   net (fanout=9)        0.524       9.018         ethernet_test/eth_udp_test/N710 [5]
 CLMA_222_136/Y3                   td                    0.360       9.378 f       ethernet_test/eth_udp_test/N58_10[1]/gateop/F
                                   net (fanout=1)        0.270       9.648         ethernet_test/eth_udp_test/_N15321
                                   td                    0.368      10.016 f       ethernet_test/eth_udp_test/N94.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.016         ethernet_test/eth_udp_test/N94.co [2]
 CLMS_214_137/COUT                 td                    0.044      10.060 r       ethernet_test/eth_udp_test/N94.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.060         ethernet_test/eth_udp_test/N94.co [6]
 CLMS_214_141/Y0                   td                    0.206      10.266 f       ethernet_test/eth_udp_test/N94.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.156      10.422         ethernet_test/eth_udp_test/N94
 CLMS_214_141/Y3                   td                    0.151      10.573 f       ethernet_test/eth_udp_test/wait_cnt[31:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.628      11.201         ethernet_test/eth_udp_test/wait_cnt[31:0]_or
 CLMS_190_121/RSCO                 td                    0.113      11.314 f       ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.314         ntR253           
 CLMS_190_125/RSCO                 td                    0.113      11.427 f       ethernet_test/eth_udp_test/wait_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.427         ntR252           
 CLMS_190_129/RSCO                 td                    0.113      11.540 f       ethernet_test/eth_udp_test/wait_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.540         ntR251           
 CLMS_190_133/RSCO                 td                    0.113      11.653 f       ethernet_test/eth_udp_test/wait_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.653         ntR250           
 CLMS_190_137/RSCO                 td                    0.113      11.766 f       ethernet_test/eth_udp_test/wait_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.766         ntR249           
 CLMS_190_141/RSCO                 td                    0.113      11.879 f       ethernet_test/eth_udp_test/wait_cnt[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.879         ntR248           
 CLMS_190_145/RSCI                                                         f       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/RS

 Data arrival time                                                  11.879         Logic Levels: 13 
                                                                                   Logic: 2.780ns(54.033%), Route: 2.365ns(45.967%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N42             
 IOCKDLY_237_367/CLK_OUT           td                    2.069    1003.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1696)     0.895    1005.650         ethernet_test/rgmii_clk
 CLMS_190_145/CLK                                                          r       ethernet_test/eth_udp_test/wait_cnt[26]/opit_0_A2Q21/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Setup time                                             -0.269    1006.385                          

 Data required time                                               1006.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.385                          
 Data arrival time                                                  11.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.506                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[0]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[0]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     0.895       5.650         ethernet_test/rgmii_clk
 CLMA_226_184/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[0]/opit_0_inv/CLK

 CLMA_226_184/Q0                   tco                   0.179       5.829 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_ip_addr[0]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.888         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_ip [0]
 CLMS_226_185/B4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[0]/opit_0_inv_L5Q_perm/L4
=======
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_302_329/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_329/Q0                   tco                   0.179       5.939 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.163       6.102         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [0]
 CLMS_298_325/M0                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   6.102         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.339%), Route: 0.163ns(47.661%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMS_226_185/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_ip_addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          
=======
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMS_298_325/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/ram16x1d/WCLK
 clock pessimism                                        -1.067       5.779                          
 clock uncertainty                                       0.000       5.779                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                               0.293       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[33]/opit_0_inv/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[33]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     0.895       5.650         ethernet_test/rgmii_clk
 CLMA_230_181/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[33]/opit_0_inv/CLK

 CLMA_230_181/Q2                   tco                   0.180       5.830 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[33]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.889         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [33]
 CLMA_230_180/A4                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[33]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.889         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
=======
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_302_329/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_329/Q0                   tco                   0.179       5.939 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.163       6.102         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [0]
 CLMS_298_325/M0                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WADM0

 Data arrival time                                                   6.102         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.339%), Route: 0.163ns(47.661%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_230_180/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          
=======
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMS_298_325/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_3/ram16x1d/WCLK
 clock pessimism                                        -1.067       5.779                          
 clock uncertainty                                       0.000       5.779                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                               0.293       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  5.636                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
=======
 Data required time                                                  6.072                          
 Data arrival time                                                   6.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checkout_buf[10]/opit_0_inv/D
=======
Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WADM0
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     0.895       5.650         ethernet_test/rgmii_clk
 CLMS_222_109/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[10]/opit_0_inv_A2Q21/CLK

 CLMS_222_109/Q3                   tco                   0.178       5.828 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.133       5.961         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_check_out [10]
 CLMA_222_108/CD                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checkout_buf[10]/opit_0_inv/D

 Data arrival time                                                   5.961         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.235%), Route: 0.133ns(42.765%)
=======
                                   net (fanout=1696)     1.005       5.760         ethernet_test/rgmii_clk
 CLMA_302_329/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_329/Q0                   tco                   0.179       5.939 f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/genblk1.wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.163       6.102         ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/wr_addr [0]
 CLMS_298_325/M0                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WADM0

 Data arrival time                                                   6.102         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.339%), Route: 0.163ns(47.661%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N279            
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
<<<<<<< HEAD
                                   net (fanout=1696)     0.925       6.734         ethernet_test/rgmii_clk
 CLMA_222_108/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checkout_buf[10]/opit_0_inv/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                               0.040       5.705                          

 Data required time                                                  5.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.705                          
 Data arrival time                                                   5.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
=======
                                   net (fanout=1696)     1.037       6.846         ethernet_test/rgmii_clk
 CLMS_298_325/CLK                                                          r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WCLK
 clock pessimism                                        -1.067       5.779                          
 clock uncertainty                                       0.000       5.779                          

 Hold time                                               0.293       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
=======
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.288
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMA_214_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_8/Q0                     tco                   0.221       3.427 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.891       4.318         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_81/B2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.318         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.874%), Route: 0.891ns(80.126%)
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_242_8/Q0                     tco                   0.221       3.438 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.558       3.996         u_CORES/u_jtag_hub/data_ctrl
 CLMS_214_25/B1                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.996         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.370%), Route: 0.558ns(71.630%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.918      28.276         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.265      27.894                          

 Data required time                                                 27.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.894                          
 Data arrival time                                                   4.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.576                          
=======
                                   net (fanout=1)        2.370      27.370         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.370 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.918      28.288         ntclkbufg_3      
 CLMS_214_25/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.220                          
 clock uncertainty                                      -0.050      28.170                          

 Setup time                                             -0.149      28.021                          

 Data required time                                                 28.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.021                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.025                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.288
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMA_214_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_8/Q0                     tco                   0.221       3.427 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.976       4.403         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_81/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.403         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.463%), Route: 0.976ns(81.537%)
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_242_8/Q0                     tco                   0.221       3.438 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.542       3.980         u_CORES/u_jtag_hub/data_ctrl
 CLMS_214_21/B0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.980         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.965%), Route: 0.542ns(71.035%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.918      28.276         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.171      27.988                          

 Data required time                                                 27.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.988                          
 Data arrival time                                                   4.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.585                          
=======
                                   net (fanout=1)        2.370      27.370         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.370 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.918      28.288         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.220                          
 clock uncertainty                                      -0.050      28.170                          

 Setup time                                             -0.129      28.041                          

 Data required time                                                 28.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.041                          
 Data arrival time                                                   3.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.061                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.288
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMA_214_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_8/Q0                     tco                   0.221       3.427 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.877       4.304         u_CORES/u_jtag_hub/data_ctrl
 CLMA_194_80/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.304         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.128%), Route: 0.877ns(79.872%)
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_242_8/Q0                     tco                   0.221       3.438 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.523       3.961         u_CORES/u_jtag_hub/data_ctrl
 CLMS_214_21/A0                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.961         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.704%), Route: 0.523ns(70.296%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.358      27.358         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.918      28.276         ntclkbufg_1      
 CLMA_194_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.209                          
 clock uncertainty                                      -0.050      28.159                          

 Setup time                                             -0.171      27.988                          

 Data required time                                                 27.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.988                          
 Data arrival time                                                   4.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.684                          
=======
                                   net (fanout=1)        2.370      27.370         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.370 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.918      28.288         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.220                          
 clock uncertainty                                      -0.050      28.170                          

 Setup time                                             -0.134      28.036                          

 Data required time                                                 28.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.036                          
 Data arrival time                                                   3.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.075                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.977
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.895       2.966         ntclkbufg_1      
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_132/Q1                   tco                   0.180       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3]
 CLMS_134_133/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
=======
                                   net (fanout=1)        2.082       2.082         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.895       2.977         ntclkbufg_3      
 CLMA_166_84/CLK                                                           r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_84/Q3                    tco                   0.178       3.155 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.214         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [26]
 CLMS_166_85/D4                                                            f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.214         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMS_134_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.981                          
 clock uncertainty                                       0.000       2.981                          

 Hold time                                              -0.028       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.205                          
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMS_166_85/CLK                                                           r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.992                          
 clock uncertainty                                       0.000       2.992                          

 Hold time                                              -0.028       2.964                          

 Data required time                                                  2.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.964                          
 Data arrival time                                                   3.214                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.977
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.895       2.966         ntclkbufg_1      
 CLMA_134_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_132/Q0                   tco                   0.179       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7]
 CLMS_134_133/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4
=======
                                   net (fanout=1)        2.082       2.082         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.895       2.977         ntclkbufg_3      
 CLMA_190_132/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_132/Q3                   tco                   0.178       3.155 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.214         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [247]
 CLMS_190_133/D4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   3.214         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMS_134_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.981                          
 clock uncertainty                                       0.000       2.981                          
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMS_190_133/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.992                          
 clock uncertainty                                       0.000       2.992                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                              -0.028       2.964                          

 Data required time                                                  2.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.964                          
 Data arrival time                                                   3.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.977
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.895       2.966         ntclkbufg_1      
 CLMA_146_168/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_168/Q0                   tco                   0.179       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122]
 CLMS_146_169/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/L4
=======
                                   net (fanout=1)        2.082       2.082         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.895       2.977         ntclkbufg_3      
 CLMA_186_68/CLK                                                           r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_68/Q1                    tco                   0.180       3.157 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.216         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [86]
 CLMS_186_69/C4                                                            f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/L4
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Data arrival time                                                   3.216         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMS_146_169/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.981                          
 clock uncertainty                                       0.000       2.981                          
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMS_186_69/CLK                                                           r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.992                          
 clock uncertainty                                       0.000       2.992                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Hold time                                              -0.028       2.964                          

 Data required time                                                  2.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.964                          
 Data arrival time                                                   3.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  1.388
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.822  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.977
  Launch Clock Delay      :  1.155
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.388      26.388         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.283      26.671 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.592      27.263         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_113/Y0                   td                    0.378      27.641 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=4)        0.412      28.053         u_CORES/u_debug_core_0/_N5207
 CLMA_166_108/Y0                   td                    0.264      28.317 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N702/gateop_perm/Z
                                   net (fanout=13)       0.280      28.597         u_CORES/u_debug_core_0/u_rd_addr_gen/N702
 CLMA_174_112/Y0                   td                    0.226      28.823 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N705/gateop_perm/Z
                                   net (fanout=2)        0.257      29.080         u_CORES/u_debug_core_0/u_rd_addr_gen/N705
 CLMA_174_108/Y1                   td                    0.162      29.242 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_5/gateop_perm/Z
                                   net (fanout=1)        0.239      29.481         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_174_108/Y0                   td                    0.150      29.631 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_14_3/gateop_perm/Z
                                   net (fanout=8)        0.355      29.986         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_166_109/B1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.986         Logic Levels: 5  
                                                                                   Logic: 1.463ns(40.661%), Route: 2.135ns(59.339%)
=======
                                   net (fanout=11)       1.155      26.155         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_25/Y0                    tco                   0.283      26.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.392      26.830         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_21/Y3                    td                    0.243      27.073 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.348      27.421         u_CORES/u_debug_core_0/_N13725
 CLMA_214_28/Y3                    td                    0.151      27.572 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       1.261      28.833         u_CORES/u_debug_core_0/_N13779
 CLMA_210_172/Y3                   td                    0.151      28.984 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.564      29.548         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163
 CLMS_202_209/Y2                   td                    0.264      29.812 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528_inv/gateop_perm/Z
                                   net (fanout=2)        0.184      29.996         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528
 CLMS_202_201/CECO                 td                    0.132      30.128 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.128         ntR2744          
 CLMS_202_205/CECO                 td                    0.132      30.260 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.260         ntR2743          
 CLMS_202_209/CECI                                                         f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CE

 Data arrival time                                                  30.260         Logic Levels: 6  
                                                                                   Logic: 1.356ns(33.033%), Route: 2.749ns(66.967%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.895      52.966         ntclkbufg_1      
 CLMS_166_109/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.170      52.746                          

 Data required time                                                 52.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.746                          
 Data arrival time                                                  29.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.760                          
=======
                                   net (fanout=1)        2.082      52.082         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.895      52.977         ntclkbufg_3      
 CLMS_202_209/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.000      52.977                          
 clock uncertainty                                      -0.050      52.927                          

 Setup time                                             -0.576      52.351                          

 Data required time                                                 52.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.351                          
 Data arrival time                                                  30.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.091                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  1.388
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.822  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.977
  Launch Clock Delay      :  1.155
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.388      26.388         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.283      26.671 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.592      27.263         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_113/Y0                   td                    0.378      27.641 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=4)        0.412      28.053         u_CORES/u_debug_core_0/_N5207
 CLMA_166_108/Y0                   td                    0.264      28.317 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N702/gateop_perm/Z
                                   net (fanout=13)       0.280      28.597         u_CORES/u_debug_core_0/u_rd_addr_gen/N702
 CLMA_174_112/Y0                   td                    0.226      28.823 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N705/gateop_perm/Z
                                   net (fanout=2)        0.257      29.080         u_CORES/u_debug_core_0/u_rd_addr_gen/N705
 CLMA_174_108/Y1                   td                    0.162      29.242 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_5/gateop_perm/Z
                                   net (fanout=1)        0.239      29.481         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_174_108/Y0                   td                    0.162      29.643 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_14_3/gateop_perm/Z
                                   net (fanout=8)        0.189      29.832         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_166_109/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  29.832         Logic Levels: 5  
                                                                                   Logic: 1.475ns(42.828%), Route: 1.969ns(57.172%)
=======
                                   net (fanout=11)       1.155      26.155         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_25/Y0                    tco                   0.283      26.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.392      26.830         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_21/Y3                    td                    0.243      27.073 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.348      27.421         u_CORES/u_debug_core_0/_N13725
 CLMA_214_28/Y3                    td                    0.151      27.572 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       1.261      28.833         u_CORES/u_debug_core_0/_N13779
 CLMA_210_172/Y3                   td                    0.151      28.984 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.564      29.548         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163
 CLMS_202_209/Y2                   td                    0.264      29.812 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528_inv/gateop_perm/Z
                                   net (fanout=2)        0.184      29.996         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528
 CLMS_202_201/CECO                 td                    0.132      30.128 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.128         ntR2744          
 CLMS_202_205/CECO                 td                    0.132      30.260 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.260         ntR2743          
 CLMS_202_209/CECI                                                         f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  30.260         Logic Levels: 6  
                                                                                   Logic: 1.356ns(33.033%), Route: 2.749ns(66.967%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.895      52.966         ntclkbufg_1      
 CLMS_166_109/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.290      52.626                          

 Data required time                                                 52.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.626                          
 Data arrival time                                                  29.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.794                          
=======
                                   net (fanout=1)        2.082      52.082         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.895      52.977         ntclkbufg_3      
 CLMS_202_209/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.977                          
 clock uncertainty                                      -0.050      52.927                          

 Setup time                                             -0.576      52.351                          

 Data required time                                                 52.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.351                          
 Data arrival time                                                  30.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.091                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  1.388
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.822  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.977
  Launch Clock Delay      :  1.155
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.388      26.388         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.283      26.671 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.592      27.263         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_186_113/Y0                   td                    0.378      27.641 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=4)        0.412      28.053         u_CORES/u_debug_core_0/_N5207
 CLMA_166_108/Y0                   td                    0.264      28.317 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N702/gateop_perm/Z
                                   net (fanout=13)       0.280      28.597         u_CORES/u_debug_core_0/u_rd_addr_gen/N702
 CLMA_174_112/Y0                   td                    0.226      28.823 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N705/gateop_perm/Z
                                   net (fanout=2)        0.257      29.080         u_CORES/u_debug_core_0/u_rd_addr_gen/N705
 CLMA_174_108/Y1                   td                    0.162      29.242 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_5/gateop_perm/Z
                                   net (fanout=1)        0.239      29.481         u_CORES/u_debug_core_0/u_rd_addr_gen/_N93
 CLMA_174_108/Y0                   td                    0.162      29.643 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N688_14_3/gateop_perm/Z
                                   net (fanout=8)        0.169      29.812         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_170_109/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  29.812         Logic Levels: 5  
                                                                                   Logic: 1.475ns(43.078%), Route: 1.949ns(56.922%)
=======
                                   net (fanout=11)       1.155      26.155         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_25/Y0                    tco                   0.283      26.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.392      26.830         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_21/Y3                    td                    0.243      27.073 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.348      27.421         u_CORES/u_debug_core_0/_N13725
 CLMA_214_28/Y3                    td                    0.151      27.572 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       1.261      28.833         u_CORES/u_debug_core_0/_N13779
 CLMA_210_172/Y3                   td                    0.151      28.984 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.564      29.548         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N163
 CLMS_202_209/Y2                   td                    0.264      29.812 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528_inv/gateop_perm/Z
                                   net (fanout=2)        0.184      29.996         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/N1528
 CLMS_202_201/CECO                 td                    0.132      30.128 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.128         ntR2744          
 CLMS_202_205/CECI                                                         f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  30.128         Logic Levels: 5  
                                                                                   Logic: 1.224ns(30.808%), Route: 2.749ns(69.192%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.071 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.895      52.966         ntclkbufg_1      
 CLMS_170_109/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.290      52.626                          

 Data required time                                                 52.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.626                          
 Data arrival time                                                  29.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.814                          
=======
                                   net (fanout=1)        2.082      52.082         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.082 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.895      52.977         ntclkbufg_3      
 CLMS_202_205/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.977                          
 clock uncertainty                                      -0.050      52.927                          

 Setup time                                             -0.576      52.351                          

 Data required time                                                 52.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.351                          
 Data arrival time                                                  30.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.223                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.956  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  1.250
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  1.022
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.250      26.250         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_84/Y0                    tco                   0.236      26.486 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.145      26.631         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_89/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.631         Logic Levels: 0  
                                                                                   Logic: 0.236ns(61.942%), Route: 0.145ns(38.058%)
=======
                                   net (fanout=11)       1.022      26.022         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_210_25/Q2                    tco                   0.183      26.205 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.142      26.347         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMA_210_28/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.347         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMS_190_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.011       3.245                          

 Data required time                                                  3.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.245                          
 Data arrival time                                                  26.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.386                          
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMA_210_28/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.217                          
 clock uncertainty                                       0.050       3.267                          

 Hold time                                              -0.011       3.256                          

 Data required time                                                  3.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.256                          
 Data arrival time                                                  26.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.091                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.956  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  1.250
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  0.951
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.250      26.250         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_194_84/Q1                    tco                   0.184      26.434 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.214      26.648         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_190_84/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.648         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.231%), Route: 0.214ns(53.769%)
=======
                                   net (fanout=11)       0.951      25.951         u_CORES/capt_o   
 CLMA_210_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_210_29/Q2                    tco                   0.180      26.131 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.162      26.293         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_210_21/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.293         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.632%), Route: 0.162ns(47.368%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMA_190_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.011       3.245                          

 Data required time                                                  3.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.245                          
 Data arrival time                                                  26.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.403                          
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMA_210_21/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.217                          
 clock uncertainty                                       0.050       3.267                          

 Hold time                                              -0.066       3.201                          

 Data required time                                                  3.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.201                          
 Data arrival time                                                  26.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.092                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.943  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  1.263
=======
Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  0.951
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.263      26.263         u_CORES/capt_o   
 CLMA_194_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_194_88/Q1                    tco                   0.184      26.447 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.139      26.586         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_190_88/C0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.586         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
=======
                                   net (fanout=11)       0.951      25.951         u_CORES/capt_o   
 CLMA_210_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_210_29/Q0                    tco                   0.179      26.130 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.163      26.293         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_210_21/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.293         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.339%), Route: 0.163ns(47.661%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.281       2.281         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.281 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.925       3.206         ntclkbufg_1      
 CLMA_190_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.206                          
 clock uncertainty                                       0.050       3.256                          

 Hold time                                              -0.078       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                  26.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.408                          
=======
                                   net (fanout=1)        2.292       2.292         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.292 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.925       3.217         ntclkbufg_3      
 CLMA_210_21/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.217                          
 clock uncertainty                                       0.050       3.267                          

 Hold time                                              -0.078       3.189                          

 Data required time                                                  3.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.189                          
 Data arrival time                                                  26.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.104                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -2.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.250
  Launch Clock Delay      :  3.495
=======
Clock Skew  :    -2.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.022
  Launch Clock Delay      :  3.506
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.950      78.495         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q1                    tco                   0.223      78.718 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.350      79.068         u_CORES/conf_sel [0]
 CLMA_194_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.068         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.918%), Route: 0.350ns(61.082%)
=======
                                   net (fanout=1)        2.556      77.556         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.556 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.950      78.506         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q1                    tco                   0.223      78.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.266      78.995         u_CORES/conf_sel [0]
 CLMA_210_25/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.995         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.603%), Route: 0.266ns(54.397%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.250     126.250         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.250                          
 clock uncertainty                                      -0.050     126.200                          

 Setup time                                             -0.476     125.724                          

 Data required time                                                125.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.724                          
 Data arrival time                                                  79.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.656                          
=======
                                   net (fanout=11)       1.022     126.022         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.022                          
 clock uncertainty                                      -0.050     125.972                          

 Setup time                                             -0.476     125.496                          

 Data required time                                                125.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.496                          
 Data arrival time                                                  78.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.501                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -2.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.250
  Launch Clock Delay      :  3.495
=======
Clock Skew  :    -2.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.022
  Launch Clock Delay      :  3.506
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.950      78.495         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q1                    tco                   0.223      78.718 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.350      79.068         u_CORES/conf_sel [0]
 CLMA_194_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.068         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.918%), Route: 0.350ns(61.082%)
=======
                                   net (fanout=1)        2.556      77.556         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.556 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.950      78.506         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q1                    tco                   0.223      78.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.266      78.995         u_CORES/conf_sel [0]
 CLMA_210_25/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.995         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.603%), Route: 0.266ns(54.397%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.250     126.250         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.250                          
 clock uncertainty                                      -0.050     126.200                          

 Setup time                                             -0.476     125.724                          

 Data required time                                                125.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.724                          
 Data arrival time                                                  79.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.656                          
=======
                                   net (fanout=11)       1.022     126.022         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.022                          
 clock uncertainty                                      -0.050     125.972                          

 Setup time                                             -0.476     125.496                          

 Data required time                                                125.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.496                          
 Data arrival time                                                  78.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.501                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -2.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.250
  Launch Clock Delay      :  3.495
=======
Clock Skew  :    -2.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.022
  Launch Clock Delay      :  3.506
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.950      78.495         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q1                    tco                   0.223      78.718 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.350      79.068         u_CORES/conf_sel [0]
 CLMA_194_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.068         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.918%), Route: 0.350ns(61.082%)
=======
                                   net (fanout=1)        2.556      77.556         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.556 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.950      78.506         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q1                    tco                   0.223      78.729 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.266      78.995         u_CORES/conf_sel [0]
 CLMA_210_25/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.995         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.603%), Route: 0.266ns(54.397%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.250     126.250         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.250                          
 clock uncertainty                                      -0.050     126.200                          

 Setup time                                             -0.476     125.724                          

 Data required time                                                125.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.724                          
 Data arrival time                                                  79.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.656                          
=======
                                   net (fanout=11)       1.022     126.022         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.022                          
 clock uncertainty                                      -0.050     125.972                          

 Setup time                                             -0.476     125.496                          

 Data required time                                                125.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.496                          
 Data arrival time                                                  78.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.155
  Launch Clock Delay      :  3.288
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.370     127.370         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.370 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.918     128.288         ntclkbufg_3      
 CLMS_214_25/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_25/Q0                    tco                   0.200     128.488 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140     128.628         u_CORES/id_o [0] 
 CLMA_210_25/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.628         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.824%), Route: 0.140ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.155     126.155         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.155                          
 clock uncertainty                                       0.050     126.205                          

 Hold time                                              -0.011     126.194                          

 Data required time                                                126.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.194                          
 Data arrival time                                                 128.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.434                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.388
  Launch Clock Delay      :  3.276
=======
Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.155
  Launch Clock Delay      :  3.288
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.918     128.276         ntclkbufg_1      
 CLMA_194_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_80/Q0                    tco                   0.179     128.455 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.147     128.602         u_CORES/id_o [0] 
 CLMA_194_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.602         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.908%), Route: 0.147ns(45.092%)
=======
                                   net (fanout=1)        2.370     127.370         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.370 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.918     128.288         ntclkbufg_3      
 CLMS_214_25/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_25/Q2                    tco                   0.200     128.488 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140     128.628         u_CORES/id_o [2] 
 CLMA_210_25/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.628         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.824%), Route: 0.140ns(41.176%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.388     126.388         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.388                          
 clock uncertainty                                       0.050     126.438                          

 Hold time                                               0.040     126.478                          

 Data required time                                                126.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.478                          
 Data arrival time                                                 128.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.124                          
=======
                                   net (fanout=11)       1.155     126.155         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.155                          
 clock uncertainty                                       0.050     126.205                          

 Hold time                                              -0.011     126.194                          

 Data required time                                                126.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.194                          
 Data arrival time                                                 128.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.434                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.388
  Launch Clock Delay      :  3.276
=======
Clock Skew  :    -2.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.155
  Launch Clock Delay      :  3.288
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
<<<<<<< HEAD
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.918     128.276         ntclkbufg_1      
 CLMS_190_81/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_81/Q0                    tco                   0.200     128.476 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.135     128.611         u_CORES/id_o [4] 
 CLMA_194_84/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.611         Logic Levels: 0  
                                                                                   Logic: 0.200ns(59.701%), Route: 0.135ns(40.299%)
=======
                                   net (fanout=1)        2.370     127.370         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.370 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2073)     0.918     128.288         ntclkbufg_3      
 CLMS_214_21/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_214_21/Q0                    tco                   0.179     128.467 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     128.692         u_CORES/id_o [4] 
 CLMA_210_25/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.692         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.307%), Route: 0.225ns(55.693%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
<<<<<<< HEAD
                                   net (fanout=11)       1.388     126.388         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.388                          
 clock uncertainty                                       0.050     126.438                          

 Hold time                                              -0.011     126.427                          

 Data required time                                                126.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.427                          
 Data arrival time                                                 128.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.388
  Launch Clock Delay      :  3.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.358     127.358         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.358 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=803)      0.918     128.276         ntclkbufg_1      
 CLMA_194_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_80/Q2                    tco                   0.200     128.476 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.137     128.613         u_CORES/id_o [2] 
 CLMA_194_84/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.613         Logic Levels: 0  
                                                                                   Logic: 0.200ns(59.347%), Route: 0.137ns(40.653%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.388     126.388         u_CORES/capt_o   
 CLMA_194_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.388                          
 clock uncertainty                                       0.050     126.438                          

 Hold time                                              -0.011     126.427                          

 Data required time                                                126.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.427                          
 Data arrival time                                                 128.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.186                          
=======
                                   net (fanout=11)       1.155     126.155         u_CORES/capt_o   
 CLMA_210_25/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.155                          
 clock uncertainty                                       0.050     126.205                          

 Hold time                                               0.040     126.245                          

 Data required time                                                126.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.245                          
 Data arrival time                                                 128.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.447                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_266_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_266_68/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=743)      1.951       5.539         u_DDR3_50H/ddr_rstn
 CLMS_74_137/RSCO                  td                    0.105       5.644 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.644         ntR1061          
 CLMS_74_141/RSCO                  td                    0.105       5.749 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.749         ntR1060          
 CLMS_74_145/RSCO                  td                    0.105       5.854 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.854         ntR1059          
 CLMS_74_149/RSCO                  td                    0.105       5.959 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.959         ntR1058          
 CLMS_74_153/RSCO                  td                    0.105       6.064 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.064         ntR1057          
 CLMS_74_157/RSCO                  td                    0.105       6.169 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.169         ntR1056          
 CLMS_74_161/RSCO                  td                    0.105       6.274 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.274         ntR1055          
 CLMS_74_165/RSCO                  td                    0.105       6.379 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.379         ntR1054          
 CLMS_74_169/RSCO                  td                    0.105       6.484 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.484         ntR1053          
 CLMS_74_173/RSCO                  td                    0.105       6.589 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.589         ntR1052          
 CLMS_74_177/RSCO                  td                    0.105       6.694 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.694         ntR1051          
 CLMS_74_181/RSCO                  td                    0.105       6.799 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.799         ntR1050          
 CLMS_74_185/RSCO                  td                    0.105       6.904 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.904         ntR1049          
 CLMS_74_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.904         Logic Levels: 13 
                                                                                   Logic: 1.586ns(44.840%), Route: 1.951ns(55.160%)
=======
 CLMS_310_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_310_41/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=824)      3.036       6.624         u_DDR3_50H/ddr_rstn
 CLMS_18_193/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.624         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.785%), Route: 3.036ns(93.215%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
=======
 CLMS_18_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 23.287                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.383                          
=======
 Data required time                                                 22.811                          
 Data arrival time                                                   6.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.187                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_266_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_266_68/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=743)      1.951       5.539         u_DDR3_50H/ddr_rstn
 CLMS_74_137/RSCO                  td                    0.105       5.644 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.644         ntR1061          
 CLMS_74_141/RSCO                  td                    0.105       5.749 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.749         ntR1060          
 CLMS_74_145/RSCO                  td                    0.105       5.854 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.854         ntR1059          
 CLMS_74_149/RSCO                  td                    0.105       5.959 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.959         ntR1058          
 CLMS_74_153/RSCO                  td                    0.105       6.064 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.064         ntR1057          
 CLMS_74_157/RSCO                  td                    0.105       6.169 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.169         ntR1056          
 CLMS_74_161/RSCO                  td                    0.105       6.274 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.274         ntR1055          
 CLMS_74_165/RSCO                  td                    0.105       6.379 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.379         ntR1054          
 CLMS_74_169/RSCO                  td                    0.105       6.484 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.484         ntR1053          
 CLMS_74_173/RSCO                  td                    0.105       6.589 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.589         ntR1052          
 CLMS_74_177/RSCO                  td                    0.105       6.694 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.694         ntR1051          
 CLMS_74_181/RSCO                  td                    0.105       6.799 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.799         ntR1050          
 CLMS_74_185/RSCO                  td                    0.105       6.904 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.904         ntR1049          
 CLMS_74_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.904         Logic Levels: 13 
                                                                                   Logic: 1.586ns(44.840%), Route: 1.951ns(55.160%)
=======
 CLMS_310_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_310_41/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=824)      3.035       6.623         u_DDR3_50H/ddr_rstn
 CLMA_62_208/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.623         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.787%), Route: 3.035ns(93.213%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_62_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 23.287                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.383                          
=======
 Data required time                                                 22.811                          
 Data arrival time                                                   6.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.188                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_266_68/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_266_68/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=743)      1.951       5.539         u_DDR3_50H/ddr_rstn
 CLMS_74_137/RSCO                  td                    0.105       5.644 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.644         ntR1061          
 CLMS_74_141/RSCO                  td                    0.105       5.749 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr/old_row_addr_valid[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.749         ntR1060          
 CLMS_74_145/RSCO                  td                    0.105       5.854 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.854         ntR1059          
 CLMS_74_149/RSCO                  td                    0.105       5.959 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.959         ntR1058          
 CLMS_74_153/RSCO                  td                    0.105       6.064 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[0][10]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.064         ntR1057          
 CLMS_74_157/RSCO                  td                    0.105       6.169 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.169         ntR1056          
 CLMS_74_161/RSCO                  td                    0.105       6.274 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.274         ntR1055          
 CLMS_74_165/RSCO                  td                    0.105       6.379 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.379         ntR1054          
 CLMS_74_169/RSCO                  td                    0.105       6.484 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.484         ntR1053          
 CLMS_74_173/RSCO                  td                    0.105       6.589 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][6]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.589         ntR1052          
 CLMS_74_177/RSCO                  td                    0.105       6.694 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.694         ntR1051          
 CLMS_74_181/RSCO                  td                    0.105       6.799 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.799         ntR1050          
 CLMS_74_185/RSCO                  td                    0.105       6.904 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.904         ntR1049          
 CLMS_74_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.904         Logic Levels: 13 
                                                                                   Logic: 1.586ns(44.840%), Route: 1.951ns(55.160%)
=======
 CLMS_310_41/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_310_41/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=824)      3.035       6.623         u_DDR3_50H/ddr_rstn
 CLMA_62_208/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.623         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.787%), Route: 3.035ns(93.213%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_74_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
=======
 CLMA_62_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 23.287                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.383                          
=======
 Data required time                                                 22.811                          
 Data arrival time                                                   6.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.188                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.243       3.587         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_78_180/RSCO                  td                    0.085       3.672 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.672         ntR1123          
 CLMA_78_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.672         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.071%), Route: 0.243ns(47.929%)
=======
 CLMA_58_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_197/Q3                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.240       3.587         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_176/RSCO                  td                    0.092       3.679 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.679         ntR2445          
 CLMA_62_180/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.679         Logic Levels: 1  
                                                                                   Logic: 0.274ns(53.307%), Route: 0.240ns(46.693%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
=======
 CLMA_62_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.243       3.587         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_78_180/RSCO                  td                    0.085       3.672 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.672         ntR1123          
 CLMA_78_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.672         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.071%), Route: 0.243ns(47.929%)
=======
 CLMA_58_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_197/Q3                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.240       3.587         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_176/RSCO                  td                    0.092       3.679 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.679         ntR2445          
 CLMA_62_180/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.679         Logic Levels: 1  
                                                                                   Logic: 0.274ns(53.307%), Route: 0.240ns(46.693%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
=======
 CLMA_62_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_78_192/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.243       3.587         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_78_180/RSCO                  td                    0.085       3.672 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.672         ntR1123          
 CLMA_78_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.672         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.071%), Route: 0.243ns(47.929%)
=======
 CLMA_58_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_197/Q3                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.240       3.587         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_176/RSCO                  td                    0.092       3.679 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.679         ntR2445          
 CLMA_62_180/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.679         Logic Levels: 1  
                                                                                   Logic: 0.274ns(53.307%), Route: 0.240ns(46.693%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_78_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
=======
 CLMA_62_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[1]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMA_150_200/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_150_200/Q1                   tco                   0.224       6.960 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=922)      0.821       7.781         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RSCO                 td                    0.113       7.894 f       u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.894         ntR678           
 CLMA_166_140/RSCO                 td                    0.113       8.007 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.007         ntR677           
 CLMA_166_144/RSCO                 td                    0.113       8.120 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[118]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.120         ntR676           
 CLMA_166_148/RSCO                 td                    0.113       8.233 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.233         ntR675           
 CLMA_166_152/RSCO                 td                    0.113       8.346 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[349]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.346         ntR674           
 CLMA_166_156/RSCO                 td                    0.113       8.459 f       u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.459         ntR673           
 CLMA_166_160/RSCO                 td                    0.113       8.572 f       u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.572         ntR672           
 CLMA_166_164/RSCO                 td                    0.113       8.685 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[476]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.685         ntR671           
 CLMA_166_168/RSCO                 td                    0.113       8.798 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.798         ntR670           
 CLMA_166_172/RSCO                 td                    0.113       8.911 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[462]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.911         ntR669           
 CLMA_166_176/RSCO                 td                    0.113       9.024 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.024         ntR668           
 CLMA_166_180/RSCO                 td                    0.113       9.137 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[439]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.137         ntR667           
 CLMA_166_184/RSCO                 td                    0.113       9.250 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[437]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.250         ntR666           
 CLMA_166_192/RSCO                 td                    0.113       9.363 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.363         ntR665           
 CLMA_166_196/RSCO                 td                    0.113       9.476 f       u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.476         ntR664           
 CLMA_166_200/RSCO                 td                    0.113       9.589 f       u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.589         ntR663           
 CLMA_166_204/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.589         Logic Levels: 16 
                                                                                   Logic: 2.032ns(71.223%), Route: 0.821ns(28.777%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.223       6.959 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      0.901       7.860         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_172/RSCO                  td                    0.113       7.973 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.973         ntR2326          
 CLMA_14_176/RSCO                  td                    0.113       8.086 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.086         ntR2325          
 CLMA_14_180/RSCO                  td                    0.113       8.199 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.199         ntR2324          
 CLMA_14_184/RSCO                  td                    0.113       8.312 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.312         ntR2323          
 CLMA_14_192/RSCO                  td                    0.113       8.425 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.425         ntR2322          
 CLMA_14_196/RSCO                  td                    0.113       8.538 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.538         ntR2321          
 CLMA_14_200/RSCO                  td                    0.113       8.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.651         ntR2320          
 CLMA_14_204/RSCO                  td                    0.113       8.764 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.764         ntR2319          
 CLMA_14_208/RSCO                  td                    0.113       8.877 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.877         ntR2318          
 CLMA_14_212/RSCO                  td                    0.113       8.990 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.990         ntR2317          
 CLMA_14_216/RSCO                  td                    0.113       9.103 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.103         ntR2316          
 CLMA_14_220/RSCO                  td                    0.113       9.216 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.216         ntR2315          
 CLMA_14_224/RSCO                  td                    0.113       9.329 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.329         ntR2314          
 CLMA_14_228/RSCO                  td                    0.113       9.442 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.442         ntR2313          
 CLMA_14_232/RSCO                  td                    0.113       9.555 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.555         ntR2312          
 CLMA_14_236/RSCO                  td                    0.113       9.668 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.668         ntR2311          
 CLMA_14_240/RSCO                  td                    0.113       9.781 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.781         ntR2310          
 CLMA_14_244/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.781         Logic Levels: 17 
                                                                                   Logic: 2.144ns(70.411%), Route: 0.901ns(29.589%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895      16.387         ntclkbufg_0      
 CLMA_166_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895      16.387         ntclkbufg_1      
 CLMA_14_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.356                          
 Data arrival time                                                   9.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.767                          
=======
 Data required time                                                 16.367                          
 Data arrival time                                                   9.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.586                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[3]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMA_150_200/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_150_200/Q1                   tco                   0.224       6.960 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=922)      0.821       7.781         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RSCO                 td                    0.113       7.894 f       u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.894         ntR678           
 CLMA_166_140/RSCO                 td                    0.113       8.007 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.007         ntR677           
 CLMA_166_144/RSCO                 td                    0.113       8.120 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[118]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.120         ntR676           
 CLMA_166_148/RSCO                 td                    0.113       8.233 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.233         ntR675           
 CLMA_166_152/RSCO                 td                    0.113       8.346 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[349]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.346         ntR674           
 CLMA_166_156/RSCO                 td                    0.113       8.459 f       u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.459         ntR673           
 CLMA_166_160/RSCO                 td                    0.113       8.572 f       u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.572         ntR672           
 CLMA_166_164/RSCO                 td                    0.113       8.685 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[476]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.685         ntR671           
 CLMA_166_168/RSCO                 td                    0.113       8.798 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.798         ntR670           
 CLMA_166_172/RSCO                 td                    0.113       8.911 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[462]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.911         ntR669           
 CLMA_166_176/RSCO                 td                    0.113       9.024 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.024         ntR668           
 CLMA_166_180/RSCO                 td                    0.113       9.137 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[439]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.137         ntR667           
 CLMA_166_184/RSCO                 td                    0.113       9.250 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[437]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.250         ntR666           
 CLMA_166_192/RSCO                 td                    0.113       9.363 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.363         ntR665           
 CLMA_166_196/RSCO                 td                    0.113       9.476 f       u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.476         ntR664           
 CLMA_166_200/RSCO                 td                    0.113       9.589 f       u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.589         ntR663           
 CLMA_166_204/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.589         Logic Levels: 16 
                                                                                   Logic: 2.032ns(71.223%), Route: 0.821ns(28.777%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.223       6.959 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      0.901       7.860         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_172/RSCO                  td                    0.113       7.973 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.973         ntR2326          
 CLMA_14_176/RSCO                  td                    0.113       8.086 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.086         ntR2325          
 CLMA_14_180/RSCO                  td                    0.113       8.199 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.199         ntR2324          
 CLMA_14_184/RSCO                  td                    0.113       8.312 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.312         ntR2323          
 CLMA_14_192/RSCO                  td                    0.113       8.425 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.425         ntR2322          
 CLMA_14_196/RSCO                  td                    0.113       8.538 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.538         ntR2321          
 CLMA_14_200/RSCO                  td                    0.113       8.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.651         ntR2320          
 CLMA_14_204/RSCO                  td                    0.113       8.764 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.764         ntR2319          
 CLMA_14_208/RSCO                  td                    0.113       8.877 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.877         ntR2318          
 CLMA_14_212/RSCO                  td                    0.113       8.990 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.990         ntR2317          
 CLMA_14_216/RSCO                  td                    0.113       9.103 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.103         ntR2316          
 CLMA_14_220/RSCO                  td                    0.113       9.216 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.216         ntR2315          
 CLMA_14_224/RSCO                  td                    0.113       9.329 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.329         ntR2314          
 CLMA_14_228/RSCO                  td                    0.113       9.442 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.442         ntR2313          
 CLMA_14_232/RSCO                  td                    0.113       9.555 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.555         ntR2312          
 CLMA_14_236/RSCO                  td                    0.113       9.668 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.668         ntR2311          
 CLMA_14_240/RSCO                  td                    0.113       9.781 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.781         ntR2310          
 CLMA_14_244/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.781         Logic Levels: 17 
                                                                                   Logic: 2.144ns(70.411%), Route: 0.901ns(29.589%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895      16.387         ntclkbufg_0      
 CLMA_166_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895      16.387         ntclkbufg_1      
 CLMA_14_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.356                          
 Data arrival time                                                   9.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.767                          
=======
 Data required time                                                 16.367                          
 Data arrival time                                                   9.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.586                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMA_150_200/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_150_200/Q1                   tco                   0.224       6.960 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=922)      0.821       7.781         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RSCO                 td                    0.113       7.894 f       u_CORES/u_debug_core_0/data_pipe[4][135]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.894         ntR678           
 CLMA_166_140/RSCO                 td                    0.113       8.007 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.007         ntR677           
 CLMA_166_144/RSCO                 td                    0.113       8.120 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[118]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.120         ntR676           
 CLMA_166_148/RSCO                 td                    0.113       8.233 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[119]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.233         ntR675           
 CLMA_166_152/RSCO                 td                    0.113       8.346 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[349]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.346         ntR674           
 CLMA_166_156/RSCO                 td                    0.113       8.459 f       u_CORES/u_debug_core_0/data_pipe[4][81]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.459         ntR673           
 CLMA_166_160/RSCO                 td                    0.113       8.572 f       u_CORES/u_debug_core_0/data_pipe[4][86]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.572         ntR672           
 CLMA_166_164/RSCO                 td                    0.113       8.685 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[476]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.685         ntR671           
 CLMA_166_168/RSCO                 td                    0.113       8.798 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[74]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.798         ntR670           
 CLMA_166_172/RSCO                 td                    0.113       8.911 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[462]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.911         ntR669           
 CLMA_166_176/RSCO                 td                    0.113       9.024 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[84]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.024         ntR668           
 CLMA_166_180/RSCO                 td                    0.113       9.137 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[439]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.137         ntR667           
 CLMA_166_184/RSCO                 td                    0.113       9.250 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[437]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.250         ntR666           
 CLMA_166_192/RSCO                 td                    0.113       9.363 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[91]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.363         ntR665           
 CLMA_166_196/RSCO                 td                    0.113       9.476 f       u_CORES/u_debug_core_0/data_pipe[4][59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.476         ntR664           
 CLMA_166_200/RSCO                 td                    0.113       9.589 f       u_CORES/u_debug_core_0/data_pipe[4][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.589         ntR663           
 CLMA_166_204/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.589         Logic Levels: 16 
                                                                                   Logic: 2.032ns(71.223%), Route: 0.821ns(28.777%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.223       6.959 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      0.901       7.860         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_172/RSCO                  td                    0.113       7.973 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.973         ntR2326          
 CLMA_14_176/RSCO                  td                    0.113       8.086 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.086         ntR2325          
 CLMA_14_180/RSCO                  td                    0.113       8.199 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.199         ntR2324          
 CLMA_14_184/RSCO                  td                    0.113       8.312 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.312         ntR2323          
 CLMA_14_192/RSCO                  td                    0.113       8.425 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.425         ntR2322          
 CLMA_14_196/RSCO                  td                    0.113       8.538 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.538         ntR2321          
 CLMA_14_200/RSCO                  td                    0.113       8.651 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/wrlvl_ck_dly_start_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.651         ntR2320          
 CLMA_14_204/RSCO                  td                    0.113       8.764 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.764         ntR2319          
 CLMA_14_208/RSCO                  td                    0.113       8.877 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.877         ntR2318          
 CLMA_14_212/RSCO                  td                    0.113       8.990 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.990         ntR2317          
 CLMA_14_216/RSCO                  td                    0.113       9.103 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.103         ntR2316          
 CLMA_14_220/RSCO                  td                    0.113       9.216 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.216         ntR2315          
 CLMA_14_224/RSCO                  td                    0.113       9.329 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.329         ntR2314          
 CLMA_14_228/RSCO                  td                    0.113       9.442 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.442         ntR2313          
 CLMA_14_232/RSCO                  td                    0.113       9.555 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.555         ntR2312          
 CLMA_14_236/RSCO                  td                    0.113       9.668 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.668         ntR2311          
 CLMA_14_240/RSCO                  td                    0.113       9.781 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.781         ntR2310          
 CLMA_14_244/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.781         Logic Levels: 17 
                                                                                   Logic: 2.144ns(70.411%), Route: 0.901ns(29.589%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895      16.387         ntclkbufg_0      
 CLMA_166_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          
=======
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895      16.387         ntclkbufg_1      
 CLMA_14_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.356                          
 Data arrival time                                                   9.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.767                          
=======
 Data required time                                                 16.367                          
 Data arrival time                                                   9.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.586                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895       6.387         ntclkbufg_0      
 CLMA_126_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_126_184/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.306       6.875         nt_ddr_init_done 
 DRM_142_168/RSTA[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.875         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.295%), Route: 0.306ns(62.705%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895       6.387         ntclkbufg_1      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=184)      0.325       6.891         nt_ddr_init_done 
 DRM_82_168/RSTB[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.891         Logic Levels: 0  
                                                                                   Logic: 0.179ns(35.516%), Route: 0.325ns(64.484%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 DRM_142_168/CLKA[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 DRM_82_168/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.022       6.584                          

 Data required time                                                  6.584                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  6.584                          
 Data arrival time                                                   6.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
=======
 Data required time                                                  6.614                          
 Data arrival time                                                   6.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895       6.387         ntclkbufg_0      
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_193/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1024)     0.250       6.816         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_192/RSCO                  td                    0.085       6.901 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[241]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.901         ntR1388          
 CLMA_62_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.901         Logic Levels: 1  
                                                                                   Logic: 0.264ns(51.362%), Route: 0.250ns(48.638%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895       6.387         ntclkbufg_1      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=184)      0.353       6.919         nt_ddr_init_done 
 DRM_54_168/RSTB[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.919         Logic Levels: 0  
                                                                                   Logic: 0.179ns(33.647%), Route: 0.353ns(66.353%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 DRM_54_168/CLKB[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.008       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                   6.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_A2Q21/RS
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.895       6.387         ntclkbufg_0      
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_193/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1024)     0.250       6.816         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_192/RSCO                  td                    0.085       6.901 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[241]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.901         ntR1388          
 CLMA_62_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.901         Logic Levels: 1  
                                                                                   Logic: 0.264ns(51.362%), Route: 0.250ns(48.638%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.895       6.387         ntclkbufg_1      
 CLMS_62_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_62_201/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=985)      0.274       6.840         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_50_200/RSCO                  td                    0.085       6.925 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.925         ntR2196          
 CLMA_50_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.925         Logic Levels: 1  
                                                                                   Logic: 0.264ns(49.071%), Route: 0.274ns(50.929%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMA_50_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tzqinit[6]/opit_0_inv_A2Q21/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
<<<<<<< HEAD
 Data arrival time                                                   6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
=======
 Data arrival time                                                   6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N278            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.950      15.670         ntclkbufg_2      
 CLMS_174_37/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_174_37/Q0                    tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.939      16.830         cmos1_vsync_16bit
 CLMS_214_77/Y0                    td                    0.150      16.980 f       u_CORES/u_debug_core_0/TRIG0_ff[0][116]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=152)      2.083      19.063         cmos1_mix/median_filter_rst
 CLMS_214_277/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  19.063         Logic Levels: 1  
                                                                                   Logic: 0.371ns(10.934%), Route: 3.022ns(89.066%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N278            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.005      27.339         ntclkbufg_2      
 CLMS_214_277/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Recovery time                                          -0.476      26.899                          

 Data required time                                                 26.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.899                          
 Data arrival time                                                  19.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.836                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[6]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N278            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.950      15.670         ntclkbufg_2      
 CLMS_174_37/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_174_37/Q0                    tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.939      16.830         cmos1_vsync_16bit
 CLMS_214_77/Y0                    td                    0.150      16.980 f       u_CORES/u_debug_core_0/TRIG0_ff[0][116]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=152)      2.083      19.063         cmos1_mix/median_filter_rst
 CLMS_214_277/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  19.063         Logic Levels: 1  
                                                                                   Logic: 0.371ns(10.934%), Route: 3.022ns(89.066%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N278            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.005      27.339         ntclkbufg_2      
 CLMS_214_277/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/max_h1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Recovery time                                          -0.476      26.899                          

 Data required time                                                 26.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.899                          
 Data arrival time                                                  19.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.836                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.770
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 T12                                                     0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.918      12.894 f       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.894         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.057      12.951 f       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      13.510         _N278            
 IOCKGATE_86_20/OUT                td                    0.268      13.778 f       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.778         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      13.778 f       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.942      14.720         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      14.720 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.950      15.670         ntclkbufg_2      
 CLMS_174_37/CLK                                                           f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_174_37/Q0                    tco                   0.221      15.891 f       cmos1_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.939      16.830         cmos1_vsync_16bit
 CLMS_214_77/Y0                    td                    0.150      16.980 f       u_CORES/u_debug_core_0/TRIG0_ff[0][116]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=152)      2.083      19.063         cmos1_mix/median_filter_rst
 CLMS_214_277/RS                                                           f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  19.063         Logic Levels: 1  
                                                                                   Logic: 0.371ns(10.934%), Route: 3.022ns(89.066%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N278            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     1.005      27.339         ntclkbufg_2      
 CLMS_214_277/CLK                                                          r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.286      27.625                          
 clock uncertainty                                      -0.250      27.375                          

 Recovery time                                          -0.476      26.899                          

 Data required time                                                 26.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.899                          
 Data arrival time                                                  19.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.836                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N278            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.895       3.429         ntclkbufg_2      
 CLMA_182_152/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_182_152/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.387       4.000         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_178_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.000         Logic Levels: 0  
                                                                                   Logic: 0.184ns(32.224%), Route: 0.387ns(67.776%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N278            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.925       3.700         ntclkbufg_2      
 DRM_178_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N278            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.895       3.429         ntclkbufg_2      
 CLMA_182_152/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_182_152/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.613       4.226         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.226         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.087%), Route: 0.613ns(76.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N278            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.925       3.700         ntclkbufg_2      
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.200       3.659                          

 Removal time                                           -0.022       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
 Data arrival time                                                   4.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.589                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
<<<<<<< HEAD
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       2.270       6.191         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.191         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.872%), Route: 2.270ns(91.128%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N41             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.005      27.339         ntclkbufg_5      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   6.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.097                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       2.212       6.133         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_336/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.133         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.083%), Route: 2.212ns(90.917%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N41             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.005      27.339         ntclkbufg_5      
 DRM_26_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   6.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.155                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       1.870       5.791         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.791         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.569%), Route: 1.870ns(89.431%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N41             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895      27.229         ntclkbufg_5      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.250      27.220                          

 Recovery time                                          -0.042      27.178                          

 Data required time                                                 27.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.178                          
 Data arrival time                                                   5.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.387                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N41             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       3.429         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.182       3.611 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.643       4.254         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.254         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.061%), Route: 0.643ns(77.939%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 DRM_82_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.751
=======
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N278            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       3.429         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.182       3.611 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.877       4.488         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_44/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.488         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.186%), Route: 0.877ns(82.814%)
=======
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.895       3.429         ntclkbufg_2      
 CLMA_182_152/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_182_152/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.687       4.300         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_178_232/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.300         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.125%), Route: 0.687ns(78.875%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N278            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.976       3.751         ntclkbufg_5      
 DRM_82_44/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.499                          
 clock uncertainty                                       0.200       3.699                          

 Removal time                                           -0.022       3.677                          

 Data required time                                                  3.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.677                          
 Data arrival time                                                   4.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.811                          
=======
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2110)     0.925       3.700         ntclkbufg_2      
 DRM_178_232/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N41             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       3.429         ntclkbufg_5      
 CLMS_134_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_134_125/Q0                   tco                   0.182       3.611 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.833       4.444         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.444         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.931%), Route: 0.833ns(82.069%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N41             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       3.700         ntclkbufg_5      
 DRM_54_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.818                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.692
  Launch Clock Delay      :  7.236
  Clock Pessimism Removal :  0.624
=======
Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[3]/opit_0_MUX4TO1Q/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.625
  Launch Clock Delay      :  8.016
  Clock Pessimism Removal :  1.336
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.221       7.457 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       2.329       9.786         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.786         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.667%), Route: 2.329ns(91.333%)
=======
 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.420      17.406         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.674 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.674         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.674 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.966         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.966 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.950      19.916         ntclkbufg_0      
 CLMS_98_41/CLK                                                            f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_98_41/Q3                     tco                   0.246      20.162 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.566      20.728         cmos2_vsync_16bit
 CLMS_114_73/Y0                    td                    0.226      20.954 f       u_CORES/u_debug_core_0/TRIG0_ff[0][197]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=160)      1.568      22.522         cmos2_mix/median_filter_rst
 CLMS_166_157/RS                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  22.522         Logic Levels: 1  
                                                                                   Logic: 0.472ns(18.112%), Route: 2.134ns(81.888%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.332      28.004         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.204 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.204         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.204 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.487         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.487 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.005      30.492         ntclkbufg_4      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.624      31.116                          
 clock uncertainty                                      -0.250      30.866                          

 Recovery time                                          -0.042      30.824                          

 Data required time                                                 30.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.824                          
 Data arrival time                                                   9.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.038                          
=======
                                   net (fanout=2)        3.375      28.047         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.247 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.247         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.247 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.530         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.530 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895      30.425         ntclkbufg_0      
 CLMS_166_157/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.336      31.761                          
 clock uncertainty                                      -0.250      31.511                          

 Recovery time                                          -0.476      31.035                          

 Data required time                                                 31.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.035                          
 Data arrival time                                                  22.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.625
  Launch Clock Delay      :  8.016
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.420      17.406         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.674 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.674         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.674 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.966         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.966 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.950      19.916         ntclkbufg_0      
 CLMS_98_41/CLK                                                            f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_98_41/Q3                     tco                   0.246      20.162 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.566      20.728         cmos2_vsync_16bit
 CLMS_114_73/Y0                    td                    0.226      20.954 f       u_CORES/u_debug_core_0/TRIG0_ff[0][197]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=160)      1.568      22.522         cmos2_mix/median_filter_rst
 CLMS_166_157/RS                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  22.522         Logic Levels: 1  
                                                                                   Logic: 0.472ns(18.112%), Route: 2.134ns(81.888%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.375      28.047         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.247 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.247         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.247 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.530         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.530 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895      30.425         ntclkbufg_0      
 CLMS_166_157/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.336      31.761                          
 clock uncertainty                                      -0.250      31.511                          

 Recovery time                                          -0.476      31.035                          

 Data required time                                                 31.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.035                          
 Data arrival time                                                  22.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[6]/opit_0_MUX4TO1Q/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.692
  Launch Clock Delay      :  7.236
  Clock Pessimism Removal :  0.624
=======
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.625
  Launch Clock Delay      :  8.016
  Clock Pessimism Removal :  1.336
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.221       7.457 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       2.070       9.527         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.527         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.646%), Route: 2.070ns(90.354%)
=======
 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 W6                                                      0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.918      12.889 f       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.889         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097      12.986 f       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.420      17.406         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      17.674 f       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.674         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      17.674 f       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.292      18.966         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      18.966 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.950      19.916         ntclkbufg_0      
 CLMS_98_41/CLK                                                            f       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/CLK

 CLMS_98_41/Q3                     tco                   0.246      20.162 r       cmos2_mix/u_saturation/saturation_vs/opit_0_inv/Q
                                   net (fanout=7)        0.566      20.728         cmos2_vsync_16bit
 CLMS_114_73/Y0                    td                    0.226      20.954 f       u_CORES/u_debug_core_0/TRIG0_ff[0][197]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=160)      1.568      22.522         cmos2_mix/median_filter_rst
 CLMS_166_157/RS                                                           f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  22.522         Logic Levels: 1  
                                                                                   Logic: 0.472ns(18.112%), Route: 2.134ns(81.888%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.332      28.004         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.204 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.204         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.204 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.487         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.487 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.005      30.492         ntclkbufg_4      
 DRM_82_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.624      31.116                          
 clock uncertainty                                      -0.250      30.866                          

 Recovery time                                          -0.042      30.824                          

 Data required time                                                 30.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.824                          
 Data arrival time                                                   9.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.297                          
=======
                                   net (fanout=2)        3.375      28.047         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.247 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.247         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.247 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.530         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.530 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895      30.425         ntclkbufg_0      
 CLMS_166_157/CLK                                                          r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/min_h1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.336      31.761                          
 clock uncertainty                                      -0.250      31.511                          

 Recovery time                                          -0.476      31.035                          

 Data required time                                                 31.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.035                          
 Data arrival time                                                  22.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.513                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.692
  Launch Clock Delay      :  7.236
  Clock Pessimism Removal :  0.624

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.221       7.457 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       1.930       9.387         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_292/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.387         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.274%), Route: 1.930ns(89.726%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.332      28.004         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.204 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.204         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.204 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.487         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      29.487 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.005      30.492         ntclkbufg_4      
 DRM_26_292/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.624      31.116                          
 clock uncertainty                                      -0.250      30.866                          

 Recovery time                                          -0.042      30.824                          

 Data required time                                                 30.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.824                          
 Data arrival time                                                   9.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.437                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.236
  Launch Clock Delay      :  6.582
  Clock Pessimism Removal :  -0.624
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][477]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.625
  Clock Pessimism Removal :  -0.636
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.332       4.204         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.404 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.404         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.404 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.687         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.687 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       6.582         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.182       6.764 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.453       7.217         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.217         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.661%), Route: 0.453ns(71.339%)
=======
                                   net (fanout=2)        3.375       4.247         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.447 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.447         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.447 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.730         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.730 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895       6.625         ntclkbufg_0      
 CLMA_250_113/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_250_113/Y2                   tco                   0.228       6.853 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=2835)     0.151       7.004         u_CORES/u_debug_core_0/resetn
 CLMA_254_112/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][477]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.004         Logic Levels: 0  
                                                                                   Logic: 0.228ns(60.158%), Route: 0.151ns(39.842%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.624       6.612                          
 clock uncertainty                                       0.200       6.812                          

 Removal time                                           -0.022       6.790                          

 Data required time                                                  6.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.790                          
 Data arrival time                                                   7.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.236
  Launch Clock Delay      :  6.582
  Clock Pessimism Removal :  -0.635

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.332       4.204         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.404 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.404         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.404 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.687         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.687 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       6.582         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.182       6.764 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.535       7.299         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.299         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.384%), Route: 0.535ns(74.616%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 DRM_82_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.635       6.601                          
 clock uncertainty                                       0.200       6.801                          

 Removal time                                           -0.022       6.779                          

 Data required time                                                  6.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.779                          
 Data arrival time                                                   7.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.520                          
=======
                                   net (fanout=2)        3.753       4.781         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.049 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.049         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.049 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.355         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.925       7.280         ntclkbufg_0      
 CLMA_254_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.636       6.644                          
 clock uncertainty                                       0.200       6.844                          

 Removal time                                           -0.181       6.663                          

 Data required time                                                  6.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.663                          
 Data arrival time                                                   7.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][477]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  7.236
  Launch Clock Delay      :  6.582
  Clock Pessimism Removal :  -0.635
=======
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.625
  Clock Pessimism Removal :  -0.636
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.332       4.204         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.404 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.404         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.404 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.687         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.687 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.895       6.582         ntclkbufg_4      
 CLMA_122_136/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_122_136/Q0                   tco                   0.182       6.764 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=20)       0.770       7.534         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.534         Logic Levels: 0  
                                                                                   Logic: 0.182ns(19.118%), Route: 0.770ns(80.882%)
=======
                                   net (fanout=2)        3.375       4.247         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.447 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.447         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.447 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.730         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.730 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895       6.625         ntclkbufg_0      
 CLMA_250_113/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_250_113/Y2                   tco                   0.228       6.853 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=2835)     0.151       7.004         u_CORES/u_debug_core_0/resetn
 CLMA_254_112/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][477]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.004         Logic Levels: 0  
                                                                                   Logic: 0.228ns(60.158%), Route: 0.151ns(39.842%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.709       4.737         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.005 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.005         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.005 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.311         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.311 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=185)      0.925       7.236         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.635       6.601                          
 clock uncertainty                                       0.200       6.801                          

 Removal time                                           -0.022       6.779                          

 Data required time                                                  6.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.779                          
 Data arrival time                                                   7.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.755                          
=======
                                   net (fanout=2)        3.753       4.781         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.049 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.049         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.049 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.355         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.925       7.280         ntclkbufg_0      
 CLMA_254_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.636       6.644                          
 clock uncertainty                                       0.200       6.844                          

 Removal time                                           -0.181       6.663                          

 Data required time                                                  6.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.663                          
 Data arrival time                                                   7.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][477]/opit_0_inv_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.280
  Launch Clock Delay      :  6.625
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.375       4.247         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.447 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.447         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.447 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.730         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       5.730 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.895       6.625         ntclkbufg_0      
 CLMA_250_113/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_250_113/Y2                   tco                   0.228       6.853 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=2835)     0.151       7.004         u_CORES/u_debug_core_0/resetn
 CLMA_254_112/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[2][477]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.004         Logic Levels: 0  
                                                                                   Logic: 0.228ns(60.158%), Route: 0.151ns(39.842%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.753       4.781         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.049 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.049         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.049 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.355         cmos2_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       6.355 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=10062)
                                                         0.925       7.280         ntclkbufg_0      
 CLMA_254_112/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.636       6.644                          
 clock uncertainty                                       0.200       6.844                          

 Removal time                                           -0.181       6.663                          

 Data required time                                                  6.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.663                          
 Data arrival time                                                   7.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.221       3.426 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.724       5.150         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_26_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.150         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.362%), Route: 1.724ns(88.638%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005      15.816         ntclkbufg_5      
 DRM_26_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.190      16.006                          
 clock uncertainty                                      -0.150      15.856                          

 Recovery time                                          -0.031      15.825                          

 Data required time                                                 15.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.825                          
 Data arrival time                                                   5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.675                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.779       5.095         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_336/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.095         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.139%), Route: 1.779ns(88.861%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.221       3.426 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.682       5.108         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_316/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.108         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.613%), Route: 1.682ns(88.387%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.005      15.816         ntclkbufg_3      
 DRM_234_336/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
=======
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005      15.816         ntclkbufg_5      
 DRM_234_316/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
<<<<<<< HEAD
 Data arrival time                                                   5.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.717                          
=======
 Data arrival time                                                   5.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.704                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.722       5.038         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_356/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.038         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.465%), Route: 1.722ns(88.535%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.221       3.426 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.666       5.092         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_336/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.092         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.712%), Route: 1.666ns(88.288%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.005      15.816         ntclkbufg_3      
 DRM_234_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
=======
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005      15.816         ntclkbufg_5      
 DRM_234_336/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
<<<<<<< HEAD
 Data arrival time                                                   5.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.774                          
=======
 Data arrival time                                                   5.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.720                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.599       4.915         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_108/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.915         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.239%), Route: 1.599ns(87.761%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      14.811 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895      15.706         ntclkbufg_3      
 DRM_234_108/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.883                          
 clock uncertainty                                      -0.150      15.733                          

 Recovery time                                          -0.031      15.702                          

 Data required time                                                 15.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.702                          
 Data arrival time                                                   4.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.787                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895       2.886         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.180       3.066 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.460       3.526         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_232/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.180ns(28.125%), Route: 0.460ns(71.875%)
=======
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005       2.996         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.179       3.175 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.366       3.541         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_252/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.541         Logic Levels: 0  
                                                                                   Logic: 0.179ns(32.844%), Route: 0.366ns(67.156%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 DRM_178_232/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                            0.008       2.924                          

 Data required time                                                  2.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.924                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.602                          
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 DRM_82_252/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                            0.008       3.023                          

 Data required time                                                  3.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.023                          
 Data arrival time                                                   3.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895       2.886         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.556       3.626         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_252/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.626         Logic Levels: 0  
                                                                                   Logic: 0.184ns(24.865%), Route: 0.556ns(75.135%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005       2.996         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.608       3.786         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_292/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.038%), Route: 0.608ns(76.962%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      1.037       3.205         ntclkbufg_3      
 DRM_178_252/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Removal time                                           -0.036       2.992                          

 Data required time                                                  2.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.992                          
 Data arrival time                                                   3.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 DRM_82_292/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.036       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.807                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177
=======
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.463       1.310         _N43             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.895       2.886         ntclkbufg_3      
 CLMA_154_229/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_154_229/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.484       3.554         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_212/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.554         Logic Levels: 0  
                                                                                   Logic: 0.184ns(27.545%), Route: 0.484ns(72.455%)
=======
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.005       2.996         ntclkbufg_5      
 CLMS_102_253/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMS_102_253/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.681       3.859         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_142_316/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.859         Logic Levels: 0  
                                                                                   Logic: 0.182ns(21.089%), Route: 0.681ns(78.911%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N43             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=205)      0.925       3.093         ntclkbufg_3      
 DRM_178_212/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.036       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
=======
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=200)      1.037       3.205         ntclkbufg_5      
 DRM_142_316/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.036       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   3.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.880                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 CLMA_262_72/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_262_72/Q2                    tco                   0.223       3.312 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.254       3.566         rstn_1ms[11]     
 CLMS_262_69/Y0                    td                    0.264       3.830 f       N152_10/gateop_perm/Z
                                   net (fanout=2)        0.158       3.988         _N72627          
 CLMS_262_69/Y3                    td                    0.358       4.346 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.381       4.727         ms72xx_ctl/N0_rnmt
 CLMS_262_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.727         Logic Levels: 2  
                                                                                   Logic: 0.845ns(51.587%), Route: 0.793ns(48.413%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMS_314_45/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_314_45/Q2                    tco                   0.223       3.312 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.172       3.484         rstn_1ms[11]     
 CLMA_314_40/Y1                    td                    0.360       3.844 f       N152_10/gateop_perm/Z
                                   net (fanout=2)        0.152       3.996         _N86381          
 CLMA_314_40/Y0                    td                    0.264       4.260 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.347       4.607         ms72xx_ctl/N0_rnmt
 CLMA_314_40/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.607         Logic Levels: 2  
                                                                                   Logic: 0.847ns(55.797%), Route: 0.671ns(44.203%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_2      
 CLMS_262_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
=======
 USCM_84_109/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_4      
 CLMA_314_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Recovery time                                          -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
<<<<<<< HEAD
 Data arrival time                                                   4.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.721                          
=======
 Data arrival time                                                   4.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.841                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N280            
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_2      
 CLMA_262_76/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMA_262_76/Q0                    tco                   0.182       3.064 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=3)        0.226       3.290         rstn_1ms[13]     
 CLMS_262_69/Y3                    td                    0.158       3.448 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.317       3.765         ms72xx_ctl/N0_rnmt
 CLMS_262_69/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.765         Logic Levels: 1  
                                                                                   Logic: 0.340ns(38.505%), Route: 0.543ns(61.495%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_4      
 CLMS_314_41/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMS_314_41/Q3                    tco                   0.178       3.060 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.059       3.119         rstn_1ms[8]      
 CLMA_314_40/Y2                    td                    0.184       3.303 r       N152_11/gateop_perm/Z
                                   net (fanout=2)        0.062       3.365         _N86382          
 CLMA_314_40/Y0                    td                    0.130       3.495 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.278       3.773         ms72xx_ctl/N0_rnmt
 CLMA_314_40/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.773         Logic Levels: 2  
                                                                                   Logic: 0.492ns(55.219%), Route: 0.399ns(44.781%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N280            
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_2      
 CLMS_262_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_4      
 CLMA_314_40/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                           -0.187       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
<<<<<<< HEAD
 Data arrival time                                                   3.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.055                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.666       5.909         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.909         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.805%), Route: 1.666ns(88.195%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   5.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.633                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.342       5.585         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.585         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.249%), Route: 1.342ns(85.751%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N40             
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 DRM_54_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   5.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.957                          
=======
 Data arrival time                                                   3.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.063                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277
=======
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.095       5.338         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.338         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.920%), Route: 1.095ns(83.080%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.172       5.413         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.413         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.865%), Route: 1.172ns(84.135%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_6      
<<<<<<< HEAD
 DRM_54_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          
=======
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423

 Recovery time                                          -0.042      10.443                          

 Data required time                                                 10.443                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 10.443                          
 Data arrival time                                                   5.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.105                          
=======
 Data required time                                                 10.432                          
 Data arrival time                                                   5.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.019                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.161       5.402         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.991%), Route: 1.161ns(84.009%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_6      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Recovery time                                          -0.042      10.443                          

 Data required time                                                 10.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.443                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.041                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.221       4.241 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.103       5.344         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_68/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.344         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.692%), Route: 1.103ns(83.308%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.907      10.470         ntclkbufg_6      
 DRM_26_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.736                          
 clock uncertainty                                      -0.250      10.486                          

 Recovery time                                          -0.042      10.444                          

 Data required time                                                 10.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.444                          
 Data arrival time                                                   5.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.100                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.311       4.218         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.218         Logic Levels: 0  
                                                                                   Logic: 0.183ns(37.045%), Route: 0.311ns(62.955%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.179       3.903 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.256       4.159         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_148/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.159         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.149%), Route: 0.256ns(58.851%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
<<<<<<< HEAD
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
=======
 DRM_54_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                            0.000       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                   4.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.456       4.363         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.363         Logic Levels: 0  
                                                                                   Logic: 0.183ns(28.638%), Route: 0.456ns(71.362%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.292       4.198         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.198         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.397%), Route: 0.292ns(61.603%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
<<<<<<< HEAD
 DRM_82_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 DRM_82_148/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
<<<<<<< HEAD
 Data arrival time                                                   4.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
=======
 Data arrival time                                                   4.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
<<<<<<< HEAD
 CLMS_94_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_177/Q2                    tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.511       4.418         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.418         Logic Levels: 0  
                                                                                   Logic: 0.183ns(26.369%), Route: 0.511ns(73.631%)
=======
 CLMA_62_152/CLK                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_62_152/Q0                    tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.387       4.293         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.293         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.986%), Route: 0.387ns(68.014%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N277            
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
<<<<<<< HEAD
 DRM_54_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
<<<<<<< HEAD
 Data arrival time                                                   4.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
=======
 Data arrival time                                                   4.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMS_118_217/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_118_217/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.171       8.128         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_42_248/Y0                    td                    0.150       8.278 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.327       9.605         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.711 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.711         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.940 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.036         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.036         Logic Levels: 3  
                                                                                   Logic: 3.706ns(58.825%), Route: 2.594ns(41.175%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMA_150_240/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_150_240/Q2                   tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.230       8.189         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMS_46_217/Y2                    td                    0.381       8.570 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.329       9.899         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106      10.005 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.005         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.234 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.330         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.330         Logic Levels: 3  
                                                                                   Logic: 3.939ns(59.736%), Route: 2.655ns(40.264%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     0.925       6.736         ntclkbufg_0      
 CLMA_126_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_126_184/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      1.915       8.872         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.978 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.978         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      12.216 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      12.303         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.303         Logic Levels: 2  
                                                                                   Logic: 3.565ns(64.038%), Route: 2.002ns(35.962%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     0.925       6.736         ntclkbufg_1      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=184)      1.639       8.596         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.702 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.702         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      11.940 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      12.027         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.027         Logic Levels: 2  
                                                                                   Logic: 3.565ns(67.379%), Route: 1.726ns(32.621%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N280            
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_14/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8080)     1.037       6.848         ntclkbufg_0      
 CLMS_62_333/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_62_333/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.620       7.689         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       7.795 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.795         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.238      11.033 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.130         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  11.130         Logic Levels: 2  
                                                                                   Logic: 3.565ns(83.255%), Route: 0.717ns(16.745%)
=======
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5137)     1.037       6.848         ntclkbufg_1      
 CLMA_66_268/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_268/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.162       8.231         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       8.337 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.337         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.238      11.575 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.672         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  11.672         Logic Levels: 2  
                                                                                   Logic: 3.565ns(73.901%), Route: 1.259ns(26.099%)
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         ethernet_test/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       ethernet_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         ethernet_test/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       ethernet_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 9.504       10.000          0.496           High Pulse Width  CLMS_158_93/CLK         key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_158_93/CLK         key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_158_93/CLK         key_ctl_gamma/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
=======
 9.504       10.000          0.496           High Pulse Width  CLMS_290_117/CLK        key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_290_117/CLK        key_ctl_gamma/u_btn_deb/btn_in_reg[0]/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_290_113/CLK        key_ctl_gamma/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 3.480       5.000           1.520           High Pulse Width  CLMS_62_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_62_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
=======
 3.480       5.000           1.520           Low Pulse Width   CLMS_22_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_22_153/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_22_133/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.454       5.950           0.496           High Pulse Width  CLMS_150_21/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_150_21/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_150_21/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
=======
 5.454       5.950           0.496           Low Pulse Width   CLMS_254_49/CLK         cmos1_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_254_49/CLK         cmos1_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_254_49/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.454       5.950           0.496           High Pulse Width  CLMS_74_17/CLK          cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_74_17/CLK          cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_78_17/CLK          cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
=======
 5.454       5.950           0.496           High Pulse Width  CLMS_222_109/CLK        cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_222_109/CLK        cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_222_109/CLK        cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.182      11.900          0.718           High Pulse Width  DRM_178_44/CLKA[0]      cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_178_44/CLKA[0]      cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_178_44/CLKB[0]      cmos1_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
=======
 10.380      11.900          1.520           High Pulse Width  CLMS_274_177/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_274_177/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_274_177/CLK        cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.182      11.900          0.718           Low Pulse Width   DRM_142_24/CLKA[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_142_24/CLKA[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_142_24/CLKB[1]      cmos2_mix/u_gamma/u_B_sqrt/U_ipml_rom_rom_sqrt/U_ipml_spram_rom_sqrt/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
=======
 10.380      11.900          1.520           High Pulse Width  CLMS_122_165/CLK        cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           Low Pulse Width   CLMS_122_165/CLK        cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/ram32x1dp/WCLK
 10.380      11.900          1.520           High Pulse Width  CLMS_122_165/CLK        cmos2_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/ram32x1dp/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.282      50.000          0.718           High Pulse Width  DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
=======
 49.282      50.000          0.718           High Pulse Width  DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 19.504      20.000          0.496           High Pulse Width  CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 19.504      20.000          0.496           Low Pulse Width   CLMS_222_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_226_40/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
=======
 19.664      20.000          0.336           High Pulse Width  CLMA_282_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_282_24/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_282_24/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 2.649       3.367           0.718           High Pulse Width  DRM_26_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_26_148/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_82_108/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 2.649       3.367           0.718           Low Pulse Width   DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_82_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_54_88/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 498.480     500.000         1.520           High Pulse Width  CLMS_242_137/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_242_137/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_242_141/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
=======
 498.480     500.000         1.520           Low Pulse Width   CLMS_298_321/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_298_321/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_298_321/CLK        ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 24.282      25.000          0.718           High Pulse Width  DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
=======
 24.282      25.000          0.718           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.664      50.000          0.336           High Pulse Width  CLMA_194_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_194_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_194_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
=======
 49.664      50.000          0.336           High Pulse Width  CLMA_210_25/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_210_25/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_210_25/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                       
+---------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Kang/Desktop/ovMERGES/newpixel/pixel-box/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | C:/Users/Kang/Desktop/ovMERGES/newpixel/pixel-box/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | C:/Users/Kang/Desktop/ovMERGES/newpixel/pixel-box/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | C:/Users/Kang/Desktop/ovMERGES/newpixel/pixel-box/report_timing/rtr.db                          
+---------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
<<<<<<< HEAD
Peak memory: 1,192 MB
Total CPU time to report_timing completion : 0h:0m:9s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:15s
=======
Peak memory: 1,585 MB
Total CPU time to report_timing completion : 0h:0m:26s
Process Total CPU time to report_timing completion : 0h:0m:34s
Total real time to report_timing completion : 0h:0m:27s
>>>>>>> bce462e73c0bb4e0b214739023f5a875a96e7423
