#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffea04061e0 .scope module, "Shift_test" "Shift_test" 2 11;
 .timescale 0 0;
v0x7ffea0414ad0_0 .var "in", 31 0;
v0x7ffea0414b90_0 .net "out", 31 0, v0x7ffea0414a10_0;  1 drivers
E_0x7ffea0408880 .event edge, v0x7ffea0414a10_0;
S_0x7ffea04032b0 .scope module, "test" "Shift_left2" 2 15, 2 1 0, S_0x7ffea04061e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
v0x7ffea04088f0_0 .net "in", 31 0, v0x7ffea0414ad0_0;  1 drivers
v0x7ffea0414a10_0 .var "out", 31 0;
E_0x7ffea0408530 .event edge, v0x7ffea04088f0_0;
S_0x7ffea0405c70 .scope module, "finish_module" "finish_module" 3 47;
 .timescale 0 0;
S_0x7ffea04058c0 .scope module, "run" "run" 4 1;
 .timescale 0 0;
v0x7ffea041cbc0_0 .net "ALUControlout", 3 0, v0x7ffea04150b0_0;  1 drivers
v0x7ffea041cc90_0 .net "ALUOp", 1 0, v0x7ffea0415ca0_0;  1 drivers
v0x7ffea041cd20_0 .net "ALUSrc", 0 0, v0x7ffea0415d60_0;  1 drivers
v0x7ffea041cdd0_0 .net "ALUin2", 31 0, L_0x7ffea04214f0;  1 drivers
v0x7ffea041ce80_0 .net "ALUresult", 31 0, v0x7ffea04156f0_0;  1 drivers
v0x7ffea041cf90_0 .net "ALUzero", 0 0, v0x7ffea0415880_0;  1 drivers
v0x7ffea041d060_0 .net "Branch", 0 0, v0x7ffea0415e00_0;  1 drivers
v0x7ffea041d0f0_0 .net "DataMemoryReadData", 31 0, v0x7ffea0416a70_0;  1 drivers
v0x7ffea041d1c0_0 .net "EXMEMALUresult_output", 31 0, v0x7ffea04170f0_0;  1 drivers
v0x7ffea041d2d0_0 .net "EXMEMM_output", 2 0, v0x7ffea0417250_0;  1 drivers
v0x7ffea041d360_0 .net "EXMEMPC_output", 31 0, v0x7ffea04173f0_0;  1 drivers
v0x7ffea041d3f0_0 .net "EXMEMWB", 1 0, v0x7ffea0417550_0;  1 drivers
v0x7ffea041d4c0_0 .net "EXMEMwriteData_output", 31 0, v0x7ffea04177a0_0;  1 drivers
v0x7ffea041d590_0 .net "EXMEMwriteRegister_output", 4 0, v0x7ffea04178d0_0;  1 drivers
v0x7ffea041d660_0 .net "EXMEMzero_output", 0 0, v0x7ffea0417a30_0;  1 drivers
v0x7ffea041d6f0_0 .net "IDEXALUSrc", 0 0, v0x7ffea0418090_0;  1 drivers
v0x7ffea041d780_0 .net "IDEXALUop", 1 0, v0x7ffea0418140_0;  1 drivers
v0x7ffea041d950_0 .net "IDEXPCOut", 31 0, v0x7ffea0418790_0;  1 drivers
v0x7ffea041d9e0_0 .net "IDEXRegDest", 0 0, v0x7ffea0418270_0;  1 drivers
v0x7ffea041da70_0 .net "IDEXoffestOut", 31 0, v0x7ffea04185c0_0;  1 drivers
v0x7ffea041db00_0 .net "IDEXregister1Out", 31 0, v0x7ffea04188f0_0;  1 drivers
v0x7ffea041db90_0 .net "IDEXregister2Out", 31 0, v0x7ffea0418a40_0;  1 drivers
v0x7ffea041dc60_0 .net "IDEXregisterDestinationOut", 4 0, v0x7ffea0418b70_0;  1 drivers
v0x7ffea041dcf0_0 .net "IDEXregisterTargetOut", 4 0, v0x7ffea0418dd0_0;  1 drivers
v0x7ffea041dd80_0 .net "MEMWBALUResult_output", 31 0, v0x7ffea041a0e0_0;  1 drivers
v0x7ffea041de10_0 .net "MEMWBMemToReg", 0 0, L_0x7ffea0421eb0;  1 drivers
v0x7ffea041dea0_0 .net "MEMWBRegWrite", 0 0, L_0x7ffea0421be0;  1 drivers
v0x7ffea041df50_0 .net "MEMWBWB_output", 1 0, v0x7ffea041a250_0;  1 drivers
v0x7ffea041e000_0 .net "MEMWBreadData_output", 31 0, v0x7ffea041a4e0_0;  1 drivers
v0x7ffea041e0b0_0 .net "MEMWBwriteRegister_output", 4 0, v0x7ffea041a600_0;  1 drivers
v0x7ffea041e180_0 .net "MUXwriteRegister", 4 0, L_0x7ffea0421850;  1 drivers
v0x7ffea041e210_0 .net "MemRead", 0 0, v0x7ffea0415f60_0;  1 drivers
v0x7ffea041e2c0_0 .net "MemWrite", 0 0, v0x7ffea0416040_0;  1 drivers
v0x7ffea041d830_0 .net "MemtoReg", 0 0, v0x7ffea04160e0_0;  1 drivers
v0x7ffea041e550_0 .net "RegDst", 0 0, v0x7ffea0416180_0;  1 drivers
v0x7ffea041e5e0_0 .net "RegWrite", 0 0, v0x7ffea0416220_0;  1 drivers
L_0x10363b008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffea041e690_0 .net/2u *"_s0", 31 0, L_0x10363b008;  1 drivers
v0x7ffea041e720_0 .net *"_s24", 31 0, L_0x7ffea0421300;  1 drivers
L_0x10363b248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041e7b0_0 .net *"_s27", 30 0, L_0x10363b248;  1 drivers
L_0x10363b290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041e840_0 .net/2u *"_s28", 31 0, L_0x10363b290;  1 drivers
v0x7ffea041e8e0_0 .net *"_s30", 0 0, L_0x7ffea04213a0;  1 drivers
v0x7ffea041e980_0 .net *"_s34", 31 0, L_0x7ffea04215d0;  1 drivers
L_0x10363b2d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041ea30_0 .net *"_s37", 30 0, L_0x10363b2d8;  1 drivers
L_0x10363b320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041eae0_0 .net/2u *"_s38", 31 0, L_0x10363b320;  1 drivers
v0x7ffea041eb90_0 .net *"_s40", 0 0, L_0x7ffea0421770;  1 drivers
v0x7ffea041ec30_0 .net *"_s56", 31 0, L_0x7ffea0422010;  1 drivers
L_0x10363b368 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041ece0_0 .net *"_s59", 30 0, L_0x10363b368;  1 drivers
L_0x10363b3b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041ed90_0 .net/2u *"_s60", 31 0, L_0x10363b3b0;  1 drivers
v0x7ffea041ee40_0 .net *"_s62", 0 0, L_0x7ffea04220b0;  1 drivers
v0x7ffea041eee0_0 .net "addressToInstructionMemory", 31 0, v0x7ffea041aa70_0;  1 drivers
v0x7ffea041efc0_0 .var "clk", 0 0;
v0x7ffea041f050_0 .net "extendedInstruction", 31 0, L_0x7ffea0420830;  1 drivers
v0x7ffea041f130_0 .net "iAddress", 31 0, L_0x7ffea041f9e0;  1 drivers
v0x7ffea041f1c0_0 .var "iAddressReg", 31 0;
v0x7ffea041f270_0 .net "ifidInstructionOut", 31 0, v0x7ffea0419480_0;  1 drivers
v0x7ffea041f320_0 .net "instMemoryInstructionOut", 31 0, v0x7ffea0419bf0_0;  1 drivers
v0x7ffea041f3f0_0 .net "memoryInoryOut", 2 0, v0x7ffea04184a0_0;  1 drivers
v0x7ffea041f4c0_0 .net "pcOut", 31 0, v0x7ffea0419540_0;  1 drivers
v0x7ffea041f590_0 .var "pcsrc", 0 0;
v0x7ffea041f620_0 .net "read_data_1", 31 0, v0x7ffea041b770_0;  1 drivers
v0x7ffea041f6f0_0 .net "read_data_2", 31 0, v0x7ffea041b830_0;  1 drivers
v0x7ffea041f7c0_0 .net "shiftLeftOut", 31 0, v0x7ffea041c0e0_0;  1 drivers
v0x7ffea041f850_0 .net "writeBackOut", 1 0, v0x7ffea0418f30_0;  1 drivers
v0x7ffea041f920_0 .net "write_data", 31 0, L_0x7ffea04222a0;  1 drivers
E_0x7ffea0414c40 .event edge, v0x7ffea0417a30_0, v0x7ffea0417250_0;
E_0x7ffea0414c80 .event edge, v0x7ffea0417df0_0;
L_0x7ffea041f9e0 .arith/sum 32, v0x7ffea041aa70_0, L_0x10363b008;
L_0x7ffea0420060 .part v0x7ffea0419480_0, 21, 5;
L_0x7ffea0420180 .part v0x7ffea0419480_0, 16, 5;
L_0x7ffea0420990 .part v0x7ffea0419480_0, 0, 16;
L_0x7ffea0420b30 .part v0x7ffea0419480_0, 26, 6;
L_0x7ffea0420bd0 .concat [ 1 1 0 0], v0x7ffea04160e0_0, v0x7ffea0416220_0;
L_0x7ffea0420cb0 .concat [ 1 1 1 0], v0x7ffea0416040_0, v0x7ffea0415f60_0, v0x7ffea0415e00_0;
L_0x7ffea0420e10 .concat [ 1 2 1 0], v0x7ffea0415d60_0, v0x7ffea0415ca0_0, v0x7ffea0416180_0;
L_0x7ffea0420f70 .part v0x7ffea0419480_0, 16, 5;
L_0x7ffea0421060 .part v0x7ffea0419480_0, 11, 5;
L_0x7ffea0421100 .part v0x7ffea0419480_0, 0, 6;
L_0x7ffea0421300 .concat [ 1 31 0 0], v0x7ffea0418090_0, L_0x10363b248;
L_0x7ffea04213a0 .cmp/eq 32, L_0x7ffea0421300, L_0x10363b290;
L_0x7ffea04214f0 .functor MUXZ 32, v0x7ffea04185c0_0, v0x7ffea0418a40_0, L_0x7ffea04213a0, C4<>;
L_0x7ffea04215d0 .concat [ 1 31 0 0], v0x7ffea0418270_0, L_0x10363b2d8;
L_0x7ffea0421770 .cmp/eq 32, L_0x7ffea04215d0, L_0x10363b320;
L_0x7ffea0421850 .functor MUXZ 5, v0x7ffea0418dd0_0, v0x7ffea0418b70_0, L_0x7ffea0421770, C4<>;
L_0x7ffea0421a00 .part v0x7ffea0419480_0, 7, 5;
L_0x7ffea0421aa0 .arith/sum 32, v0x7ffea041c0e0_0, v0x7ffea0418790_0;
L_0x7ffea0421c80 .part v0x7ffea0417250_0, 0, 1;
L_0x7ffea0421d20 .part v0x7ffea0417250_0, 1, 1;
L_0x7ffea0421be0 .part v0x7ffea041a250_0, 1, 1;
L_0x7ffea0421eb0 .part v0x7ffea041a250_0, 0, 1;
L_0x7ffea0422010 .concat [ 1 31 0 0], L_0x7ffea0421eb0, L_0x10363b368;
L_0x7ffea04220b0 .cmp/eq 32, L_0x7ffea0422010, L_0x10363b3b0;
L_0x7ffea04222a0 .functor MUXZ 32, v0x7ffea041a0e0_0, v0x7ffea041a4e0_0, L_0x7ffea04220b0, C4<>;
S_0x7ffea0414cc0 .scope module, "aluControlModule" "ALUControl" 4 78, 5 29 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 6 "func"
    .port_info 2 /INPUT 2 "op"
v0x7ffea0414f40_0 .net "func", 5 0, L_0x7ffea0421100;  1 drivers
v0x7ffea0415000_0 .net "op", 1 0, v0x7ffea0418140_0;  alias, 1 drivers
v0x7ffea04150b0_0 .var "out", 3 0;
E_0x7ffea0414ef0 .event edge, v0x7ffea0415000_0, v0x7ffea0414f40_0;
S_0x7ffea04151c0 .scope module, "aluMod" "ALU" 4 85, 5 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /INPUT 32 "in2"
    .port_info 4 /INPUT 5 "shamt"
    .port_info 5 /INPUT 4 "op"
v0x7ffea04154c0_0 .net "in1", 31 0, v0x7ffea04188f0_0;  alias, 1 drivers
v0x7ffea0415570_0 .net "in2", 31 0, L_0x7ffea04214f0;  alias, 1 drivers
v0x7ffea0415620_0 .net "op", 3 0, v0x7ffea04150b0_0;  alias, 1 drivers
v0x7ffea04156f0_0 .var "result", 31 0;
v0x7ffea0415790_0 .net "shamt", 4 0, L_0x7ffea0421a00;  1 drivers
v0x7ffea0415880_0 .var "zero", 0 0;
E_0x7ffea0415440 .event edge, v0x7ffea04156f0_0;
E_0x7ffea0415470 .event edge, v0x7ffea04150b0_0, v0x7ffea0415570_0, v0x7ffea04154c0_0;
S_0x7ffea04159b0 .scope module, "controlUnit" "Control" 4 52, 6 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegDst"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemtoReg"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "ALUSrc"
    .port_info 7 /OUTPUT 1 "RegWrite"
    .port_info 8 /INPUT 6 "Instruction"
v0x7ffea0415ca0_0 .var "ALUOp", 1 0;
v0x7ffea0415d60_0 .var "ALUSrc", 0 0;
v0x7ffea0415e00_0 .var "Branch", 0 0;
v0x7ffea0415eb0_0 .net "Instruction", 5 0, L_0x7ffea0420b30;  1 drivers
v0x7ffea0415f60_0 .var "MemRead", 0 0;
v0x7ffea0416040_0 .var "MemWrite", 0 0;
v0x7ffea04160e0_0 .var "MemtoReg", 0 0;
v0x7ffea0416180_0 .var "RegDst", 0 0;
v0x7ffea0416220_0 .var "RegWrite", 0 0;
E_0x7ffea0415380 .event edge, v0x7ffea0415eb0_0;
S_0x7ffea0416400 .scope module, "dataMemoryMod" "DataMemory" 4 104, 7 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 1 "memWrite"
    .port_info 4 /INPUT 1 "memRead"
    .port_info 5 /INPUT 1 "clk"
v0x7ffea0416630_0 .net "address", 31 0, v0x7ffea04170f0_0;  alias, 1 drivers
v0x7ffea04166f0_0 .net "clk", 0 0, v0x7ffea041efc0_0;  1 drivers
v0x7ffea0416790_0 .var/i "j", 31 0;
v0x7ffea0416850_0 .net "memRead", 0 0, L_0x7ffea0421d20;  1 drivers
v0x7ffea04168f0_0 .net "memWrite", 0 0, L_0x7ffea0421c80;  1 drivers
v0x7ffea04169d0 .array "memoryCell", 0 1000, 7 0;
v0x7ffea0416a70_0 .var "readData", 31 0;
v0x7ffea0416b20_0 .net "writeData", 31 0, v0x7ffea04177a0_0;  alias, 1 drivers
E_0x7ffea04165f0 .event posedge, v0x7ffea04166f0_0;
S_0x7ffea0416c60 .scope module, "exmem" "EX_MEM" 4 86, 8 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "WB_output"
    .port_info 1 /OUTPUT 3 "M_output"
    .port_info 2 /OUTPUT 32 "PC_output"
    .port_info 3 /OUTPUT 1 "zero_output"
    .port_info 4 /OUTPUT 32 "ALUresult_output"
    .port_info 5 /OUTPUT 32 "writeData_output"
    .port_info 6 /OUTPUT 5 "writeRegister_output"
    .port_info 7 /INPUT 2 "WB"
    .port_info 8 /INPUT 3 "M"
    .port_info 9 /INPUT 32 "PC"
    .port_info 10 /INPUT 1 "zero"
    .port_info 11 /INPUT 32 "writeData"
    .port_info 12 /INPUT 32 "ALUresult"
    .port_info 13 /INPUT 5 "writeRegister"
    .port_info 14 /INPUT 1 "clk"
v0x7ffea0417040_0 .net "ALUresult", 31 0, v0x7ffea04156f0_0;  alias, 1 drivers
v0x7ffea04170f0_0 .var "ALUresult_output", 31 0;
v0x7ffea04171a0_0 .net "M", 2 0, v0x7ffea04184a0_0;  alias, 1 drivers
v0x7ffea0417250_0 .var "M_output", 2 0;
v0x7ffea0417300_0 .net "PC", 31 0, L_0x7ffea0421aa0;  1 drivers
v0x7ffea04173f0_0 .var "PC_output", 31 0;
v0x7ffea04174a0_0 .net "WB", 1 0, v0x7ffea0418f30_0;  alias, 1 drivers
v0x7ffea0417550_0 .var "WB_output", 1 0;
v0x7ffea0417600_0 .net "clk", 0 0, v0x7ffea041efc0_0;  alias, 1 drivers
v0x7ffea0417710_0 .net "writeData", 31 0, v0x7ffea0418a40_0;  alias, 1 drivers
v0x7ffea04177a0_0 .var "writeData_output", 31 0;
v0x7ffea0417830_0 .net "writeRegister", 4 0, L_0x7ffea0421850;  alias, 1 drivers
v0x7ffea04178d0_0 .var "writeRegister_output", 4 0;
v0x7ffea0417980_0 .net "zero", 0 0, v0x7ffea0415880_0;  alias, 1 drivers
v0x7ffea0417a30_0 .var "zero_output", 0 0;
E_0x7ffea0415ff0 .event edge, v0x7ffea04171a0_0;
S_0x7ffea0417c30 .scope module, "idex" "ID_EX" 4 54, 9 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 2 "writeBackIn"
    .port_info 2 /INPUT 3 "memoryIn"
    .port_info 3 /INPUT 4 "EX"
    .port_info 4 /INPUT 32 "pcIN"
    .port_info 5 /INPUT 32 "register1In"
    .port_info 6 /INPUT 32 "register2In"
    .port_info 7 /INPUT 32 "offestIn"
    .port_info 8 /INPUT 5 "registerDestinationIn"
    .port_info 9 /INPUT 5 "registerTargetIn"
    .port_info 10 /OUTPUT 2 "writeBackOut"
    .port_info 11 /OUTPUT 3 "memoryInoryOut"
    .port_info 12 /OUTPUT 2 "ALUop"
    .port_info 13 /OUTPUT 1 "ALUSrc"
    .port_info 14 /OUTPUT 32 "pcOut"
    .port_info 15 /OUTPUT 32 "register1Out"
    .port_info 16 /OUTPUT 32 "register2Out"
    .port_info 17 /OUTPUT 32 "offestOut"
    .port_info 18 /OUTPUT 5 "registerDestinationOut"
    .port_info 19 /OUTPUT 5 "registerTargetOut"
    .port_info 20 /OUTPUT 1 "RegDst"
v0x7ffea0418090_0 .var "ALUSrc", 0 0;
v0x7ffea0418140_0 .var "ALUop", 1 0;
v0x7ffea04181e0_0 .net "EX", 3 0, L_0x7ffea0420e10;  1 drivers
v0x7ffea0418270_0 .var "RegDst", 0 0;
v0x7ffea0418300_0 .net "clock", 0 0, v0x7ffea041efc0_0;  alias, 1 drivers
v0x7ffea0418410_0 .net "memoryIn", 2 0, L_0x7ffea0420cb0;  1 drivers
v0x7ffea04184a0_0 .var "memoryInoryOut", 2 0;
v0x7ffea0418530_0 .net "offestIn", 31 0, L_0x7ffea0420830;  alias, 1 drivers
v0x7ffea04185c0_0 .var "offestOut", 31 0;
v0x7ffea04186e0_0 .net "pcIN", 31 0, v0x7ffea0419540_0;  alias, 1 drivers
v0x7ffea0418790_0 .var "pcOut", 31 0;
v0x7ffea0418840_0 .net "register1In", 31 0, v0x7ffea041b770_0;  alias, 1 drivers
v0x7ffea04188f0_0 .var "register1Out", 31 0;
v0x7ffea04189b0_0 .net "register2In", 31 0, v0x7ffea041b830_0;  alias, 1 drivers
v0x7ffea0418a40_0 .var "register2Out", 31 0;
v0x7ffea0418ad0_0 .net "registerDestinationIn", 4 0, L_0x7ffea0420f70;  1 drivers
v0x7ffea0418b70_0 .var "registerDestinationOut", 4 0;
v0x7ffea0418d20_0 .net "registerTargetIn", 4 0, L_0x7ffea0421060;  1 drivers
v0x7ffea0418dd0_0 .var "registerTargetOut", 4 0;
v0x7ffea0418e80_0 .net "writeBackIn", 1 0, L_0x7ffea0420bd0;  1 drivers
v0x7ffea0418f30_0 .var "writeBackOut", 1 0;
S_0x7ffea0419160 .scope module, "ifid" "IF_ID" 4 40, 3 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "InstructionOut"
    .port_info 1 /OUTPUT 32 "PCOut"
    .port_info 2 /INPUT 32 "InstructionIn"
    .port_info 3 /INPUT 32 "PCIn"
    .port_info 4 /INPUT 1 "clock"
v0x7ffea04193c0_0 .net "InstructionIn", 31 0, v0x7ffea0419bf0_0;  alias, 1 drivers
v0x7ffea0419480_0 .var "InstructionOut", 31 0;
v0x7ffea0417df0_0 .net "PCIn", 31 0, L_0x7ffea041f9e0;  alias, 1 drivers
v0x7ffea0419540_0 .var "PCOut", 31 0;
L_0x10363b050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffea0419600_0 .net/2u *"_s0", 31 0, L_0x10363b050;  1 drivers
v0x7ffea04196e0_0 .net "clock", 0 0, v0x7ffea041efc0_0;  alias, 1 drivers
v0x7ffea0419770_0 .net "pcOutIncremented", 31 0, L_0x7ffea041fb20;  1 drivers
L_0x7ffea041fb20 .arith/sum 32, L_0x7ffea041f9e0, L_0x10363b050;
S_0x7ffea04198a0 .scope module, "instMemory" "InstructionMemory" 4 39, 10 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instructionOut"
    .port_info 1 /INPUT 32 "instructionAddress"
v0x7ffea0419a90_0 .net "instructionAddress", 31 0, v0x7ffea041aa70_0;  alias, 1 drivers
v0x7ffea0419b50 .array "instructionMemory", 0 511, 7 0;
v0x7ffea0419bf0_0 .var "instructionOut", 31 0;
E_0x7ffea0419a50 .event edge, v0x7ffea0419a90_0;
S_0x7ffea0419ce0 .scope module, "memwb" "MEM_WB" 4 114, 11 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "WB_output"
    .port_info 1 /OUTPUT 32 "readData_output"
    .port_info 2 /OUTPUT 32 "ALUResult_output"
    .port_info 3 /OUTPUT 5 "writeRegister_output"
    .port_info 4 /INPUT 2 "WB"
    .port_info 5 /INPUT 32 "readData"
    .port_info 6 /INPUT 32 "ALUResult"
    .port_info 7 /INPUT 5 "writeRegister"
    .port_info 8 /INPUT 1 "clk"
v0x7ffea041a040_0 .net "ALUResult", 31 0, v0x7ffea04170f0_0;  alias, 1 drivers
v0x7ffea041a0e0_0 .var "ALUResult_output", 31 0;
v0x7ffea041a180_0 .net "WB", 1 0, v0x7ffea0417550_0;  alias, 1 drivers
v0x7ffea041a250_0 .var "WB_output", 1 0;
v0x7ffea041a2e0_0 .net "clk", 0 0, v0x7ffea041efc0_0;  alias, 1 drivers
v0x7ffea041a430_0 .net "readData", 31 0, v0x7ffea0416a70_0;  alias, 1 drivers
v0x7ffea041a4e0_0 .var "readData_output", 31 0;
v0x7ffea041a570_0 .net "writeRegister", 4 0, v0x7ffea04178d0_0;  alias, 1 drivers
v0x7ffea041a600_0 .var "writeRegister_output", 4 0;
S_0x7ffea041a7f0 .scope module, "pc_mod" "PC" 4 37, 12 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "addressToInstructionMemory"
    .port_info 1 /INPUT 32 "incrementAddress"
    .port_info 2 /INPUT 32 "branchAddress"
    .port_info 3 /INPUT 1 "PCSrc"
    .port_info 4 /INPUT 1 "clock"
v0x7ffea041a9d0_0 .net "PCSrc", 0 0, v0x7ffea041f590_0;  1 drivers
v0x7ffea041aa70_0 .var "addressToInstructionMemory", 31 0;
v0x7ffea041ab30_0 .net "branchAddress", 31 0, v0x7ffea04173f0_0;  alias, 1 drivers
v0x7ffea041ac00_0 .net "clock", 0 0, v0x7ffea041efc0_0;  alias, 1 drivers
v0x7ffea041ac90_0 .net "incrementAddress", 31 0, v0x7ffea041f1c0_0;  1 drivers
S_0x7ffea041ade0 .scope module, "regModule" "registersModule" 4 41, 13 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "read_data_1"
    .port_info 7 /OUTPUT 32 "read_data_2"
v0x7ffea041b0b0_0 .net *"_s10", 31 0, L_0x7ffea041fe00;  1 drivers
v0x7ffea041b160_0 .net *"_s12", 6 0, L_0x7ffea041ff00;  1 drivers
L_0x10363b0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffea041b210_0 .net *"_s15", 1 0, L_0x10363b0e0;  1 drivers
v0x7ffea041b2d0_0 .net *"_s3", 31 0, L_0x7ffea041fc20;  1 drivers
v0x7ffea041b380_0 .net *"_s5", 6 0, L_0x7ffea041fcc0;  1 drivers
L_0x10363b098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffea041b470_0 .net *"_s8", 1 0, L_0x10363b098;  1 drivers
v0x7ffea041b520_0 .net "clk", 0 0, v0x7ffea041efc0_0;  alias, 1 drivers
v0x7ffea041b5b0_0 .var/i "i", 31 0;
v0x7ffea041b660_0 .var/i "j", 31 0;
v0x7ffea041b770_0 .var "read_data_1", 31 0;
v0x7ffea041b830_0 .var "read_data_2", 31 0;
v0x7ffea041b8c0_0 .net "read_reg_1", 4 0, L_0x7ffea0420060;  1 drivers
v0x7ffea041b950_0 .net "read_reg_2", 4 0, L_0x7ffea0420180;  1 drivers
v0x7ffea041b9f0_0 .net "regWrite", 0 0, L_0x7ffea0421be0;  alias, 1 drivers
v0x7ffea041ba90 .array "registers", 0 31, 31 0;
v0x7ffea041bb30_0 .net "write_data", 31 0, L_0x7ffea04222a0;  alias, 1 drivers
v0x7ffea041bbe0_0 .net "write_reg", 4 0, v0x7ffea041a600_0;  alias, 1 drivers
E_0x7ffea041a370 .event edge, L_0x7ffea041fe00, L_0x7ffea041fc20, v0x7ffea041b950_0, v0x7ffea041b8c0_0;
L_0x7ffea041fc20 .array/port v0x7ffea041ba90, L_0x7ffea041fcc0;
L_0x7ffea041fcc0 .concat [ 5 2 0 0], L_0x7ffea0420060, L_0x10363b098;
L_0x7ffea041fe00 .array/port v0x7ffea041ba90, L_0x7ffea041ff00;
L_0x7ffea041ff00 .concat [ 5 2 0 0], L_0x7ffea0420180, L_0x10363b0e0;
S_0x7ffea041bdd0 .scope module, "shiftLeft" "Shift_left2" 4 82, 2 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
v0x7ffea041c010_0 .net "in", 31 0, v0x7ffea04185c0_0;  alias, 1 drivers
v0x7ffea041c0e0_0 .var "out", 31 0;
E_0x7ffea041bfc0 .event edge, v0x7ffea04185c0_0;
S_0x7ffea041c170 .scope module, "signExtend" "SignExtened" 4 51, 14 1 0, S_0x7ffea04058c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OffsetExtended"
    .port_info 1 /INPUT 16 "Offset"
v0x7ffea041c350_0 .net "Offset", 15 0, L_0x7ffea0420990;  1 drivers
v0x7ffea041c410_0 .net "OffsetExtended", 31 0, L_0x7ffea0420830;  alias, 1 drivers
v0x7ffea041c4d0_0 .net *"_s1", 0 0, L_0x7ffea0420260;  1 drivers
L_0x10363b1b8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7ffea041c580_0 .net/2u *"_s10", 15 0, L_0x10363b1b8;  1 drivers
v0x7ffea041c630_0 .net *"_s12", 31 0, L_0x7ffea04205a0;  1 drivers
L_0x10363b200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041c720_0 .net/2u *"_s14", 15 0, L_0x10363b200;  1 drivers
v0x7ffea041c7d0_0 .net *"_s16", 31 0, L_0x7ffea0420700;  1 drivers
v0x7ffea041c880_0 .net *"_s2", 31 0, L_0x7ffea0420300;  1 drivers
L_0x10363b128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffea041c930_0 .net *"_s5", 30 0, L_0x10363b128;  1 drivers
L_0x10363b170 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffea041ca40_0 .net/2u *"_s6", 31 0, L_0x10363b170;  1 drivers
v0x7ffea041caf0_0 .net *"_s8", 0 0, L_0x7ffea0420480;  1 drivers
L_0x7ffea0420260 .part L_0x7ffea0420990, 15, 1;
L_0x7ffea0420300 .concat [ 1 31 0 0], L_0x7ffea0420260, L_0x10363b128;
L_0x7ffea0420480 .cmp/eq 32, L_0x7ffea0420300, L_0x10363b170;
L_0x7ffea04205a0 .concat [ 16 16 0 0], L_0x7ffea0420990, L_0x10363b1b8;
L_0x7ffea0420700 .concat [ 16 16 0 0], L_0x7ffea0420990, L_0x10363b200;
L_0x7ffea0420830 .functor MUXZ 32, L_0x7ffea0420700, L_0x7ffea04205a0, L_0x7ffea0420480, C4<>;
    .scope S_0x7ffea04032b0;
T_0 ;
    %wait E_0x7ffea0408530;
    %load/vec4 v0x7ffea04088f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7ffea0414a10_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffea04061e0;
T_1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x7ffea0414ad0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7ffea04061e0;
T_2 ;
    %wait E_0x7ffea0408880;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ffea0405c70;
T_3 ;
    %delay 400, 0;
    %vpi_call 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ffea041a7f0;
T_4 ;
    %wait E_0x7ffea04165f0;
    %load/vec4 v0x7ffea041a9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7ffea041ab30_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7ffea041ac90_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7ffea041aa70_0, 0, 32;
    %vpi_call 12 10 "$display", "%t PC: %b", $time, v0x7ffea041aa70_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffea04198a0;
T_5 ;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 172, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 141, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffea0419b50, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x7ffea04198a0;
T_6 ;
    %wait E_0x7ffea0419a50;
    %ix/getv 4, v0x7ffea0419a90_0;
    %load/vec4a v0x7ffea0419b50, 4;
    %load/vec4 v0x7ffea0419a90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ffea0419b50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0419a90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ffea0419b50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0419a90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ffea0419b50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffea0419bf0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffea0419160;
T_7 ;
    %wait E_0x7ffea04165f0;
    %load/vec4 v0x7ffea0419770_0;
    %store/vec4 v0x7ffea0419540_0, 0, 32;
    %load/vec4 v0x7ffea04193c0_0;
    %store/vec4 v0x7ffea0419480_0, 0, 32;
    %load/vec4 v0x7ffea0419540_0;
    %load/vec4 v0x7ffea0419480_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 15 "$display", "%t IF/ID: %b", $time, S<0,vec4,u64> {1 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffea041ade0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffea041b5b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffea041b5b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ffea041b5b0_0;
    %store/vec4a v0x7ffea041ba90, 4, 0;
    %load/vec4 v0x7ffea041b5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7ffea041b5b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7ffea041ade0;
T_9 ;
    %wait E_0x7ffea041a370;
    %load/vec4 v0x7ffea041b8c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7ffea041b8c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffea041ba90, 4;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7ffea041b770_0, 0;
    %load/vec4 v0x7ffea041b950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x7ffea041b950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ffea041ba90, 4;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v0x7ffea041b830_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffea041ade0;
T_10 ;
    %wait E_0x7ffea04165f0;
    %vpi_call 13 25 "$display", "\011-------------Registers:---------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffea041b660_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7ffea041b660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 13 27 "$display", "%t Register[%0d] : %b", $time, v0x7ffea041b660_0, &A<v0x7ffea041ba90, v0x7ffea041b660_0 > {0 0 0};
    %load/vec4 v0x7ffea041b660_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7ffea041b660_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 13 29 "$display", "\011------------End Registers----------------------------" {0 0 0};
    %load/vec4 v0x7ffea041b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7ffea041bb30_0;
    %load/vec4 v0x7ffea041bbe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7ffea041ba90, 4, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffea04159b0;
T_11 ;
    %wait E_0x7ffea0415380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea0416180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea0415e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea0415f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea04160e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffea0415ca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea0416040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea0415d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea0416220_0, 0, 1;
    %load/vec4 v0x7ffea0415eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0416180_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffea0415ca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0416220_0, 0, 1;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415e00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffea0415ca0_0, 0, 2;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0416220_0, 0, 1;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea04160e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0416220_0, 0, 1;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0416040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415d60_0, 0, 1;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea04160e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0416220_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea04160e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0415d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffea0416220_0, 0, 1;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ffea0417c30;
T_12 ;
    %wait E_0x7ffea04165f0;
    %load/vec4 v0x7ffea0418e80_0;
    %assign/vec4 v0x7ffea0418f30_0, 0;
    %load/vec4 v0x7ffea0418410_0;
    %assign/vec4 v0x7ffea04184a0_0, 0;
    %load/vec4 v0x7ffea04181e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7ffea0418090_0, 0;
    %load/vec4 v0x7ffea04181e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7ffea04181e0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffea0418140_0, 0;
    %load/vec4 v0x7ffea04181e0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7ffea0418270_0, 0;
    %load/vec4 v0x7ffea04186e0_0;
    %assign/vec4 v0x7ffea0418790_0, 0;
    %load/vec4 v0x7ffea0418840_0;
    %assign/vec4 v0x7ffea04188f0_0, 0;
    %load/vec4 v0x7ffea04189b0_0;
    %assign/vec4 v0x7ffea0418a40_0, 0;
    %load/vec4 v0x7ffea0418530_0;
    %assign/vec4 v0x7ffea04185c0_0, 0;
    %load/vec4 v0x7ffea0418d20_0;
    %assign/vec4 v0x7ffea0418dd0_0, 0;
    %load/vec4 v0x7ffea0418ad0_0;
    %assign/vec4 v0x7ffea0418b70_0, 0;
    %load/vec4 v0x7ffea0418f30_0;
    %load/vec4 v0x7ffea04184a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0418270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0418140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0418090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0418790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea04188f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0418a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea04185c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0418dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0418b70_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 9 57 "$display", "%t ID/EX: %b", $time, S<0,vec4,u147> {1 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ffea0414cc0;
T_13 ;
    %wait E_0x7ffea0414ef0;
    %load/vec4 v0x7ffea0415000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x7ffea0414f40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7ffea04150b0_0, 0, 4;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ffea041bdd0;
T_14 ;
    %wait E_0x7ffea041bfc0;
    %load/vec4 v0x7ffea041c010_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7ffea041c0e0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ffea04151c0;
T_15 ;
    %wait E_0x7ffea0415470;
    %load/vec4 v0x7ffea0415620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.0 ;
    %load/vec4 v0x7ffea04154c0_0;
    %load/vec4 v0x7ffea0415570_0;
    %and;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.1 ;
    %load/vec4 v0x7ffea04154c0_0;
    %load/vec4 v0x7ffea0415570_0;
    %or;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.2 ;
    %load/vec4 v0x7ffea04154c0_0;
    %load/vec4 v0x7ffea0415570_0;
    %add;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.3 ;
    %load/vec4 v0x7ffea04154c0_0;
    %load/vec4 v0x7ffea0415570_0;
    %sub;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.4 ;
    %load/vec4 v0x7ffea04154c0_0;
    %load/vec4 v0x7ffea0415570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.10, 8;
T_15.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.10, 8;
 ; End of false expr.
    %blend;
T_15.10;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.5 ;
    %load/vec4 v0x7ffea04154c0_0;
    %ix/getv 4, v0x7ffea0415790_0;
    %shiftl 4;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.6 ;
    %load/vec4 v0x7ffea04154c0_0;
    %ix/getv 4, v0x7ffea0415790_0;
    %shiftr 4;
    %assign/vec4 v0x7ffea04156f0_0, 0;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ffea04151c0;
T_16 ;
    %wait E_0x7ffea0415440;
    %load/vec4 v0x7ffea04156f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %pad/s 1;
    %store/vec4 v0x7ffea0415880_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ffea0416c60;
T_17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffea0417250_0, 0, 3;
    %end;
    .thread T_17;
    .scope S_0x7ffea0416c60;
T_18 ;
    %wait E_0x7ffea04165f0;
    %load/vec4 v0x7ffea04174a0_0;
    %assign/vec4 v0x7ffea0417550_0, 0;
    %load/vec4 v0x7ffea0417040_0;
    %assign/vec4 v0x7ffea04170f0_0, 0;
    %load/vec4 v0x7ffea0417710_0;
    %assign/vec4 v0x7ffea04177a0_0, 0;
    %load/vec4 v0x7ffea0417300_0;
    %assign/vec4 v0x7ffea04173f0_0, 0;
    %load/vec4 v0x7ffea0417980_0;
    %assign/vec4 v0x7ffea0417a30_0, 0;
    %load/vec4 v0x7ffea0417830_0;
    %assign/vec4 v0x7ffea04178d0_0, 0;
    %load/vec4 v0x7ffea0417550_0;
    %load/vec4 v0x7ffea0417250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea04173f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0417a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea04170f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea04177a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea04178d0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 8 44 "$display", "%t EX/MEM: %b", $time, S<0,vec4,u107> {1 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ffea0416c60;
T_19 ;
    %wait E_0x7ffea0415ff0;
    %load/vec4 v0x7ffea04171a0_0;
    %assign/vec4 v0x7ffea0417250_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ffea0416400;
T_20 ;
    %wait E_0x7ffea04165f0;
    %load/vec4 v0x7ffea0416850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %ix/getv 4, v0x7ffea0416630_0;
    %load/vec4a v0x7ffea04169d0, 4;
    %load/vec4 v0x7ffea0416630_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ffea04169d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0416630_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ffea04169d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0416630_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ffea04169d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffea0416a70_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7ffea04168f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7ffea0416b20_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7ffea0416630_0;
    %store/vec4a v0x7ffea04169d0, 4, 0;
    %load/vec4 v0x7ffea0416b20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7ffea0416630_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffea04169d0, 4, 0;
    %load/vec4 v0x7ffea0416b20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7ffea0416630_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffea04169d0, 4, 0;
    %load/vec4 v0x7ffea0416b20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7ffea0416630_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffea04169d0, 4, 0;
T_20.2 ;
    %vpi_call 7 43 "$display", "\011-------------Memory First 128 words (32):---------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffea0416790_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7ffea0416790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %load/vec4 v0x7ffea0416790_0;
    %muli 4, 0, 32;
    %load/vec4 v0x7ffea0416790_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x7ffea04169d0, 4;
    %load/vec4 v0x7ffea0416790_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x7ffea04169d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0416790_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x7ffea04169d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea0416790_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x7ffea04169d0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 7 45 "$display", "%t Memory[%0d] : %b", $time, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x7ffea0416790_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7ffea0416790_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %vpi_call 7 47 "$display", "\011------------End Memory----------------------------" {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0x7ffea0419ce0;
T_21 ;
    %wait E_0x7ffea04165f0;
    %load/vec4 v0x7ffea041a430_0;
    %assign/vec4 v0x7ffea041a4e0_0, 0;
    %load/vec4 v0x7ffea041a570_0;
    %assign/vec4 v0x7ffea041a600_0, 0;
    %load/vec4 v0x7ffea041a180_0;
    %assign/vec4 v0x7ffea041a250_0, 0;
    %load/vec4 v0x7ffea041a040_0;
    %assign/vec4 v0x7ffea041a0e0_0, 0;
    %load/vec4 v0x7ffea041a250_0;
    %load/vec4 v0x7ffea041a4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea041a0e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffea041a600_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 11 19 "$display", "%t MEM/WB: %b", $time, S<0,vec4,u71> {1 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_0x7ffea04058c0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffea041f1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea041efc0_0, 0, 1;
T_22.0 ;
    %delay 10, 0;
    %load/vec4 v0x7ffea041efc0_0;
    %inv;
    %store/vec4 v0x7ffea041efc0_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x7ffea04058c0;
T_23 ;
    %wait E_0x7ffea0414c80;
    %load/vec4 v0x7ffea041f130_0;
    %store/vec4 v0x7ffea041f1c0_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7ffea04058c0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffea041f590_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7ffea04058c0;
T_25 ;
    %wait E_0x7ffea0414c40;
    %load/vec4 v0x7ffea041d2d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7ffea041d660_0;
    %and;
    %store/vec4 v0x7ffea041f590_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7ffea04058c0;
T_26 ;
    %wait E_0x7ffea04165f0;
    %vpi_call 4 124 "$display", "Begin Cycle %0d---------------------------------", $time {0 0 0};
    %vpi_call 4 125 "$display", "%t PCSrc %b", $time, v0x7ffea041f590_0 {0 0 0};
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Shift_left2.v";
    "IF_ID.v";
    "run.v";
    "ALU.v";
    "Control.v";
    "DataMemory.v";
    "EX_MEM.v";
    "ID_EX.v";
    "instructionMemory.v";
    "MEM_WB.v";
    "pc.v";
    "registersModule.v";
    "SignExtensionModule.v";
