# FPU_Hardware_Implementation_SystemVerilog
Implement a hardware module in SystemVerilog that models a floating-point unit (FPU), and test it with a verification environment.
![image](https://user-images.githubusercontent.com/64125782/230793494-8136bf9f-c653-456f-8677-b6e4ff9a34ed.png)
