[2025-09-17 14:34:42] START suite=gap trace=bc-12
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-12.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 4611415 heartbeat IPC: 2.169 cumulative IPC: 2.169 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6991300 heartbeat IPC: 4.202 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 35 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6991300 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 35 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6991300 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 52733715 heartbeat IPC: 0.2186 cumulative IPC: 0.2186 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 98275486 heartbeat IPC: 0.2196 cumulative IPC: 0.2191 (Simulation time: 00 hr 15 min 46 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 143362295 heartbeat IPC: 0.2218 cumulative IPC: 0.22 (Simulation time: 00 hr 22 min 32 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 188401853 heartbeat IPC: 0.222 cumulative IPC: 0.2205 (Simulation time: 00 hr 29 min 14 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 233826378 heartbeat IPC: 0.2201 cumulative IPC: 0.2204 (Simulation time: 00 hr 35 min 48 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 279325761 heartbeat IPC: 0.2198 cumulative IPC: 0.2203 (Simulation time: 00 hr 42 min 24 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 324993621 heartbeat IPC: 0.219 cumulative IPC: 0.2201 (Simulation time: 00 hr 48 min 51 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 370711166 heartbeat IPC: 0.2187 cumulative IPC: 0.2199 (Simulation time: 00 hr 54 min 39 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 416365950 heartbeat IPC: 0.219 cumulative IPC: 0.2198 (Simulation time: 01 hr 01 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 454532587 cumulative IPC: 0.22 (Simulation time: 01 hr 07 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 454532587 cumulative IPC: 0.22 (Simulation time: 01 hr 07 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-12.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.22 instructions: 100000000 cycles: 454532587
CPU 0 Branch Prediction Accuracy: 82.74% MPKI: 30.13 Average ROB Occupancy at Mispredict: 23.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 30.13
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4488
LQ_STALL: 0
SQ_STALL: 511921


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 35
REPLAY_LOAD: 57.75
NON_REPLAY_LOAD: 70.9434

== Total ==
ADDR_TRANS: 35
REPLAY_LOAD: 693
NON_REPLAY_LOAD: 3760

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 12
NON_REPLAY_LOAD: 53

cpu0->cpu0_STLB TOTAL        ACCESS:    3588818 HIT:    1971261 MISS:    1617557 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3588818 HIT:    1971261 MISS:    1617557 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 82.65 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15396931 HIT:    5015880 MISS:   10381051 MSHR_MERGE:     401427
cpu0->cpu0_L2C LOAD         ACCESS:    8322827 HIT:    1048569 MISS:    7274258 MSHR_MERGE:      16662
cpu0->cpu0_L2C RFO          ACCESS:      37044 HIT:       6405 MISS:      30639 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1906493 HIT:     529218 MISS:    1377275 MSHR_MERGE:     384765
cpu0->cpu0_L2C WRITE        ACCESS:    2907546 HIT:    2907504 MISS:         42 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    2223021 HIT:     524184 MISS:    1698837 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1453113 ISSUED:    1453113 USEFUL:     367588 USELESS:     243706
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.59 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     501919 HIT:     501919 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     501919 HIT:     501919 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   36567937 HIT:   24911228 MISS:   11656709 MSHR_MERGE:     620360
cpu0->cpu0_L1D LOAD         ACCESS:   26825247 HIT:   18134130 MISS:    8691117 MSHR_MERGE:     368291
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     623806 HIT:      71653 MISS:     552153 MSHR_MERGE:      98696
cpu0->cpu0_L1D WRITE        ACCESS:    5892947 HIT:    5809516 MISS:      83431 MSHR_MERGE:      46386
cpu0->cpu0_L1D TRANSLATION  ACCESS:    3225937 HIT:     895929 MISS:    2330008 MSHR_MERGE:     106987
cpu0->cpu0_L1D PREFETCH REQUESTED:     916804 ISSUED:     623806 USEFUL:     128072 USELESS:     299331
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     486099 HIT:     486099 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     486099 HIT:     486099 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   32580072 HIT:   28075592 MISS:    4504480 MSHR_MERGE:     915662
cpu0->cpu0_DTLB LOAD         ACCESS:   32580072 HIT:   28075592 MISS:    4504480 MSHR_MERGE:     915662
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.1 cycles
cpu0->LLC TOTAL        ACCESS:   12803934 HIT:    6668280 MISS:    6135654 MSHR_MERGE:       9881
cpu0->LLC LOAD         ACCESS:    7257597 HIT:    2431980 MISS:    4825617 MSHR_MERGE:       1767
cpu0->LLC RFO          ACCESS:      30639 HIT:        981 MISS:      29658 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     992510 HIT:     102084 MISS:     890426 MSHR_MERGE:       8114
cpu0->LLC WRITE        ACCESS:    2824351 HIT:    2824244 MISS:        107 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1698837 HIT:    1308991 MISS:     389846 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      91187
  ROW_BUFFER_MISS:    6034148
  AVG DBUS CONGESTED CYCLE: 6.775
Channel 0 WQ ROW_BUFFER_HIT:     677846
  ROW_BUFFER_MISS:    1654204
  FULL:          0
Channel 0 REFRESHES ISSUED:      37878

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        19455       414518       872591      1522150
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          153       271938       881492       636148
  STLB miss resolved @ L2C                0          456        61601       180244       326183
  STLB miss resolved @ LLC                0          897       129711       502134       752745
  STLB miss resolved @ MEM                0          305       126986       289788       260281

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 15:42:11] END   suite=gap trace=bc-12 (rc=0)
