Analysis & Elaboration report for SerialComm
Wed May 31 17:59:55 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Wed May 31 17:59:55 2017               ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                 ; SerialComm                                      ;
; Top-level Entity Name         ; TopLevelCommSystem                              ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; TopLevelCommSystem ; SerialComm         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed May 31 17:59:45 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerialComm -c SerialComm --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/nios_sys.v
    Info (12023): Found entity 1: nios_sys File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/nios_sys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv
    Info (12023): Found entity 1: nios_sys_irq_mapper File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_rsp_mux_001 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_rsp_mux File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_rsp_demux File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_cmd_mux_001 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_cmd_mux File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_cmd_demux_001 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_cmd_demux File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_router_003_default_decode File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: nios_sys_mm_interconnect_0_router_003 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_router_002_default_decode File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_sys_mm_interconnect_0_router_002 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_router_001_default_decode File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios_sys_mm_interconnect_0_router_001 File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_sys_mm_interconnect_0_router_default_decode File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_sys_mm_interconnect_0_router File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_parallel_input.v
    Info (12023): Found entity 1: nios_sys_parallel_input File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_parallel_input.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_onchip_memory.v
    Info (12023): Found entity 1: nios_sys_onchip_memory File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_onchip_memory.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_processor.v
    Info (12023): Found entity 1: nios_sys_nios2_processor_register_bank_a_module File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 21
    Info (12023): Found entity 2: nios_sys_nios2_processor_register_bank_b_module File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 86
    Info (12023): Found entity 3: nios_sys_nios2_processor_nios2_oci_debug File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 151
    Info (12023): Found entity 4: nios_sys_nios2_processor_ociram_sp_ram_module File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 292
    Info (12023): Found entity 5: nios_sys_nios2_processor_nios2_ocimem File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 355
    Info (12023): Found entity 6: nios_sys_nios2_processor_nios2_avalon_reg File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 538
    Info (12023): Found entity 7: nios_sys_nios2_processor_nios2_oci_break File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 630
    Info (12023): Found entity 8: nios_sys_nios2_processor_nios2_oci_xbrk File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 924
    Info (12023): Found entity 9: nios_sys_nios2_processor_nios2_oci_dbrk File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1130
    Info (12023): Found entity 10: nios_sys_nios2_processor_nios2_oci_itrace File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1316
    Info (12023): Found entity 11: nios_sys_nios2_processor_nios2_oci_td_mode File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1639
    Info (12023): Found entity 12: nios_sys_nios2_processor_nios2_oci_dtrace File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1706
    Info (12023): Found entity 13: nios_sys_nios2_processor_nios2_oci_compute_input_tm_cnt File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1800
    Info (12023): Found entity 14: nios_sys_nios2_processor_nios2_oci_fifo_wrptr_inc File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1871
    Info (12023): Found entity 15: nios_sys_nios2_processor_nios2_oci_fifo_cnt_inc File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1913
    Info (12023): Found entity 16: nios_sys_nios2_processor_nios2_oci_fifo File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1959
    Info (12023): Found entity 17: nios_sys_nios2_processor_nios2_oci_pib File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 2460
    Info (12023): Found entity 18: nios_sys_nios2_processor_nios2_oci_im File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 2528
    Info (12023): Found entity 19: nios_sys_nios2_processor_nios2_performance_monitors File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 2644
    Info (12023): Found entity 20: nios_sys_nios2_processor_nios2_oci File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 2660
    Info (12023): Found entity 21: nios_sys_nios2_processor File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 3168
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_processor_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios_sys_nios2_processor_jtag_debug_module_sysclk File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_processor_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios_sys_nios2_processor_jtag_debug_module_tck File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_processor_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios_sys_nios2_processor_jtag_debug_module_wrapper File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_processor_oci_test_bench.v
    Info (12023): Found entity 1: nios_sys_nios2_processor_oci_test_bench File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_processor_test_bench.v
    Info (12023): Found entity 1: nios_sys_nios2_processor_test_bench File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_load.v
    Info (12023): Found entity 1: nios_sys_load File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_load.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios_sys/synthesis/submodules/nios_sys_jtag_uart.v
    Info (12023): Found entity 1: nios_sys_jtag_uart_sim_scfifo_w File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: nios_sys_jtag_uart_scfifo_w File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v Line: 77
    Info (12023): Found entity 3: nios_sys_jtag_uart_sim_scfifo_r File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v Line: 162
    Info (12023): Found entity 4: nios_sys_jtag_uart_scfifo_r File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v Line: 240
    Info (12023): Found entity 5: nios_sys_jtag_uart File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_data_received.v
    Info (12023): Found entity 1: nios_sys_data_received File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_data_received.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_leds.v
    Info (12023): Found entity 1: nios_sys_LEDs File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_LEDs.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file serialcomm.v
    Info (12023): Found entity 1: SerialComm File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 1
    Info (12023): Found entity 2: Loader File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 51
    Info (12023): Found entity 3: Transmitter File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 77
    Info (12023): Found entity 4: Receiver File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 106
Info (12021): Found 1 design units, including 1 entities, in source file toplevelcommsystem.v
    Info (12023): Found entity 1: TopLevelCommSystem File: C:/Users/nja4/Documents/ee371/Lab5/TopLevelCommSystem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nios_processor.v
    Info (12023): Found entity 1: Nios_processor File: C:/Users/nja4/Documents/ee371/Lab5/Nios_processor.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at SerialComm.v(37): created implicit net for "clk_led" File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at SerialComm.v(46): created implicit net for "clk_scan" File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 46
Warning (10037): Verilog HDL or VHDL warning at nios_sys_nios2_processor.v(1607): conditional expression evaluates to a constant File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1607
Warning (10037): Verilog HDL or VHDL warning at nios_sys_nios2_processor.v(1609): conditional expression evaluates to a constant File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1609
Warning (10037): Verilog HDL or VHDL warning at nios_sys_nios2_processor.v(1765): conditional expression evaluates to a constant File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 1765
Warning (10037): Verilog HDL or VHDL warning at nios_sys_nios2_processor.v(2589): conditional expression evaluates to a constant File: C:/Users/nja4/Documents/ee371/Lab5/nios_sys/synthesis/submodules/nios_sys_nios2_processor.v Line: 2589
Error (10053): Verilog HDL error at SerialComm.v(37): can't index object "scan_clk" with zero packed or unpacked array dimensions File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 37
Error (10161): Verilog HDL error at SerialComm.v(51): object "parallel_in" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 51
Error (10161): Verilog HDL error at SerialComm.v(51): object "bic_transmit" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 51
Error (10206): Verilog HDL Module Declaration error at SerialComm.v(53): top module port "bic_tra" is not found in the port list File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 53
Error (10161): Verilog HDL error at SerialComm.v(70): object "bic_transmit" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 70
Error (10137): Verilog HDL Procedural Assignment error at SerialComm.v(71): object "buffer_transmit" on left-hand side of assignment must have a variable data type File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 71
Error (10161): Verilog HDL error at SerialComm.v(71): object "parallel_in" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 71
Error (10161): Verilog HDL error at SerialComm.v(72): object "bic_transmit" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 72
Error (10137): Verilog HDL Procedural Assignment error at SerialComm.v(100): object "serial_out" on left-hand side of assignment must have a variable data type File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 100
Error (10137): Verilog HDL Procedural Assignment error at SerialComm.v(101): object "bic_transmit" on left-hand side of assignment must have a variable data type File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 101
Error (10137): Verilog HDL Procedural Assignment error at SerialComm.v(141): object "buffer_receive" on left-hand side of assignment must have a variable data type File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 141
Error (10137): Verilog HDL Procedural Assignment error at SerialComm.v(142): object "bic_receive" on left-hand side of assignment must have a variable data type File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 142
Error (10137): Verilog HDL Procedural Assignment error at SerialComm.v(147): object "bic_receive" on left-hand side of assignment must have a variable data type File: C:/Users/nja4/Documents/ee371/Lab5/SerialComm.v Line: 147
Info (144001): Generated suppressed messages file C:/Users/nja4/Documents/ee371/Lab5/output_files/SerialComm.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 13 errors, 7 warnings
    Error: Peak virtual memory: 882 megabytes
    Error: Processing ended: Wed May 31 17:59:55 2017
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/nja4/Documents/ee371/Lab5/output_files/SerialComm.map.smsg.


