Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 23 13:38:52 2024
| Host         : chengjie-MS-7D76 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: system_i/slow_clock_generator_0/inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.645        0.000                      0                 6858        0.035        0.000                      0                 6830        3.020        0.000                       0                  3611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk             0.645        0.000                      0                 1263        0.035        0.000                      0                 1235        3.500        0.000                       0                   546  
clk_fpga_0          1.964        0.000                      0                 5531        0.048        0.000                      0                 5531        3.020        0.000                       0                  3065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             2.823        0.000                      0                  227        0.204        0.000                      0                  227  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 4.009ns (75.039%)  route 1.334ns (24.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.334    10.262    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 4.009ns (77.059%)  route 1.194ns (22.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.194    10.122    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 4.009ns (77.059%)  route 1.194ns (22.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.194    10.122    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 4.009ns (77.059%)  route 1.194ns (22.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.194    10.122    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 4.009ns (77.168%)  route 1.186ns (22.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.186    10.115    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 4.009ns (77.168%)  route 1.186ns (22.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.186    10.115    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 4.009ns (77.168%)  route 1.186ns (22.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.186    10.115    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 4.009ns (77.490%)  route 1.165ns (22.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.165    10.093    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 4.009ns (77.558%)  route 1.160ns (22.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.160    10.089    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 4.009ns (77.684%)  route 1.152ns (22.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.759     4.920    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y14          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     8.929 r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1/P[26]
                         net (fo=22, routed)          1.152    10.080    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage1_n_79
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.591    12.503    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    DSP48_X1Y19          DSP48E1                                      r  system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
                         clock pessimism              0.398    12.901    
                         clock uncertainty           -0.035    12.865    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -1.958    10.907    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/cycle_counter_1/inst/counts_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cycle_counter_1/inst/for_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.067%)  route 0.239ns (62.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.562     1.617    system_i/cycle_counter_1/inst/clk
    SLICE_X15Y52         FDRE                                         r  system_i/cycle_counter_1/inst/counts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/cycle_counter_1/inst/counts_reg[0]/Q
                         net (fo=2, routed)           0.239     1.998    system_i/cycle_counter_1/inst/counts_reg[0]
    SLICE_X17Y48         FDRE                                         r  system_i/cycle_counter_1/inst/for_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.832     1.978    system_i/cycle_counter_1/inst/clk
    SLICE_X17Y48         FDRE                                         r  system_i/cycle_counter_1/inst/for_count_reg[0]/C
                         clock pessimism             -0.090     1.888    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.075     1.963    system_i/cycle_counter_1/inst/for_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.948%)  route 0.209ns (56.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.564     1.619    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    SLICE_X32Y49         FDRE                                         r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[1]/Q
                         net (fo=2, routed)           0.209     1.992    system_i/bessel_filter_1/inst/bessel_filter_inst/adc_dat_a[1]
    SLICE_X32Y50         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.831     1.977    system_i/bessel_filter_1/inst/bessel_filter_inst/clk
    SLICE_X32Y50         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[1]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.063     1.950    system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.356%)  route 0.242ns (59.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.564     1.619    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    SLICE_X32Y49         FDRE                                         r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[0]/Q
                         net (fo=2, routed)           0.242     2.026    system_i/bessel_filter_1/inst/bessel_filter_inst/adc_dat_a[0]
    SLICE_X32Y50         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.831     1.977    system_i/bessel_filter_1/inst/bessel_filter_inst/clk
    SLICE_X32Y50         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[0]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.063     1.950    system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.838%)  route 0.288ns (67.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.563     1.618    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    SLICE_X33Y46         FDRE                                         r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[6]/Q
                         net (fo=2, routed)           0.288     2.048    system_i/bessel_filter_1/inst/bessel_filter_inst/adc_dat_a[6]
    SLICE_X32Y51         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.831     1.977    system_i/bessel_filter_1/inst/bessel_filter_inst/clk
    SLICE_X32Y51         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[6]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.083     1.970    system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.577%)  route 0.240ns (59.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.564     1.619    system_i/bessel_filter_0/inst/bessel_filter_inst/clk
    SLICE_X32Y49         FDRE                                         r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/bessel_filter_0/inst/bessel_filter_inst/adc_filt_a_reg[3]/Q
                         net (fo=2, routed)           0.240     2.023    system_i/bessel_filter_1/inst/bessel_filter_inst/adc_dat_a[3]
    SLICE_X32Y50         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.831     1.977    system_i/bessel_filter_1/inst/bessel_filter_inst/clk
    SLICE_X32Y50         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[3]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.053     1.940    system_i/bessel_filter_1/inst/bessel_filter_inst/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/forward_skim/inst/input_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/prev_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.398%)  route 0.298ns (61.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.561     1.616    system_i/forward_skim/inst/clk
    SLICE_X26Y56         FDRE                                         r  system_i/forward_skim/inst/input_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/forward_skim/inst/input_signal_reg/Q
                         net (fo=3, routed)           0.298     2.056    system_i/forward_skim/inst/input_signal
    SLICE_X20Y54         LUT3 (Prop_lut3_I0_O)        0.045     2.101 r  system_i/forward_skim/inst/prev_signal_i_1/O
                         net (fo=1, routed)           0.000     2.101    system_i/forward_skim/inst/prev_signal_i_1_n_0
    SLICE_X20Y54         FDRE                                         r  system_i/forward_skim/inst/prev_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.829     1.975    system_i/forward_skim/inst/clk
    SLICE_X20Y54         FDRE                                         r  system_i/forward_skim/inst/prev_signal_reg/C
                         clock pessimism             -0.095     1.880    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.121     2.001    system_i/forward_skim/inst/prev_signal_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/slow_clock_generator_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.567     1.622    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y49          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/slow_clock_generator_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.883    system_i/slow_clock_generator_0/inst/counter_reg[7]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.043 r  system_i/slow_clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.044    system_i/slow_clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.098 r  system_i/slow_clock_generator_0/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.098    system_i/slow_clock_generator_0/inst/counter_reg[8]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y50          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[8]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.995    system_i/slow_clock_generator_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_1/inst/bessel_filter_inst/adc_filt_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.279ns (57.719%)  route 0.204ns (42.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.562     1.617    system_i/bessel_filter_1/inst/bessel_filter_inst/clk
    SLICE_X32Y50         FDRE                                         r  system_i/bessel_filter_1/inst/bessel_filter_inst/adc_filt_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/bessel_filter_1/inst/bessel_filter_inst/adc_filt_a_reg[4]/Q
                         net (fo=3, routed)           0.204     1.986    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[4]
    SLICE_X31Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.031 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.031    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_i_8_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.101 r  system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.101    system_i/adc_smooth_mossbauer_0/inst/accumulator0_carry__0_n_7
    SLICE_X31Y49         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.832     1.978    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X31Y49         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[4]/C
                         clock pessimism             -0.090     1.888    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105     1.993    system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/slow_clock_generator_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.567     1.622    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y49          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  system_i/slow_clock_generator_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.883    system_i/slow_clock_generator_0/inst/counter_reg[7]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.043 r  system_i/slow_clock_generator_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.044    system_i/slow_clock_generator_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.109 r  system_i/slow_clock_generator_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.109    system_i/slow_clock_generator_0/inst/counter_reg[8]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y50          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[10]/C
                         clock pessimism             -0.090     1.890    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.995    system_i/slow_clock_generator_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/cycle_counter_0/inst/input_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cycle_counter_0/inst/prev_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.817%)  route 0.317ns (69.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.559     1.614    system_i/cycle_counter_0/inst/clk
    SLICE_X22Y52         FDRE                                         r  system_i/cycle_counter_0/inst/input_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/cycle_counter_0/inst/input_signal_reg/Q
                         net (fo=2, routed)           0.317     2.072    system_i/cycle_counter_0/inst/input_signal
    SLICE_X16Y54         FDRE                                         r  system_i/cycle_counter_0/inst/prev_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.830     1.976    system_i/cycle_counter_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  system_i/cycle_counter_0/inst/prev_signal_reg/C
                         clock pessimism             -0.095     1.881    
    SLICE_X16Y54         FDRE (Hold_fdre_C_D)         0.076     1.957    system_i/cycle_counter_0/inst/prev_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y21    system_i/bessel_filter_1/inst/bessel_filter_inst/reg_x0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y16    system_i/bessel_filter_0/inst/bessel_filter_inst/reg_x0_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y17    system_i/bessel_filter_0/inst/bessel_filter_inst/reg_xadd_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y19    system_i/bessel_filter_0/inst/bessel_filter_inst/y_stage_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y22    system_i/bessel_filter_1/inst/bessel_filter_inst/reg_xadd_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y24    system_i/bessel_filter_1/inst/bessel_filter_inst/y_stage_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y62   system_i/bessel_filter_1/inst/bessel_filter_inst/y_reg[36]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y62   system_i/bessel_filter_1/inst/bessel_filter_inst/y_reg[37]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y62   system_i/bessel_filter_1/inst/bessel_filter_inst/y_reg[38]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y62   system_i/bessel_filter_1/inst/bessel_filter_inst/y_reg[39]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y63   system_i/bessel_filter_1/inst/bessel_filter_inst/y_reg[44]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y64   system_i/bessel_filter_1/inst/bessel_filter_inst/y_reg[45]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y64   system_i/cycle_counter_0/inst/for_count_reg[25]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y64   system_i/cycle_counter_0/inst/for_count_reg[27]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X16Y64   system_i/cycle_counter_0/inst/for_count_reg[28]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X16Y64   system_i/cycle_counter_0/inst/for_count_reg[29]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y43   system_i/bessel_filter_0/inst/bessel_filter_inst/x_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y46   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[19]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[20]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[21]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[22]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y46   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[23]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y46   system_i/bessel_filter_0/inst/bessel_filter_inst/y_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.450ns (26.232%)  route 4.078ns (73.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.523 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=12, routed)          4.078     8.600    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_wdata[26]
    SLICE_X19Y52         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.491    10.683    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y52         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X19Y52         FDRE (Setup_fdre_C_D)       -0.109    10.565    system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.518ns (9.770%)  route 4.784ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.665     2.973    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y63         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         4.784     8.275    system_i/axi_gpio_4/U0/bus2ip_reset
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.507    10.699    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    10.261    system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.518ns (9.770%)  route 4.784ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.665     2.973    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y63         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         4.784     8.275    system_i/axi_gpio_4/U0/bus2ip_reset
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.507    10.699    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    10.261    system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.518ns (9.770%)  route 4.784ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.665     2.973    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y63         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         4.784     8.275    system_i/axi_gpio_4/U0/bus2ip_reset
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.507    10.699    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    10.261    system_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.450ns (26.478%)  route 4.026ns (73.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.523 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=12, routed)          4.026     8.549    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_wdata[30]
    SLICE_X19Y52         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.491    10.683    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y52         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X19Y52         FDRE (Setup_fdre_C_D)       -0.105    10.569    system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         10.569    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.518ns (10.396%)  route 4.464ns (89.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.665     2.973    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y63         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         4.464     7.955    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.507    10.699    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.524    10.166    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.518ns (10.396%)  route 4.464ns (89.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.665     2.973    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y63         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         4.464     7.955    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.507    10.699    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.524    10.166    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.518ns (10.396%)  route 4.464ns (89.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.665     2.973    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y63         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         4.464     7.955    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.507    10.699    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.524    10.166    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.518ns (10.396%)  route 4.464ns (89.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.665     2.973    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y63         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         4.464     7.955    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.507    10.699    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.524    10.166    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.090ns (23.747%)  route 3.500ns (76.253%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.712     3.020    system_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X1Y55          FDRE                                         r  system_i/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.419     3.439 r  system_i/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.969     4.408    system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X1Y56          LUT6 (Prop_lut6_I0_O)        0.299     4.707 r  system_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.798     5.505    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[4]
    SLICE_X7Y52          LUT6 (Prop_lut6_I5_O)        0.124     5.629 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.595     6.224    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     6.348 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.527     6.875    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.611     7.610    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.589    10.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    10.897    
                         clock uncertainty           -0.125    10.772    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     9.889    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  2.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.274%)  route 0.237ns (62.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.556     0.897    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y60         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.237     1.275    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[19]
    SLICE_X20Y57         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.828     1.198    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y57         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y57         FDRE (Hold_fdre_C_D)         0.063     1.227    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.560     0.901    system_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X25Y46         FDRE                                         r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.245     1.286    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X21Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.830     1.200    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.072     1.238    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.926%)  route 0.201ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.201     1.229    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[25]
    SLICE_X23Y44         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.828     1.198    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.006     1.170    system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.975%)  route 0.236ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.560     0.901    system_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X24Y46         FDRE                                         r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.236     1.301    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X21Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.830     1.200    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.075     1.241    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.247ns (55.187%)  route 0.201ns (44.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.554     0.895    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y63         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/Q
                         net (fo=1, routed)           0.201     1.243    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[5]
    SLICE_X20Y62         LUT5 (Prop_lut5_I0_O)        0.099     1.342 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.342    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.825     1.195    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y62         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.121     1.282    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.537%)  route 0.256ns (64.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.560     0.901    system_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X25Y46         FDRE                                         r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.256     1.297    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X21Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.830     1.200    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.066     1.232    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.447%)  route 0.201ns (57.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.201     1.273    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X1Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.850     1.220    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.191    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.013     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.217%)  route 0.248ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.559     0.900    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y52         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.248     1.289    system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[31]
    SLICE_X22Y55         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.827     1.197    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.055     1.218    system_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.431%)  route 0.143ns (46.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.586     0.927    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y49          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=34, routed)          0.143     1.233    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X5Y51          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.853     1.223    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y51          FDRE                                         r  system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.430%)  route 0.252ns (57.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/Q
                         net (fo=1, routed)           0.252     1.294    system_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[25]
    SLICE_X19Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.339 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.339    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1[25]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.831     1.201    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y43         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.091     1.258    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X11Y50   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y50   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y50   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y50   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y49   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y49   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y49   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y49   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y50   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y45   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 2.091ns (31.932%)  route 4.457ns (68.068%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=5, routed)           2.516     5.949    system_i/back_skim/inst/DURATION[6]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.073 r  system_i/back_skim/inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.073    system_i/back_skim/inst/counter0_carry__0_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.623 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.624    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.738    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.852    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.966    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.279 r  system_i/back_skim/inst/counter0_carry__4/O[3]
                         net (fo=1, routed)           1.940     9.219    system_i/back_skim/inst/counter0[24]
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.306     9.525 r  system_i/back_skim/inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.525    system_i/back_skim/inst/p_0_in[24]
    SLICE_X24Y55         FDRE                                         r  system_i/back_skim/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.485    12.397    system_i/back_skim/inst/clk
    SLICE_X24Y55         FDRE                                         r  system_i/back_skim/inst/counter_reg[24]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X24Y55         FDRE (Setup_fdre_C_D)        0.077    12.349    system_i/back_skim/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 2.337ns (36.062%)  route 4.143ns (63.938%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=5, routed)           2.516     5.949    system_i/back_skim/inst/DURATION[6]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.073 r  system_i/back_skim/inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.073    system_i/back_skim/inst/counter0_carry__0_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.623 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.624    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.738    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.852    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.966    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.080    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  system_i/back_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.194    system_i/back_skim/inst/counter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.528 r  system_i/back_skim/inst/counter0_carry__6/O[1]
                         net (fo=1, routed)           1.626     9.154    system_i/back_skim/inst/counter0[30]
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.303     9.457 r  system_i/back_skim/inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.457    system_i/back_skim/inst/p_0_in[30]
    SLICE_X25Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.485    12.397    system_i/back_skim/inst/clk
    SLICE_X25Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[30]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X25Y56         FDRE (Setup_fdre_C_D)        0.031    12.303    system_i/back_skim/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 2.241ns (35.192%)  route 4.127ns (64.808%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=5, routed)           2.516     5.949    system_i/back_skim/inst/DURATION[6]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.073 r  system_i/back_skim/inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.073    system_i/back_skim/inst/counter0_carry__0_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.623 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.624    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.738    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.852    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.966    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.080    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  system_i/back_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.194    system_i/back_skim/inst/counter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.433 r  system_i/back_skim/inst/counter0_carry__6/O[2]
                         net (fo=1, routed)           1.610     9.043    system_i/back_skim/inst/counter0[31]
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.302     9.345 r  system_i/back_skim/inst/counter[31]_i_2/O
                         net (fo=1, routed)           0.000     9.345    system_i/back_skim/inst/p_0_in[31]
    SLICE_X25Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.485    12.397    system_i/back_skim/inst/clk
    SLICE_X25Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[31]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X25Y56         FDRE (Setup_fdre_C_D)        0.031    12.303    system_i/back_skim/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 1.977ns (30.814%)  route 4.439ns (69.186%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=5, routed)           2.516     5.949    system_i/back_skim/inst/DURATION[6]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.073 r  system_i/back_skim/inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.073    system_i/back_skim/inst/counter0_carry__0_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.623 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.624    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.738    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.852    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.165 r  system_i/back_skim/inst/counter0_carry__3/O[3]
                         net (fo=1, routed)           1.922     9.087    system_i/back_skim/inst/counter0[20]
    SLICE_X24Y53         LUT6 (Prop_lut6_I5_O)        0.306     9.393 r  system_i/back_skim/inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.393    system_i/back_skim/inst/p_0_in[20]
    SLICE_X24Y53         FDRE                                         r  system_i/back_skim/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.485    12.397    system_i/back_skim/inst/clk
    SLICE_X24Y53         FDRE                                         r  system_i/back_skim/inst/counter_reg[20]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)        0.079    12.351    system_i/back_skim/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 2.205ns (34.456%)  route 4.195ns (65.544%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=5, routed)           2.516     5.949    system_i/back_skim/inst/DURATION[6]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.073 r  system_i/back_skim/inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.073    system_i/back_skim/inst/counter0_carry__0_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.623 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.624    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.738    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.852    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.966    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.080    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.393 r  system_i/back_skim/inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           1.678     9.071    system_i/back_skim/inst/counter0[28]
    SLICE_X24Y55         LUT6 (Prop_lut6_I5_O)        0.306     9.377 r  system_i/back_skim/inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.377    system_i/back_skim/inst/p_0_in[28]
    SLICE_X24Y55         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.485    12.397    system_i/back_skim/inst/clk
    SLICE_X24Y55         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/C
                         clock pessimism              0.000    12.397    
                         clock uncertainty           -0.125    12.272    
    SLICE_X24Y55         FDRE (Setup_fdre_C_D)        0.079    12.351    system_i/back_skim/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 3.003ns (47.184%)  route 3.361ns (52.816%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y44         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.299     4.695    system_i/low_threshold_0/inst/input_low[0]
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     5.526 r  system_i/low_threshold_0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     5.526    system_i/low_threshold_0/inst/_carry_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.640 r  system_i/low_threshold_0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.640    system_i/low_threshold_0/inst/_carry__0_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.953 r  system_i/low_threshold_0/inst/_carry__1/O[3]
                         net (fo=2, routed)           1.260     7.213    system_i/low_threshold_0/inst/vgl1[11]
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.306     7.519 r  system_i/low_threshold_0/inst/__27_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.519    system_i/low_threshold_0/inst/__27_carry__1_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.920 r  system_i/low_threshold_0/inst/__27_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.920    system_i/low_threshold_0/inst/__27_carry__1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.233 r  system_i/low_threshold_0/inst/__27_carry__2/O[3]
                         net (fo=1, routed)           0.802     9.035    system_i/low_threshold_0/inst/vgl0
    SLICE_X26Y47         LUT3 (Prop_lut3_I2_O)        0.306     9.341 r  system_i/low_threshold_0/inst/vgl_i_1/O
                         net (fo=1, routed)           0.000     9.341    system_i/low_threshold_0/inst/vgl_i_1_n_0
    SLICE_X26Y47         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.500    12.412    system_i/low_threshold_0/inst/adc_clk
    SLICE_X26Y47         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)        0.029    12.316    system_i/low_threshold_0/inst/vgl_reg
  -------------------------------------------------------------------
                         required time                         12.316    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 2.109ns (33.330%)  route 4.219ns (66.670%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.670     2.978    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDSE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDSE (Prop_fdse_C_Q)         0.456     3.434 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=5, routed)           2.320     5.754    system_i/forward_skim/inst/DURATION[5]
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  system_i/forward_skim/inst/counter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    system_i/forward_skim/inst/counter0_carry__0_i_4_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.410 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.410    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.524    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.638    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.752 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     6.753    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.867    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.106 r  system_i/forward_skim/inst/counter0_carry__5/O[2]
                         net (fo=1, routed)           1.898     9.004    system_i/forward_skim/inst/counter0[27]
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.302     9.306 r  system_i/forward_skim/inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.306    system_i/forward_skim/inst/p_0_in[27]
    SLICE_X18Y52         FDRE                                         r  system_i/forward_skim/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.491    12.403    system_i/forward_skim/inst/clk
    SLICE_X18Y52         FDRE                                         r  system_i/forward_skim/inst/counter_reg[27]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X18Y52         FDRE (Setup_fdre_C_D)        0.031    12.309    system_i/forward_skim/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.863ns (29.233%)  route 4.510ns (70.767%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=5, routed)           2.516     5.949    system_i/back_skim/inst/DURATION[6]
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.073 r  system_i/back_skim/inst/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.073    system_i/back_skim/inst/counter0_carry__0_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.623 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.624    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.738    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.051 r  system_i/back_skim/inst/counter0_carry__2/O[3]
                         net (fo=1, routed)           1.993     9.044    system_i/back_skim/inst/counter0[16]
    SLICE_X24Y52         LUT6 (Prop_lut6_I5_O)        0.306     9.350 r  system_i/back_skim/inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.350    system_i/back_skim/inst/p_0_in[16]
    SLICE_X24Y52         FDRE                                         r  system_i/back_skim/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.486    12.398    system_i/back_skim/inst/clk
    SLICE_X24Y52         FDRE                                         r  system_i/back_skim/inst/counter_reg[16]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X24Y52         FDRE (Setup_fdre_C_D)        0.081    12.354    system_i/back_skim/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.223ns (34.938%)  route 4.140ns (65.062%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.670     2.978    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDSE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDSE (Prop_fdse_C_Q)         0.456     3.434 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=5, routed)           2.320     5.754    system_i/forward_skim/inst/DURATION[5]
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  system_i/forward_skim/inst/counter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    system_i/forward_skim/inst/counter0_carry__0_i_4_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.410 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.410    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.524    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.638    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.752 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     6.753    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.867    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  system_i/forward_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.981    system_i/forward_skim/inst/counter0_carry__5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.220 r  system_i/forward_skim/inst/counter0_carry__6/O[2]
                         net (fo=1, routed)           1.819     9.039    system_i/forward_skim/inst/counter0[31]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.302     9.341 r  system_i/forward_skim/inst/counter[31]_i_2/O
                         net (fo=1, routed)           0.000     9.341    system_i/forward_skim/inst/p_0_in[31]
    SLICE_X20Y53         FDRE                                         r  system_i/forward_skim/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.489    12.401    system_i/forward_skim/inst/clk
    SLICE_X20Y53         FDRE                                         r  system_i/forward_skim/inst/counter_reg[31]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X20Y53         FDRE (Setup_fdre_C_D)        0.079    12.355    system_i/forward_skim/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.205ns (35.074%)  route 4.082ns (64.926%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        1.670     2.978    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDSE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDSE (Prop_fdse_C_Q)         0.456     3.434 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=5, routed)           2.320     5.754    system_i/forward_skim/inst/DURATION[5]
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.878 r  system_i/forward_skim/inst/counter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.878    system_i/forward_skim/inst/counter0_carry__0_i_4_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.410 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.410    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.524    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.638    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.752 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     6.753    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.867    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X21Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.201 r  system_i/forward_skim/inst/counter0_carry__5/O[1]
                         net (fo=1, routed)           1.760     8.962    system_i/forward_skim/inst/counter0[26]
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.303     9.265 r  system_i/forward_skim/inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.265    system_i/forward_skim/inst/p_0_in[26]
    SLICE_X18Y52         FDRE                                         r  system_i/forward_skim/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         1.491    12.403    system_i/forward_skim/inst/clk
    SLICE_X18Y52         FDRE                                         r  system_i/forward_skim/inst/counter_reg[26]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X18Y52         FDRE (Setup_fdre_C_D)        0.031    12.309    system_i/forward_skim/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/high_threshold_0/inst/vlh_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.370ns (24.772%)  route 1.124ns (75.228%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.561     0.902    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y53         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=4, routed)           0.586     1.628    system_i/high_threshold_0/inst/input_high[13]
    SLICE_X18Y51         LUT4 (Prop_lut4_I2_O)        0.042     1.670 r  system_i/high_threshold_0/inst/vlh0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.670    system_i/high_threshold_0/inst/vlh0_carry__0_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.077     1.747 r  system_i/high_threshold_0/inst/vlh0_carry__0/CO[2]
                         net (fo=1, routed)           0.538     2.285    system_i/high_threshold_0/inst/vlh0_carry__0_n_1
    SLICE_X25Y52         LUT3 (Prop_lut3_I2_O)        0.110     2.395 r  system_i/high_threshold_0/inst/vlh_i_1/O
                         net (fo=1, routed)           0.000     2.395    system_i/high_threshold_0/inst/vlh_i_1_n_0
    SLICE_X25Y52         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.828     1.974    system_i/high_threshold_0/inst/adc_clk
    SLICE_X25Y52         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.092     2.191    system_i/high_threshold_0/inst/vlh_reg
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.417ns (27.451%)  route 1.102ns (72.549%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.560     0.901    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y44         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=4, routed)           0.360     1.402    system_i/low_threshold_0/inst/input_low[11]
    SLICE_X24Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.447 r  system_i/low_threshold_0/inst/vgl0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.447    system_i/low_threshold_0/inst/vgl0_carry__0_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.121     1.568 f  system_i/low_threshold_0/inst/vgl0_carry__0/CO[2]
                         net (fo=1, routed)           0.742     2.310    system_i/low_threshold_0/inst/vgl0_carry__0_n_1
    SLICE_X26Y47         LUT3 (Prop_lut3_I1_O)        0.110     2.420 r  system_i/low_threshold_0/inst/vgl_i_1/O
                         net (fo=1, routed)           0.000     2.420    system_i/low_threshold_0/inst/vgl_i_1_n_0
    SLICE_X26Y47         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.832     1.978    system_i/low_threshold_0/inst/adc_clk
    SLICE_X26Y47         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X26Y47         FDRE (Hold_fdre_C_D)         0.091     2.194    system_i/low_threshold_0/inst/vgl_reg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.030%)  route 1.360ns (87.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.561     0.902    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=5, routed)           1.360     2.403    system_i/back_skim/inst/DURATION[0]
    SLICE_X25Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.448 r  system_i/back_skim/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.448    system_i/back_skim/inst/p_0_in[0]
    SLICE_X25Y48         FDRE                                         r  system_i/back_skim/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.829     1.975    system_i/back_skim/inst/clk
    SLICE_X25Y48         FDRE                                         r  system_i/back_skim/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.092     2.192    system_i/back_skim/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.186ns (12.003%)  route 1.364ns (87.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.561     0.902    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=5, routed)           1.364     2.406    system_i/forward_skim/inst/DURATION[0]
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.451 r  system_i/forward_skim/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.451    system_i/forward_skim/inst/p_0_in[0]
    SLICE_X19Y45         FDRE                                         r  system_i/forward_skim/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.831     1.977    system_i/forward_skim/inst/clk
    SLICE_X19Y45         FDRE                                         r  system_i/forward_skim/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.092     2.194    system_i/forward_skim/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.372ns (23.407%)  route 1.217ns (76.593%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.561     0.902    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDSE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=5, routed)           0.699     1.741    system_i/back_skim/inst/DURATION[5]
    SLICE_X22Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  system_i/back_skim/inst/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.518     2.384    system_i/back_skim/inst/counter0[6]
    SLICE_X25Y49         LUT6 (Prop_lut6_I5_O)        0.107     2.491 r  system_i/back_skim/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.491    system_i/back_skim/inst/p_0_in[6]
    SLICE_X25Y49         FDRE                                         r  system_i/back_skim/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.829     1.975    system_i/back_skim/inst/clk
    SLICE_X25Y49         FDRE                                         r  system_i/back_skim/inst/counter_reg[6]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.092     2.192    system_i/back_skim/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.297ns (19.352%)  route 1.238ns (80.648%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.564     0.905    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y53          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.609     1.677    system_i/slow_clock_generator_0/inst/max[29]
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.049     1.726 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.726    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.810 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.629     2.439    system_i/slow_clock_generator_0/inst/clear
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[16]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y52          FDRE (Hold_fdre_C_R)         0.011     2.116    system_i/slow_clock_generator_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.297ns (19.352%)  route 1.238ns (80.648%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.564     0.905    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y53          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.609     1.677    system_i/slow_clock_generator_0/inst/max[29]
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.049     1.726 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.726    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.810 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.629     2.439    system_i/slow_clock_generator_0/inst/clear
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[17]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y52          FDRE (Hold_fdre_C_R)         0.011     2.116    system_i/slow_clock_generator_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.297ns (19.352%)  route 1.238ns (80.648%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.564     0.905    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y53          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.609     1.677    system_i/slow_clock_generator_0/inst/max[29]
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.049     1.726 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.726    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.810 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.629     2.439    system_i/slow_clock_generator_0/inst/clear
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[18]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y52          FDRE (Hold_fdre_C_R)         0.011     2.116    system_i/slow_clock_generator_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.297ns (19.352%)  route 1.238ns (80.648%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.564     0.905    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y53          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  system_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.609     1.677    system_i/slow_clock_generator_0/inst/max[29]
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.049     1.726 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.726    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.810 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.629     2.439    system_i/slow_clock_generator_0/inst/clear
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.834     1.980    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X9Y52          FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[19]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y52          FDRE (Hold_fdre_C_R)         0.011     2.116    system_i/slow_clock_generator_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.541ns (33.409%)  route 1.078ns (66.591%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3066, routed)        0.559     0.900    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y52         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=5, routed)           0.586     1.626    system_i/back_skim/inst/DURATION[22]
    SLICE_X22Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.671 r  system_i/back_skim/inst/counter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000     1.671    system_i/back_skim/inst/counter0_carry__4_i_3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.826 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.826    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.865 r  system_i/back_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.865    system_i/back_skim/inst/counter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  system_i/back_skim/inst/counter0_carry__6/O[0]
                         net (fo=1, routed)           0.493     2.412    system_i/back_skim/inst/counter0[29]
    SLICE_X25Y56         LUT6 (Prop_lut6_I5_O)        0.107     2.519 r  system_i/back_skim/inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     2.519    system_i/back_skim/inst/p_0_in[29]
    SLICE_X25Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=549, routed)         0.827     1.973    system_i/back_skim/inst/clk
    SLICE_X25Y56         FDRE                                         r  system_i/back_skim/inst/counter_reg[29]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X25Y56         FDRE (Hold_fdre_C_D)         0.091     2.189    system_i/back_skim/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.330    





